Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 31 05:42:25 2019
| Host         : Ege-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.153        0.000                      0                10435        0.023        0.000                      0                10435        3.000        0.000                       0                  8816  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
i_camera_pclk                 {0.000 20.834}     41.667          24.000          
i_clk                         {0.000 5.000}      10.000          100.000         
  clk_out1_ClockController    {0.000 20.000}     40.000          25.000          
  clk_out2_ClockController    {0.000 20.000}     40.000          25.000          
  clk_out3_ClockController    {0.000 5.000}      10.000          100.000         
  clkfbout_ClockController    {0.000 5.000}      10.000          100.000         
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
  clk_out1_ClockController_1  {0.000 20.000}     40.000          25.000          
  clk_out2_ClockController_1  {0.000 20.000}     40.000          25.000          
  clk_out3_ClockController_1  {0.000 5.000}      10.000          100.000         
  clkfbout_ClockController_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_camera_pclk                       7.655        0.000                      0                  642        0.144        0.000                      0                  642       19.083        0.000                       0                    58  
i_clk                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_ClockController         38.153        0.000                      0                    8        0.122        0.000                      0                    8       19.500        0.000                       0                    12  
  clk_out2_ClockController         29.273        0.000                      0                 1111        0.160        0.000                      0                 1111       19.500        0.000                       0                   282  
  clk_out3_ClockController          3.733        0.000                      0                 8543        0.023        0.000                      0                 8543        4.020        0.000                       0                  8460  
  clkfbout_ClockController                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_ClockController_1       38.157        0.000                      0                    8        0.122        0.000                      0                    8       19.500        0.000                       0                    12  
  clk_out2_ClockController_1       29.277        0.000                      0                 1111        0.160        0.000                      0                 1111       19.500        0.000                       0                   282  
  clk_out3_ClockController_1        3.733        0.000                      0                 8543        0.023        0.000                      0                 8543        4.020        0.000                       0                  8460  
  clkfbout_ClockController_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_ClockController    clk_out2_ClockController          4.269        0.000                      0                   12        0.401        0.000                      0                   12  
i_clk                       clk_out3_ClockController          0.153        0.000                      0                    6        6.377        0.000                      0                    6  
clk_out2_ClockController    clk_out3_ClockController          6.961        0.000                      0                   88        0.160        0.000                      0                   88  
clk_out3_ClockController_1  clk_out2_ClockController_1        4.273        0.000                      0                   12        0.404        0.000                      0                   12  
sys_clk_pin                 clk_out3_ClockController_1        0.170        0.000                      0                    6        6.393        0.000                      0                    6  
clk_out2_ClockController_1  clk_out3_ClockController_1        6.965        0.000                      0                   88        0.164        0.000                      0                   88  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           clk_out3_ClockController    clk_out3_ClockController          6.292        0.000                      0                   43        0.388        0.000                      0                   43  
**async_default**           clk_out3_ClockController_1  clk_out3_ClockController_1        6.293        0.000                      0                   43        0.388        0.000                      0                   43  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_camera_pclk
  To Clock:  i_camera_pclk

Setup :            0  Failing Endpoints,  Worst Slack        7.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.655ns  (required time - arrival time)
  Source:                 i_camera_HREF
                            (input port clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_CameraDataCapture/s_line_count_reg/D
                            (falling edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.834ns  (i_camera_pclk fall@20.834ns - i_camera_pclk rise@0.000ns)
  Data Path Delay:        11.683ns  (logic 1.562ns (13.366%)  route 10.121ns (86.633%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 24.367 - 20.834 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    N17                                               0.000     5.000 r  i_camera_HREF (IN)
                         net (fo=0)                   0.000     5.000    i_camera_HREF
    N17                  IBUF (Prop_ibuf_I_O)         1.438     6.438 r  i_camera_HREF_IBUF_inst/O
                         net (fo=6, routed)          10.121    16.559    u_CameraDataCapture/i_camera_HREF_IBUF
    SLICE_X15Y26         LUT3 (Prop_lut3_I0_O)        0.124    16.683 r  u_CameraDataCapture/s_line_count_i_1/O
                         net (fo=1, routed)           0.000    16.683    u_CameraDataCapture/s_line_count_i_1_n_0
    SLICE_X15Y26         FDRE                                         r  u_CameraDataCapture/s_line_count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk fall edge)
                                                     20.834    20.834 f  
                         clock source latency        -1.250    19.584    
    P18                                               0.000    19.584 f  i_camera_pclk (IN)
                         net (fo=0)                   0.000    19.584    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         1.389    20.973 f  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.841    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    22.932 f  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.435    24.367    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  u_CameraDataCapture/s_line_count_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    24.367    
                         clock uncertainty           -0.061    24.306    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)        0.032    24.338    u_CameraDataCapture/s_line_count_reg
  -------------------------------------------------------------------
                         required time                         24.338    
                         arrival time                         -16.683    
  -------------------------------------------------------------------
                         slack                                  7.655    

Slack (MET) :             7.752ns  (required time - arrival time)
  Source:                 i_camera_HREF
                            (input port clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_CameraDataCapture/previous_HREF_pos_reg/D
                            (falling edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.834ns  (i_camera_pclk fall@20.834ns - i_camera_pclk rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 1.438ns (12.490%)  route 10.073ns (87.510%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 24.367 - 20.834 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    N17                                               0.000     5.000 r  i_camera_HREF (IN)
                         net (fo=0)                   0.000     5.000    i_camera_HREF
    N17                  IBUF (Prop_ibuf_I_O)         1.438     6.438 r  i_camera_HREF_IBUF_inst/O
                         net (fo=6, routed)          10.073    16.510    u_CameraDataCapture/i_camera_HREF_IBUF
    SLICE_X15Y26         FDRE                                         r  u_CameraDataCapture/previous_HREF_pos_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk fall edge)
                                                     20.834    20.834 f  
                         clock source latency        -1.250    19.584    
    P18                                               0.000    19.584 f  i_camera_pclk (IN)
                         net (fo=0)                   0.000    19.584    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         1.389    20.973 f  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.841    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    22.932 f  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.435    24.367    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  u_CameraDataCapture/previous_HREF_pos_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    24.367    
                         clock uncertainty           -0.061    24.306    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)       -0.044    24.262    u_CameraDataCapture/previous_HREF_pos_reg
  -------------------------------------------------------------------
                         required time                         24.262    
                         arrival time                         -16.510    
  -------------------------------------------------------------------
                         slack                                  7.752    

Slack (MET) :             14.132ns  (required time - arrival time)
  Source:                 i_camera_HREF
                            (input port clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_CameraDataCapture/s_address_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.833ns  (i_camera_pclk rise@41.667ns - i_camera_pclk fall@20.834ns)
  Data Path Delay:        1.773ns  (logic 0.449ns (25.343%)  route 1.324ns (74.657%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 43.108 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.834 - 20.834 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk fall edge)
                                                     20.834    20.834 f  
                         clock source latency         1.250    22.084    
                         input delay                  5.000    27.084    
    N17                                               0.000    27.084 r  i_camera_HREF (IN)
                         net (fo=0)                   0.000    27.084    i_camera_HREF
    N17                  IBUF (Prop_ibuf_I_O)         0.393    27.477 r  i_camera_HREF_IBUF_inst/O
                         net (fo=6, routed)           0.933    28.411    u_CameraDataCapture/i_camera_HREF_IBUF
    SLICE_X12Y25         LUT4 (Prop_lut4_I1_O)        0.056    28.467 r  u_CameraDataCapture/s_address[0]_i_1/O
                         net (fo=18, routed)          0.390    28.857    u_CameraDataCapture/s_address
    SLICE_X13Y26         FDRE                                         r  u_CameraDataCapture/s_address_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk rise edge)
                                                     41.667    41.667 r  
    P18                                               0.000    41.667 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000    41.667    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.227    41.894 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634    42.528    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    42.554 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.554    43.108    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  u_CameraDataCapture/s_address_reg[4]/C
                         clock pessimism              0.000    43.108    
                         clock uncertainty           -0.061    43.047    
    SLICE_X13Y26         FDRE (Setup_fdre_C_CE)      -0.058    42.989    u_CameraDataCapture/s_address_reg[4]
  -------------------------------------------------------------------
                         required time                         42.989    
                         arrival time                         -28.857    
  -------------------------------------------------------------------
                         slack                                 14.132    

Slack (MET) :             14.132ns  (required time - arrival time)
  Source:                 i_camera_HREF
                            (input port clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_CameraDataCapture/s_address_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.833ns  (i_camera_pclk rise@41.667ns - i_camera_pclk fall@20.834ns)
  Data Path Delay:        1.773ns  (logic 0.449ns (25.343%)  route 1.324ns (74.657%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 43.108 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.834 - 20.834 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk fall edge)
                                                     20.834    20.834 f  
                         clock source latency         1.250    22.084    
                         input delay                  5.000    27.084    
    N17                                               0.000    27.084 r  i_camera_HREF (IN)
                         net (fo=0)                   0.000    27.084    i_camera_HREF
    N17                  IBUF (Prop_ibuf_I_O)         0.393    27.477 r  i_camera_HREF_IBUF_inst/O
                         net (fo=6, routed)           0.933    28.411    u_CameraDataCapture/i_camera_HREF_IBUF
    SLICE_X12Y25         LUT4 (Prop_lut4_I1_O)        0.056    28.467 r  u_CameraDataCapture/s_address[0]_i_1/O
                         net (fo=18, routed)          0.390    28.857    u_CameraDataCapture/s_address
    SLICE_X13Y26         FDRE                                         r  u_CameraDataCapture/s_address_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk rise edge)
                                                     41.667    41.667 r  
    P18                                               0.000    41.667 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000    41.667    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.227    41.894 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634    42.528    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    42.554 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.554    43.108    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  u_CameraDataCapture/s_address_reg[5]/C
                         clock pessimism              0.000    43.108    
                         clock uncertainty           -0.061    43.047    
    SLICE_X13Y26         FDRE (Setup_fdre_C_CE)      -0.058    42.989    u_CameraDataCapture/s_address_reg[5]
  -------------------------------------------------------------------
                         required time                         42.989    
                         arrival time                         -28.857    
  -------------------------------------------------------------------
                         slack                                 14.132    

Slack (MET) :             14.132ns  (required time - arrival time)
  Source:                 i_camera_HREF
                            (input port clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_CameraDataCapture/s_address_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.833ns  (i_camera_pclk rise@41.667ns - i_camera_pclk fall@20.834ns)
  Data Path Delay:        1.773ns  (logic 0.449ns (25.343%)  route 1.324ns (74.657%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 43.108 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.834 - 20.834 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk fall edge)
                                                     20.834    20.834 f  
                         clock source latency         1.250    22.084    
                         input delay                  5.000    27.084    
    N17                                               0.000    27.084 r  i_camera_HREF (IN)
                         net (fo=0)                   0.000    27.084    i_camera_HREF
    N17                  IBUF (Prop_ibuf_I_O)         0.393    27.477 r  i_camera_HREF_IBUF_inst/O
                         net (fo=6, routed)           0.933    28.411    u_CameraDataCapture/i_camera_HREF_IBUF
    SLICE_X12Y25         LUT4 (Prop_lut4_I1_O)        0.056    28.467 r  u_CameraDataCapture/s_address[0]_i_1/O
                         net (fo=18, routed)          0.390    28.857    u_CameraDataCapture/s_address
    SLICE_X13Y26         FDRE                                         r  u_CameraDataCapture/s_address_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk rise edge)
                                                     41.667    41.667 r  
    P18                                               0.000    41.667 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000    41.667    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.227    41.894 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634    42.528    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    42.554 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.554    43.108    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  u_CameraDataCapture/s_address_reg[6]/C
                         clock pessimism              0.000    43.108    
                         clock uncertainty           -0.061    43.047    
    SLICE_X13Y26         FDRE (Setup_fdre_C_CE)      -0.058    42.989    u_CameraDataCapture/s_address_reg[6]
  -------------------------------------------------------------------
                         required time                         42.989    
                         arrival time                         -28.857    
  -------------------------------------------------------------------
                         slack                                 14.132    

Slack (MET) :             14.132ns  (required time - arrival time)
  Source:                 i_camera_HREF
                            (input port clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_CameraDataCapture/s_address_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.833ns  (i_camera_pclk rise@41.667ns - i_camera_pclk fall@20.834ns)
  Data Path Delay:        1.773ns  (logic 0.449ns (25.343%)  route 1.324ns (74.657%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 43.108 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.834 - 20.834 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk fall edge)
                                                     20.834    20.834 f  
                         clock source latency         1.250    22.084    
                         input delay                  5.000    27.084    
    N17                                               0.000    27.084 r  i_camera_HREF (IN)
                         net (fo=0)                   0.000    27.084    i_camera_HREF
    N17                  IBUF (Prop_ibuf_I_O)         0.393    27.477 r  i_camera_HREF_IBUF_inst/O
                         net (fo=6, routed)           0.933    28.411    u_CameraDataCapture/i_camera_HREF_IBUF
    SLICE_X12Y25         LUT4 (Prop_lut4_I1_O)        0.056    28.467 r  u_CameraDataCapture/s_address[0]_i_1/O
                         net (fo=18, routed)          0.390    28.857    u_CameraDataCapture/s_address
    SLICE_X13Y26         FDRE                                         r  u_CameraDataCapture/s_address_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk rise edge)
                                                     41.667    41.667 r  
    P18                                               0.000    41.667 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000    41.667    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.227    41.894 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634    42.528    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    42.554 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.554    43.108    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  u_CameraDataCapture/s_address_reg[7]/C
                         clock pessimism              0.000    43.108    
                         clock uncertainty           -0.061    43.047    
    SLICE_X13Y26         FDRE (Setup_fdre_C_CE)      -0.058    42.989    u_CameraDataCapture/s_address_reg[7]
  -------------------------------------------------------------------
                         required time                         42.989    
                         arrival time                         -28.857    
  -------------------------------------------------------------------
                         slack                                 14.132    

Slack (MET) :             14.160ns  (required time - arrival time)
  Source:                 i_camera_HREF
                            (input port clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_CameraDataCapture/s_address_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.833ns  (i_camera_pclk rise@41.667ns - i_camera_pclk fall@20.834ns)
  Data Path Delay:        1.747ns  (logic 0.449ns (25.712%)  route 1.298ns (74.288%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 43.111 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.834 - 20.834 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk fall edge)
                                                     20.834    20.834 f  
                         clock source latency         1.250    22.084    
                         input delay                  5.000    27.084    
    N17                                               0.000    27.084 r  i_camera_HREF (IN)
                         net (fo=0)                   0.000    27.084    i_camera_HREF
    N17                  IBUF (Prop_ibuf_I_O)         0.393    27.477 r  i_camera_HREF_IBUF_inst/O
                         net (fo=6, routed)           0.933    28.411    u_CameraDataCapture/i_camera_HREF_IBUF
    SLICE_X12Y25         LUT4 (Prop_lut4_I1_O)        0.056    28.467 r  u_CameraDataCapture/s_address[0]_i_1/O
                         net (fo=18, routed)          0.365    28.831    u_CameraDataCapture/s_address
    SLICE_X13Y29         FDRE                                         r  u_CameraDataCapture/s_address_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk rise edge)
                                                     41.667    41.667 r  
    P18                                               0.000    41.667 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000    41.667    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.227    41.894 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634    42.528    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    42.554 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.557    43.111    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  u_CameraDataCapture/s_address_reg[16]/C
                         clock pessimism              0.000    43.111    
                         clock uncertainty           -0.061    43.050    
    SLICE_X13Y29         FDRE (Setup_fdre_C_CE)      -0.058    42.992    u_CameraDataCapture/s_address_reg[16]
  -------------------------------------------------------------------
                         required time                         42.992    
                         arrival time                         -28.831    
  -------------------------------------------------------------------
                         slack                                 14.160    

Slack (MET) :             14.160ns  (required time - arrival time)
  Source:                 i_camera_HREF
                            (input port clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_CameraDataCapture/s_address_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.833ns  (i_camera_pclk rise@41.667ns - i_camera_pclk fall@20.834ns)
  Data Path Delay:        1.747ns  (logic 0.449ns (25.712%)  route 1.298ns (74.288%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 43.111 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.834 - 20.834 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk fall edge)
                                                     20.834    20.834 f  
                         clock source latency         1.250    22.084    
                         input delay                  5.000    27.084    
    N17                                               0.000    27.084 r  i_camera_HREF (IN)
                         net (fo=0)                   0.000    27.084    i_camera_HREF
    N17                  IBUF (Prop_ibuf_I_O)         0.393    27.477 r  i_camera_HREF_IBUF_inst/O
                         net (fo=6, routed)           0.933    28.411    u_CameraDataCapture/i_camera_HREF_IBUF
    SLICE_X12Y25         LUT4 (Prop_lut4_I1_O)        0.056    28.467 r  u_CameraDataCapture/s_address[0]_i_1/O
                         net (fo=18, routed)          0.365    28.831    u_CameraDataCapture/s_address
    SLICE_X13Y29         FDRE                                         r  u_CameraDataCapture/s_address_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk rise edge)
                                                     41.667    41.667 r  
    P18                                               0.000    41.667 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000    41.667    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.227    41.894 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634    42.528    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    42.554 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.557    43.111    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  u_CameraDataCapture/s_address_reg[17]/C
                         clock pessimism              0.000    43.111    
                         clock uncertainty           -0.061    43.050    
    SLICE_X13Y29         FDRE (Setup_fdre_C_CE)      -0.058    42.992    u_CameraDataCapture/s_address_reg[17]
  -------------------------------------------------------------------
                         required time                         42.992    
                         arrival time                         -28.831    
  -------------------------------------------------------------------
                         slack                                 14.160    

Slack (MET) :             14.224ns  (required time - arrival time)
  Source:                 i_camera_HREF
                            (input port clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_CameraDataCapture/s_address_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.833ns  (i_camera_pclk rise@41.667ns - i_camera_pclk fall@20.834ns)
  Data Path Delay:        1.683ns  (logic 0.449ns (26.703%)  route 1.233ns (73.297%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 43.110 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.834 - 20.834 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk fall edge)
                                                     20.834    20.834 f  
                         clock source latency         1.250    22.084    
                         input delay                  5.000    27.084    
    N17                                               0.000    27.084 r  i_camera_HREF (IN)
                         net (fo=0)                   0.000    27.084    i_camera_HREF
    N17                  IBUF (Prop_ibuf_I_O)         0.393    27.477 r  i_camera_HREF_IBUF_inst/O
                         net (fo=6, routed)           0.933    28.411    u_CameraDataCapture/i_camera_HREF_IBUF
    SLICE_X12Y25         LUT4 (Prop_lut4_I1_O)        0.056    28.467 r  u_CameraDataCapture/s_address[0]_i_1/O
                         net (fo=18, routed)          0.300    28.767    u_CameraDataCapture/s_address
    SLICE_X13Y28         FDRE                                         r  u_CameraDataCapture/s_address_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk rise edge)
                                                     41.667    41.667 r  
    P18                                               0.000    41.667 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000    41.667    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.227    41.894 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634    42.528    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    42.554 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.556    43.110    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  u_CameraDataCapture/s_address_reg[12]/C
                         clock pessimism              0.000    43.110    
                         clock uncertainty           -0.061    43.049    
    SLICE_X13Y28         FDRE (Setup_fdre_C_CE)      -0.058    42.991    u_CameraDataCapture/s_address_reg[12]
  -------------------------------------------------------------------
                         required time                         42.991    
                         arrival time                         -28.767    
  -------------------------------------------------------------------
                         slack                                 14.224    

Slack (MET) :             14.224ns  (required time - arrival time)
  Source:                 i_camera_HREF
                            (input port clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_CameraDataCapture/s_address_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.833ns  (i_camera_pclk rise@41.667ns - i_camera_pclk fall@20.834ns)
  Data Path Delay:        1.683ns  (logic 0.449ns (26.703%)  route 1.233ns (73.297%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 43.110 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.834 - 20.834 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk fall edge)
                                                     20.834    20.834 f  
                         clock source latency         1.250    22.084    
                         input delay                  5.000    27.084    
    N17                                               0.000    27.084 r  i_camera_HREF (IN)
                         net (fo=0)                   0.000    27.084    i_camera_HREF
    N17                  IBUF (Prop_ibuf_I_O)         0.393    27.477 r  i_camera_HREF_IBUF_inst/O
                         net (fo=6, routed)           0.933    28.411    u_CameraDataCapture/i_camera_HREF_IBUF
    SLICE_X12Y25         LUT4 (Prop_lut4_I1_O)        0.056    28.467 r  u_CameraDataCapture/s_address[0]_i_1/O
                         net (fo=18, routed)          0.300    28.767    u_CameraDataCapture/s_address
    SLICE_X13Y28         FDRE                                         r  u_CameraDataCapture/s_address_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk rise edge)
                                                     41.667    41.667 r  
    P18                                               0.000    41.667 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000    41.667    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.227    41.894 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634    42.528    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    42.554 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.556    43.110    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  u_CameraDataCapture/s_address_reg[13]/C
                         clock pessimism              0.000    43.110    
                         clock uncertainty           -0.061    43.049    
    SLICE_X13Y28         FDRE (Setup_fdre_C_CE)      -0.058    42.991    u_CameraDataCapture/s_address_reg[13]
  -------------------------------------------------------------------
                         required time                         42.991    
                         arrival time                         -28.767    
  -------------------------------------------------------------------
                         slack                                 14.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_CameraDataCapture/s_pixel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_camera_pclk rise@0.000ns - i_camera_pclk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.312%)  route 0.360ns (68.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
    P18                                               0.000     0.000 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000     0.000    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.887 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.554     1.441    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  u_CameraDataCapture/s_pixel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  u_CameraDataCapture/s_pixel_data_reg[2]/Q
                         net (fo=10, routed)          0.360     1.965    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y6          RAMB36E1                                     r  u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
    P18                                               0.000     0.000 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000     0.000    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.104    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.133 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.871     2.004    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.479     1.524    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.820    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_CameraDataCapture/s_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_camera_pclk rise@0.000ns - i_camera_pclk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.620%)  route 0.278ns (66.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
    P18                                               0.000     0.000 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000     0.000    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.887 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.554     1.441    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  u_CameraDataCapture/s_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  u_CameraDataCapture/s_address_reg[4]/Q
                         net (fo=33, routed)          0.278     1.860    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y5          RAMB36E1                                     r  u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
    P18                                               0.000     0.000 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000     0.000    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.104    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.133 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     1.999    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.479     1.519    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.702    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_CameraDataCapture/s_address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_camera_pclk rise@0.000ns - i_camera_pclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.696%)  route 0.277ns (66.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
    P18                                               0.000     0.000 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000     0.000    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.887 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.556     1.443    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  u_CameraDataCapture/s_address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u_CameraDataCapture/s_address_reg[14]/Q
                         net (fo=32, routed)          0.277     1.861    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X0Y5          RAMB36E1                                     r  u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
    P18                                               0.000     0.000 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000     0.000    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.104    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.133 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     1.999    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.479     1.519    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.702    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_CameraDataCapture/s_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_camera_pclk rise@0.000ns - i_camera_pclk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.513%)  route 0.280ns (66.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
    P18                                               0.000     0.000 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000     0.000    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.887 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.556     1.443    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  u_CameraDataCapture/s_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u_CameraDataCapture/s_address_reg[12]/Q
                         net (fo=33, routed)          0.280     1.864    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X0Y5          RAMB36E1                                     r  u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
    P18                                               0.000     0.000 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000     0.000    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.104    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.133 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     1.999    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.479     1.519    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.702    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_CameraDataCapture/previous_HREF_pos_reg/C
                            (falling edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_CameraDataCapture/s_line_count_reg/D
                            (falling edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_camera_pclk fall@20.834ns - i_camera_pclk fall@20.834ns)
  Data Path Delay:        0.286ns  (logic 0.232ns (81.003%)  route 0.054ns (18.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 24.037 - 20.834 ) 
    Source Clock Delay      (SCD):    0.191ns = ( 21.025 - 20.834 ) 
    Clock Pessimism Removal (CPR):    3.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk fall edge)
                                                     20.834    20.834 f  
                         clock source latency        -1.250    19.584    
    P18                                               0.000    19.584 f  i_camera_pclk (IN)
                         net (fo=0)                   0.000    19.584    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.227    19.811 f  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634    20.445    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    20.471 f  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.554    21.025    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  u_CameraDataCapture/previous_HREF_pos_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.133    21.158 r  u_CameraDataCapture/previous_HREF_pos_reg/Q
                         net (fo=1, routed)           0.054    21.212    u_CameraDataCapture/previous_HREF_pos
    SLICE_X15Y26         LUT3 (Prop_lut3_I1_O)        0.099    21.311 r  u_CameraDataCapture/s_line_count_i_1/O
                         net (fo=1, routed)           0.000    21.311    u_CameraDataCapture/s_line_count_i_1_n_0
    SLICE_X15Y26         FDRE                                         r  u_CameraDataCapture/s_line_count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk fall edge)
                                                     20.834    20.834 f  
                         clock source latency         1.250    22.084    
    P18                                               0.000    22.084 f  i_camera_pclk (IN)
                         net (fo=0)                   0.000    22.084    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.415    22.499 f  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689    23.188    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    23.217 f  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.821    24.037    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  u_CameraDataCapture/s_line_count_reg/C  (IS_INVERTED)
                         clock pessimism             -3.012    21.025    
    SLICE_X15Y26         FDRE (Hold_fdre_C_D)         0.098    21.123    u_CameraDataCapture/s_line_count_reg
  -------------------------------------------------------------------
                         required time                        -21.123    
                         arrival time                          21.311    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_CameraDataCapture/s_address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_camera_pclk rise@0.000ns - i_camera_pclk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.684%)  route 0.304ns (68.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
    P18                                               0.000     0.000 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000     0.000    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.887 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.556     1.443    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  u_CameraDataCapture/s_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u_CameraDataCapture/s_address_reg[15]/Q
                         net (fo=56, routed)          0.304     1.888    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y5          RAMB36E1                                     r  u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
    P18                                               0.000     0.000 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000     0.000    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.104    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.133 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     1.999    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.479     1.519    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.699    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_CameraDataCapture/s_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_camera_pclk rise@0.000ns - i_camera_pclk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.022%)  route 0.314ns (68.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
    P18                                               0.000     0.000 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000     0.000    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.887 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.556     1.443    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  u_CameraDataCapture/s_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u_CameraDataCapture/s_address_reg[10]/Q
                         net (fo=33, routed)          0.314     1.897    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y5          RAMB36E1                                     r  u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
    P18                                               0.000     0.000 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000     0.000    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.104    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.133 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     1.999    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.479     1.519    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.702    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_CameraDataCapture/s_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_camera_pclk rise@0.000ns - i_camera_pclk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.579%)  route 0.320ns (69.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
    P18                                               0.000     0.000 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000     0.000    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.887 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.440    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  u_CameraDataCapture/s_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  u_CameraDataCapture/s_address_reg[1]/Q
                         net (fo=33, routed)          0.320     1.901    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y5          RAMB36E1                                     r  u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
    P18                                               0.000     0.000 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000     0.000    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.104    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.133 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     1.999    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.479     1.519    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.702    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_CameraDataCapture/s_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_camera_pclk rise@0.000ns - i_camera_pclk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.361%)  route 0.323ns (69.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
    P18                                               0.000     0.000 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000     0.000    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.887 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.440    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  u_CameraDataCapture/s_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  u_CameraDataCapture/s_address_reg[0]/Q
                         net (fo=33, routed)          0.323     1.904    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y5          RAMB36E1                                     r  u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
    P18                                               0.000     0.000 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000     0.000    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.104    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.133 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     1.999    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.479     1.519    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.702    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_CameraDataCapture/s_address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Destination:            u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by i_camera_pclk  {rise@0.000ns fall@20.834ns period=41.667ns})
  Path Group:             i_camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_camera_pclk rise@0.000ns - i_camera_pclk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.872%)  route 0.331ns (70.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
    P18                                               0.000     0.000 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000     0.000    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.887 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.556     1.443    u_CameraDataCapture/i_camera_pclk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  u_CameraDataCapture/s_address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u_CameraDataCapture/s_address_reg[13]/Q
                         net (fo=33, routed)          0.331     1.915    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X0Y5          RAMB36E1                                     r  u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock i_camera_pclk rise edge)
                                                      0.000     0.000 r  
    P18                                               0.000     0.000 r  i_camera_pclk (IN)
                         net (fo=0)                   0.000     0.000    i_camera_pclk
    P18                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  i_camera_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.104    i_camera_pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.133 r  i_camera_pclk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     1.999    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.479     1.519    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.702    u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_camera_pclk
Waveform(ns):       { 0.000 20.834 }
Period(ns):         41.667
Sources:            { i_camera_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         41.667      38.304     RAMB36_X1Y8   u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         41.667      38.304     RAMB36_X0Y8   u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         41.667      38.304     RAMB36_X2Y1   u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         41.667      38.304     RAMB36_X2Y5   u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         41.667      38.304     RAMB36_X1Y10  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         41.667      38.304     RAMB36_X1Y0   u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.667      38.775     RAMB36_X2Y9   u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.667      38.775     RAMB36_X0Y6   u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.667      38.775     RAMB36_X2Y3   u_initial_frame/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.667      38.775     RAMB36_X1Y9   u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.583      19.083     SLICE_X13Y25  u_CameraDataCapture/s_address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.583      19.083     SLICE_X13Y29  u_CameraDataCapture/s_address_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.583      19.083     SLICE_X13Y29  u_CameraDataCapture/s_address_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.583      19.083     SLICE_X13Y25  u_CameraDataCapture/s_address_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.583      19.083     SLICE_X13Y25  u_CameraDataCapture/s_address_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.583      19.083     SLICE_X13Y25  u_CameraDataCapture/s_address_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.583      19.083     SLICE_X12Y25  u_CameraDataCapture/s_pixel_count_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.583      19.083     SLICE_X12Y25  u_CameraDataCapture/s_write_enable_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.583      19.083     SLICE_X13Y27  u_CameraDataCapture/s_address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.583      19.083     SLICE_X13Y27  u_CameraDataCapture/s_address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.583      19.083     SLICE_X15Y26  u_CameraDataCapture/previous_HREF_pos_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.583      19.083     SLICE_X15Y26  u_CameraDataCapture/s_line_count_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.583      19.083     SLICE_X15Y26  u_CameraDataCapture/previous_HREF_pos_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.583      19.083     SLICE_X15Y26  u_CameraDataCapture/s_line_count_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.084      21.584     SLICE_X13Y27  u_CameraDataCapture/s_address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.084      21.584     SLICE_X13Y27  u_CameraDataCapture/s_address_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.084      21.584     SLICE_X13Y28  u_CameraDataCapture/s_address_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.084      21.584     SLICE_X13Y28  u_CameraDataCapture/s_address_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.084      21.584     SLICE_X13Y28  u_CameraDataCapture/s_address_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.084      21.584     SLICE_X13Y28  u_CameraDataCapture/s_address_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ClockController
  To Clock:  clk_out1_ClockController

Setup :            0  Failing Endpoints,  Worst Slack       38.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.153ns  (required time - arrival time)
  Source:                 u_ClockController/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockController rise@40.000ns - clk_out1_ClockController rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.119%)  route 0.602ns (56.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.086ns = ( 36.914 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.765    -2.148    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.692 r  u_ClockController/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.602    -1.091    u_ClockController/inst/seq_reg1[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_ClockController/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out1_ClockController
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_ClockController/inst/clkout1_buf/I0
                         clock pessimism              0.398    37.312    
                         clock uncertainty           -0.091    37.221    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    37.062    u_ClockController/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         37.062    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                 38.153    

Slack (MET) :             38.739ns  (required time - arrival time)
  Source:                 u_ClockController/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockController rise@40.000ns - clk_out1_ClockController rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 37.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.765    -2.148    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.729 r  u_ClockController/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.243    u_ClockController/inst/seq_reg1[2]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    36.484    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    36.565 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.725    37.290    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.561    37.852    
                         clock uncertainty           -0.091    37.761    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)       -0.265    37.496    u_ClockController/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         37.496    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                 38.739    

Slack (MET) :             38.741ns  (required time - arrival time)
  Source:                 u_ClockController/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockController rise@40.000ns - clk_out1_ClockController rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 37.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.765    -2.148    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.729 r  u_ClockController/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.246    u_ClockController/inst/seq_reg1[4]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    36.484    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    36.565 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.725    37.290    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.561    37.852    
                         clock uncertainty           -0.091    37.761    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)       -0.266    37.495    u_ClockController/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         37.495    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                 38.741    

Slack (MET) :             38.768ns  (required time - arrival time)
  Source:                 u_ClockController/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockController rise@40.000ns - clk_out1_ClockController rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.456ns (41.522%)  route 0.642ns (58.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 37.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.765    -2.148    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.692 r  u_ClockController/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.642    -1.050    u_ClockController/inst/seq_reg1[3]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    36.484    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    36.565 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.725    37.290    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.561    37.852    
                         clock uncertainty           -0.091    37.761    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)       -0.043    37.718    u_ClockController/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         37.718    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                 38.768    

Slack (MET) :             38.791ns  (required time - arrival time)
  Source:                 u_ClockController/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockController rise@40.000ns - clk_out1_ClockController rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.456ns (42.300%)  route 0.622ns (57.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 37.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.765    -2.148    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.692 r  u_ClockController/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.622    -1.070    u_ClockController/inst/seq_reg1[5]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    36.484    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    36.565 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.725    37.290    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.561    37.852    
                         clock uncertainty           -0.091    37.761    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)       -0.040    37.721    u_ClockController/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         37.721    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                 38.791    

Slack (MET) :             38.871ns  (required time - arrival time)
  Source:                 u_ClockController/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockController rise@40.000ns - clk_out1_ClockController rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 37.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.765    -2.148    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.729 r  u_ClockController/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.347    u_ClockController/inst/seq_reg1[1]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    36.484    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    36.565 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.725    37.290    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.561    37.852    
                         clock uncertainty           -0.091    37.761    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)       -0.237    37.524    u_ClockController/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         37.524    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                 38.871    

Slack (MET) :             39.066ns  (required time - arrival time)
  Source:                 u_ClockController/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockController rise@40.000ns - clk_out1_ClockController rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 37.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.765    -2.148    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.729 r  u_ClockController/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.157    -1.572    u_ClockController/inst/seq_reg1[6]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    36.484    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    36.565 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.725    37.290    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.561    37.852    
                         clock uncertainty           -0.091    37.761    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)       -0.267    37.494    u_ClockController/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         37.494    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                 39.066    

Slack (MET) :             39.216ns  (required time - arrival time)
  Source:                 u_ClockController/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockController rise@40.000ns - clk_out1_ClockController rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 37.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.765    -2.148    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.692 r  u_ClockController/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.502    u_ClockController/inst/seq_reg1[0]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    36.484    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    36.565 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.725    37.290    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.561    37.852    
                         clock uncertainty           -0.091    37.761    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)       -0.047    37.714    u_ClockController/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         37.714    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                 39.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ClockController/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockController rise@0.000ns - clk_out1_ClockController rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.034    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.893 r  u_ClockController/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.837    u_ClockController/inst/seq_reg1[0]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.300    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.034    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)         0.075    -0.959    u_ClockController/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.959    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_ClockController/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockController rise@0.000ns - clk_out1_ClockController rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.034    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.906 r  u_ClockController/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.851    u_ClockController/inst/seq_reg1[6]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.300    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.034    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)        -0.006    -1.040    u_ClockController/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.040    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_ClockController/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockController rise@0.000ns - clk_out1_ClockController rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.034    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.906 r  u_ClockController/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.786    u_ClockController/inst/seq_reg1[1]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.300    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.034    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)         0.017    -1.017    u_ClockController/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.017    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_ClockController/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockController rise@0.000ns - clk_out1_ClockController rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.868%)  route 0.204ns (59.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.034    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.893 r  u_ClockController/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.204    -0.689    u_ClockController/inst/seq_reg1[5]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.300    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.266    -1.034    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)         0.078    -0.956    u_ClockController/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.956    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 u_ClockController/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockController rise@0.000ns - clk_out1_ClockController rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.086%)  route 0.229ns (61.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.034    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.893 r  u_ClockController/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.229    -0.664    u_ClockController/inst/seq_reg1[3]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.300    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.266    -1.034    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)         0.076    -0.958    u_ClockController/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.958    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u_ClockController/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockController rise@0.000ns - clk_out1_ClockController rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.034    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.906 r  u_ClockController/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.739    u_ClockController/inst/seq_reg1[4]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.300    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.266    -1.034    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)        -0.006    -1.040    u_ClockController/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          1.040    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_ClockController/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockController rise@0.000ns - clk_out1_ClockController rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.034    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.906 r  u_ClockController/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.736    u_ClockController/inst/seq_reg1[2]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.300    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.266    -1.034    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)        -0.006    -1.040    u_ClockController/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.040    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 u_ClockController/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockController rise@0.000ns - clk_out1_ClockController rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.348%)  route 0.237ns (62.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.718ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.034    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.893 r  u_ClockController/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.237    -0.656    u_ClockController/inst/seq_reg1[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_ClockController/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out1_ClockController
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_ClockController/inst/clkout1_buf/I0
                         clock pessimism              0.555    -1.163    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -1.004    u_ClockController/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          1.004    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  0.348    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ClockController
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_ClockController/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    u_ClockController/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         40.000      37.845     BUFHCE_X0Y0      u_ClockController/inst/clkout1_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y28     u_oddr/inst/ODDR_inst/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ClockController
  To Clock:  clk_out2_ClockController

Setup :            0  Failing Endpoints,  Worst Slack       29.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.273ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_totalX_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController rise@40.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        10.376ns  (logic 4.084ns (39.360%)  route 6.292ns (60.640%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           0.787     6.238    u_BrightestPoint/doutb[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.298     6.536 r  u_BrightestPoint/s_count[0]_i_7/O
                         net (fo=1, routed)           0.763     7.299    u_VGAController/u_VGA/s_count_reg[17]
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.423 r  u_VGAController/u_VGA/s_count[0]_i_2/O
                         net (fo=70, routed)          2.052     9.475    u_BrightestPoint/s_totalY0
    SLICE_X14Y20         FDRE                                         r  u_BrightestPoint/s_totalX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.439    38.444    u_BrightestPoint/clk_out2
    SLICE_X14Y20         FDRE                                         r  u_BrightestPoint/s_totalX_reg[0]/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.091    38.917    
    SLICE_X14Y20         FDRE (Setup_fdre_C_CE)      -0.169    38.748    u_BrightestPoint/s_totalX_reg[0]
  -------------------------------------------------------------------
                         required time                         38.748    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                 29.273    

Slack (MET) :             29.273ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_totalX_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController rise@40.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        10.376ns  (logic 4.084ns (39.360%)  route 6.292ns (60.640%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           0.787     6.238    u_BrightestPoint/doutb[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.298     6.536 r  u_BrightestPoint/s_count[0]_i_7/O
                         net (fo=1, routed)           0.763     7.299    u_VGAController/u_VGA/s_count_reg[17]
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.423 r  u_VGAController/u_VGA/s_count[0]_i_2/O
                         net (fo=70, routed)          2.052     9.475    u_BrightestPoint/s_totalY0
    SLICE_X14Y20         FDRE                                         r  u_BrightestPoint/s_totalX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.439    38.444    u_BrightestPoint/clk_out2
    SLICE_X14Y20         FDRE                                         r  u_BrightestPoint/s_totalX_reg[1]/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.091    38.917    
    SLICE_X14Y20         FDRE (Setup_fdre_C_CE)      -0.169    38.748    u_BrightestPoint/s_totalX_reg[1]
  -------------------------------------------------------------------
                         required time                         38.748    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                 29.273    

Slack (MET) :             29.273ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_totalX_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController rise@40.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        10.376ns  (logic 4.084ns (39.360%)  route 6.292ns (60.640%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           0.787     6.238    u_BrightestPoint/doutb[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.298     6.536 r  u_BrightestPoint/s_count[0]_i_7/O
                         net (fo=1, routed)           0.763     7.299    u_VGAController/u_VGA/s_count_reg[17]
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.423 r  u_VGAController/u_VGA/s_count[0]_i_2/O
                         net (fo=70, routed)          2.052     9.475    u_BrightestPoint/s_totalY0
    SLICE_X14Y20         FDRE                                         r  u_BrightestPoint/s_totalX_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.439    38.444    u_BrightestPoint/clk_out2
    SLICE_X14Y20         FDRE                                         r  u_BrightestPoint/s_totalX_reg[2]/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.091    38.917    
    SLICE_X14Y20         FDRE (Setup_fdre_C_CE)      -0.169    38.748    u_BrightestPoint/s_totalX_reg[2]
  -------------------------------------------------------------------
                         required time                         38.748    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                 29.273    

Slack (MET) :             29.273ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_totalX_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController rise@40.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        10.376ns  (logic 4.084ns (39.360%)  route 6.292ns (60.640%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           0.787     6.238    u_BrightestPoint/doutb[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.298     6.536 r  u_BrightestPoint/s_count[0]_i_7/O
                         net (fo=1, routed)           0.763     7.299    u_VGAController/u_VGA/s_count_reg[17]
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.423 r  u_VGAController/u_VGA/s_count[0]_i_2/O
                         net (fo=70, routed)          2.052     9.475    u_BrightestPoint/s_totalY0
    SLICE_X14Y20         FDRE                                         r  u_BrightestPoint/s_totalX_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.439    38.444    u_BrightestPoint/clk_out2
    SLICE_X14Y20         FDRE                                         r  u_BrightestPoint/s_totalX_reg[3]/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.091    38.917    
    SLICE_X14Y20         FDRE (Setup_fdre_C_CE)      -0.169    38.748    u_BrightestPoint/s_totalX_reg[3]
  -------------------------------------------------------------------
                         required time                         38.748    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                 29.273    

Slack (MET) :             29.353ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController rise@40.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        10.195ns  (logic 4.112ns (40.335%)  route 6.083ns (59.665%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           1.278     6.728    u_VGAController/doutb[1]
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.298     7.026 f  u_VGAController/o_VGA_RGB[3]_i_3/O
                         net (fo=1, routed)           1.287     8.313    u_VGAController/u_VGA/o_VGA_RGB_reg[3]
    SLICE_X35Y27         LUT5 (Prop_lut5_I4_O)        0.152     8.465 r  u_VGAController/u_VGA/o_VGA_RGB[3]_i_1/O
                         net (fo=3, routed)           0.828     9.293    u_VGAController/u_VGA_n_11
    SLICE_X33Y33         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.438    38.443    u_VGAController/clk_out2
    SLICE_X33Y33         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]_lopt_replica/C
                         clock pessimism              0.564    39.006    
                         clock uncertainty           -0.091    38.916    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)       -0.269    38.647    u_VGAController/o_VGA_RGB_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                 29.353    

Slack (MET) :             29.412ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_totalX_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController rise@40.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        10.236ns  (logic 4.084ns (39.897%)  route 6.152ns (60.102%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           0.787     6.238    u_BrightestPoint/doutb[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.298     6.536 r  u_BrightestPoint/s_count[0]_i_7/O
                         net (fo=1, routed)           0.763     7.299    u_VGAController/u_VGA/s_count_reg[17]
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.423 r  u_VGAController/u_VGA/s_count[0]_i_2/O
                         net (fo=70, routed)          1.912     9.335    u_BrightestPoint/s_totalY0
    SLICE_X14Y21         FDRE                                         r  u_BrightestPoint/s_totalX_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.438    38.443    u_BrightestPoint/clk_out2
    SLICE_X14Y21         FDRE                                         r  u_BrightestPoint/s_totalX_reg[4]/C
                         clock pessimism              0.564    39.006    
                         clock uncertainty           -0.091    38.916    
    SLICE_X14Y21         FDRE (Setup_fdre_C_CE)      -0.169    38.747    u_BrightestPoint/s_totalX_reg[4]
  -------------------------------------------------------------------
                         required time                         38.747    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                 29.412    

Slack (MET) :             29.412ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_totalX_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController rise@40.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        10.236ns  (logic 4.084ns (39.897%)  route 6.152ns (60.102%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           0.787     6.238    u_BrightestPoint/doutb[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.298     6.536 r  u_BrightestPoint/s_count[0]_i_7/O
                         net (fo=1, routed)           0.763     7.299    u_VGAController/u_VGA/s_count_reg[17]
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.423 r  u_VGAController/u_VGA/s_count[0]_i_2/O
                         net (fo=70, routed)          1.912     9.335    u_BrightestPoint/s_totalY0
    SLICE_X14Y21         FDRE                                         r  u_BrightestPoint/s_totalX_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.438    38.443    u_BrightestPoint/clk_out2
    SLICE_X14Y21         FDRE                                         r  u_BrightestPoint/s_totalX_reg[5]/C
                         clock pessimism              0.564    39.006    
                         clock uncertainty           -0.091    38.916    
    SLICE_X14Y21         FDRE (Setup_fdre_C_CE)      -0.169    38.747    u_BrightestPoint/s_totalX_reg[5]
  -------------------------------------------------------------------
                         required time                         38.747    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                 29.412    

Slack (MET) :             29.412ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_totalX_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController rise@40.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        10.236ns  (logic 4.084ns (39.897%)  route 6.152ns (60.102%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           0.787     6.238    u_BrightestPoint/doutb[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.298     6.536 r  u_BrightestPoint/s_count[0]_i_7/O
                         net (fo=1, routed)           0.763     7.299    u_VGAController/u_VGA/s_count_reg[17]
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.423 r  u_VGAController/u_VGA/s_count[0]_i_2/O
                         net (fo=70, routed)          1.912     9.335    u_BrightestPoint/s_totalY0
    SLICE_X14Y21         FDRE                                         r  u_BrightestPoint/s_totalX_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.438    38.443    u_BrightestPoint/clk_out2
    SLICE_X14Y21         FDRE                                         r  u_BrightestPoint/s_totalX_reg[6]/C
                         clock pessimism              0.564    39.006    
                         clock uncertainty           -0.091    38.916    
    SLICE_X14Y21         FDRE (Setup_fdre_C_CE)      -0.169    38.747    u_BrightestPoint/s_totalX_reg[6]
  -------------------------------------------------------------------
                         required time                         38.747    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                 29.412    

Slack (MET) :             29.412ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_totalX_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController rise@40.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        10.236ns  (logic 4.084ns (39.897%)  route 6.152ns (60.102%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           0.787     6.238    u_BrightestPoint/doutb[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.298     6.536 r  u_BrightestPoint/s_count[0]_i_7/O
                         net (fo=1, routed)           0.763     7.299    u_VGAController/u_VGA/s_count_reg[17]
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.423 r  u_VGAController/u_VGA/s_count[0]_i_2/O
                         net (fo=70, routed)          1.912     9.335    u_BrightestPoint/s_totalY0
    SLICE_X14Y21         FDRE                                         r  u_BrightestPoint/s_totalX_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.438    38.443    u_BrightestPoint/clk_out2
    SLICE_X14Y21         FDRE                                         r  u_BrightestPoint/s_totalX_reg[7]/C
                         clock pessimism              0.564    39.006    
                         clock uncertainty           -0.091    38.916    
    SLICE_X14Y21         FDRE (Setup_fdre_C_CE)      -0.169    38.747    u_BrightestPoint/s_totalX_reg[7]
  -------------------------------------------------------------------
                         required time                         38.747    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                 29.412    

Slack (MET) :             29.442ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController rise@40.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        10.103ns  (logic 4.112ns (40.701%)  route 5.991ns (59.299%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           1.278     6.728    u_VGAController/doutb[1]
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.298     7.026 f  u_VGAController/o_VGA_RGB[3]_i_3/O
                         net (fo=1, routed)           1.287     8.313    u_VGAController/u_VGA/o_VGA_RGB_reg[3]
    SLICE_X35Y27         LUT5 (Prop_lut5_I4_O)        0.152     8.465 r  u_VGAController/u_VGA/o_VGA_RGB[3]_i_1/O
                         net (fo=3, routed)           0.737     9.202    u_VGAController/u_VGA_n_11
    SLICE_X33Y31         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.435    38.440    u_VGAController/clk_out2
    SLICE_X33Y31         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.091    38.913    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)       -0.269    38.644    u_VGAController/o_VGA_RGB_reg[3]
  -------------------------------------------------------------------
                         required time                         38.644    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 29.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_ClockController/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_ClockController/inst/clk_out2_ClockController
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_ClockController/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_ClockController/inst/clk_out2_ClockController_en_clk
    SLICE_X34Y46         FDCE                                         r  u_ClockController/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.871 r  u_ClockController/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    u_ClockController/inst/seq_reg2[0]
    SLICE_X34Y46         FDCE                                         r  u_ClockController/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_ClockController/inst/clk_out2_ClockController
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_ClockController/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_ClockController/inst/clk_out2_ClockController_en_clk
    SLICE_X34Y46         FDCE                                         r  u_ClockController/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.060    -0.975    u_ClockController/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_totalY_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_result_totalY_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.657%)  route 0.112ns (44.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.553    -0.628    u_BrightestPoint/clk_out2
    SLICE_X32Y28         FDRE                                         r  u_BrightestPoint/s_totalY_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_BrightestPoint/s_totalY_reg[18]/Q
                         net (fo=2, routed)           0.112    -0.375    u_BrightestPoint/s_totalY_reg[18]
    SLICE_X30Y29         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.821    -0.869    u_BrightestPoint/clk_out2
    SLICE_X30Y29         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[18]/C
                         clock pessimism              0.255    -0.613    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.076    -0.537    u_BrightestPoint/s_result_totalY_reg[18]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_VGAController/u_VGA/s_VCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGAController/u_VGA/s_VCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.169%)  route 0.134ns (41.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.550    -0.631    u_VGAController/u_VGA/clk_out2
    SLICE_X29Y25         FDRE                                         r  u_VGAController/u_VGA/s_VCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  u_VGAController/u_VGA/s_VCounter_reg[4]/Q
                         net (fo=5, routed)           0.134    -0.357    u_VGAController/u_VGA/s_VCounter_reg__0[4]
    SLICE_X30Y25         LUT6 (Prop_lut6_I4_O)        0.045    -0.312 r  u_VGAController/u_VGA/s_VCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    u_VGAController/u_VGA/plusOp__1[5]
    SLICE_X30Y25         FDRE                                         r  u_VGAController/u_VGA/s_VCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.816    -0.874    u_VGAController/u_VGA/clk_out2
    SLICE_X30Y25         FDRE                                         r  u_VGAController/u_VGA/s_VCounter_reg[5]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X30Y25         FDRE (Hold_fdre_C_D)         0.121    -0.478    u_VGAController/u_VGA/s_VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_totalX_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_result_totalX_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.164ns (71.855%)  route 0.064ns (28.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.553    -0.628    u_BrightestPoint/clk_out2
    SLICE_X14Y24         FDRE                                         r  u_BrightestPoint/s_totalX_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  u_BrightestPoint/s_totalX_reg[17]/Q
                         net (fo=2, routed)           0.064    -0.400    u_BrightestPoint/s_totalX_reg[17]
    SLICE_X15Y24         FDRE                                         r  u_BrightestPoint/s_result_totalX_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.820    -0.870    u_BrightestPoint/clk_out2
    SLICE_X15Y24         FDRE                                         r  u_BrightestPoint/s_result_totalX_reg[17]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X15Y24         FDRE (Hold_fdre_C_D)         0.047    -0.568    u_BrightestPoint/s_result_totalX_reg[17]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_totalY_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_result_totalY_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.942%)  route 0.130ns (48.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.553    -0.628    u_BrightestPoint/clk_out2
    SLICE_X32Y27         FDRE                                         r  u_BrightestPoint/s_totalY_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_BrightestPoint/s_totalY_reg[14]/Q
                         net (fo=2, routed)           0.130    -0.357    u_BrightestPoint/s_totalY_reg[14]
    SLICE_X35Y27         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.818    -0.872    u_BrightestPoint/clk_out2
    SLICE_X35Y27         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[14]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.072    -0.525    u_BrightestPoint/s_result_totalY_reg[14]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_totalY_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_result_totalY_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.699%)  route 0.132ns (48.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.551    -0.630    u_BrightestPoint/clk_out2
    SLICE_X32Y26         FDRE                                         r  u_BrightestPoint/s_totalY_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  u_BrightestPoint/s_totalY_reg[11]/Q
                         net (fo=2, routed)           0.132    -0.358    u_BrightestPoint/s_totalY_reg[11]
    SLICE_X35Y27         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.818    -0.872    u_BrightestPoint/clk_out2
    SLICE_X35Y27         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[11]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.070    -0.527    u_BrightestPoint/s_result_totalY_reg[11]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_totalY_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_result_totalY_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.557%)  route 0.132ns (48.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.553    -0.628    u_BrightestPoint/clk_out2
    SLICE_X32Y27         FDRE                                         r  u_BrightestPoint/s_totalY_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_BrightestPoint/s_totalY_reg[12]/Q
                         net (fo=2, routed)           0.132    -0.355    u_BrightestPoint/s_totalY_reg[12]
    SLICE_X35Y27         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.818    -0.872    u_BrightestPoint/clk_out2
    SLICE_X35Y27         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[12]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.066    -0.531    u_BrightestPoint/s_result_totalY_reg[12]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_totalY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_result_totalY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.288%)  route 0.129ns (47.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.551    -0.630    u_BrightestPoint/clk_out2
    SLICE_X32Y26         FDRE                                         r  u_BrightestPoint/s_totalY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  u_BrightestPoint/s_totalY_reg[8]/Q
                         net (fo=2, routed)           0.129    -0.361    u_BrightestPoint/s_totalY_reg[8]
    SLICE_X34Y25         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.815    -0.875    u_BrightestPoint/clk_out2
    SLICE_X34Y25         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[8]/C
                         clock pessimism              0.274    -0.600    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.063    -0.537    u_BrightestPoint/s_result_totalY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_totalY_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_result_totalY_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.085%)  route 0.115ns (44.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.554    -0.627    u_BrightestPoint/clk_out2
    SLICE_X32Y29         FDRE                                         r  u_BrightestPoint/s_totalY_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  u_BrightestPoint/s_totalY_reg[23]/Q
                         net (fo=2, routed)           0.115    -0.371    u_BrightestPoint/s_totalY_reg[23]
    SLICE_X30Y29         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.821    -0.869    u_BrightestPoint/clk_out2
    SLICE_X30Y29         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[23]/C
                         clock pessimism              0.255    -0.613    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.064    -0.549    u_BrightestPoint/s_result_totalY_reg[23]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_totalY_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_result_totalY_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.796%)  route 0.112ns (44.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.554    -0.627    u_BrightestPoint/clk_out2
    SLICE_X32Y29         FDRE                                         r  u_BrightestPoint/s_totalY_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  u_BrightestPoint/s_totalY_reg[21]/Q
                         net (fo=2, routed)           0.112    -0.375    u_BrightestPoint/s_totalY_reg[21]
    SLICE_X30Y29         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.821    -0.869    u_BrightestPoint/clk_out2
    SLICE_X30Y29         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[21]/C
                         clock pessimism              0.255    -0.613    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.060    -0.553    u_BrightestPoint/s_result_totalY_reg[21]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ClockController
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_ClockController/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y8      u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y8      u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y9      u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y1      u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y9      u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y2      u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y5      u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y6      u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y10     u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y11     u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y24     u_BrightestPoint/s_result_totalX_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y24     u_BrightestPoint/s_result_totalX_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y19     u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_56_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y19     u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_56_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_ClockController
  To Clock:  clk_out3_ClockController

Setup :            0  Failing Endpoints,  Worst Slack        3.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 u_locationMapper_y/s_servo_loc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_y/s_pulse_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.684ns (29.889%)  route 3.950ns (70.111%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.570    -0.942    u_locationMapper_y/clk_out3
    SLICE_X56Y7          FDRE                                         r  u_locationMapper_y/s_servo_loc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  u_locationMapper_y/s_servo_loc_reg[4]/Q
                         net (fo=2, routed)           0.835     0.411    u_locationMapper_y/Q[4]
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.124     0.535 r  u_locationMapper_y/s_pulse_counter0_carry__1_i_9/O
                         net (fo=2, routed)           0.606     1.141    u_locationMapper_y/s_servo_loc_reg[5]_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.124     1.265 r  u_locationMapper_y/s_pulse_counter0_carry__1_i_6/O
                         net (fo=1, routed)           0.433     1.699    u_servo_y/s_pulse_counter0_carry__1_1
    SLICE_X55Y7          LUT4 (Prop_lut4_I1_O)        0.124     1.823 r  u_servo_y/s_pulse_counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.612     2.434    u_servo_y/s_pulse_counter0_carry__1_i_2_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.899 r  u_servo_y/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.614     3.514    u_servo_y/s_pulse_counter0
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.329     3.843 r  u_servo_y/o_pwm_i_1__0/O
                         net (fo=21, routed)          0.850     4.693    u_servo_y/v_start_pulse0_out
    SLICE_X54Y5          FDRE                                         r  u_servo_y/s_pulse_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.452     8.457    u_servo_y/clk_out3
    SLICE_X54Y5          FDRE                                         r  u_servo_y/s_pulse_counter_reg[12]/C
                         clock pessimism              0.564     9.020    
                         clock uncertainty           -0.071     8.949    
    SLICE_X54Y5          FDRE (Setup_fdre_C_R)       -0.524     8.425    u_servo_y/s_pulse_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 u_locationMapper_y/s_servo_loc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_y/s_pulse_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.684ns (29.889%)  route 3.950ns (70.111%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.570    -0.942    u_locationMapper_y/clk_out3
    SLICE_X56Y7          FDRE                                         r  u_locationMapper_y/s_servo_loc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  u_locationMapper_y/s_servo_loc_reg[4]/Q
                         net (fo=2, routed)           0.835     0.411    u_locationMapper_y/Q[4]
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.124     0.535 r  u_locationMapper_y/s_pulse_counter0_carry__1_i_9/O
                         net (fo=2, routed)           0.606     1.141    u_locationMapper_y/s_servo_loc_reg[5]_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.124     1.265 r  u_locationMapper_y/s_pulse_counter0_carry__1_i_6/O
                         net (fo=1, routed)           0.433     1.699    u_servo_y/s_pulse_counter0_carry__1_1
    SLICE_X55Y7          LUT4 (Prop_lut4_I1_O)        0.124     1.823 r  u_servo_y/s_pulse_counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.612     2.434    u_servo_y/s_pulse_counter0_carry__1_i_2_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.899 r  u_servo_y/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.614     3.514    u_servo_y/s_pulse_counter0
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.329     3.843 r  u_servo_y/o_pwm_i_1__0/O
                         net (fo=21, routed)          0.850     4.693    u_servo_y/v_start_pulse0_out
    SLICE_X54Y5          FDRE                                         r  u_servo_y/s_pulse_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.452     8.457    u_servo_y/clk_out3
    SLICE_X54Y5          FDRE                                         r  u_servo_y/s_pulse_counter_reg[13]/C
                         clock pessimism              0.564     9.020    
                         clock uncertainty           -0.071     8.949    
    SLICE_X54Y5          FDRE (Setup_fdre_C_R)       -0.524     8.425    u_servo_y/s_pulse_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 u_locationMapper_y/s_servo_loc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_y/s_pulse_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.684ns (29.889%)  route 3.950ns (70.111%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.570    -0.942    u_locationMapper_y/clk_out3
    SLICE_X56Y7          FDRE                                         r  u_locationMapper_y/s_servo_loc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  u_locationMapper_y/s_servo_loc_reg[4]/Q
                         net (fo=2, routed)           0.835     0.411    u_locationMapper_y/Q[4]
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.124     0.535 r  u_locationMapper_y/s_pulse_counter0_carry__1_i_9/O
                         net (fo=2, routed)           0.606     1.141    u_locationMapper_y/s_servo_loc_reg[5]_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.124     1.265 r  u_locationMapper_y/s_pulse_counter0_carry__1_i_6/O
                         net (fo=1, routed)           0.433     1.699    u_servo_y/s_pulse_counter0_carry__1_1
    SLICE_X55Y7          LUT4 (Prop_lut4_I1_O)        0.124     1.823 r  u_servo_y/s_pulse_counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.612     2.434    u_servo_y/s_pulse_counter0_carry__1_i_2_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.899 r  u_servo_y/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.614     3.514    u_servo_y/s_pulse_counter0
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.329     3.843 r  u_servo_y/o_pwm_i_1__0/O
                         net (fo=21, routed)          0.850     4.693    u_servo_y/v_start_pulse0_out
    SLICE_X54Y5          FDRE                                         r  u_servo_y/s_pulse_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.452     8.457    u_servo_y/clk_out3
    SLICE_X54Y5          FDRE                                         r  u_servo_y/s_pulse_counter_reg[14]/C
                         clock pessimism              0.564     9.020    
                         clock uncertainty           -0.071     8.949    
    SLICE_X54Y5          FDRE (Setup_fdre_C_R)       -0.524     8.425    u_servo_y/s_pulse_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 u_locationMapper_y/s_servo_loc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_y/s_pulse_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.684ns (29.889%)  route 3.950ns (70.111%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.570    -0.942    u_locationMapper_y/clk_out3
    SLICE_X56Y7          FDRE                                         r  u_locationMapper_y/s_servo_loc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  u_locationMapper_y/s_servo_loc_reg[4]/Q
                         net (fo=2, routed)           0.835     0.411    u_locationMapper_y/Q[4]
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.124     0.535 r  u_locationMapper_y/s_pulse_counter0_carry__1_i_9/O
                         net (fo=2, routed)           0.606     1.141    u_locationMapper_y/s_servo_loc_reg[5]_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.124     1.265 r  u_locationMapper_y/s_pulse_counter0_carry__1_i_6/O
                         net (fo=1, routed)           0.433     1.699    u_servo_y/s_pulse_counter0_carry__1_1
    SLICE_X55Y7          LUT4 (Prop_lut4_I1_O)        0.124     1.823 r  u_servo_y/s_pulse_counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.612     2.434    u_servo_y/s_pulse_counter0_carry__1_i_2_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.899 r  u_servo_y/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.614     3.514    u_servo_y/s_pulse_counter0
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.329     3.843 r  u_servo_y/o_pwm_i_1__0/O
                         net (fo=21, routed)          0.850     4.693    u_servo_y/v_start_pulse0_out
    SLICE_X54Y5          FDRE                                         r  u_servo_y/s_pulse_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.452     8.457    u_servo_y/clk_out3
    SLICE_X54Y5          FDRE                                         r  u_servo_y/s_pulse_counter_reg[15]/C
                         clock pessimism              0.564     9.020    
                         clock uncertainty           -0.071     8.949    
    SLICE_X54Y5          FDRE (Setup_fdre_C_R)       -0.524     8.425    u_servo_y/s_pulse_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 u_calibrateServo/u_button/s_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_x/s_pulse_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.622ns (28.641%)  route 4.041ns (71.359%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.566    -0.946    u_calibrateServo/u_button/clk_out3
    SLICE_X31Y2          FDRE                                         r  u_calibrateServo/u_button/s_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_calibrateServo/u_button/s_pos_reg[4]/Q
                         net (fo=11, routed)          1.015     0.525    u_calibrateServo/u_button/D[4]
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     0.649 r  u_calibrateServo/u_button/s_pulse_counter0_carry__0_i_8__0/O
                         net (fo=4, routed)           0.578     1.227    u_calibrateServo/u_button/s_pos_reg[4]_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.351 f  u_calibrateServo/u_button/s_pulse_counter0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.403     1.754    u_servo_x/s_pulse_counter0_carry__1_2
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.124     1.878 r  u_servo_x/s_pulse_counter0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.601     2.479    u_servo_x/s_pulse_counter0_carry__1_i_2__0_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.944 r  u_servo_x/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.711     3.656    u_servo_x/s_pulse_counter0
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329     3.985 r  u_servo_x/o_pwm_i_1/O
                         net (fo=21, routed)          0.733     4.718    u_servo_x/v_start_pulse0_out
    SLICE_X32Y4          FDRE                                         r  u_servo_x/s_pulse_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.445     8.450    u_servo_x/clk_out3
    SLICE_X32Y4          FDRE                                         r  u_servo_x/s_pulse_counter_reg[10]/C
                         clock pessimism              0.579     9.028    
                         clock uncertainty           -0.071     8.957    
    SLICE_X32Y4          FDRE (Setup_fdre_C_R)       -0.429     8.528    u_servo_x/s_pulse_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 u_calibrateServo/u_button/s_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_x/s_pulse_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.622ns (28.641%)  route 4.041ns (71.359%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.566    -0.946    u_calibrateServo/u_button/clk_out3
    SLICE_X31Y2          FDRE                                         r  u_calibrateServo/u_button/s_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_calibrateServo/u_button/s_pos_reg[4]/Q
                         net (fo=11, routed)          1.015     0.525    u_calibrateServo/u_button/D[4]
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     0.649 r  u_calibrateServo/u_button/s_pulse_counter0_carry__0_i_8__0/O
                         net (fo=4, routed)           0.578     1.227    u_calibrateServo/u_button/s_pos_reg[4]_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.351 f  u_calibrateServo/u_button/s_pulse_counter0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.403     1.754    u_servo_x/s_pulse_counter0_carry__1_2
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.124     1.878 r  u_servo_x/s_pulse_counter0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.601     2.479    u_servo_x/s_pulse_counter0_carry__1_i_2__0_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.944 r  u_servo_x/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.711     3.656    u_servo_x/s_pulse_counter0
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329     3.985 r  u_servo_x/o_pwm_i_1/O
                         net (fo=21, routed)          0.733     4.718    u_servo_x/v_start_pulse0_out
    SLICE_X32Y4          FDRE                                         r  u_servo_x/s_pulse_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.445     8.450    u_servo_x/clk_out3
    SLICE_X32Y4          FDRE                                         r  u_servo_x/s_pulse_counter_reg[11]/C
                         clock pessimism              0.579     9.028    
                         clock uncertainty           -0.071     8.957    
    SLICE_X32Y4          FDRE (Setup_fdre_C_R)       -0.429     8.528    u_servo_x/s_pulse_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 u_calibrateServo/u_button/s_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_x/s_pulse_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.622ns (28.641%)  route 4.041ns (71.359%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.566    -0.946    u_calibrateServo/u_button/clk_out3
    SLICE_X31Y2          FDRE                                         r  u_calibrateServo/u_button/s_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_calibrateServo/u_button/s_pos_reg[4]/Q
                         net (fo=11, routed)          1.015     0.525    u_calibrateServo/u_button/D[4]
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     0.649 r  u_calibrateServo/u_button/s_pulse_counter0_carry__0_i_8__0/O
                         net (fo=4, routed)           0.578     1.227    u_calibrateServo/u_button/s_pos_reg[4]_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.351 f  u_calibrateServo/u_button/s_pulse_counter0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.403     1.754    u_servo_x/s_pulse_counter0_carry__1_2
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.124     1.878 r  u_servo_x/s_pulse_counter0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.601     2.479    u_servo_x/s_pulse_counter0_carry__1_i_2__0_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.944 r  u_servo_x/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.711     3.656    u_servo_x/s_pulse_counter0
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329     3.985 r  u_servo_x/o_pwm_i_1/O
                         net (fo=21, routed)          0.733     4.718    u_servo_x/v_start_pulse0_out
    SLICE_X32Y4          FDRE                                         r  u_servo_x/s_pulse_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.445     8.450    u_servo_x/clk_out3
    SLICE_X32Y4          FDRE                                         r  u_servo_x/s_pulse_counter_reg[8]/C
                         clock pessimism              0.579     9.028    
                         clock uncertainty           -0.071     8.957    
    SLICE_X32Y4          FDRE (Setup_fdre_C_R)       -0.429     8.528    u_servo_x/s_pulse_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 u_calibrateServo/u_button/s_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_x/s_pulse_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.622ns (28.641%)  route 4.041ns (71.359%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.566    -0.946    u_calibrateServo/u_button/clk_out3
    SLICE_X31Y2          FDRE                                         r  u_calibrateServo/u_button/s_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_calibrateServo/u_button/s_pos_reg[4]/Q
                         net (fo=11, routed)          1.015     0.525    u_calibrateServo/u_button/D[4]
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     0.649 r  u_calibrateServo/u_button/s_pulse_counter0_carry__0_i_8__0/O
                         net (fo=4, routed)           0.578     1.227    u_calibrateServo/u_button/s_pos_reg[4]_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.351 f  u_calibrateServo/u_button/s_pulse_counter0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.403     1.754    u_servo_x/s_pulse_counter0_carry__1_2
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.124     1.878 r  u_servo_x/s_pulse_counter0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.601     2.479    u_servo_x/s_pulse_counter0_carry__1_i_2__0_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.944 r  u_servo_x/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.711     3.656    u_servo_x/s_pulse_counter0
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329     3.985 r  u_servo_x/o_pwm_i_1/O
                         net (fo=21, routed)          0.733     4.718    u_servo_x/v_start_pulse0_out
    SLICE_X32Y4          FDRE                                         r  u_servo_x/s_pulse_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.445     8.450    u_servo_x/clk_out3
    SLICE_X32Y4          FDRE                                         r  u_servo_x/s_pulse_counter_reg[9]/C
                         clock pessimism              0.579     9.028    
                         clock uncertainty           -0.071     8.957    
    SLICE_X32Y4          FDRE (Setup_fdre_C_R)       -0.429     8.528    u_servo_x/s_pulse_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 u_calibrateServo/u_button/s_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_x/s_pulse_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 1.622ns (28.661%)  route 4.037ns (71.339%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.566    -0.946    u_calibrateServo/u_button/clk_out3
    SLICE_X31Y2          FDRE                                         r  u_calibrateServo/u_button/s_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_calibrateServo/u_button/s_pos_reg[4]/Q
                         net (fo=11, routed)          1.015     0.525    u_calibrateServo/u_button/D[4]
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     0.649 r  u_calibrateServo/u_button/s_pulse_counter0_carry__0_i_8__0/O
                         net (fo=4, routed)           0.578     1.227    u_calibrateServo/u_button/s_pos_reg[4]_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.351 f  u_calibrateServo/u_button/s_pulse_counter0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.403     1.754    u_servo_x/s_pulse_counter0_carry__1_2
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.124     1.878 r  u_servo_x/s_pulse_counter0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.601     2.479    u_servo_x/s_pulse_counter0_carry__1_i_2__0_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.944 r  u_servo_x/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.711     3.656    u_servo_x/s_pulse_counter0
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329     3.985 r  u_servo_x/o_pwm_i_1/O
                         net (fo=21, routed)          0.729     4.714    u_servo_x/v_start_pulse0_out
    SLICE_X32Y3          FDRE                                         r  u_servo_x/s_pulse_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.445     8.450    u_servo_x/clk_out3
    SLICE_X32Y3          FDRE                                         r  u_servo_x/s_pulse_counter_reg[4]/C
                         clock pessimism              0.579     9.028    
                         clock uncertainty           -0.071     8.957    
    SLICE_X32Y3          FDRE (Setup_fdre_C_R)       -0.429     8.528    u_servo_x/s_pulse_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 u_calibrateServo/u_button/s_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_x/s_pulse_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 1.622ns (28.661%)  route 4.037ns (71.339%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.566    -0.946    u_calibrateServo/u_button/clk_out3
    SLICE_X31Y2          FDRE                                         r  u_calibrateServo/u_button/s_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_calibrateServo/u_button/s_pos_reg[4]/Q
                         net (fo=11, routed)          1.015     0.525    u_calibrateServo/u_button/D[4]
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     0.649 r  u_calibrateServo/u_button/s_pulse_counter0_carry__0_i_8__0/O
                         net (fo=4, routed)           0.578     1.227    u_calibrateServo/u_button/s_pos_reg[4]_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.351 f  u_calibrateServo/u_button/s_pulse_counter0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.403     1.754    u_servo_x/s_pulse_counter0_carry__1_2
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.124     1.878 r  u_servo_x/s_pulse_counter0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.601     2.479    u_servo_x/s_pulse_counter0_carry__1_i_2__0_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.944 r  u_servo_x/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.711     3.656    u_servo_x/s_pulse_counter0
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329     3.985 r  u_servo_x/o_pwm_i_1/O
                         net (fo=21, routed)          0.729     4.714    u_servo_x/v_start_pulse0_out
    SLICE_X32Y3          FDRE                                         r  u_servo_x/s_pulse_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.445     8.450    u_servo_x/clk_out3
    SLICE_X32Y3          FDRE                                         r  u_servo_x/s_pulse_counter_reg[5]/C
                         clock pessimism              0.579     9.028    
                         clock uncertainty           -0.071     8.957    
    SLICE_X32Y3          FDRE (Setup_fdre_C_R)       -0.429     8.528    u_servo_x/s_pulse_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  3.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (47.977%)  route 0.160ns (52.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.550    -0.631    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/aclk
    SLICE_X34Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.148    -0.483 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.160    -0.323    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/D[7]
    SLICE_X37Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.817    -0.873    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/aclk
    SLICE_X37Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.503    -0.369    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.023    -0.346    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.252ns (62.578%)  route 0.151ns (37.422%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.563    -0.618    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X36Y4          FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.151    -0.327    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i_reg[31][2]
    SLICE_X35Y5          LUT3 (Prop_lut3_I2_O)        0.045    -0.282 r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.282    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i[3]_i_4_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.216 r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i_reg[3]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.216    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/D[2]
    SLICE_X35Y5          FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.831    -0.859    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X35Y5          FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X35Y5          FDRE (Hold_fdre_C_D)         0.105    -0.250    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.256ns (63.054%)  route 0.150ns (36.946%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.563    -0.618    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X36Y5          FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.150    -0.327    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i_reg[3][0]
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.212 r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i_reg[3]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.212    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/D[0]
    SLICE_X35Y5          FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.831    -0.859    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X35Y5          FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[0]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X35Y5          FDRE (Hold_fdre_C_D)         0.105    -0.250    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.251ns (61.043%)  route 0.160ns (38.957%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.560    -0.621    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X35Y38         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=2, routed)           0.160    -0.320    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][12]
    SLICE_X36Y38         LUT3 (Prop_lut3_I2_O)        0.045    -0.275 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.275    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[13]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.210 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.210    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[13]
    SLICE_X36Y38         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.830    -0.860    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X36Y38         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.105    -0.251    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.251ns (61.043%)  route 0.160ns (38.957%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.559    -0.622    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X35Y37         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=2, routed)           0.160    -0.321    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][8]
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.045    -0.276 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.276    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[9]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.211 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.211    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[9]
    SLICE_X36Y37         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.828    -0.862    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X36Y37         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.105    -0.253    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.251ns (61.043%)  route 0.160ns (38.957%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.558    -0.623    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X35Y35         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.160    -0.322    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][0]
    SLICE_X36Y35         LUT3 (Prop_lut3_I2_O)        0.045    -0.277 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.277    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.212 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.212    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[1]
    SLICE_X36Y35         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.827    -0.863    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X36Y35         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.105    -0.254    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.251ns (61.043%)  route 0.160ns (38.957%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.558    -0.623    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X35Y36         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.160    -0.322    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.045    -0.277 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.277    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[5]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.212 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.212    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[5]
    SLICE_X36Y36         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.827    -0.863    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X36Y36         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.105    -0.254    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.587%)  route 0.195ns (60.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.559    -0.622    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X36Y15         FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.195    -0.299    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[7]
    SLICE_X32Y14         FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.827    -0.863    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X32Y14         FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.018    -0.341    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.406%)  route 0.197ns (60.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.553    -0.628    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X37Y22         FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]/Q
                         net (fo=2, routed)           0.197    -0.304    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/D[29]
    SLICE_X33Y21         FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.820    -0.870    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X33Y21         FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.017    -0.349    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.354%)  route 0.197ns (60.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.553    -0.628    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X36Y22         FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/Q
                         net (fo=2, routed)           0.197    -0.303    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/D[31]
    SLICE_X33Y21         FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.820    -0.870    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X33Y21         FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.016    -0.350    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_ClockController
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ClockController/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_ClockController/inst/clkout3_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y2      u_ClockController/inst/clkout3_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y17      u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y18      u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y19      u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y19      u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y20      u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y20      u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y20      u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y4      u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y5      u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y4      u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y5      u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X60Y6      u_locationMapper_y/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y6      u_locationMapper_y/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y4      u_locationMapper_x/u_multiplier/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y4      u_locationMapper_x/u_multiplier/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X56Y9      u_locationMapper_y/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X56Y9      u_locationMapper_y/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y11     u_locationMapper_y/u_multiplier/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y11     u_locationMapper_y/u_multiplier/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y11     u_locationMapper_y/u_multiplier/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y11     u_locationMapper_y/u_multiplier/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]_srl2/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X60Y6      u_locationMapper_y/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X56Y9      u_locationMapper_y/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y6      u_locationMapper_y/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y9      u_locationMapper_y/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y4      u_locationMapper_x/u_multiplier/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y4      u_locationMapper_x/u_multiplier/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockController
  To Clock:  clkfbout_ClockController

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockController
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ClockController/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    u_ClockController/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ClockController_1
  To Clock:  clk_out1_ClockController_1

Setup :            0  Failing Endpoints,  Worst Slack       38.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.157ns  (required time - arrival time)
  Source:                 u_ClockController/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockController_1 rise@40.000ns - clk_out1_ClockController_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.119%)  route 0.602ns (56.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.086ns = ( 36.914 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.765    -2.148    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.692 r  u_ClockController/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.602    -1.091    u_ClockController/inst/seq_reg1[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_ClockController/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out1_ClockController
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_ClockController/inst/clkout1_buf/I0
                         clock pessimism              0.398    37.312    
                         clock uncertainty           -0.087    37.225    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    37.066    u_ClockController/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         37.066    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                 38.157    

Slack (MET) :             38.743ns  (required time - arrival time)
  Source:                 u_ClockController/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockController_1 rise@40.000ns - clk_out1_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 37.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.765    -2.148    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.729 r  u_ClockController/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.243    u_ClockController/inst/seq_reg1[2]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    36.484    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    36.565 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.725    37.290    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.561    37.852    
                         clock uncertainty           -0.087    37.765    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)       -0.265    37.500    u_ClockController/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         37.500    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                 38.743    

Slack (MET) :             38.745ns  (required time - arrival time)
  Source:                 u_ClockController/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockController_1 rise@40.000ns - clk_out1_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 37.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.765    -2.148    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.729 r  u_ClockController/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.246    u_ClockController/inst/seq_reg1[4]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    36.484    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    36.565 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.725    37.290    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.561    37.852    
                         clock uncertainty           -0.087    37.765    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)       -0.266    37.499    u_ClockController/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         37.499    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                 38.745    

Slack (MET) :             38.772ns  (required time - arrival time)
  Source:                 u_ClockController/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockController_1 rise@40.000ns - clk_out1_ClockController_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.456ns (41.522%)  route 0.642ns (58.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 37.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.765    -2.148    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.692 r  u_ClockController/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.642    -1.050    u_ClockController/inst/seq_reg1[3]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    36.484    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    36.565 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.725    37.290    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.561    37.852    
                         clock uncertainty           -0.087    37.765    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)       -0.043    37.722    u_ClockController/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         37.722    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                 38.772    

Slack (MET) :             38.795ns  (required time - arrival time)
  Source:                 u_ClockController/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockController_1 rise@40.000ns - clk_out1_ClockController_1 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.456ns (42.300%)  route 0.622ns (57.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 37.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.765    -2.148    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.692 r  u_ClockController/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.622    -1.070    u_ClockController/inst/seq_reg1[5]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    36.484    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    36.565 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.725    37.290    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.561    37.852    
                         clock uncertainty           -0.087    37.765    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)       -0.040    37.725    u_ClockController/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         37.725    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                 38.795    

Slack (MET) :             38.875ns  (required time - arrival time)
  Source:                 u_ClockController/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockController_1 rise@40.000ns - clk_out1_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 37.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.765    -2.148    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.729 r  u_ClockController/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.347    u_ClockController/inst/seq_reg1[1]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    36.484    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    36.565 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.725    37.290    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.561    37.852    
                         clock uncertainty           -0.087    37.765    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)       -0.237    37.528    u_ClockController/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         37.528    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                 38.875    

Slack (MET) :             39.070ns  (required time - arrival time)
  Source:                 u_ClockController/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockController_1 rise@40.000ns - clk_out1_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 37.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.765    -2.148    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.729 r  u_ClockController/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.157    -1.572    u_ClockController/inst/seq_reg1[6]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    36.484    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    36.565 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.725    37.290    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.561    37.852    
                         clock uncertainty           -0.087    37.765    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)       -0.267    37.498    u_ClockController/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         37.498    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                 39.070    

Slack (MET) :             39.220ns  (required time - arrival time)
  Source:                 u_ClockController/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockController_1 rise@40.000ns - clk_out1_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 37.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.765    -2.148    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.692 r  u_ClockController/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.502    u_ClockController/inst/seq_reg1[0]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    36.484    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    36.565 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.725    37.290    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.561    37.852    
                         clock uncertainty           -0.087    37.765    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)       -0.047    37.718    u_ClockController/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         37.718    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                 39.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ClockController/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockController_1 rise@0.000ns - clk_out1_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.034    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.893 r  u_ClockController/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.837    u_ClockController/inst/seq_reg1[0]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.300    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.034    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)         0.075    -0.959    u_ClockController/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.959    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_ClockController/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockController_1 rise@0.000ns - clk_out1_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.034    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.906 r  u_ClockController/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.851    u_ClockController/inst/seq_reg1[6]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.300    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.034    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)        -0.006    -1.040    u_ClockController/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.040    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_ClockController/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockController_1 rise@0.000ns - clk_out1_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.034    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.906 r  u_ClockController/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.786    u_ClockController/inst/seq_reg1[1]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.300    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.034    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)         0.017    -1.017    u_ClockController/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.017    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_ClockController/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockController_1 rise@0.000ns - clk_out1_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.868%)  route 0.204ns (59.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.034    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.893 r  u_ClockController/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.204    -0.689    u_ClockController/inst/seq_reg1[5]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.300    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.266    -1.034    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)         0.078    -0.956    u_ClockController/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.956    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 u_ClockController/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockController_1 rise@0.000ns - clk_out1_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.086%)  route 0.229ns (61.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.034    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.893 r  u_ClockController/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.229    -0.664    u_ClockController/inst/seq_reg1[3]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.300    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.266    -1.034    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)         0.076    -0.958    u_ClockController/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.958    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u_ClockController/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockController_1 rise@0.000ns - clk_out1_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.034    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.906 r  u_ClockController/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.739    u_ClockController/inst/seq_reg1[4]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.300    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.266    -1.034    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)        -0.006    -1.040    u_ClockController/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          1.040    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_ClockController/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockController_1 rise@0.000ns - clk_out1_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.034    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.906 r  u_ClockController/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.736    u_ClockController/inst/seq_reg1[2]
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.300    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.266    -1.034    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)        -0.006    -1.040    u_ClockController/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.040    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 u_ClockController/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockController_1 rise@0.000ns - clk_out1_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.348%)  route 0.237ns (62.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.718ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_ClockController/inst/clk_out1_ClockController
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_ClockController/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.034    u_ClockController/inst/clk_out1_ClockController_en_clk
    SLICE_X33Y46         FDCE                                         r  u_ClockController/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.893 r  u_ClockController/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.237    -0.656    u_ClockController/inst/seq_reg1[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_ClockController/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out1_ClockController
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_ClockController/inst/clkout1_buf/I0
                         clock pessimism              0.555    -1.163    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -1.004    u_ClockController/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          1.004    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  0.348    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ClockController_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_ClockController/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    u_ClockController/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         40.000      37.845     BUFHCE_X0Y0      u_ClockController/inst/clkout1_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y28     u_oddr/inst/ODDR_inst/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     u_ClockController/inst/seq_reg1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ClockController_1
  To Clock:  clk_out2_ClockController_1

Setup :            0  Failing Endpoints,  Worst Slack       29.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.277ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_totalX_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        10.376ns  (logic 4.084ns (39.360%)  route 6.292ns (60.640%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           0.787     6.238    u_BrightestPoint/doutb[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.298     6.536 r  u_BrightestPoint/s_count[0]_i_7/O
                         net (fo=1, routed)           0.763     7.299    u_VGAController/u_VGA/s_count_reg[17]
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.423 r  u_VGAController/u_VGA/s_count[0]_i_2/O
                         net (fo=70, routed)          2.052     9.475    u_BrightestPoint/s_totalY0
    SLICE_X14Y20         FDRE                                         r  u_BrightestPoint/s_totalX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.439    38.444    u_BrightestPoint/clk_out2
    SLICE_X14Y20         FDRE                                         r  u_BrightestPoint/s_totalX_reg[0]/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.087    38.921    
    SLICE_X14Y20         FDRE (Setup_fdre_C_CE)      -0.169    38.752    u_BrightestPoint/s_totalX_reg[0]
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                 29.277    

Slack (MET) :             29.277ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_totalX_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        10.376ns  (logic 4.084ns (39.360%)  route 6.292ns (60.640%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           0.787     6.238    u_BrightestPoint/doutb[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.298     6.536 r  u_BrightestPoint/s_count[0]_i_7/O
                         net (fo=1, routed)           0.763     7.299    u_VGAController/u_VGA/s_count_reg[17]
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.423 r  u_VGAController/u_VGA/s_count[0]_i_2/O
                         net (fo=70, routed)          2.052     9.475    u_BrightestPoint/s_totalY0
    SLICE_X14Y20         FDRE                                         r  u_BrightestPoint/s_totalX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.439    38.444    u_BrightestPoint/clk_out2
    SLICE_X14Y20         FDRE                                         r  u_BrightestPoint/s_totalX_reg[1]/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.087    38.921    
    SLICE_X14Y20         FDRE (Setup_fdre_C_CE)      -0.169    38.752    u_BrightestPoint/s_totalX_reg[1]
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                 29.277    

Slack (MET) :             29.277ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_totalX_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        10.376ns  (logic 4.084ns (39.360%)  route 6.292ns (60.640%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           0.787     6.238    u_BrightestPoint/doutb[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.298     6.536 r  u_BrightestPoint/s_count[0]_i_7/O
                         net (fo=1, routed)           0.763     7.299    u_VGAController/u_VGA/s_count_reg[17]
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.423 r  u_VGAController/u_VGA/s_count[0]_i_2/O
                         net (fo=70, routed)          2.052     9.475    u_BrightestPoint/s_totalY0
    SLICE_X14Y20         FDRE                                         r  u_BrightestPoint/s_totalX_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.439    38.444    u_BrightestPoint/clk_out2
    SLICE_X14Y20         FDRE                                         r  u_BrightestPoint/s_totalX_reg[2]/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.087    38.921    
    SLICE_X14Y20         FDRE (Setup_fdre_C_CE)      -0.169    38.752    u_BrightestPoint/s_totalX_reg[2]
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                 29.277    

Slack (MET) :             29.277ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_totalX_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        10.376ns  (logic 4.084ns (39.360%)  route 6.292ns (60.640%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           0.787     6.238    u_BrightestPoint/doutb[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.298     6.536 r  u_BrightestPoint/s_count[0]_i_7/O
                         net (fo=1, routed)           0.763     7.299    u_VGAController/u_VGA/s_count_reg[17]
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.423 r  u_VGAController/u_VGA/s_count[0]_i_2/O
                         net (fo=70, routed)          2.052     9.475    u_BrightestPoint/s_totalY0
    SLICE_X14Y20         FDRE                                         r  u_BrightestPoint/s_totalX_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.439    38.444    u_BrightestPoint/clk_out2
    SLICE_X14Y20         FDRE                                         r  u_BrightestPoint/s_totalX_reg[3]/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.087    38.921    
    SLICE_X14Y20         FDRE (Setup_fdre_C_CE)      -0.169    38.752    u_BrightestPoint/s_totalX_reg[3]
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                 29.277    

Slack (MET) :             29.357ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        10.195ns  (logic 4.112ns (40.335%)  route 6.083ns (59.665%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           1.278     6.728    u_VGAController/doutb[1]
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.298     7.026 f  u_VGAController/o_VGA_RGB[3]_i_3/O
                         net (fo=1, routed)           1.287     8.313    u_VGAController/u_VGA/o_VGA_RGB_reg[3]
    SLICE_X35Y27         LUT5 (Prop_lut5_I4_O)        0.152     8.465 r  u_VGAController/u_VGA/o_VGA_RGB[3]_i_1/O
                         net (fo=3, routed)           0.828     9.293    u_VGAController/u_VGA_n_11
    SLICE_X33Y33         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.438    38.443    u_VGAController/clk_out2
    SLICE_X33Y33         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]_lopt_replica/C
                         clock pessimism              0.564    39.006    
                         clock uncertainty           -0.087    38.920    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)       -0.269    38.651    u_VGAController/o_VGA_RGB_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                 29.357    

Slack (MET) :             29.415ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_totalX_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        10.236ns  (logic 4.084ns (39.897%)  route 6.152ns (60.102%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           0.787     6.238    u_BrightestPoint/doutb[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.298     6.536 r  u_BrightestPoint/s_count[0]_i_7/O
                         net (fo=1, routed)           0.763     7.299    u_VGAController/u_VGA/s_count_reg[17]
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.423 r  u_VGAController/u_VGA/s_count[0]_i_2/O
                         net (fo=70, routed)          1.912     9.335    u_BrightestPoint/s_totalY0
    SLICE_X14Y21         FDRE                                         r  u_BrightestPoint/s_totalX_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.438    38.443    u_BrightestPoint/clk_out2
    SLICE_X14Y21         FDRE                                         r  u_BrightestPoint/s_totalX_reg[4]/C
                         clock pessimism              0.564    39.006    
                         clock uncertainty           -0.087    38.920    
    SLICE_X14Y21         FDRE (Setup_fdre_C_CE)      -0.169    38.751    u_BrightestPoint/s_totalX_reg[4]
  -------------------------------------------------------------------
                         required time                         38.751    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                 29.415    

Slack (MET) :             29.415ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_totalX_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        10.236ns  (logic 4.084ns (39.897%)  route 6.152ns (60.102%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           0.787     6.238    u_BrightestPoint/doutb[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.298     6.536 r  u_BrightestPoint/s_count[0]_i_7/O
                         net (fo=1, routed)           0.763     7.299    u_VGAController/u_VGA/s_count_reg[17]
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.423 r  u_VGAController/u_VGA/s_count[0]_i_2/O
                         net (fo=70, routed)          1.912     9.335    u_BrightestPoint/s_totalY0
    SLICE_X14Y21         FDRE                                         r  u_BrightestPoint/s_totalX_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.438    38.443    u_BrightestPoint/clk_out2
    SLICE_X14Y21         FDRE                                         r  u_BrightestPoint/s_totalX_reg[5]/C
                         clock pessimism              0.564    39.006    
                         clock uncertainty           -0.087    38.920    
    SLICE_X14Y21         FDRE (Setup_fdre_C_CE)      -0.169    38.751    u_BrightestPoint/s_totalX_reg[5]
  -------------------------------------------------------------------
                         required time                         38.751    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                 29.415    

Slack (MET) :             29.415ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_totalX_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        10.236ns  (logic 4.084ns (39.897%)  route 6.152ns (60.102%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           0.787     6.238    u_BrightestPoint/doutb[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.298     6.536 r  u_BrightestPoint/s_count[0]_i_7/O
                         net (fo=1, routed)           0.763     7.299    u_VGAController/u_VGA/s_count_reg[17]
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.423 r  u_VGAController/u_VGA/s_count[0]_i_2/O
                         net (fo=70, routed)          1.912     9.335    u_BrightestPoint/s_totalY0
    SLICE_X14Y21         FDRE                                         r  u_BrightestPoint/s_totalX_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.438    38.443    u_BrightestPoint/clk_out2
    SLICE_X14Y21         FDRE                                         r  u_BrightestPoint/s_totalX_reg[6]/C
                         clock pessimism              0.564    39.006    
                         clock uncertainty           -0.087    38.920    
    SLICE_X14Y21         FDRE (Setup_fdre_C_CE)      -0.169    38.751    u_BrightestPoint/s_totalX_reg[6]
  -------------------------------------------------------------------
                         required time                         38.751    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                 29.415    

Slack (MET) :             29.415ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_totalX_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        10.236ns  (logic 4.084ns (39.897%)  route 6.152ns (60.102%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           0.787     6.238    u_BrightestPoint/doutb[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.298     6.536 r  u_BrightestPoint/s_count[0]_i_7/O
                         net (fo=1, routed)           0.763     7.299    u_VGAController/u_VGA/s_count_reg[17]
    SLICE_X33Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.423 r  u_VGAController/u_VGA/s_count[0]_i_2/O
                         net (fo=70, routed)          1.912     9.335    u_BrightestPoint/s_totalY0
    SLICE_X14Y21         FDRE                                         r  u_BrightestPoint/s_totalX_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.438    38.443    u_BrightestPoint/clk_out2
    SLICE_X14Y21         FDRE                                         r  u_BrightestPoint/s_totalX_reg[7]/C
                         clock pessimism              0.564    39.006    
                         clock uncertainty           -0.087    38.920    
    SLICE_X14Y21         FDRE (Setup_fdre_C_CE)      -0.169    38.751    u_BrightestPoint/s_totalX_reg[7]
  -------------------------------------------------------------------
                         required time                         38.751    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                 29.415    

Slack (MET) :             29.446ns  (required time - arrival time)
  Source:                 u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        10.103ns  (logic 4.112ns (40.701%)  route 5.991ns (59.299%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.611    -0.901    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.971 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.036    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.461 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.624     5.085    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_2[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.209 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.450 r  u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           1.278     6.728    u_VGAController/doutb[1]
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.298     7.026 f  u_VGAController/o_VGA_RGB[3]_i_3/O
                         net (fo=1, routed)           1.287     8.313    u_VGAController/u_VGA/o_VGA_RGB_reg[3]
    SLICE_X35Y27         LUT5 (Prop_lut5_I4_O)        0.152     8.465 r  u_VGAController/u_VGA/o_VGA_RGB[3]_i_1/O
                         net (fo=3, routed)           0.737     9.202    u_VGAController/u_VGA_n_11
    SLICE_X33Y31         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.435    38.440    u_VGAController/clk_out2
    SLICE_X33Y31         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.087    38.917    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)       -0.269    38.648    u_VGAController/o_VGA_RGB_reg[3]
  -------------------------------------------------------------------
                         required time                         38.648    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 29.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_ClockController/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ClockController/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_ClockController/inst/clk_out2_ClockController
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_ClockController/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_ClockController/inst/clk_out2_ClockController_en_clk
    SLICE_X34Y46         FDCE                                         r  u_ClockController/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.871 r  u_ClockController/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    u_ClockController/inst/seq_reg2[0]
    SLICE_X34Y46         FDCE                                         r  u_ClockController/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_ClockController/inst/clk_out2_ClockController
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_ClockController/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_ClockController/inst/clk_out2_ClockController_en_clk
    SLICE_X34Y46         FDCE                                         r  u_ClockController/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.060    -0.975    u_ClockController/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_totalY_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_result_totalY_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.657%)  route 0.112ns (44.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.553    -0.628    u_BrightestPoint/clk_out2
    SLICE_X32Y28         FDRE                                         r  u_BrightestPoint/s_totalY_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_BrightestPoint/s_totalY_reg[18]/Q
                         net (fo=2, routed)           0.112    -0.375    u_BrightestPoint/s_totalY_reg[18]
    SLICE_X30Y29         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.821    -0.869    u_BrightestPoint/clk_out2
    SLICE_X30Y29         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[18]/C
                         clock pessimism              0.255    -0.613    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.076    -0.537    u_BrightestPoint/s_result_totalY_reg[18]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_VGAController/u_VGA/s_VCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGAController/u_VGA/s_VCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.169%)  route 0.134ns (41.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.550    -0.631    u_VGAController/u_VGA/clk_out2
    SLICE_X29Y25         FDRE                                         r  u_VGAController/u_VGA/s_VCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  u_VGAController/u_VGA/s_VCounter_reg[4]/Q
                         net (fo=5, routed)           0.134    -0.357    u_VGAController/u_VGA/s_VCounter_reg__0[4]
    SLICE_X30Y25         LUT6 (Prop_lut6_I4_O)        0.045    -0.312 r  u_VGAController/u_VGA/s_VCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    u_VGAController/u_VGA/plusOp__1[5]
    SLICE_X30Y25         FDRE                                         r  u_VGAController/u_VGA/s_VCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.816    -0.874    u_VGAController/u_VGA/clk_out2
    SLICE_X30Y25         FDRE                                         r  u_VGAController/u_VGA/s_VCounter_reg[5]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X30Y25         FDRE (Hold_fdre_C_D)         0.121    -0.478    u_VGAController/u_VGA/s_VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_totalX_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_result_totalX_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.164ns (71.855%)  route 0.064ns (28.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.553    -0.628    u_BrightestPoint/clk_out2
    SLICE_X14Y24         FDRE                                         r  u_BrightestPoint/s_totalX_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  u_BrightestPoint/s_totalX_reg[17]/Q
                         net (fo=2, routed)           0.064    -0.400    u_BrightestPoint/s_totalX_reg[17]
    SLICE_X15Y24         FDRE                                         r  u_BrightestPoint/s_result_totalX_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.820    -0.870    u_BrightestPoint/clk_out2
    SLICE_X15Y24         FDRE                                         r  u_BrightestPoint/s_result_totalX_reg[17]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X15Y24         FDRE (Hold_fdre_C_D)         0.047    -0.568    u_BrightestPoint/s_result_totalX_reg[17]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_totalY_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_result_totalY_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.942%)  route 0.130ns (48.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.553    -0.628    u_BrightestPoint/clk_out2
    SLICE_X32Y27         FDRE                                         r  u_BrightestPoint/s_totalY_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_BrightestPoint/s_totalY_reg[14]/Q
                         net (fo=2, routed)           0.130    -0.357    u_BrightestPoint/s_totalY_reg[14]
    SLICE_X35Y27         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.818    -0.872    u_BrightestPoint/clk_out2
    SLICE_X35Y27         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[14]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.072    -0.525    u_BrightestPoint/s_result_totalY_reg[14]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_totalY_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_result_totalY_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.699%)  route 0.132ns (48.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.551    -0.630    u_BrightestPoint/clk_out2
    SLICE_X32Y26         FDRE                                         r  u_BrightestPoint/s_totalY_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  u_BrightestPoint/s_totalY_reg[11]/Q
                         net (fo=2, routed)           0.132    -0.358    u_BrightestPoint/s_totalY_reg[11]
    SLICE_X35Y27         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.818    -0.872    u_BrightestPoint/clk_out2
    SLICE_X35Y27         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[11]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.070    -0.527    u_BrightestPoint/s_result_totalY_reg[11]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_totalY_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_result_totalY_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.557%)  route 0.132ns (48.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.553    -0.628    u_BrightestPoint/clk_out2
    SLICE_X32Y27         FDRE                                         r  u_BrightestPoint/s_totalY_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_BrightestPoint/s_totalY_reg[12]/Q
                         net (fo=2, routed)           0.132    -0.355    u_BrightestPoint/s_totalY_reg[12]
    SLICE_X35Y27         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.818    -0.872    u_BrightestPoint/clk_out2
    SLICE_X35Y27         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[12]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.066    -0.531    u_BrightestPoint/s_result_totalY_reg[12]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_totalY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_result_totalY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.288%)  route 0.129ns (47.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.551    -0.630    u_BrightestPoint/clk_out2
    SLICE_X32Y26         FDRE                                         r  u_BrightestPoint/s_totalY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  u_BrightestPoint/s_totalY_reg[8]/Q
                         net (fo=2, routed)           0.129    -0.361    u_BrightestPoint/s_totalY_reg[8]
    SLICE_X34Y25         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.815    -0.875    u_BrightestPoint/clk_out2
    SLICE_X34Y25         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[8]/C
                         clock pessimism              0.274    -0.600    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.063    -0.537    u_BrightestPoint/s_result_totalY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_totalY_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_result_totalY_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.085%)  route 0.115ns (44.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.554    -0.627    u_BrightestPoint/clk_out2
    SLICE_X32Y29         FDRE                                         r  u_BrightestPoint/s_totalY_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  u_BrightestPoint/s_totalY_reg[23]/Q
                         net (fo=2, routed)           0.115    -0.371    u_BrightestPoint/s_totalY_reg[23]
    SLICE_X30Y29         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.821    -0.869    u_BrightestPoint/clk_out2
    SLICE_X30Y29         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[23]/C
                         clock pessimism              0.255    -0.613    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.064    -0.549    u_BrightestPoint/s_result_totalY_reg[23]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_totalY_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/s_result_totalY_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.796%)  route 0.112ns (44.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.554    -0.627    u_BrightestPoint/clk_out2
    SLICE_X32Y29         FDRE                                         r  u_BrightestPoint/s_totalY_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  u_BrightestPoint/s_totalY_reg[21]/Q
                         net (fo=2, routed)           0.112    -0.375    u_BrightestPoint/s_totalY_reg[21]
    SLICE_X30Y29         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.821    -0.869    u_BrightestPoint/clk_out2
    SLICE_X30Y29         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[21]/C
                         clock pessimism              0.255    -0.613    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.060    -0.553    u_BrightestPoint/s_result_totalY_reg[21]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ClockController_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_ClockController/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y8      u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y8      u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y9      u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y1      u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y9      u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y2      u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y5      u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y6      u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y10     u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y11     u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y24     u_BrightestPoint/s_result_totalX_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y24     u_BrightestPoint/s_result_totalX_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     u_ClockController/inst/seq_reg2_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y19     u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_56_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y19     u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/u_frameBuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_56_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_ClockController_1
  To Clock:  clk_out3_ClockController_1

Setup :            0  Failing Endpoints,  Worst Slack        3.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 u_locationMapper_y/s_servo_loc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_y/s_pulse_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.684ns (29.889%)  route 3.950ns (70.111%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.570    -0.942    u_locationMapper_y/clk_out3
    SLICE_X56Y7          FDRE                                         r  u_locationMapper_y/s_servo_loc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  u_locationMapper_y/s_servo_loc_reg[4]/Q
                         net (fo=2, routed)           0.835     0.411    u_locationMapper_y/Q[4]
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.124     0.535 r  u_locationMapper_y/s_pulse_counter0_carry__1_i_9/O
                         net (fo=2, routed)           0.606     1.141    u_locationMapper_y/s_servo_loc_reg[5]_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.124     1.265 r  u_locationMapper_y/s_pulse_counter0_carry__1_i_6/O
                         net (fo=1, routed)           0.433     1.699    u_servo_y/s_pulse_counter0_carry__1_1
    SLICE_X55Y7          LUT4 (Prop_lut4_I1_O)        0.124     1.823 r  u_servo_y/s_pulse_counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.612     2.434    u_servo_y/s_pulse_counter0_carry__1_i_2_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.899 r  u_servo_y/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.614     3.514    u_servo_y/s_pulse_counter0
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.329     3.843 r  u_servo_y/o_pwm_i_1__0/O
                         net (fo=21, routed)          0.850     4.693    u_servo_y/v_start_pulse0_out
    SLICE_X54Y5          FDRE                                         r  u_servo_y/s_pulse_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.452     8.457    u_servo_y/clk_out3
    SLICE_X54Y5          FDRE                                         r  u_servo_y/s_pulse_counter_reg[12]/C
                         clock pessimism              0.564     9.020    
                         clock uncertainty           -0.071     8.950    
    SLICE_X54Y5          FDRE (Setup_fdre_C_R)       -0.524     8.426    u_servo_y/s_pulse_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.426    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 u_locationMapper_y/s_servo_loc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_y/s_pulse_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.684ns (29.889%)  route 3.950ns (70.111%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.570    -0.942    u_locationMapper_y/clk_out3
    SLICE_X56Y7          FDRE                                         r  u_locationMapper_y/s_servo_loc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  u_locationMapper_y/s_servo_loc_reg[4]/Q
                         net (fo=2, routed)           0.835     0.411    u_locationMapper_y/Q[4]
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.124     0.535 r  u_locationMapper_y/s_pulse_counter0_carry__1_i_9/O
                         net (fo=2, routed)           0.606     1.141    u_locationMapper_y/s_servo_loc_reg[5]_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.124     1.265 r  u_locationMapper_y/s_pulse_counter0_carry__1_i_6/O
                         net (fo=1, routed)           0.433     1.699    u_servo_y/s_pulse_counter0_carry__1_1
    SLICE_X55Y7          LUT4 (Prop_lut4_I1_O)        0.124     1.823 r  u_servo_y/s_pulse_counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.612     2.434    u_servo_y/s_pulse_counter0_carry__1_i_2_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.899 r  u_servo_y/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.614     3.514    u_servo_y/s_pulse_counter0
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.329     3.843 r  u_servo_y/o_pwm_i_1__0/O
                         net (fo=21, routed)          0.850     4.693    u_servo_y/v_start_pulse0_out
    SLICE_X54Y5          FDRE                                         r  u_servo_y/s_pulse_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.452     8.457    u_servo_y/clk_out3
    SLICE_X54Y5          FDRE                                         r  u_servo_y/s_pulse_counter_reg[13]/C
                         clock pessimism              0.564     9.020    
                         clock uncertainty           -0.071     8.950    
    SLICE_X54Y5          FDRE (Setup_fdre_C_R)       -0.524     8.426    u_servo_y/s_pulse_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.426    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 u_locationMapper_y/s_servo_loc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_y/s_pulse_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.684ns (29.889%)  route 3.950ns (70.111%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.570    -0.942    u_locationMapper_y/clk_out3
    SLICE_X56Y7          FDRE                                         r  u_locationMapper_y/s_servo_loc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  u_locationMapper_y/s_servo_loc_reg[4]/Q
                         net (fo=2, routed)           0.835     0.411    u_locationMapper_y/Q[4]
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.124     0.535 r  u_locationMapper_y/s_pulse_counter0_carry__1_i_9/O
                         net (fo=2, routed)           0.606     1.141    u_locationMapper_y/s_servo_loc_reg[5]_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.124     1.265 r  u_locationMapper_y/s_pulse_counter0_carry__1_i_6/O
                         net (fo=1, routed)           0.433     1.699    u_servo_y/s_pulse_counter0_carry__1_1
    SLICE_X55Y7          LUT4 (Prop_lut4_I1_O)        0.124     1.823 r  u_servo_y/s_pulse_counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.612     2.434    u_servo_y/s_pulse_counter0_carry__1_i_2_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.899 r  u_servo_y/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.614     3.514    u_servo_y/s_pulse_counter0
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.329     3.843 r  u_servo_y/o_pwm_i_1__0/O
                         net (fo=21, routed)          0.850     4.693    u_servo_y/v_start_pulse0_out
    SLICE_X54Y5          FDRE                                         r  u_servo_y/s_pulse_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.452     8.457    u_servo_y/clk_out3
    SLICE_X54Y5          FDRE                                         r  u_servo_y/s_pulse_counter_reg[14]/C
                         clock pessimism              0.564     9.020    
                         clock uncertainty           -0.071     8.950    
    SLICE_X54Y5          FDRE (Setup_fdre_C_R)       -0.524     8.426    u_servo_y/s_pulse_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.426    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 u_locationMapper_y/s_servo_loc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_y/s_pulse_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.684ns (29.889%)  route 3.950ns (70.111%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.570    -0.942    u_locationMapper_y/clk_out3
    SLICE_X56Y7          FDRE                                         r  u_locationMapper_y/s_servo_loc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  u_locationMapper_y/s_servo_loc_reg[4]/Q
                         net (fo=2, routed)           0.835     0.411    u_locationMapper_y/Q[4]
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.124     0.535 r  u_locationMapper_y/s_pulse_counter0_carry__1_i_9/O
                         net (fo=2, routed)           0.606     1.141    u_locationMapper_y/s_servo_loc_reg[5]_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.124     1.265 r  u_locationMapper_y/s_pulse_counter0_carry__1_i_6/O
                         net (fo=1, routed)           0.433     1.699    u_servo_y/s_pulse_counter0_carry__1_1
    SLICE_X55Y7          LUT4 (Prop_lut4_I1_O)        0.124     1.823 r  u_servo_y/s_pulse_counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.612     2.434    u_servo_y/s_pulse_counter0_carry__1_i_2_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.899 r  u_servo_y/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.614     3.514    u_servo_y/s_pulse_counter0
    SLICE_X55Y3          LUT3 (Prop_lut3_I0_O)        0.329     3.843 r  u_servo_y/o_pwm_i_1__0/O
                         net (fo=21, routed)          0.850     4.693    u_servo_y/v_start_pulse0_out
    SLICE_X54Y5          FDRE                                         r  u_servo_y/s_pulse_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.452     8.457    u_servo_y/clk_out3
    SLICE_X54Y5          FDRE                                         r  u_servo_y/s_pulse_counter_reg[15]/C
                         clock pessimism              0.564     9.020    
                         clock uncertainty           -0.071     8.950    
    SLICE_X54Y5          FDRE (Setup_fdre_C_R)       -0.524     8.426    u_servo_y/s_pulse_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.426    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 u_calibrateServo/u_button/s_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_x/s_pulse_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.622ns (28.641%)  route 4.041ns (71.359%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.566    -0.946    u_calibrateServo/u_button/clk_out3
    SLICE_X31Y2          FDRE                                         r  u_calibrateServo/u_button/s_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_calibrateServo/u_button/s_pos_reg[4]/Q
                         net (fo=11, routed)          1.015     0.525    u_calibrateServo/u_button/D[4]
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     0.649 r  u_calibrateServo/u_button/s_pulse_counter0_carry__0_i_8__0/O
                         net (fo=4, routed)           0.578     1.227    u_calibrateServo/u_button/s_pos_reg[4]_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.351 f  u_calibrateServo/u_button/s_pulse_counter0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.403     1.754    u_servo_x/s_pulse_counter0_carry__1_2
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.124     1.878 r  u_servo_x/s_pulse_counter0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.601     2.479    u_servo_x/s_pulse_counter0_carry__1_i_2__0_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.944 r  u_servo_x/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.711     3.656    u_servo_x/s_pulse_counter0
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329     3.985 r  u_servo_x/o_pwm_i_1/O
                         net (fo=21, routed)          0.733     4.718    u_servo_x/v_start_pulse0_out
    SLICE_X32Y4          FDRE                                         r  u_servo_x/s_pulse_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.445     8.450    u_servo_x/clk_out3
    SLICE_X32Y4          FDRE                                         r  u_servo_x/s_pulse_counter_reg[10]/C
                         clock pessimism              0.579     9.028    
                         clock uncertainty           -0.071     8.958    
    SLICE_X32Y4          FDRE (Setup_fdre_C_R)       -0.429     8.529    u_servo_x/s_pulse_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 u_calibrateServo/u_button/s_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_x/s_pulse_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.622ns (28.641%)  route 4.041ns (71.359%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.566    -0.946    u_calibrateServo/u_button/clk_out3
    SLICE_X31Y2          FDRE                                         r  u_calibrateServo/u_button/s_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_calibrateServo/u_button/s_pos_reg[4]/Q
                         net (fo=11, routed)          1.015     0.525    u_calibrateServo/u_button/D[4]
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     0.649 r  u_calibrateServo/u_button/s_pulse_counter0_carry__0_i_8__0/O
                         net (fo=4, routed)           0.578     1.227    u_calibrateServo/u_button/s_pos_reg[4]_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.351 f  u_calibrateServo/u_button/s_pulse_counter0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.403     1.754    u_servo_x/s_pulse_counter0_carry__1_2
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.124     1.878 r  u_servo_x/s_pulse_counter0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.601     2.479    u_servo_x/s_pulse_counter0_carry__1_i_2__0_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.944 r  u_servo_x/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.711     3.656    u_servo_x/s_pulse_counter0
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329     3.985 r  u_servo_x/o_pwm_i_1/O
                         net (fo=21, routed)          0.733     4.718    u_servo_x/v_start_pulse0_out
    SLICE_X32Y4          FDRE                                         r  u_servo_x/s_pulse_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.445     8.450    u_servo_x/clk_out3
    SLICE_X32Y4          FDRE                                         r  u_servo_x/s_pulse_counter_reg[11]/C
                         clock pessimism              0.579     9.028    
                         clock uncertainty           -0.071     8.958    
    SLICE_X32Y4          FDRE (Setup_fdre_C_R)       -0.429     8.529    u_servo_x/s_pulse_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 u_calibrateServo/u_button/s_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_x/s_pulse_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.622ns (28.641%)  route 4.041ns (71.359%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.566    -0.946    u_calibrateServo/u_button/clk_out3
    SLICE_X31Y2          FDRE                                         r  u_calibrateServo/u_button/s_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_calibrateServo/u_button/s_pos_reg[4]/Q
                         net (fo=11, routed)          1.015     0.525    u_calibrateServo/u_button/D[4]
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     0.649 r  u_calibrateServo/u_button/s_pulse_counter0_carry__0_i_8__0/O
                         net (fo=4, routed)           0.578     1.227    u_calibrateServo/u_button/s_pos_reg[4]_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.351 f  u_calibrateServo/u_button/s_pulse_counter0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.403     1.754    u_servo_x/s_pulse_counter0_carry__1_2
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.124     1.878 r  u_servo_x/s_pulse_counter0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.601     2.479    u_servo_x/s_pulse_counter0_carry__1_i_2__0_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.944 r  u_servo_x/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.711     3.656    u_servo_x/s_pulse_counter0
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329     3.985 r  u_servo_x/o_pwm_i_1/O
                         net (fo=21, routed)          0.733     4.718    u_servo_x/v_start_pulse0_out
    SLICE_X32Y4          FDRE                                         r  u_servo_x/s_pulse_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.445     8.450    u_servo_x/clk_out3
    SLICE_X32Y4          FDRE                                         r  u_servo_x/s_pulse_counter_reg[8]/C
                         clock pessimism              0.579     9.028    
                         clock uncertainty           -0.071     8.958    
    SLICE_X32Y4          FDRE (Setup_fdre_C_R)       -0.429     8.529    u_servo_x/s_pulse_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 u_calibrateServo/u_button/s_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_x/s_pulse_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.622ns (28.641%)  route 4.041ns (71.359%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.566    -0.946    u_calibrateServo/u_button/clk_out3
    SLICE_X31Y2          FDRE                                         r  u_calibrateServo/u_button/s_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_calibrateServo/u_button/s_pos_reg[4]/Q
                         net (fo=11, routed)          1.015     0.525    u_calibrateServo/u_button/D[4]
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     0.649 r  u_calibrateServo/u_button/s_pulse_counter0_carry__0_i_8__0/O
                         net (fo=4, routed)           0.578     1.227    u_calibrateServo/u_button/s_pos_reg[4]_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.351 f  u_calibrateServo/u_button/s_pulse_counter0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.403     1.754    u_servo_x/s_pulse_counter0_carry__1_2
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.124     1.878 r  u_servo_x/s_pulse_counter0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.601     2.479    u_servo_x/s_pulse_counter0_carry__1_i_2__0_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.944 r  u_servo_x/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.711     3.656    u_servo_x/s_pulse_counter0
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329     3.985 r  u_servo_x/o_pwm_i_1/O
                         net (fo=21, routed)          0.733     4.718    u_servo_x/v_start_pulse0_out
    SLICE_X32Y4          FDRE                                         r  u_servo_x/s_pulse_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.445     8.450    u_servo_x/clk_out3
    SLICE_X32Y4          FDRE                                         r  u_servo_x/s_pulse_counter_reg[9]/C
                         clock pessimism              0.579     9.028    
                         clock uncertainty           -0.071     8.958    
    SLICE_X32Y4          FDRE (Setup_fdre_C_R)       -0.429     8.529    u_servo_x/s_pulse_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 u_calibrateServo/u_button/s_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_x/s_pulse_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 1.622ns (28.661%)  route 4.037ns (71.339%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.566    -0.946    u_calibrateServo/u_button/clk_out3
    SLICE_X31Y2          FDRE                                         r  u_calibrateServo/u_button/s_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_calibrateServo/u_button/s_pos_reg[4]/Q
                         net (fo=11, routed)          1.015     0.525    u_calibrateServo/u_button/D[4]
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     0.649 r  u_calibrateServo/u_button/s_pulse_counter0_carry__0_i_8__0/O
                         net (fo=4, routed)           0.578     1.227    u_calibrateServo/u_button/s_pos_reg[4]_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.351 f  u_calibrateServo/u_button/s_pulse_counter0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.403     1.754    u_servo_x/s_pulse_counter0_carry__1_2
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.124     1.878 r  u_servo_x/s_pulse_counter0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.601     2.479    u_servo_x/s_pulse_counter0_carry__1_i_2__0_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.944 r  u_servo_x/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.711     3.656    u_servo_x/s_pulse_counter0
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329     3.985 r  u_servo_x/o_pwm_i_1/O
                         net (fo=21, routed)          0.729     4.714    u_servo_x/v_start_pulse0_out
    SLICE_X32Y3          FDRE                                         r  u_servo_x/s_pulse_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.445     8.450    u_servo_x/clk_out3
    SLICE_X32Y3          FDRE                                         r  u_servo_x/s_pulse_counter_reg[4]/C
                         clock pessimism              0.579     9.028    
                         clock uncertainty           -0.071     8.958    
    SLICE_X32Y3          FDRE (Setup_fdre_C_R)       -0.429     8.529    u_servo_x/s_pulse_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 u_calibrateServo/u_button/s_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_servo_x/s_pulse_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 1.622ns (28.661%)  route 4.037ns (71.339%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.566    -0.946    u_calibrateServo/u_button/clk_out3
    SLICE_X31Y2          FDRE                                         r  u_calibrateServo/u_button/s_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_calibrateServo/u_button/s_pos_reg[4]/Q
                         net (fo=11, routed)          1.015     0.525    u_calibrateServo/u_button/D[4]
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124     0.649 r  u_calibrateServo/u_button/s_pulse_counter0_carry__0_i_8__0/O
                         net (fo=4, routed)           0.578     1.227    u_calibrateServo/u_button/s_pos_reg[4]_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.351 f  u_calibrateServo/u_button/s_pulse_counter0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.403     1.754    u_servo_x/s_pulse_counter0_carry__1_2
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.124     1.878 r  u_servo_x/s_pulse_counter0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.601     2.479    u_servo_x/s_pulse_counter0_carry__1_i_2__0_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     2.944 r  u_servo_x/s_pulse_counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.711     3.656    u_servo_x/s_pulse_counter0
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329     3.985 r  u_servo_x/o_pwm_i_1/O
                         net (fo=21, routed)          0.729     4.714    u_servo_x/v_start_pulse0_out
    SLICE_X32Y3          FDRE                                         r  u_servo_x/s_pulse_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.445     8.450    u_servo_x/clk_out3
    SLICE_X32Y3          FDRE                                         r  u_servo_x/s_pulse_counter_reg[5]/C
                         clock pessimism              0.579     9.028    
                         clock uncertainty           -0.071     8.958    
    SLICE_X32Y3          FDRE (Setup_fdre_C_R)       -0.429     8.529    u_servo_x/s_pulse_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  3.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (47.977%)  route 0.160ns (52.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.550    -0.631    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/aclk
    SLICE_X34Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.148    -0.483 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.160    -0.323    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/D[7]
    SLICE_X37Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.817    -0.873    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/aclk
    SLICE_X37Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.503    -0.369    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.023    -0.346    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.252ns (62.578%)  route 0.151ns (37.422%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.563    -0.618    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X36Y4          FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.151    -0.327    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i_reg[31][2]
    SLICE_X35Y5          LUT3 (Prop_lut3_I2_O)        0.045    -0.282 r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.282    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i[3]_i_4_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.216 r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i_reg[3]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.216    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/D[2]
    SLICE_X35Y5          FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.831    -0.859    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X35Y5          FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X35Y5          FDRE (Hold_fdre_C_D)         0.105    -0.250    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.256ns (63.054%)  route 0.150ns (36.946%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.563    -0.618    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X36Y5          FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.150    -0.327    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i_reg[3][0]
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.212 r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i_reg[3]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.212    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/D[0]
    SLICE_X35Y5          FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.831    -0.859    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X35Y5          FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[0]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X35Y5          FDRE (Hold_fdre_C_D)         0.105    -0.250    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.251ns (61.043%)  route 0.160ns (38.957%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.560    -0.621    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X35Y38         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=2, routed)           0.160    -0.320    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][12]
    SLICE_X36Y38         LUT3 (Prop_lut3_I2_O)        0.045    -0.275 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.275    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[13]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.210 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.210    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[13]
    SLICE_X36Y38         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.830    -0.860    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X36Y38         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.105    -0.251    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.251ns (61.043%)  route 0.160ns (38.957%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.559    -0.622    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X35Y37         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=2, routed)           0.160    -0.321    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][8]
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.045    -0.276 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.276    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[9]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.211 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.211    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[9]
    SLICE_X36Y37         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.828    -0.862    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X36Y37         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.105    -0.253    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.251ns (61.043%)  route 0.160ns (38.957%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.558    -0.623    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X35Y35         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.160    -0.322    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][0]
    SLICE_X36Y35         LUT3 (Prop_lut3_I2_O)        0.045    -0.277 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.277    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.212 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.212    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[1]
    SLICE_X36Y35         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.827    -0.863    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X36Y35         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.105    -0.254    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.251ns (61.043%)  route 0.160ns (38.957%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.558    -0.623    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X35Y36         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.160    -0.322    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.045    -0.277 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.277    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[5]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.212 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.212    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[5]
    SLICE_X36Y36         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.827    -0.863    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X36Y36         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.105    -0.254    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.587%)  route 0.195ns (60.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.559    -0.622    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X36Y15         FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.195    -0.299    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[7]
    SLICE_X32Y14         FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.827    -0.863    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X32Y14         FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.018    -0.341    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.406%)  route 0.197ns (60.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.553    -0.628    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X37Y22         FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]/Q
                         net (fo=2, routed)           0.197    -0.304    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/D[29]
    SLICE_X33Y21         FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.820    -0.870    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X33Y21         FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.017    -0.349    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.354%)  route 0.197ns (60.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.553    -0.628    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X36Y22         FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/Q
                         net (fo=2, routed)           0.197    -0.303    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/D[31]
    SLICE_X33Y21         FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.820    -0.870    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X33Y21         FDRE                                         r  u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.016    -0.350    u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_ClockController_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ClockController/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_ClockController/inst/clkout3_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y2      u_ClockController/inst/clkout3_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y17      u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y18      u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y19      u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y19      u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y20      u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y20      u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y20      u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y4      u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y5      u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y4      u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y5      u_locationMapper_x/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X60Y6      u_locationMapper_y/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y6      u_locationMapper_y/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y4      u_locationMapper_x/u_multiplier/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y4      u_locationMapper_x/u_multiplier/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X56Y9      u_locationMapper_y/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X56Y9      u_locationMapper_y/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y11     u_locationMapper_y/u_multiplier/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y11     u_locationMapper_y/u_multiplier/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y11     u_locationMapper_y/u_multiplier/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y11     u_locationMapper_y/u_multiplier/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]_srl2/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X60Y6      u_locationMapper_y/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X56Y9      u_locationMapper_y/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y6      u_locationMapper_y/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y9      u_locationMapper_y/u_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y4      u_locationMapper_x/u_multiplier/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y4      u_locationMapper_x/u_multiplier/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockController_1
  To Clock:  clkfbout_ClockController_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockController_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ClockController/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    u_ClockController/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_ClockController/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_ClockController
  To Clock:  clk_out2_ClockController

Setup :            0  Failing Endpoints,  Worst Slack        4.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController rise@40.000ns - clk_out3_ClockController rise@30.000ns)
  Data Path Delay:        5.189ns  (logic 1.299ns (25.033%)  route 3.890ns (74.967%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.818    33.250    u_VGAController/u_VGA/CO[0]
    SLICE_X44Y27         LUT6 (Prop_lut6_I2_O)        0.124    33.374 r  u_VGAController/u_VGA/o_VGA_RGB[1]_i_1/O
                         net (fo=3, routed)           0.931    34.305    u_VGAController/u_VGA_n_13
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.442    38.447    u_VGAController/clk_out2
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]/C
                         clock pessimism              0.398    38.845    
                         clock uncertainty           -0.211    38.635    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)       -0.061    38.574    u_VGAController/o_VGA_RGB_reg[1]
  -------------------------------------------------------------------
                         required time                         38.574    
                         arrival time                         -34.305    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController rise@40.000ns - clk_out3_ClockController rise@30.000ns)
  Data Path Delay:        5.192ns  (logic 1.299ns (25.019%)  route 3.893ns (74.981%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.818    33.250    u_VGAController/u_VGA/CO[0]
    SLICE_X44Y27         LUT6 (Prop_lut6_I2_O)        0.124    33.374 r  u_VGAController/u_VGA/o_VGA_RGB[1]_i_1/O
                         net (fo=3, routed)           0.933    34.308    u_VGAController/u_VGA_n_13
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.442    38.447    u_VGAController/clk_out2
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]_lopt_replica/C
                         clock pessimism              0.398    38.845    
                         clock uncertainty           -0.211    38.635    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)       -0.058    38.577    u_VGAController/o_VGA_RGB_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.577    
                         arrival time                         -34.308    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController rise@40.000ns - clk_out3_ClockController rise@30.000ns)
  Data Path Delay:        5.185ns  (logic 1.299ns (25.052%)  route 3.886ns (74.948%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.818    33.250    u_VGAController/u_VGA/CO[0]
    SLICE_X44Y27         LUT6 (Prop_lut6_I2_O)        0.124    33.374 r  u_VGAController/u_VGA/o_VGA_RGB[1]_i_1/O
                         net (fo=3, routed)           0.927    34.301    u_VGAController/u_VGA_n_13
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.442    38.447    u_VGAController/clk_out2
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]_lopt_replica_2/C
                         clock pessimism              0.398    38.845    
                         clock uncertainty           -0.211    38.635    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)       -0.047    38.588    u_VGAController/o_VGA_RGB_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                         -34.301    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController rise@40.000ns - clk_out3_ClockController rise@30.000ns)
  Data Path Delay:        4.898ns  (logic 1.325ns (27.051%)  route 3.573ns (72.950%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.603    33.035    u_VGAController/u_VGA/CO[0]
    SLICE_X35Y27         LUT5 (Prop_lut5_I2_O)        0.150    33.185 r  u_VGAController/u_VGA/o_VGA_RGB[3]_i_1/O
                         net (fo=3, routed)           0.828    34.014    u_VGAController/u_VGA_n_11
    SLICE_X33Y33         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.438    38.443    u_VGAController/clk_out2
    SLICE_X33Y33         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]_lopt_replica/C
                         clock pessimism              0.398    38.841    
                         clock uncertainty           -0.211    38.631    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)       -0.269    38.362    u_VGAController/o_VGA_RGB_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.362    
                         arrival time                         -34.014    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController rise@40.000ns - clk_out3_ClockController rise@30.000ns)
  Data Path Delay:        4.807ns  (logic 1.325ns (27.565%)  route 3.482ns (72.435%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.603    33.035    u_VGAController/u_VGA/CO[0]
    SLICE_X35Y27         LUT5 (Prop_lut5_I2_O)        0.150    33.185 r  u_VGAController/u_VGA/o_VGA_RGB[3]_i_1/O
                         net (fo=3, routed)           0.737    33.922    u_VGAController/u_VGA_n_11
    SLICE_X33Y31         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.435    38.440    u_VGAController/clk_out2
    SLICE_X33Y31         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]/C
                         clock pessimism              0.398    38.838    
                         clock uncertainty           -0.211    38.628    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)       -0.269    38.359    u_VGAController/o_VGA_RGB_reg[3]
  -------------------------------------------------------------------
                         required time                         38.359    
                         arrival time                         -33.922    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController rise@40.000ns - clk_out3_ClockController rise@30.000ns)
  Data Path Delay:        4.768ns  (logic 1.325ns (27.792%)  route 3.443ns (72.208%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.603    33.035    u_VGAController/u_VGA/CO[0]
    SLICE_X35Y27         LUT5 (Prop_lut5_I2_O)        0.150    33.185 r  u_VGAController/u_VGA/o_VGA_RGB[3]_i_1/O
                         net (fo=3, routed)           0.698    33.883    u_VGAController/u_VGA_n_11
    SLICE_X33Y33         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.438    38.443    u_VGAController/clk_out2
    SLICE_X33Y33         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]_lopt_replica_2/C
                         clock pessimism              0.398    38.841    
                         clock uncertainty           -0.211    38.631    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)       -0.283    38.348    u_VGAController/o_VGA_RGB_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.348    
                         arrival time                         -33.883    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController rise@40.000ns - clk_out3_ClockController rise@30.000ns)
  Data Path Delay:        4.867ns  (logic 1.299ns (26.690%)  route 3.568ns (73.310%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.603    33.035    u_VGAController/u_VGA/CO[0]
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124    33.159 r  u_VGAController/u_VGA/o_VGA_RGB[0]_i_1/O
                         net (fo=3, routed)           0.823    33.982    u_VGAController/u_VGA_n_14
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.442    38.447    u_VGAController/clk_out2
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[0]/C
                         clock pessimism              0.398    38.845    
                         clock uncertainty           -0.211    38.635    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)       -0.095    38.540    u_VGAController/o_VGA_RGB_reg[0]
  -------------------------------------------------------------------
                         required time                         38.540    
                         arrival time                         -33.982    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController rise@40.000ns - clk_out3_ClockController rise@30.000ns)
  Data Path Delay:        4.868ns  (logic 1.299ns (26.682%)  route 3.569ns (73.318%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.603    33.035    u_VGAController/u_VGA/CO[0]
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124    33.159 r  u_VGAController/u_VGA/o_VGA_RGB[0]_i_1/O
                         net (fo=3, routed)           0.825    33.984    u_VGAController/u_VGA_n_14
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.442    38.447    u_VGAController/clk_out2
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[0]_lopt_replica_2/C
                         clock pessimism              0.398    38.845    
                         clock uncertainty           -0.211    38.635    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)       -0.081    38.554    u_VGAController/o_VGA_RGB_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                         -33.984    
  -------------------------------------------------------------------
                         slack                                  4.570    

Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController rise@40.000ns - clk_out3_ClockController rise@30.000ns)
  Data Path Delay:        4.696ns  (logic 1.299ns (27.659%)  route 3.397ns (72.341%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.601    33.033    u_VGAController/u_VGA/CO[0]
    SLICE_X35Y27         LUT5 (Prop_lut5_I2_O)        0.124    33.157 r  u_VGAController/u_VGA/o_VGA_RGB[2]_i_1/O
                         net (fo=3, routed)           0.655    33.812    u_VGAController/u_VGA_n_12
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.436    38.441    u_VGAController/clk_out2
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]_lopt_replica/C
                         clock pessimism              0.398    38.839    
                         clock uncertainty           -0.211    38.629    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)       -0.081    38.548    u_VGAController/o_VGA_RGB_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                         -33.812    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController rise@40.000ns - clk_out3_ClockController rise@30.000ns)
  Data Path Delay:        4.702ns  (logic 1.299ns (27.625%)  route 3.403ns (72.375%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.601    33.033    u_VGAController/u_VGA/CO[0]
    SLICE_X35Y27         LUT5 (Prop_lut5_I2_O)        0.124    33.157 r  u_VGAController/u_VGA/o_VGA_RGB[2]_i_1/O
                         net (fo=3, routed)           0.660    33.818    u_VGAController/u_VGA_n_12
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.436    38.441    u_VGAController/clk_out2
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]/C
                         clock pessimism              0.398    38.839    
                         clock uncertainty           -0.211    38.629    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)       -0.067    38.562    u_VGAController/o_VGA_RGB_reg[2]
  -------------------------------------------------------------------
                         required time                         38.562    
                         arrival time                         -33.818    
  -------------------------------------------------------------------
                         slack                                  4.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.276ns (27.357%)  route 0.733ns (72.643%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.033    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X44Y27         LUT6 (Prop_lut6_I3_O)        0.045     0.012 r  u_VGAController/u_VGA/o_VGA_RGB[1]_i_1/O
                         net (fo=3, routed)           0.368     0.380    u_VGAController/u_VGA_n_13
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.828    -0.862    u_VGAController/clk_out2
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]_lopt_replica_2/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.211    -0.096    
    SLICE_X28Y35         FDRE (Hold_fdre_C_D)         0.075    -0.021    u_VGAController/o_VGA_RGB_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.276ns (27.225%)  route 0.738ns (72.775%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.033    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X44Y27         LUT6 (Prop_lut6_I3_O)        0.045     0.012 r  u_VGAController/u_VGA/o_VGA_RGB[1]_i_1/O
                         net (fo=3, routed)           0.373     0.384    u_VGAController/u_VGA_n_13
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.828    -0.862    u_VGAController/clk_out2
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.211    -0.096    
    SLICE_X28Y35         FDRE (Hold_fdre_C_D)         0.070    -0.026    u_VGAController/o_VGA_RGB_reg[1]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.276ns (27.147%)  route 0.741ns (72.853%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.033    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X44Y27         LUT6 (Prop_lut6_I3_O)        0.045     0.012 r  u_VGAController/u_VGA/o_VGA_RGB[1]_i_1/O
                         net (fo=3, routed)           0.375     0.387    u_VGAController/u_VGA_n_13
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.828    -0.862    u_VGAController/clk_out2
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]_lopt_replica/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.211    -0.096    
    SLICE_X28Y35         FDRE (Hold_fdre_C_D)         0.072    -0.024    u_VGAController/o_VGA_RGB_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.276ns (25.667%)  route 0.799ns (74.333%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.287     0.138    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.045     0.183 r  u_VGAController/u_VGA/o_VGA_RGB[0]_i_1/O
                         net (fo=3, routed)           0.263     0.446    u_VGAController/u_VGA_n_14
    SLICE_X30Y31         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.823    -0.867    u_VGAController/clk_out2
    SLICE_X30Y31         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[0]_lopt_replica/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.211    -0.101    
    SLICE_X30Y31         FDRE (Hold_fdre_C_D)         0.059    -0.042    u_VGAController/o_VGA_RGB_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.276ns (24.715%)  route 0.841ns (75.285%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.341     0.192    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X35Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.237 r  u_VGAController/u_VGA/o_VGA_RGB[2]_i_1/O
                         net (fo=3, routed)           0.250     0.487    u_VGAController/u_VGA_n_12
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.822    -0.868    u_VGAController/clk_out2
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]_lopt_replica_2/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.211    -0.102    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.070    -0.032    u_VGAController/o_VGA_RGB_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.276ns (24.535%)  route 0.849ns (75.465%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.341     0.192    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X35Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.237 r  u_VGAController/u_VGA/o_VGA_RGB[2]_i_1/O
                         net (fo=3, routed)           0.259     0.496    u_VGAController/u_VGA_n_12
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.822    -0.868    u_VGAController/clk_out2
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]_lopt_replica/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.211    -0.102    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.066    -0.036    u_VGAController/o_VGA_RGB_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.276ns (24.408%)  route 0.855ns (75.592%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.341     0.192    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X35Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.237 r  u_VGAController/u_VGA/o_VGA_RGB[2]_i_1/O
                         net (fo=3, routed)           0.264     0.501    u_VGAController/u_VGA_n_12
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.822    -0.868    u_VGAController/clk_out2
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.211    -0.102    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.070    -0.032    u_VGAController/o_VGA_RGB_reg[2]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.501    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.276ns (24.272%)  route 0.861ns (75.728%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.287     0.138    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.045     0.183 r  u_VGAController/u_VGA/o_VGA_RGB[0]_i_1/O
                         net (fo=3, routed)           0.325     0.508    u_VGAController/u_VGA_n_14
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.828    -0.862    u_VGAController/clk_out2
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[0]_lopt_replica_2/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.211    -0.096    
    SLICE_X28Y35         FDRE (Hold_fdre_C_D)         0.066    -0.030    u_VGAController/o_VGA_RGB_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.279ns (25.681%)  route 0.807ns (74.319%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.287     0.138    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X35Y27         LUT5 (Prop_lut5_I3_O)        0.048     0.186 r  u_VGAController/u_VGA/o_VGA_RGB[3]_i_1/O
                         net (fo=3, routed)           0.271     0.457    u_VGAController/u_VGA_n_11
    SLICE_X33Y31         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.823    -0.867    u_VGAController/clk_out2
    SLICE_X33Y31         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.211    -0.101    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.008    -0.093    u_VGAController/o_VGA_RGB_reg[3]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.279ns (25.710%)  route 0.806ns (74.290%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.287     0.138    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X35Y27         LUT5 (Prop_lut5_I3_O)        0.048     0.186 r  u_VGAController/u_VGA/o_VGA_RGB[3]_i_1/O
                         net (fo=3, routed)           0.270     0.456    u_VGAController/u_VGA_n_11
    SLICE_X33Y33         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.825    -0.865    u_VGAController/clk_out2
    SLICE_X33Y33         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]_lopt_replica_2/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.211    -0.099    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.004    -0.095    u_VGAController/o_VGA_RGB_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.551    





---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  clk_out3_ClockController

Setup :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 io_camera_SIO_D
                            (input port clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKR1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 1.712ns (53.403%)  route 1.494ns (46.597%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     6.464 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.985     7.449    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.573 r  u_CameraController/u_I2C_Controller/ACKR1_i_2/O
                         net (fo=2, routed)           0.509     8.082    u_CameraController/u_I2C_Controller/ACKR1_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.124     8.206 r  u_CameraController/u_I2C_Controller/ACKR1_i_1/O
                         net (fo=1, routed)           0.000     8.206    u_CameraController/u_I2C_Controller/ACKR1_i_1_n_0
    SLICE_X0Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.502     8.507    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X0Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR1_reg/C
                         clock pessimism              0.000     8.507    
                         clock uncertainty           -0.180     8.327    
    SLICE_X0Y25          FDPE (Setup_fdpe_C_D)        0.032     8.359    u_CameraController/u_I2C_Controller/ACKR1_reg
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 io_camera_SIO_D
                            (input port clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKW3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.712ns (54.668%)  route 1.420ns (45.332%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     6.464 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.984     7.448    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.572 r  u_CameraController/u_I2C_Controller/ACKR3_i_2/O
                         net (fo=2, routed)           0.436     8.008    u_CameraController/u_I2C_Controller/ACKR3_i_2_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.124     8.132 r  u_CameraController/u_I2C_Controller/ACKW3_i_1/O
                         net (fo=1, routed)           0.000     8.132    u_CameraController/u_I2C_Controller/ACKW3_i_1_n_0
    SLICE_X1Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.502     8.507    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X1Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW3_reg/C
                         clock pessimism              0.000     8.507    
                         clock uncertainty           -0.180     8.327    
    SLICE_X1Y25          FDPE (Setup_fdpe_C_D)        0.031     8.358    u_CameraController/u_I2C_Controller/ACKW3_reg
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 io_camera_SIO_D
                            (input port clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKW1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 1.712ns (53.923%)  route 1.463ns (46.077%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     6.464 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.985     7.449    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.573 r  u_CameraController/u_I2C_Controller/ACKR1_i_2/O
                         net (fo=2, routed)           0.478     8.051    u_CameraController/u_I2C_Controller/ACKR1_i_2_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  u_CameraController/u_I2C_Controller/ACKW1_i_1/O
                         net (fo=1, routed)           0.000     8.175    u_CameraController/u_I2C_Controller/ACKW1_i_1_n_0
    SLICE_X2Y26          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.504     8.509    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X2Y26          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW1_reg/C
                         clock pessimism              0.000     8.509    
                         clock uncertainty           -0.180     8.329    
    SLICE_X2Y26          FDPE (Setup_fdpe_C_D)        0.079     8.408    u_CameraController/u_I2C_Controller/ACKW1_reg
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 io_camera_SIO_D
                            (input port clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKR3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 1.712ns (54.510%)  route 1.429ns (45.490%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     6.464 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.984     7.448    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.572 r  u_CameraController/u_I2C_Controller/ACKR3_i_2/O
                         net (fo=2, routed)           0.445     8.017    u_CameraController/u_I2C_Controller/ACKR3_i_2_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.124     8.141 r  u_CameraController/u_I2C_Controller/ACKR3_i_1/O
                         net (fo=1, routed)           0.000     8.141    u_CameraController/u_I2C_Controller/ACKR3_i_1_n_0
    SLICE_X2Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.502     8.507    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X2Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR3_reg/C
                         clock pessimism              0.000     8.507    
                         clock uncertainty           -0.180     8.327    
    SLICE_X2Y25          FDPE (Setup_fdpe_C_D)        0.079     8.406    u_CameraController/u_I2C_Controller/ACKR3_reg
  -------------------------------------------------------------------
                         required time                          8.406    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 io_camera_SIO_D
                            (input port clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKW2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 1.712ns (57.560%)  route 1.262ns (42.440%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     6.464 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.850     7.314    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     7.438 r  u_CameraController/u_I2C_Controller/ACKR2_i_2/O
                         net (fo=2, routed)           0.412     7.851    u_CameraController/u_I2C_Controller/ACKR2_i_2_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.975 r  u_CameraController/u_I2C_Controller/ACKW2_i_1/O
                         net (fo=1, routed)           0.000     7.975    u_CameraController/u_I2C_Controller/ACKW2_i_1_n_0
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.505     8.510    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW2_reg/C
                         clock pessimism              0.000     8.510    
                         clock uncertainty           -0.180     8.330    
    SLICE_X1Y27          FDPE (Setup_fdpe_C_D)        0.031     8.361    u_CameraController/u_I2C_Controller/ACKW2_reg
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 io_camera_SIO_D
                            (input port clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKR2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 1.712ns (57.579%)  route 1.261ns (42.421%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     6.464 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.850     7.314    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     7.438 r  u_CameraController/u_I2C_Controller/ACKR2_i_2/O
                         net (fo=2, routed)           0.411     7.850    u_CameraController/u_I2C_Controller/ACKR2_i_2_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.974 r  u_CameraController/u_I2C_Controller/ACKR2_i_1/O
                         net (fo=1, routed)           0.000     7.974    u_CameraController/u_I2C_Controller/ACKR2_i_1_n_0
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.505     8.510    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR2_reg/C
                         clock pessimism              0.000     8.510    
                         clock uncertainty           -0.180     8.330    
    SLICE_X1Y27          FDPE (Setup_fdpe_C_D)        0.032     8.362    u_CameraController/u_I2C_Controller/ACKR2_reg
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -7.974    
  -------------------------------------------------------------------
                         slack                                  0.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.377ns  (arrival time - required time)
  Source:                 io_camera_SIO_D
                            (input port clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKR2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.322ns (39.695%)  route 0.489ns (60.305%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         0.232     5.232 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.345     5.577    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.045     5.622 r  u_CameraController/u_I2C_Controller/ACKR2_i_2/O
                         net (fo=2, routed)           0.144     5.767    u_CameraController/u_I2C_Controller/ACKR2_i_2_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I0_O)        0.045     5.812 r  u_CameraController/u_I2C_Controller/ACKR2_i_1/O
                         net (fo=1, routed)           0.000     5.812    u_CameraController/u_I2C_Controller/ACKR2_i_1_n_0
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.853    -0.837    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR2_reg/C
                         clock pessimism              0.000    -0.837    
                         clock uncertainty            0.180    -0.657    
    SLICE_X1Y27          FDPE (Hold_fdpe_C_D)         0.092    -0.565    u_CameraController/u_I2C_Controller/ACKR2_reg
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           5.812    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.377ns  (arrival time - required time)
  Source:                 io_camera_SIO_D
                            (input port clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKW2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.322ns (39.695%)  route 0.489ns (60.305%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         0.232     5.232 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.345     5.577    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.045     5.622 r  u_CameraController/u_I2C_Controller/ACKR2_i_2/O
                         net (fo=2, routed)           0.144     5.767    u_CameraController/u_I2C_Controller/ACKR2_i_2_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I0_O)        0.045     5.812 r  u_CameraController/u_I2C_Controller/ACKW2_i_1/O
                         net (fo=1, routed)           0.000     5.812    u_CameraController/u_I2C_Controller/ACKW2_i_1_n_0
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.853    -0.837    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW2_reg/C
                         clock pessimism              0.000    -0.837    
                         clock uncertainty            0.180    -0.657    
    SLICE_X1Y27          FDPE (Hold_fdpe_C_D)         0.092    -0.565    u_CameraController/u_I2C_Controller/ACKW2_reg
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           5.812    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.377ns  (arrival time - required time)
  Source:                 io_camera_SIO_D
                            (input port clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKW1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.322ns (38.389%)  route 0.517ns (61.611%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         0.232     5.232 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.383     5.615    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.045     5.660 r  u_CameraController/u_I2C_Controller/ACKR1_i_2/O
                         net (fo=2, routed)           0.134     5.794    u_CameraController/u_I2C_Controller/ACKR1_i_2_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.045     5.839 r  u_CameraController/u_I2C_Controller/ACKW1_i_1/O
                         net (fo=1, routed)           0.000     5.839    u_CameraController/u_I2C_Controller/ACKW1_i_1_n_0
    SLICE_X2Y26          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.851    -0.839    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X2Y26          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW1_reg/C
                         clock pessimism              0.000    -0.839    
                         clock uncertainty            0.180    -0.659    
    SLICE_X2Y26          FDPE (Hold_fdpe_C_D)         0.121    -0.538    u_CameraController/u_I2C_Controller/ACKW1_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           5.839    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.409ns  (arrival time - required time)
  Source:                 io_camera_SIO_D
                            (input port clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKR3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.322ns (37.029%)  route 0.548ns (62.971%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         0.232     5.232 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.389     5.621    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.045     5.666 r  u_CameraController/u_I2C_Controller/ACKR3_i_2/O
                         net (fo=2, routed)           0.159     5.825    u_CameraController/u_I2C_Controller/ACKR3_i_2_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.045     5.870 r  u_CameraController/u_I2C_Controller/ACKR3_i_1/O
                         net (fo=1, routed)           0.000     5.870    u_CameraController/u_I2C_Controller/ACKR3_i_1_n_0
    SLICE_X2Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.850    -0.840    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X2Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR3_reg/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.180    -0.660    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.121    -0.539    u_CameraController/u_I2C_Controller/ACKR3_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           5.870    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.439ns  (arrival time - required time)
  Source:                 io_camera_SIO_D
                            (input port clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKW3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.322ns (36.991%)  route 0.549ns (63.009%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         0.232     5.232 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.389     5.621    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.045     5.666 r  u_CameraController/u_I2C_Controller/ACKR3_i_2/O
                         net (fo=2, routed)           0.160     5.826    u_CameraController/u_I2C_Controller/ACKR3_i_2_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.045     5.871 r  u_CameraController/u_I2C_Controller/ACKW3_i_1/O
                         net (fo=1, routed)           0.000     5.871    u_CameraController/u_I2C_Controller/ACKW3_i_1_n_0
    SLICE_X1Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.850    -0.840    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X1Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW3_reg/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.180    -0.660    
    SLICE_X1Y25          FDPE (Hold_fdpe_C_D)         0.092    -0.568    u_CameraController/u_I2C_Controller/ACKW3_reg
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           5.871    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.447ns  (arrival time - required time)
  Source:                 io_camera_SIO_D
                            (input port clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKR1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.322ns (36.646%)  route 0.557ns (63.354%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         0.232     5.232 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.383     5.615    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.045     5.660 r  u_CameraController/u_I2C_Controller/ACKR1_i_2/O
                         net (fo=2, routed)           0.174     5.834    u_CameraController/u_I2C_Controller/ACKR1_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.045     5.879 r  u_CameraController/u_I2C_Controller/ACKR1_i_1/O
                         net (fo=1, routed)           0.000     5.879    u_CameraController/u_I2C_Controller/ACKR1_i_1_n_0
    SLICE_X0Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.850    -0.840    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X0Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR1_reg/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.180    -0.660    
    SLICE_X0Y25          FDPE (Hold_fdpe_C_D)         0.092    -0.568    u_CameraController/u_I2C_Controller/ACKR1_reg
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           5.879    
  -------------------------------------------------------------------
                         slack                                  6.447    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ClockController
  To Clock:  clk_out3_ClockController

Setup :            0  Failing Endpoints,  Worst Slack        6.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.456ns (17.659%)  route 2.126ns (82.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.561    -0.951    u_BrightestPoint/clk_out2
    SLICE_X28Y36         FDRE                                         r  u_BrightestPoint/s_result_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  u_BrightestPoint/s_result_count_reg[10]/Q
                         net (fo=2, routed)           2.126     1.632    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[10]
    SLICE_X15Y38         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.447     8.452    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X15Y38         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.398     8.850    
                         clock uncertainty           -0.211     8.640    
    SLICE_X15Y38         FDRE (Setup_fdre_C_D)       -0.047     8.593    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                          8.593    
                         arrival time                          -1.632    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.994ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.419ns (17.641%)  route 1.956ns (82.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.558    -0.954    u_BrightestPoint/clk_out2
    SLICE_X28Y33         FDRE                                         r  u_BrightestPoint/s_result_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.535 r  u_BrightestPoint/s_result_count_reg[4]/Q
                         net (fo=2, routed)           1.956     1.422    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[4]
    SLICE_X15Y35         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.445     8.450    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X15Y35         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.398     8.848    
                         clock uncertainty           -0.211     8.638    
    SLICE_X15Y35         FDRE (Setup_fdre_C_D)       -0.222     8.416    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -1.422    
  -------------------------------------------------------------------
                         slack                                  6.994    

Slack (MET) :             6.999ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.456ns (18.069%)  route 2.068ns (81.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.558    -0.954    u_BrightestPoint/clk_out2
    SLICE_X28Y33         FDRE                                         r  u_BrightestPoint/s_result_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  u_BrightestPoint/s_result_count_reg[3]/Q
                         net (fo=2, routed)           2.068     1.570    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[3]
    SLICE_X28Y32         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.439     8.444    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X28Y32         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.211     8.632    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.062     8.570    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                  6.999    

Slack (MET) :             7.005ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.456ns (17.758%)  route 2.112ns (82.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.565    -0.947    u_BrightestPoint/clk_out2
    SLICE_X13Y37         FDRE                                         r  u_BrightestPoint/s_result_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  u_BrightestPoint/s_result_count_reg[17]/Q
                         net (fo=2, routed)           2.112     1.621    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[17]
    SLICE_X14Y38         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.447     8.452    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X14Y38         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.398     8.850    
                         clock uncertainty           -0.211     8.640    
    SLICE_X14Y38         FDRE (Setup_fdre_C_D)       -0.013     8.627    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                  7.005    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.456ns (18.450%)  route 2.016ns (81.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.558    -0.954    u_BrightestPoint/clk_out2
    SLICE_X28Y33         FDRE                                         r  u_BrightestPoint/s_result_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  u_BrightestPoint/s_result_count_reg[2]/Q
                         net (fo=2, routed)           2.016     1.518    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[2]
    SLICE_X28Y32         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.439     8.444    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X28Y32         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.211     8.632    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.093     8.539    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_totalX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.419ns (18.543%)  route 1.841ns (81.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.555    -0.957    u_BrightestPoint/clk_out2
    SLICE_X15Y21         FDRE                                         r  u_BrightestPoint/s_result_totalX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.538 r  u_BrightestPoint/s_result_totalX_reg[7]/Q
                         net (fo=1, routed)           1.841     1.303    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[7]
    SLICE_X12Y21         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.438     8.443    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X12Y21         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.398     8.841    
                         clock uncertainty           -0.211     8.631    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)       -0.220     8.411    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.411    
                         arrival time                          -1.303    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.518ns (21.432%)  route 1.899ns (78.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.565    -0.947    u_BrightestPoint/clk_out2
    SLICE_X12Y37         FDRE                                         r  u_BrightestPoint/s_result_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  u_BrightestPoint/s_result_count_reg[14]/Q
                         net (fo=2, routed)           1.899     1.470    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[14]
    SLICE_X15Y39         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.448     8.453    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X15Y39         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.398     8.851    
                         clock uncertainty           -0.211     8.641    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)       -0.062     8.579    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                  7.108    

Slack (MET) :             7.132ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.456ns (18.880%)  route 1.959ns (81.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.565    -0.947    u_BrightestPoint/clk_out2
    SLICE_X13Y37         FDRE                                         r  u_BrightestPoint/s_result_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  u_BrightestPoint/s_result_count_reg[16]/Q
                         net (fo=2, routed)           1.959     1.469    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[16]
    SLICE_X15Y39         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.448     8.453    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X15Y39         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.398     8.851    
                         clock uncertainty           -0.211     8.641    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)       -0.040     8.601    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                  7.132    

Slack (MET) :             7.178ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_totalY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.382%)  route 1.796ns (77.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.548    -0.964    u_BrightestPoint/clk_out2
    SLICE_X30Y27         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.446 r  u_BrightestPoint/s_result_totalY_reg[3]/Q
                         net (fo=1, routed)           1.796     1.351    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[3]
    SLICE_X31Y27         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.431     8.436    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X31Y27         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.211     8.624    
    SLICE_X31Y27         FDRE (Setup_fdre_C_D)       -0.095     8.529    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  7.178    

Slack (MET) :             7.190ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.456ns (19.509%)  route 1.881ns (80.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.558    -0.954    u_BrightestPoint/clk_out2
    SLICE_X28Y33         FDRE                                         r  u_BrightestPoint/s_result_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  u_BrightestPoint/s_result_count_reg[3]/Q
                         net (fo=2, routed)           1.881     1.384    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[3]
    SLICE_X28Y32         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.439     8.444    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X28Y32         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.211     8.632    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.058     8.574    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                  7.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_totalX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.128ns (18.840%)  route 0.551ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.556    -0.625    u_BrightestPoint/clk_out2
    SLICE_X15Y21         FDRE                                         r  u_BrightestPoint/s_result_totalX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  u_BrightestPoint/s_result_totalX_reg[6]/Q
                         net (fo=1, routed)           0.551     0.054    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[6]
    SLICE_X13Y20         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.825    -0.865    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X13Y20         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.211    -0.099    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)        -0.007    -0.106    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.658%)  route 0.615ns (81.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.558    -0.623    u_BrightestPoint/clk_out2
    SLICE_X28Y33         FDRE                                         r  u_BrightestPoint/s_result_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_BrightestPoint/s_result_count_reg[0]/Q
                         net (fo=2, routed)           0.615     0.132    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[0]
    SLICE_X29Y32         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.825    -0.865    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X29Y32         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.211    -0.099    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.070    -0.029    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_totalY_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.164ns (21.566%)  route 0.596ns (78.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.553    -0.628    u_BrightestPoint/clk_out2
    SLICE_X30Y27         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  u_BrightestPoint/s_result_totalY_reg[15]/Q
                         net (fo=1, routed)           0.596     0.132    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[15]
    SLICE_X31Y30         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.822    -0.868    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X31Y30         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.211    -0.102    
    SLICE_X31Y30         FDRE (Hold_fdre_C_D)         0.070    -0.032    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_totalY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.164ns (21.560%)  route 0.597ns (78.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.549    -0.632    u_BrightestPoint/clk_out2
    SLICE_X34Y25         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  u_BrightestPoint/s_result_totalY_reg[8]/Q
                         net (fo=1, routed)           0.597     0.128    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[8]
    SLICE_X35Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.816    -0.874    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X35Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.211    -0.108    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.070    -0.038    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_totalX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.164ns (22.162%)  route 0.576ns (77.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.558    -0.623    u_BrightestPoint/clk_out2
    SLICE_X14Y19         FDRE                                         r  u_BrightestPoint/s_result_totalX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  u_BrightestPoint/s_result_totalX_reg[3]/Q
                         net (fo=1, routed)           0.576     0.117    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[3]
    SLICE_X13Y18         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.827    -0.863    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X13Y18         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.211    -0.097    
    SLICE_X13Y18         FDRE (Hold_fdre_C_D)         0.046    -0.051    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_totalY_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.141ns (18.501%)  route 0.621ns (81.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.555    -0.626    u_BrightestPoint/clk_out2
    SLICE_X29Y30         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  u_BrightestPoint/s_result_totalY_reg[20]/Q
                         net (fo=1, routed)           0.621     0.136    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[20]
    SLICE_X29Y32         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.825    -0.865    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X29Y32         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.211    -0.099    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.066    -0.033    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_totalY_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.003%)  route 0.601ns (80.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.552    -0.629    u_BrightestPoint/clk_out2
    SLICE_X35Y27         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/s_result_totalY_reg[14]/Q
                         net (fo=1, routed)           0.601     0.113    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[14]
    SLICE_X33Y29         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.821    -0.869    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X33Y29         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.211    -0.103    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.046    -0.057    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_totalX_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.164ns (21.216%)  route 0.609ns (78.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.556    -0.625    u_BrightestPoint/clk_out2
    SLICE_X14Y27         FDRE                                         r  u_BrightestPoint/s_result_totalX_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  u_BrightestPoint/s_result_totalX_reg[20]/Q
                         net (fo=1, routed)           0.609     0.148    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[20]
    SLICE_X12Y28         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.824    -0.866    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X12Y28         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.211    -0.100    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.076    -0.024    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_totalY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.943%)  route 0.603ns (81.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.550    -0.631    u_BrightestPoint/clk_out2
    SLICE_X33Y24         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  u_BrightestPoint/s_result_totalY_reg[2]/Q
                         net (fo=1, routed)           0.603     0.113    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[2]
    SLICE_X33Y25         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.816    -0.874    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X33Y25         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.211    -0.108    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.046    -0.062    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_totalX_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out2_ClockController rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.164ns (21.335%)  route 0.605ns (78.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.557    -0.624    u_BrightestPoint/clk_out2
    SLICE_X14Y29         FDRE                                         r  u_BrightestPoint/s_result_totalX_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  u_BrightestPoint/s_result_totalX_reg[21]/Q
                         net (fo=1, routed)           0.605     0.144    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[21]
    SLICE_X13Y30         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.826    -0.864    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X13Y30         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.211    -0.098    
    SLICE_X13Y30         FDRE (Hold_fdre_C_D)         0.066    -0.032    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_ClockController_1
  To Clock:  clk_out2_ClockController_1

Setup :            0  Failing Endpoints,  Worst Slack        4.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out3_ClockController_1 rise@30.000ns)
  Data Path Delay:        5.189ns  (logic 1.299ns (25.033%)  route 3.890ns (74.967%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.818    33.250    u_VGAController/u_VGA/CO[0]
    SLICE_X44Y27         LUT6 (Prop_lut6_I2_O)        0.124    33.374 r  u_VGAController/u_VGA/o_VGA_RGB[1]_i_1/O
                         net (fo=3, routed)           0.931    34.305    u_VGAController/u_VGA_n_13
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.442    38.447    u_VGAController/clk_out2
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]/C
                         clock pessimism              0.398    38.845    
                         clock uncertainty           -0.207    38.638    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)       -0.061    38.577    u_VGAController/o_VGA_RGB_reg[1]
  -------------------------------------------------------------------
                         required time                         38.577    
                         arrival time                         -34.305    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out3_ClockController_1 rise@30.000ns)
  Data Path Delay:        5.192ns  (logic 1.299ns (25.019%)  route 3.893ns (74.981%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.818    33.250    u_VGAController/u_VGA/CO[0]
    SLICE_X44Y27         LUT6 (Prop_lut6_I2_O)        0.124    33.374 r  u_VGAController/u_VGA/o_VGA_RGB[1]_i_1/O
                         net (fo=3, routed)           0.933    34.308    u_VGAController/u_VGA_n_13
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.442    38.447    u_VGAController/clk_out2
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]_lopt_replica/C
                         clock pessimism              0.398    38.845    
                         clock uncertainty           -0.207    38.638    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)       -0.058    38.580    u_VGAController/o_VGA_RGB_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.580    
                         arrival time                         -34.308    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out3_ClockController_1 rise@30.000ns)
  Data Path Delay:        5.185ns  (logic 1.299ns (25.052%)  route 3.886ns (74.948%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.818    33.250    u_VGAController/u_VGA/CO[0]
    SLICE_X44Y27         LUT6 (Prop_lut6_I2_O)        0.124    33.374 r  u_VGAController/u_VGA/o_VGA_RGB[1]_i_1/O
                         net (fo=3, routed)           0.927    34.301    u_VGAController/u_VGA_n_13
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.442    38.447    u_VGAController/clk_out2
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]_lopt_replica_2/C
                         clock pessimism              0.398    38.845    
                         clock uncertainty           -0.207    38.638    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)       -0.047    38.591    u_VGAController/o_VGA_RGB_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.591    
                         arrival time                         -34.301    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out3_ClockController_1 rise@30.000ns)
  Data Path Delay:        4.898ns  (logic 1.325ns (27.051%)  route 3.573ns (72.950%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.603    33.035    u_VGAController/u_VGA/CO[0]
    SLICE_X35Y27         LUT5 (Prop_lut5_I2_O)        0.150    33.185 r  u_VGAController/u_VGA/o_VGA_RGB[3]_i_1/O
                         net (fo=3, routed)           0.828    34.014    u_VGAController/u_VGA_n_11
    SLICE_X33Y33         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.438    38.443    u_VGAController/clk_out2
    SLICE_X33Y33         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]_lopt_replica/C
                         clock pessimism              0.398    38.841    
                         clock uncertainty           -0.207    38.634    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)       -0.269    38.365    u_VGAController/o_VGA_RGB_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.365    
                         arrival time                         -34.014    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out3_ClockController_1 rise@30.000ns)
  Data Path Delay:        4.807ns  (logic 1.325ns (27.565%)  route 3.482ns (72.435%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.603    33.035    u_VGAController/u_VGA/CO[0]
    SLICE_X35Y27         LUT5 (Prop_lut5_I2_O)        0.150    33.185 r  u_VGAController/u_VGA/o_VGA_RGB[3]_i_1/O
                         net (fo=3, routed)           0.737    33.922    u_VGAController/u_VGA_n_11
    SLICE_X33Y31         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.435    38.440    u_VGAController/clk_out2
    SLICE_X33Y31         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]/C
                         clock pessimism              0.398    38.838    
                         clock uncertainty           -0.207    38.631    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)       -0.269    38.362    u_VGAController/o_VGA_RGB_reg[3]
  -------------------------------------------------------------------
                         required time                         38.362    
                         arrival time                         -33.922    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out3_ClockController_1 rise@30.000ns)
  Data Path Delay:        4.768ns  (logic 1.325ns (27.792%)  route 3.443ns (72.208%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.603    33.035    u_VGAController/u_VGA/CO[0]
    SLICE_X35Y27         LUT5 (Prop_lut5_I2_O)        0.150    33.185 r  u_VGAController/u_VGA/o_VGA_RGB[3]_i_1/O
                         net (fo=3, routed)           0.698    33.883    u_VGAController/u_VGA_n_11
    SLICE_X33Y33         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.438    38.443    u_VGAController/clk_out2
    SLICE_X33Y33         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]_lopt_replica_2/C
                         clock pessimism              0.398    38.841    
                         clock uncertainty           -0.207    38.634    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)       -0.283    38.351    u_VGAController/o_VGA_RGB_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                         -33.883    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out3_ClockController_1 rise@30.000ns)
  Data Path Delay:        4.867ns  (logic 1.299ns (26.690%)  route 3.568ns (73.310%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.603    33.035    u_VGAController/u_VGA/CO[0]
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124    33.159 r  u_VGAController/u_VGA/o_VGA_RGB[0]_i_1/O
                         net (fo=3, routed)           0.823    33.982    u_VGAController/u_VGA_n_14
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.442    38.447    u_VGAController/clk_out2
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[0]/C
                         clock pessimism              0.398    38.845    
                         clock uncertainty           -0.207    38.638    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)       -0.095    38.543    u_VGAController/o_VGA_RGB_reg[0]
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                         -33.982    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out3_ClockController_1 rise@30.000ns)
  Data Path Delay:        4.868ns  (logic 1.299ns (26.682%)  route 3.569ns (73.318%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.603    33.035    u_VGAController/u_VGA/CO[0]
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124    33.159 r  u_VGAController/u_VGA/o_VGA_RGB[0]_i_1/O
                         net (fo=3, routed)           0.825    33.984    u_VGAController/u_VGA_n_14
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.442    38.447    u_VGAController/clk_out2
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[0]_lopt_replica_2/C
                         clock pessimism              0.398    38.845    
                         clock uncertainty           -0.207    38.638    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)       -0.081    38.557    u_VGAController/o_VGA_RGB_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.557    
                         arrival time                         -33.984    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out3_ClockController_1 rise@30.000ns)
  Data Path Delay:        4.696ns  (logic 1.299ns (27.659%)  route 3.397ns (72.341%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.601    33.033    u_VGAController/u_VGA/CO[0]
    SLICE_X35Y27         LUT5 (Prop_lut5_I2_O)        0.124    33.157 r  u_VGAController/u_VGA/o_VGA_RGB[2]_i_1/O
                         net (fo=3, routed)           0.655    33.812    u_VGAController/u_VGA_n_12
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.436    38.441    u_VGAController/clk_out2
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]_lopt_replica/C
                         clock pessimism              0.398    38.839    
                         clock uncertainty           -0.207    38.632    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)       -0.081    38.551    u_VGAController/o_VGA_RGB_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                         -33.812    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_ClockController_1 rise@40.000ns - clk_out3_ClockController_1 rise@30.000ns)
  Data Path Delay:        4.702ns  (logic 1.299ns (27.625%)  route 3.403ns (72.375%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk (IN)
                         net (fo=0)                   0.000    30.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    25.731 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    27.392    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.627    29.115    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y16          FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518    29.633 r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=30, routed)          1.142    30.775    u_BrightestPoint/m_axis_dout_tdata[4]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    30.899 r  u_BrightestPoint/i__carry_i_3/O
                         net (fo=1, routed)           0.000    30.899    u_VGAController/S[1]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.432 r  u_VGAController/o_VGA_RGB2_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.601    33.033    u_VGAController/u_VGA/CO[0]
    SLICE_X35Y27         LUT5 (Prop_lut5_I2_O)        0.124    33.157 r  u_VGAController/u_VGA/o_VGA_RGB[2]_i_1/O
                         net (fo=3, routed)           0.660    33.818    u_VGAController/u_VGA_n_12
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.436    38.441    u_VGAController/clk_out2
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]/C
                         clock pessimism              0.398    38.839    
                         clock uncertainty           -0.207    38.632    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)       -0.067    38.565    u_VGAController/o_VGA_RGB_reg[2]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                         -33.818    
  -------------------------------------------------------------------
                         slack                                  4.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.276ns (27.357%)  route 0.733ns (72.643%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.033    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X44Y27         LUT6 (Prop_lut6_I3_O)        0.045     0.012 r  u_VGAController/u_VGA/o_VGA_RGB[1]_i_1/O
                         net (fo=3, routed)           0.368     0.380    u_VGAController/u_VGA_n_13
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.828    -0.862    u_VGAController/clk_out2
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]_lopt_replica_2/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.207    -0.100    
    SLICE_X28Y35         FDRE (Hold_fdre_C_D)         0.075    -0.025    u_VGAController/o_VGA_RGB_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.276ns (27.225%)  route 0.738ns (72.775%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.033    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X44Y27         LUT6 (Prop_lut6_I3_O)        0.045     0.012 r  u_VGAController/u_VGA/o_VGA_RGB[1]_i_1/O
                         net (fo=3, routed)           0.373     0.384    u_VGAController/u_VGA_n_13
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.828    -0.862    u_VGAController/clk_out2
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.207    -0.100    
    SLICE_X28Y35         FDRE (Hold_fdre_C_D)         0.070    -0.030    u_VGAController/o_VGA_RGB_reg[1]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.276ns (27.147%)  route 0.741ns (72.853%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.033    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X44Y27         LUT6 (Prop_lut6_I3_O)        0.045     0.012 r  u_VGAController/u_VGA/o_VGA_RGB[1]_i_1/O
                         net (fo=3, routed)           0.375     0.387    u_VGAController/u_VGA_n_13
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.828    -0.862    u_VGAController/clk_out2
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[1]_lopt_replica/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.207    -0.100    
    SLICE_X28Y35         FDRE (Hold_fdre_C_D)         0.072    -0.028    u_VGAController/o_VGA_RGB_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.276ns (25.667%)  route 0.799ns (74.333%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.287     0.138    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.045     0.183 r  u_VGAController/u_VGA/o_VGA_RGB[0]_i_1/O
                         net (fo=3, routed)           0.263     0.446    u_VGAController/u_VGA_n_14
    SLICE_X30Y31         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.823    -0.867    u_VGAController/clk_out2
    SLICE_X30Y31         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[0]_lopt_replica/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.207    -0.105    
    SLICE_X30Y31         FDRE (Hold_fdre_C_D)         0.059    -0.046    u_VGAController/o_VGA_RGB_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.276ns (24.715%)  route 0.841ns (75.285%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.341     0.192    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X35Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.237 r  u_VGAController/u_VGA/o_VGA_RGB[2]_i_1/O
                         net (fo=3, routed)           0.250     0.487    u_VGAController/u_VGA_n_12
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.822    -0.868    u_VGAController/clk_out2
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]_lopt_replica_2/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.207    -0.106    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.070    -0.036    u_VGAController/o_VGA_RGB_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.276ns (24.535%)  route 0.849ns (75.465%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.341     0.192    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X35Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.237 r  u_VGAController/u_VGA/o_VGA_RGB[2]_i_1/O
                         net (fo=3, routed)           0.259     0.496    u_VGAController/u_VGA_n_12
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.822    -0.868    u_VGAController/clk_out2
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]_lopt_replica/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.207    -0.106    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.066    -0.040    u_VGAController/o_VGA_RGB_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.276ns (24.408%)  route 0.855ns (75.592%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.341     0.192    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X35Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.237 r  u_VGAController/u_VGA/o_VGA_RGB[2]_i_1/O
                         net (fo=3, routed)           0.264     0.501    u_VGAController/u_VGA_n_12
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.822    -0.868    u_VGAController/clk_out2
    SLICE_X28Y29         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[2]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.207    -0.106    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.070    -0.036    u_VGAController/o_VGA_RGB_reg[2]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.501    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.276ns (24.272%)  route 0.861ns (75.728%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.287     0.138    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.045     0.183 r  u_VGAController/u_VGA/o_VGA_RGB[0]_i_1/O
                         net (fo=3, routed)           0.325     0.508    u_VGAController/u_VGA_n_14
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.828    -0.862    u_VGAController/clk_out2
    SLICE_X28Y35         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[0]_lopt_replica_2/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.207    -0.100    
    SLICE_X28Y35         FDRE (Hold_fdre_C_D)         0.066    -0.034    u_VGAController/o_VGA_RGB_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.279ns (25.681%)  route 0.807ns (74.319%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.287     0.138    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X35Y27         LUT5 (Prop_lut5_I3_O)        0.048     0.186 r  u_VGAController/u_VGA/o_VGA_RGB[3]_i_1/O
                         net (fo=3, routed)           0.271     0.457    u_VGAController/u_VGA_n_11
    SLICE_X33Y31         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.823    -0.867    u_VGAController/clk_out2
    SLICE_X33Y31         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.207    -0.105    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.008    -0.097    u_VGAController/o_VGA_RGB_reg[3]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGAController/o_VGA_RGB_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.279ns (25.710%)  route 0.806ns (74.290%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.552    -0.629    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=54, routed)          0.146    -0.342    u_BrightestPoint/bbstub_m_axis_dout_tdata[31][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 f  u_BrightestPoint/o_VGA_RGB[3]_i_5/O
                         net (fo=1, routed)           0.103    -0.194    u_BrightestPoint/o_VGA_RGB[3]_i_5_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 f  u_BrightestPoint/o_VGA_RGB[3]_i_2/O
                         net (fo=4, routed)           0.287     0.138    u_VGAController/u_VGA/o_VGA_RGB_reg[2]
    SLICE_X35Y27         LUT5 (Prop_lut5_I3_O)        0.048     0.186 r  u_VGAController/u_VGA/o_VGA_RGB[3]_i_1/O
                         net (fo=3, routed)           0.270     0.456    u_VGAController/u_VGA_n_11
    SLICE_X33Y33         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.825    -0.865    u_VGAController/clk_out2
    SLICE_X33Y33         FDRE                                         r  u_VGAController/o_VGA_RGB_reg[3]_lopt_replica_2/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.207    -0.103    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.004    -0.099    u_VGAController/o_VGA_RGB_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.555    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out3_ClockController_1

Setup :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 io_camera_SIO_D
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKR1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 1.712ns (53.403%)  route 1.494ns (46.597%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     6.464 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.985     7.449    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.573 r  u_CameraController/u_I2C_Controller/ACKR1_i_2/O
                         net (fo=2, routed)           0.509     8.082    u_CameraController/u_I2C_Controller/ACKR1_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.124     8.206 r  u_CameraController/u_I2C_Controller/ACKR1_i_1/O
                         net (fo=1, routed)           0.000     8.206    u_CameraController/u_I2C_Controller/ACKR1_i_1_n_0
    SLICE_X0Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.502     8.507    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X0Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR1_reg/C
                         clock pessimism              0.000     8.507    
                         clock uncertainty           -0.163     8.344    
    SLICE_X0Y25          FDPE (Setup_fdpe_C_D)        0.032     8.376    u_CameraController/u_I2C_Controller/ACKR1_reg
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 io_camera_SIO_D
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKW3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.712ns (54.668%)  route 1.420ns (45.332%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     6.464 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.984     7.448    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.572 r  u_CameraController/u_I2C_Controller/ACKR3_i_2/O
                         net (fo=2, routed)           0.436     8.008    u_CameraController/u_I2C_Controller/ACKR3_i_2_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.124     8.132 r  u_CameraController/u_I2C_Controller/ACKW3_i_1/O
                         net (fo=1, routed)           0.000     8.132    u_CameraController/u_I2C_Controller/ACKW3_i_1_n_0
    SLICE_X1Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.502     8.507    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X1Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW3_reg/C
                         clock pessimism              0.000     8.507    
                         clock uncertainty           -0.163     8.344    
    SLICE_X1Y25          FDPE (Setup_fdpe_C_D)        0.031     8.375    u_CameraController/u_I2C_Controller/ACKW3_reg
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 io_camera_SIO_D
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKW1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 1.712ns (53.923%)  route 1.463ns (46.077%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     6.464 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.985     7.449    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.573 r  u_CameraController/u_I2C_Controller/ACKR1_i_2/O
                         net (fo=2, routed)           0.478     8.051    u_CameraController/u_I2C_Controller/ACKR1_i_2_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  u_CameraController/u_I2C_Controller/ACKW1_i_1/O
                         net (fo=1, routed)           0.000     8.175    u_CameraController/u_I2C_Controller/ACKW1_i_1_n_0
    SLICE_X2Y26          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.504     8.509    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X2Y26          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW1_reg/C
                         clock pessimism              0.000     8.509    
                         clock uncertainty           -0.163     8.346    
    SLICE_X2Y26          FDPE (Setup_fdpe_C_D)        0.079     8.425    u_CameraController/u_I2C_Controller/ACKW1_reg
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 io_camera_SIO_D
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKR3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 1.712ns (54.510%)  route 1.429ns (45.490%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     6.464 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.984     7.448    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.572 r  u_CameraController/u_I2C_Controller/ACKR3_i_2/O
                         net (fo=2, routed)           0.445     8.017    u_CameraController/u_I2C_Controller/ACKR3_i_2_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.124     8.141 r  u_CameraController/u_I2C_Controller/ACKR3_i_1/O
                         net (fo=1, routed)           0.000     8.141    u_CameraController/u_I2C_Controller/ACKR3_i_1_n_0
    SLICE_X2Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.502     8.507    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X2Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR3_reg/C
                         clock pessimism              0.000     8.507    
                         clock uncertainty           -0.163     8.344    
    SLICE_X2Y25          FDPE (Setup_fdpe_C_D)        0.079     8.423    u_CameraController/u_I2C_Controller/ACKR3_reg
  -------------------------------------------------------------------
                         required time                          8.423    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 io_camera_SIO_D
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKW2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 1.712ns (57.560%)  route 1.262ns (42.440%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     6.464 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.850     7.314    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     7.438 r  u_CameraController/u_I2C_Controller/ACKR2_i_2/O
                         net (fo=2, routed)           0.412     7.851    u_CameraController/u_I2C_Controller/ACKR2_i_2_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.975 r  u_CameraController/u_I2C_Controller/ACKW2_i_1/O
                         net (fo=1, routed)           0.000     7.975    u_CameraController/u_I2C_Controller/ACKW2_i_1_n_0
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.505     8.510    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW2_reg/C
                         clock pessimism              0.000     8.510    
                         clock uncertainty           -0.163     8.347    
    SLICE_X1Y27          FDPE (Setup_fdpe_C_D)        0.031     8.378    u_CameraController/u_I2C_Controller/ACKW2_reg
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 io_camera_SIO_D
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKR2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 1.712ns (57.579%)  route 1.261ns (42.421%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     6.464 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.850     7.314    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     7.438 r  u_CameraController/u_I2C_Controller/ACKR2_i_2/O
                         net (fo=2, routed)           0.411     7.850    u_CameraController/u_I2C_Controller/ACKR2_i_2_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.974 r  u_CameraController/u_I2C_Controller/ACKR2_i_1/O
                         net (fo=1, routed)           0.000     7.974    u_CameraController/u_I2C_Controller/ACKR2_i_1_n_0
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.505     8.510    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR2_reg/C
                         clock pessimism              0.000     8.510    
                         clock uncertainty           -0.163     8.347    
    SLICE_X1Y27          FDPE (Setup_fdpe_C_D)        0.032     8.379    u_CameraController/u_I2C_Controller/ACKR2_reg
  -------------------------------------------------------------------
                         required time                          8.379    
                         arrival time                          -7.974    
  -------------------------------------------------------------------
                         slack                                  0.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.393ns  (arrival time - required time)
  Source:                 io_camera_SIO_D
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKR2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.322ns (39.695%)  route 0.489ns (60.305%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         0.232     5.232 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.345     5.577    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.045     5.622 r  u_CameraController/u_I2C_Controller/ACKR2_i_2/O
                         net (fo=2, routed)           0.144     5.767    u_CameraController/u_I2C_Controller/ACKR2_i_2_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I0_O)        0.045     5.812 r  u_CameraController/u_I2C_Controller/ACKR2_i_1/O
                         net (fo=1, routed)           0.000     5.812    u_CameraController/u_I2C_Controller/ACKR2_i_1_n_0
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.853    -0.837    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR2_reg/C
                         clock pessimism              0.000    -0.837    
                         clock uncertainty            0.163    -0.674    
    SLICE_X1Y27          FDPE (Hold_fdpe_C_D)         0.092    -0.582    u_CameraController/u_I2C_Controller/ACKR2_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           5.812    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.393ns  (arrival time - required time)
  Source:                 io_camera_SIO_D
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKW2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.322ns (39.695%)  route 0.489ns (60.305%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         0.232     5.232 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.345     5.577    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.045     5.622 r  u_CameraController/u_I2C_Controller/ACKR2_i_2/O
                         net (fo=2, routed)           0.144     5.767    u_CameraController/u_I2C_Controller/ACKR2_i_2_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I0_O)        0.045     5.812 r  u_CameraController/u_I2C_Controller/ACKW2_i_1/O
                         net (fo=1, routed)           0.000     5.812    u_CameraController/u_I2C_Controller/ACKW2_i_1_n_0
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.853    -0.837    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW2_reg/C
                         clock pessimism              0.000    -0.837    
                         clock uncertainty            0.163    -0.674    
    SLICE_X1Y27          FDPE (Hold_fdpe_C_D)         0.092    -0.582    u_CameraController/u_I2C_Controller/ACKW2_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           5.812    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.394ns  (arrival time - required time)
  Source:                 io_camera_SIO_D
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKW1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.322ns (38.389%)  route 0.517ns (61.611%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         0.232     5.232 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.383     5.615    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.045     5.660 r  u_CameraController/u_I2C_Controller/ACKR1_i_2/O
                         net (fo=2, routed)           0.134     5.794    u_CameraController/u_I2C_Controller/ACKR1_i_2_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.045     5.839 r  u_CameraController/u_I2C_Controller/ACKW1_i_1/O
                         net (fo=1, routed)           0.000     5.839    u_CameraController/u_I2C_Controller/ACKW1_i_1_n_0
    SLICE_X2Y26          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.851    -0.839    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X2Y26          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW1_reg/C
                         clock pessimism              0.000    -0.839    
                         clock uncertainty            0.163    -0.676    
    SLICE_X2Y26          FDPE (Hold_fdpe_C_D)         0.121    -0.555    u_CameraController/u_I2C_Controller/ACKW1_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           5.839    
  -------------------------------------------------------------------
                         slack                                  6.394    

Slack (MET) :             6.426ns  (arrival time - required time)
  Source:                 io_camera_SIO_D
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKR3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.322ns (37.029%)  route 0.548ns (62.971%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         0.232     5.232 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.389     5.621    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.045     5.666 r  u_CameraController/u_I2C_Controller/ACKR3_i_2/O
                         net (fo=2, routed)           0.159     5.825    u_CameraController/u_I2C_Controller/ACKR3_i_2_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.045     5.870 r  u_CameraController/u_I2C_Controller/ACKR3_i_1/O
                         net (fo=1, routed)           0.000     5.870    u_CameraController/u_I2C_Controller/ACKR3_i_1_n_0
    SLICE_X2Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.850    -0.840    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X2Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR3_reg/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.163    -0.677    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.121    -0.556    u_CameraController/u_I2C_Controller/ACKR3_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           5.870    
  -------------------------------------------------------------------
                         slack                                  6.426    

Slack (MET) :             6.455ns  (arrival time - required time)
  Source:                 io_camera_SIO_D
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKW3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.322ns (36.991%)  route 0.549ns (63.009%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         0.232     5.232 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.389     5.621    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.045     5.666 r  u_CameraController/u_I2C_Controller/ACKR3_i_2/O
                         net (fo=2, routed)           0.160     5.826    u_CameraController/u_I2C_Controller/ACKR3_i_2_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.045     5.871 r  u_CameraController/u_I2C_Controller/ACKW3_i_1/O
                         net (fo=1, routed)           0.000     5.871    u_CameraController/u_I2C_Controller/ACKW3_i_1_n_0
    SLICE_X1Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.850    -0.840    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X1Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW3_reg/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.163    -0.677    
    SLICE_X1Y25          FDPE (Hold_fdpe_C_D)         0.092    -0.585    u_CameraController/u_I2C_Controller/ACKW3_reg
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           5.871    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.464ns  (arrival time - required time)
  Source:                 io_camera_SIO_D
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKR1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.322ns (36.646%)  route 0.557ns (63.354%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 r  io_camera_SIO_D (INOUT)
                         net (fo=1, unset)            0.000     5.000    io_camera_SIO_D_IOBUF_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         0.232     5.232 r  io_camera_SIO_D_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.383     5.615    u_CameraController/u_I2C_Controller/io_camera_SIO_D_IBUF
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.045     5.660 r  u_CameraController/u_I2C_Controller/ACKR1_i_2/O
                         net (fo=2, routed)           0.174     5.834    u_CameraController/u_I2C_Controller/ACKR1_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.045     5.879 r  u_CameraController/u_I2C_Controller/ACKR1_i_1/O
                         net (fo=1, routed)           0.000     5.879    u_CameraController/u_I2C_Controller/ACKR1_i_1_n_0
    SLICE_X0Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.850    -0.840    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X0Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR1_reg/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.163    -0.677    
    SLICE_X0Y25          FDPE (Hold_fdpe_C_D)         0.092    -0.585    u_CameraController/u_I2C_Controller/ACKR1_reg
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           5.879    
  -------------------------------------------------------------------
                         slack                                  6.464    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ClockController_1
  To Clock:  clk_out3_ClockController_1

Setup :            0  Failing Endpoints,  Worst Slack        6.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.456ns (17.659%)  route 2.126ns (82.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.561    -0.951    u_BrightestPoint/clk_out2
    SLICE_X28Y36         FDRE                                         r  u_BrightestPoint/s_result_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  u_BrightestPoint/s_result_count_reg[10]/Q
                         net (fo=2, routed)           2.126     1.632    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[10]
    SLICE_X15Y38         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.447     8.452    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X15Y38         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.398     8.850    
                         clock uncertainty           -0.207     8.643    
    SLICE_X15Y38         FDRE (Setup_fdre_C_D)       -0.047     8.596    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -1.632    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.419ns (17.641%)  route 1.956ns (82.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.558    -0.954    u_BrightestPoint/clk_out2
    SLICE_X28Y33         FDRE                                         r  u_BrightestPoint/s_result_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.535 r  u_BrightestPoint/s_result_count_reg[4]/Q
                         net (fo=2, routed)           1.956     1.422    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[4]
    SLICE_X15Y35         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.445     8.450    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X15Y35         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.398     8.848    
                         clock uncertainty           -0.207     8.641    
    SLICE_X15Y35         FDRE (Setup_fdre_C_D)       -0.222     8.419    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          8.419    
                         arrival time                          -1.422    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.456ns (18.069%)  route 2.068ns (81.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.558    -0.954    u_BrightestPoint/clk_out2
    SLICE_X28Y33         FDRE                                         r  u_BrightestPoint/s_result_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  u_BrightestPoint/s_result_count_reg[3]/Q
                         net (fo=2, routed)           2.068     1.570    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[3]
    SLICE_X28Y32         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.439     8.444    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X28Y32         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.207     8.635    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.062     8.573    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.456ns (17.758%)  route 2.112ns (82.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.565    -0.947    u_BrightestPoint/clk_out2
    SLICE_X13Y37         FDRE                                         r  u_BrightestPoint/s_result_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  u_BrightestPoint/s_result_count_reg[17]/Q
                         net (fo=2, routed)           2.112     1.621    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[17]
    SLICE_X14Y38         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.447     8.452    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X14Y38         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.398     8.850    
                         clock uncertainty           -0.207     8.643    
    SLICE_X14Y38         FDRE (Setup_fdre_C_D)       -0.013     8.630    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.456ns (18.450%)  route 2.016ns (81.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.558    -0.954    u_BrightestPoint/clk_out2
    SLICE_X28Y33         FDRE                                         r  u_BrightestPoint/s_result_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  u_BrightestPoint/s_result_count_reg[2]/Q
                         net (fo=2, routed)           2.016     1.518    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[2]
    SLICE_X28Y32         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.439     8.444    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X28Y32         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.207     8.635    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.093     8.542    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                  7.024    

Slack (MET) :             7.111ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_totalX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.419ns (18.543%)  route 1.841ns (81.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.555    -0.957    u_BrightestPoint/clk_out2
    SLICE_X15Y21         FDRE                                         r  u_BrightestPoint/s_result_totalX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.538 r  u_BrightestPoint/s_result_totalX_reg[7]/Q
                         net (fo=1, routed)           1.841     1.303    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[7]
    SLICE_X12Y21         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.438     8.443    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X12Y21         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.398     8.841    
                         clock uncertainty           -0.207     8.634    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)       -0.220     8.414    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -1.303    
  -------------------------------------------------------------------
                         slack                                  7.111    

Slack (MET) :             7.112ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.518ns (21.432%)  route 1.899ns (78.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.565    -0.947    u_BrightestPoint/clk_out2
    SLICE_X12Y37         FDRE                                         r  u_BrightestPoint/s_result_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  u_BrightestPoint/s_result_count_reg[14]/Q
                         net (fo=2, routed)           1.899     1.470    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[14]
    SLICE_X15Y39         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.448     8.453    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X15Y39         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.398     8.851    
                         clock uncertainty           -0.207     8.644    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)       -0.062     8.582    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                  7.112    

Slack (MET) :             7.136ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.456ns (18.880%)  route 1.959ns (81.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.565    -0.947    u_BrightestPoint/clk_out2
    SLICE_X13Y37         FDRE                                         r  u_BrightestPoint/s_result_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  u_BrightestPoint/s_result_count_reg[16]/Q
                         net (fo=2, routed)           1.959     1.469    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[16]
    SLICE_X15Y39         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.448     8.453    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X15Y39         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.398     8.851    
                         clock uncertainty           -0.207     8.644    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)       -0.040     8.604    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                  7.136    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_totalY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.382%)  route 1.796ns (77.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.548    -0.964    u_BrightestPoint/clk_out2
    SLICE_X30Y27         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.446 r  u_BrightestPoint/s_result_totalY_reg[3]/Q
                         net (fo=1, routed)           1.796     1.351    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[3]
    SLICE_X31Y27         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.431     8.436    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X31Y27         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.207     8.627    
    SLICE_X31Y27         FDRE (Setup_fdre_C_D)       -0.095     8.532    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.193ns  (required time - arrival time)
  Source:                 u_BrightestPoint/s_result_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.456ns (19.509%)  route 1.881ns (80.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         1.558    -0.954    u_BrightestPoint/clk_out2
    SLICE_X28Y33         FDRE                                         r  u_BrightestPoint/s_result_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  u_BrightestPoint/s_result_count_reg[3]/Q
                         net (fo=2, routed)           1.881     1.384    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[3]
    SLICE_X28Y32         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.439     8.444    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X28Y32         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.207     8.635    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.058     8.577    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                  7.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_totalX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.128ns (18.840%)  route 0.551ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.556    -0.625    u_BrightestPoint/clk_out2
    SLICE_X15Y21         FDRE                                         r  u_BrightestPoint/s_result_totalX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  u_BrightestPoint/s_result_totalX_reg[6]/Q
                         net (fo=1, routed)           0.551     0.054    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[6]
    SLICE_X13Y20         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.825    -0.865    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X13Y20         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.207    -0.103    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)        -0.007    -0.110    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.658%)  route 0.615ns (81.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.558    -0.623    u_BrightestPoint/clk_out2
    SLICE_X28Y33         FDRE                                         r  u_BrightestPoint/s_result_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_BrightestPoint/s_result_count_reg[0]/Q
                         net (fo=2, routed)           0.615     0.132    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[0]
    SLICE_X29Y32         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.825    -0.865    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X29Y32         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.207    -0.103    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.070    -0.033    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_totalY_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.164ns (21.566%)  route 0.596ns (78.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.553    -0.628    u_BrightestPoint/clk_out2
    SLICE_X30Y27         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  u_BrightestPoint/s_result_totalY_reg[15]/Q
                         net (fo=1, routed)           0.596     0.132    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[15]
    SLICE_X31Y30         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.822    -0.868    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X31Y30         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.207    -0.106    
    SLICE_X31Y30         FDRE (Hold_fdre_C_D)         0.070    -0.036    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_totalY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.164ns (21.560%)  route 0.597ns (78.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.549    -0.632    u_BrightestPoint/clk_out2
    SLICE_X34Y25         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  u_BrightestPoint/s_result_totalY_reg[8]/Q
                         net (fo=1, routed)           0.597     0.128    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[8]
    SLICE_X35Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.816    -0.874    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X35Y26         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.207    -0.112    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.070    -0.042    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_totalX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.164ns (22.162%)  route 0.576ns (77.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.558    -0.623    u_BrightestPoint/clk_out2
    SLICE_X14Y19         FDRE                                         r  u_BrightestPoint/s_result_totalX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  u_BrightestPoint/s_result_totalX_reg[3]/Q
                         net (fo=1, routed)           0.576     0.117    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[3]
    SLICE_X13Y18         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.827    -0.863    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X13Y18         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.207    -0.101    
    SLICE_X13Y18         FDRE (Hold_fdre_C_D)         0.046    -0.055    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_totalY_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.141ns (18.501%)  route 0.621ns (81.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.555    -0.626    u_BrightestPoint/clk_out2
    SLICE_X29Y30         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  u_BrightestPoint/s_result_totalY_reg[20]/Q
                         net (fo=1, routed)           0.621     0.136    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[20]
    SLICE_X29Y32         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.825    -0.865    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X29Y32         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.207    -0.103    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.066    -0.037    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_totalY_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.003%)  route 0.601ns (80.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.552    -0.629    u_BrightestPoint/clk_out2
    SLICE_X35Y27         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_BrightestPoint/s_result_totalY_reg[14]/Q
                         net (fo=1, routed)           0.601     0.113    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[14]
    SLICE_X33Y29         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.821    -0.869    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X33Y29         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.207    -0.107    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.046    -0.061    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_totalX_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.164ns (21.216%)  route 0.609ns (78.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.556    -0.625    u_BrightestPoint/clk_out2
    SLICE_X14Y27         FDRE                                         r  u_BrightestPoint/s_result_totalX_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  u_BrightestPoint/s_result_totalX_reg[20]/Q
                         net (fo=1, routed)           0.609     0.148    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[20]
    SLICE_X12Y28         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.824    -0.866    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X12Y28         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.207    -0.104    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.076    -0.028    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_totalY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.943%)  route 0.603ns (81.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.550    -0.631    u_BrightestPoint/clk_out2
    SLICE_X33Y24         FDRE                                         r  u_BrightestPoint/s_result_totalY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  u_BrightestPoint/s_result_totalY_reg[2]/Q
                         net (fo=1, routed)           0.603     0.113    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[2]
    SLICE_X33Y25         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.816    -0.874    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X33Y25         FDRE                                         r  u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.207    -0.112    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.046    -0.066    u_BrightestPoint/u_divider_y/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_BrightestPoint/s_result_totalX_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ClockController_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_ClockController_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out2_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.164ns (21.335%)  route 0.605ns (78.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out2_ClockController
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout2_buf/O
                         net (fo=271, routed)         0.557    -0.624    u_BrightestPoint/clk_out2
    SLICE_X14Y29         FDRE                                         r  u_BrightestPoint/s_result_totalX_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  u_BrightestPoint/s_result_totalX_reg[21]/Q
                         net (fo=1, routed)           0.605     0.144    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[21]
    SLICE_X13Y30         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.826    -0.864    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X13Y30         FDRE                                         r  u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.207    -0.102    
    SLICE_X13Y30         FDRE (Hold_fdre_C_D)         0.066    -0.036    u_BrightestPoint/u_divider_x/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_ClockController
  To Clock:  clk_out3_ClockController

Setup :            0  Failing Endpoints,  Worst Slack        6.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKW1_reg/PRE
                            (recovery check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.456ns (14.129%)  route 2.771ns (85.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          2.771     2.348    u_CameraController/u_I2C_Controller/SD_COUNTER_reg[0]_0
    SLICE_X2Y26          FDPE                                         f  u_CameraController/u_I2C_Controller/ACKW1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.504     8.509    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X2Y26          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW1_reg/C
                         clock pessimism              0.564     9.072    
                         clock uncertainty           -0.071     9.001    
    SLICE_X2Y26          FDPE (Recov_fdpe_C_PRE)     -0.361     8.640    u_CameraController/u_I2C_Controller/ACKW1_reg
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -2.348    
  -------------------------------------------------------------------
                         slack                                  6.292    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKR3_reg/PRE
                            (recovery check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.456ns (14.662%)  route 2.654ns (85.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          2.654     2.231    u_CameraController/u_I2C_Controller/SD_COUNTER_reg[0]_0
    SLICE_X2Y25          FDPE                                         f  u_CameraController/u_I2C_Controller/ACKR3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.502     8.507    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X2Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR3_reg/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.071     8.999    
    SLICE_X2Y25          FDPE (Recov_fdpe_C_PRE)     -0.361     8.638    u_CameraController/u_I2C_Controller/ACKR3_reg
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -2.231    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/I2C_BIT_reg/PRE
                            (recovery check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.111%)  route 2.374ns (83.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          2.374     1.951    u_CameraController/u_I2C_Controller/SD_COUNTER_reg[0]_0
    SLICE_X7Y28          FDPE                                         f  u_CameraController/u_I2C_Controller/I2C_BIT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.505     8.510    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X7Y28          FDPE                                         r  u_CameraController/u_I2C_Controller/I2C_BIT_reg/C
                         clock pessimism              0.577     9.086    
                         clock uncertainty           -0.071     9.015    
    SLICE_X7Y28          FDPE (Recov_fdpe_C_PRE)     -0.359     8.656    u_CameraController/u_I2C_Controller/I2C_BIT_reg
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -1.951    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKR1_reg/PRE
                            (recovery check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.456ns (16.378%)  route 2.328ns (83.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          2.328     1.905    u_CameraController/u_I2C_Controller/SD_COUNTER_reg[0]_0
    SLICE_X0Y25          FDPE                                         f  u_CameraController/u_I2C_Controller/ACKR1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.502     8.507    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X0Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR1_reg/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.071     8.999    
    SLICE_X0Y25          FDPE (Recov_fdpe_C_PRE)     -0.359     8.640    u_CameraController/u_I2C_Controller/ACKR1_reg
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -1.905    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.740ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKW3_reg/PRE
                            (recovery check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.456ns (16.403%)  route 2.324ns (83.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          2.324     1.900    u_CameraController/u_I2C_Controller/SD_COUNTER_reg[0]_0
    SLICE_X1Y25          FDPE                                         f  u_CameraController/u_I2C_Controller/ACKW3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.502     8.507    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X1Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW3_reg/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.071     8.999    
    SLICE_X1Y25          FDPE (Recov_fdpe_C_PRE)     -0.359     8.640    u_CameraController/u_I2C_Controller/ACKW3_reg
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -1.900    
  -------------------------------------------------------------------
                         slack                                  6.740    

Slack (MET) :             6.745ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/END_reg/CLR
                            (recovery check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.111%)  route 2.374ns (83.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          2.374     1.951    u_CameraController/u_I2C_Controller/SD_COUNTER_reg[0]_0
    SLICE_X6Y28          FDCE                                         f  u_CameraController/u_I2C_Controller/END_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.505     8.510    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X6Y28          FDCE                                         r  u_CameraController/u_I2C_Controller/END_reg/C
                         clock pessimism              0.577     9.086    
                         clock uncertainty           -0.071     9.015    
    SLICE_X6Y28          FDCE (Recov_fdce_C_CLR)     -0.319     8.696    u_CameraController/u_I2C_Controller/END_reg
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -1.951    
  -------------------------------------------------------------------
                         slack                                  6.745    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/SCLK_reg/PRE
                            (recovery check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.456ns (16.986%)  route 2.229ns (83.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          2.229     1.805    u_CameraController/u_I2C_Controller/SD_COUNTER_reg[0]_0
    SLICE_X7Y27          FDPE                                         f  u_CameraController/u_I2C_Controller/SCLK_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.503     8.508    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X7Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/SCLK_reg/C
                         clock pessimism              0.577     9.084    
                         clock uncertainty           -0.071     9.013    
    SLICE_X7Y27          FDPE (Recov_fdpe_C_PRE)     -0.359     8.654    u_CameraController/u_I2C_Controller/SCLK_reg
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -1.805    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKR2_reg/PRE
                            (recovery check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.456ns (17.792%)  route 2.107ns (82.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          2.107     1.683    u_CameraController/u_I2C_Controller/SD_COUNTER_reg[0]_0
    SLICE_X1Y27          FDPE                                         f  u_CameraController/u_I2C_Controller/ACKR2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.505     8.510    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR2_reg/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.071     9.002    
    SLICE_X1Y27          FDPE (Recov_fdpe_C_PRE)     -0.359     8.643    u_CameraController/u_I2C_Controller/ACKR2_reg
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  6.960    

Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKW2_reg/PRE
                            (recovery check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.456ns (17.792%)  route 2.107ns (82.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          2.107     1.683    u_CameraController/u_I2C_Controller/SD_COUNTER_reg[0]_0
    SLICE_X1Y27          FDPE                                         f  u_CameraController/u_I2C_Controller/ACKW2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.505     8.510    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW2_reg/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.071     9.002    
    SLICE_X1Y27          FDPE (Recov_fdpe_C_PRE)     -0.359     8.643    u_CameraController/u_I2C_Controller/ACKW2_reg
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  6.960    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/i2c_en_r0_reg/CLR
                            (recovery check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController rise@10.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.456ns (19.004%)  route 1.943ns (80.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          1.943     1.520    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X2Y27          FDCE                                         f  u_CameraController/i2c_en_r0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.505     8.510    u_CameraController/clk_out3
    SLICE_X2Y27          FDCE                                         r  u_CameraController/i2c_en_r0_reg/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.071     9.002    
    SLICE_X2Y27          FDCE (Recov_fdce_C_CLR)     -0.319     8.683    u_CameraController/i2c_en_r0_reg
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  7.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CLK_DIV_reg[10]/CLR
                            (removal check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.138%)  route 0.194ns (57.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.194    -0.256    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X0Y38          FDCE                                         f  u_CameraController/mI2C_CLK_DIV_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.864    -0.826    u_CameraController/clk_out3
    SLICE_X0Y38          FDCE                                         r  u_CameraController/mI2C_CLK_DIV_reg[10]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    u_CameraController/mI2C_CLK_DIV_reg[10]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CLK_DIV_reg[11]/CLR
                            (removal check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.138%)  route 0.194ns (57.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.194    -0.256    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X0Y38          FDCE                                         f  u_CameraController/mI2C_CLK_DIV_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.864    -0.826    u_CameraController/clk_out3
    SLICE_X0Y38          FDCE                                         r  u_CameraController/mI2C_CLK_DIV_reg[11]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    u_CameraController/mI2C_CLK_DIV_reg[11]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CLK_DIV_reg[12]/CLR
                            (removal check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.138%)  route 0.194ns (57.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.194    -0.256    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X0Y38          FDCE                                         f  u_CameraController/mI2C_CLK_DIV_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.864    -0.826    u_CameraController/clk_out3
    SLICE_X0Y38          FDCE                                         r  u_CameraController/mI2C_CLK_DIV_reg[12]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    u_CameraController/mI2C_CLK_DIV_reg[12]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CLK_DIV_reg[9]/CLR
                            (removal check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.138%)  route 0.194ns (57.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.194    -0.256    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X0Y38          FDCE                                         f  u_CameraController/mI2C_CLK_DIV_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.864    -0.826    u_CameraController/clk_out3
    SLICE_X0Y38          FDCE                                         r  u_CameraController/mI2C_CLK_DIV_reg[9]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    u_CameraController/mI2C_CLK_DIV_reg[9]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CLK_DIV_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.316%)  route 0.247ns (63.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.247    -0.202    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X2Y36          FDCE                                         f  u_CameraController/mI2C_CLK_DIV_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.861    -0.829    u_CameraController/clk_out3
    SLICE_X2Y36          FDCE                                         r  u_CameraController/mI2C_CLK_DIV_reg[0]/C
                         clock pessimism              0.274    -0.554    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    u_CameraController/mI2C_CLK_DIV_reg[0]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CLK_DIV_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.316%)  route 0.247ns (63.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.247    -0.202    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X2Y36          FDCE                                         f  u_CameraController/mI2C_CLK_DIV_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.861    -0.829    u_CameraController/clk_out3
    SLICE_X2Y36          FDCE                                         r  u_CameraController/mI2C_CLK_DIV_reg[1]/C
                         clock pessimism              0.274    -0.554    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    u_CameraController/mI2C_CLK_DIV_reg[1]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CTRL_CLK_reg/CLR
                            (removal check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.316%)  route 0.247ns (63.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.247    -0.202    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X2Y36          FDCE                                         f  u_CameraController/mI2C_CTRL_CLK_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.861    -0.829    u_CameraController/clk_out3
    SLICE_X2Y36          FDCE                                         r  u_CameraController/mI2C_CTRL_CLK_reg/C
                         clock pessimism              0.274    -0.554    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    u_CameraController/mI2C_CTRL_CLK_reg
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CLK_DIV_reg[5]/CLR
                            (removal check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.485%)  route 0.268ns (65.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.268    -0.181    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X0Y37          FDCE                                         f  u_CameraController/mI2C_CLK_DIV_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.862    -0.828    u_CameraController/clk_out3
    SLICE_X0Y37          FDCE                                         r  u_CameraController/mI2C_CLK_DIV_reg[5]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X0Y37          FDCE (Remov_fdce_C_CLR)     -0.092    -0.645    u_CameraController/mI2C_CLK_DIV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CLK_DIV_reg[6]/CLR
                            (removal check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.485%)  route 0.268ns (65.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.268    -0.181    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X0Y37          FDCE                                         f  u_CameraController/mI2C_CLK_DIV_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.862    -0.828    u_CameraController/clk_out3
    SLICE_X0Y37          FDCE                                         r  u_CameraController/mI2C_CLK_DIV_reg[6]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X0Y37          FDCE (Remov_fdce_C_CLR)     -0.092    -0.645    u_CameraController/mI2C_CLK_DIV_reg[6]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CLK_DIV_reg[8]/CLR
                            (removal check against rising-edge clock clk_out3_ClockController  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController rise@0.000ns - clk_out3_ClockController rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.485%)  route 0.268ns (65.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.268    -0.181    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X0Y37          FDCE                                         f  u_CameraController/mI2C_CLK_DIV_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.862    -0.828    u_CameraController/clk_out3
    SLICE_X0Y37          FDCE                                         r  u_CameraController/mI2C_CLK_DIV_reg[8]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X0Y37          FDCE (Remov_fdce_C_CLR)     -0.092    -0.645    u_CameraController/mI2C_CLK_DIV_reg[8]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.464    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_ClockController_1
  To Clock:  clk_out3_ClockController_1

Setup :            0  Failing Endpoints,  Worst Slack        6.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKW1_reg/PRE
                            (recovery check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.456ns (14.129%)  route 2.771ns (85.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          2.771     2.348    u_CameraController/u_I2C_Controller/SD_COUNTER_reg[0]_0
    SLICE_X2Y26          FDPE                                         f  u_CameraController/u_I2C_Controller/ACKW1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.504     8.509    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X2Y26          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW1_reg/C
                         clock pessimism              0.564     9.072    
                         clock uncertainty           -0.071     9.002    
    SLICE_X2Y26          FDPE (Recov_fdpe_C_PRE)     -0.361     8.641    u_CameraController/u_I2C_Controller/ACKW1_reg
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -2.348    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKR3_reg/PRE
                            (recovery check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.456ns (14.662%)  route 2.654ns (85.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          2.654     2.231    u_CameraController/u_I2C_Controller/SD_COUNTER_reg[0]_0
    SLICE_X2Y25          FDPE                                         f  u_CameraController/u_I2C_Controller/ACKR3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.502     8.507    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X2Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR3_reg/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.071     9.000    
    SLICE_X2Y25          FDPE (Recov_fdpe_C_PRE)     -0.361     8.639    u_CameraController/u_I2C_Controller/ACKR3_reg
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -2.231    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/I2C_BIT_reg/PRE
                            (recovery check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.111%)  route 2.374ns (83.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          2.374     1.951    u_CameraController/u_I2C_Controller/SD_COUNTER_reg[0]_0
    SLICE_X7Y28          FDPE                                         f  u_CameraController/u_I2C_Controller/I2C_BIT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.505     8.510    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X7Y28          FDPE                                         r  u_CameraController/u_I2C_Controller/I2C_BIT_reg/C
                         clock pessimism              0.577     9.086    
                         clock uncertainty           -0.071     9.016    
    SLICE_X7Y28          FDPE (Recov_fdpe_C_PRE)     -0.359     8.657    u_CameraController/u_I2C_Controller/I2C_BIT_reg
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -1.951    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKR1_reg/PRE
                            (recovery check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.456ns (16.378%)  route 2.328ns (83.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          2.328     1.905    u_CameraController/u_I2C_Controller/SD_COUNTER_reg[0]_0
    SLICE_X0Y25          FDPE                                         f  u_CameraController/u_I2C_Controller/ACKR1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.502     8.507    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X0Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR1_reg/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.071     9.000    
    SLICE_X0Y25          FDPE (Recov_fdpe_C_PRE)     -0.359     8.641    u_CameraController/u_I2C_Controller/ACKR1_reg
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -1.905    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKW3_reg/PRE
                            (recovery check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.456ns (16.403%)  route 2.324ns (83.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          2.324     1.900    u_CameraController/u_I2C_Controller/SD_COUNTER_reg[0]_0
    SLICE_X1Y25          FDPE                                         f  u_CameraController/u_I2C_Controller/ACKW3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.502     8.507    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X1Y25          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW3_reg/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.071     9.000    
    SLICE_X1Y25          FDPE (Recov_fdpe_C_PRE)     -0.359     8.641    u_CameraController/u_I2C_Controller/ACKW3_reg
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -1.900    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/END_reg/CLR
                            (recovery check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.111%)  route 2.374ns (83.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          2.374     1.951    u_CameraController/u_I2C_Controller/SD_COUNTER_reg[0]_0
    SLICE_X6Y28          FDCE                                         f  u_CameraController/u_I2C_Controller/END_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.505     8.510    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X6Y28          FDCE                                         r  u_CameraController/u_I2C_Controller/END_reg/C
                         clock pessimism              0.577     9.086    
                         clock uncertainty           -0.071     9.016    
    SLICE_X6Y28          FDCE (Recov_fdce_C_CLR)     -0.319     8.697    u_CameraController/u_I2C_Controller/END_reg
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -1.951    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.850ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/SCLK_reg/PRE
                            (recovery check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.456ns (16.986%)  route 2.229ns (83.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          2.229     1.805    u_CameraController/u_I2C_Controller/SD_COUNTER_reg[0]_0
    SLICE_X7Y27          FDPE                                         f  u_CameraController/u_I2C_Controller/SCLK_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.503     8.508    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X7Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/SCLK_reg/C
                         clock pessimism              0.577     9.084    
                         clock uncertainty           -0.071     9.014    
    SLICE_X7Y27          FDPE (Recov_fdpe_C_PRE)     -0.359     8.655    u_CameraController/u_I2C_Controller/SCLK_reg
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -1.805    
  -------------------------------------------------------------------
                         slack                                  6.850    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKR2_reg/PRE
                            (recovery check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.456ns (17.792%)  route 2.107ns (82.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          2.107     1.683    u_CameraController/u_I2C_Controller/SD_COUNTER_reg[0]_0
    SLICE_X1Y27          FDPE                                         f  u_CameraController/u_I2C_Controller/ACKR2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.505     8.510    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKR2_reg/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.071     9.003    
    SLICE_X1Y27          FDPE (Recov_fdpe_C_PRE)     -0.359     8.644    u_CameraController/u_I2C_Controller/ACKR2_reg
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/u_I2C_Controller/ACKW2_reg/PRE
                            (recovery check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.456ns (17.792%)  route 2.107ns (82.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          2.107     1.683    u_CameraController/u_I2C_Controller/SD_COUNTER_reg[0]_0
    SLICE_X1Y27          FDPE                                         f  u_CameraController/u_I2C_Controller/ACKW2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.505     8.510    u_CameraController/u_I2C_Controller/clk_out3
    SLICE_X1Y27          FDPE                                         r  u_CameraController/u_I2C_Controller/ACKW2_reg/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.071     9.003    
    SLICE_X1Y27          FDPE (Recov_fdpe_C_PRE)     -0.359     8.644    u_CameraController/u_I2C_Controller/ACKW2_reg
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             7.164ns  (required time - arrival time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/i2c_en_r0_reg/CLR
                            (recovery check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_ClockController_1 rise@10.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.456ns (19.004%)  route 1.943ns (80.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.632    -0.880    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          1.943     1.520    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X2Y27          FDCE                                         f  u_CameraController/i2c_en_r0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     5.332 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.914    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        1.505     8.510    u_CameraController/clk_out3
    SLICE_X2Y27          FDCE                                         r  u_CameraController/i2c_en_r0_reg/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.071     9.003    
    SLICE_X2Y27          FDCE (Recov_fdce_C_CLR)     -0.319     8.684    u_CameraController/i2c_en_r0_reg
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  7.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CLK_DIV_reg[10]/CLR
                            (removal check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.138%)  route 0.194ns (57.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.194    -0.256    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X0Y38          FDCE                                         f  u_CameraController/mI2C_CLK_DIV_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.864    -0.826    u_CameraController/clk_out3
    SLICE_X0Y38          FDCE                                         r  u_CameraController/mI2C_CLK_DIV_reg[10]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    u_CameraController/mI2C_CLK_DIV_reg[10]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CLK_DIV_reg[11]/CLR
                            (removal check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.138%)  route 0.194ns (57.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.194    -0.256    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X0Y38          FDCE                                         f  u_CameraController/mI2C_CLK_DIV_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.864    -0.826    u_CameraController/clk_out3
    SLICE_X0Y38          FDCE                                         r  u_CameraController/mI2C_CLK_DIV_reg[11]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    u_CameraController/mI2C_CLK_DIV_reg[11]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CLK_DIV_reg[12]/CLR
                            (removal check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.138%)  route 0.194ns (57.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.194    -0.256    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X0Y38          FDCE                                         f  u_CameraController/mI2C_CLK_DIV_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.864    -0.826    u_CameraController/clk_out3
    SLICE_X0Y38          FDCE                                         r  u_CameraController/mI2C_CLK_DIV_reg[12]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    u_CameraController/mI2C_CLK_DIV_reg[12]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CLK_DIV_reg[9]/CLR
                            (removal check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.138%)  route 0.194ns (57.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.194    -0.256    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X0Y38          FDCE                                         f  u_CameraController/mI2C_CLK_DIV_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.864    -0.826    u_CameraController/clk_out3
    SLICE_X0Y38          FDCE                                         r  u_CameraController/mI2C_CLK_DIV_reg[9]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    u_CameraController/mI2C_CLK_DIV_reg[9]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CLK_DIV_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.316%)  route 0.247ns (63.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.247    -0.202    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X2Y36          FDCE                                         f  u_CameraController/mI2C_CLK_DIV_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.861    -0.829    u_CameraController/clk_out3
    SLICE_X2Y36          FDCE                                         r  u_CameraController/mI2C_CLK_DIV_reg[0]/C
                         clock pessimism              0.274    -0.554    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    u_CameraController/mI2C_CLK_DIV_reg[0]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CLK_DIV_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.316%)  route 0.247ns (63.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.247    -0.202    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X2Y36          FDCE                                         f  u_CameraController/mI2C_CLK_DIV_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.861    -0.829    u_CameraController/clk_out3
    SLICE_X2Y36          FDCE                                         r  u_CameraController/mI2C_CLK_DIV_reg[1]/C
                         clock pessimism              0.274    -0.554    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    u_CameraController/mI2C_CLK_DIV_reg[1]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CTRL_CLK_reg/CLR
                            (removal check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.316%)  route 0.247ns (63.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.247    -0.202    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X2Y36          FDCE                                         f  u_CameraController/mI2C_CTRL_CLK_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.861    -0.829    u_CameraController/clk_out3
    SLICE_X2Y36          FDCE                                         r  u_CameraController/mI2C_CTRL_CLK_reg/C
                         clock pessimism              0.274    -0.554    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    u_CameraController/mI2C_CTRL_CLK_reg
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CLK_DIV_reg[5]/CLR
                            (removal check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.485%)  route 0.268ns (65.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.268    -0.181    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X0Y37          FDCE                                         f  u_CameraController/mI2C_CLK_DIV_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.862    -0.828    u_CameraController/clk_out3
    SLICE_X0Y37          FDCE                                         r  u_CameraController/mI2C_CLK_DIV_reg[5]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X0Y37          FDCE (Remov_fdce_C_CLR)     -0.092    -0.645    u_CameraController/mI2C_CLK_DIV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CLK_DIV_reg[6]/CLR
                            (removal check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.485%)  route 0.268ns (65.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.268    -0.181    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X0Y37          FDCE                                         f  u_CameraController/mI2C_CLK_DIV_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.862    -0.828    u_CameraController/clk_out3
    SLICE_X0Y37          FDCE                                         r  u_CameraController/mI2C_CLK_DIV_reg[6]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X0Y37          FDCE (Remov_fdce_C_CLR)     -0.092    -0.645    u_CameraController/mI2C_CLK_DIV_reg[6]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 u_DebouncedReset/o_reset_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CameraController/mI2C_CLK_DIV_reg[8]/CLR
                            (removal check against rising-edge clock clk_out3_ClockController_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_ClockController_1 rise@0.000ns - clk_out3_ClockController_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.485%)  route 0.268ns (65.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.591    -0.590    u_DebouncedReset/clk_out3
    SLICE_X4Y38          FDRE                                         r  u_DebouncedReset/o_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  u_DebouncedReset/o_reset_reg_inv/Q
                         net (fo=43, routed)          0.268    -0.181    u_CameraController/SD_COUNTER_reg[0]
    SLICE_X0Y37          FDCE                                         f  u_CameraController/mI2C_CLK_DIV_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_ClockController_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    u_ClockController/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_ClockController/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_ClockController/inst/clk_in1_ClockController
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_ClockController/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_ClockController/inst/clk_out3_ClockController
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_ClockController/inst/clkout3_buf/O
                         net (fo=8449, routed)        0.862    -0.828    u_CameraController/clk_out3
    SLICE_X0Y37          FDCE                                         r  u_CameraController/mI2C_CLK_DIV_reg[8]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X0Y37          FDCE (Remov_fdce_C_CLR)     -0.092    -0.645    u_CameraController/mI2C_CLK_DIV_reg[8]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.464    





