# do memory_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/mrgeotech/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:41 on Nov 05,2024
# vcom -reportprogress 300 -93 -work work /home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture Arch of Memory
# End time: 17:21:43 on Nov 05,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.memory
# vsim work.memory 
# Start time: 17:22:15 on Nov 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.memory(arch)
add wave -position insertpoint  \
sim:/memory/clk
add wave -position insertpoint  \
sim:/memory/Ld \
sim:/memory/Memin \
sim:/memory/ReadAddr \
sim:/memory/WriteAddr \
sim:/memory/Memout
force -freeze sim:/memory/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/memory/Ld 0 0
force -freeze sim:/memory/Memin 0 0
# Value length (1) does not equal array index length (6).
# ** UI-Msg: (vsim-4011) Invalid force value: 0 0.
# 
force -freeze sim:/memory/ReadAddr 00 0
force -freeze sim:/memory/WriteAddr 00 0
run
force -freeze sim:/memory/WriteAddr 00 0
noforce sim:/memory/Memout
run
force -freeze sim:/memory/Memin 3 0
# Value length (1) does not equal array index length (6).
# ** UI-Msg: (vsim-4011) Invalid force value: 3 0.
# 
run
force -freeze sim:/memory/Memin 10101 0
# Value length (5) does not equal array index length (6).
# ** UI-Msg: (vsim-4011) Invalid force value: 10101 0.
# 
force -freeze sim:/memory/Memin 010101 0
run
force -freeze sim:/memory/Ld 1 0
run
force -freeze sim:/memory/Ld 0 0
run
add wave -position insertpoint  \
sim:/memory/memory
run
vcom -93 -work work {/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:36 on Nov 05,2024
# vcom -reportprogress 300 -93 -work work /home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture Arch of Memory
# End time: 17:35:38 on Nov 05,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
vcom -93 -work work {/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:45 on Nov 05,2024
# vcom -reportprogress 300 -93 -work work /home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture Arch of Memory
# End time: 17:40:47 on Nov 05,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
vsim work.memory
# End time: 17:40:51 on Nov 05,2024, Elapsed time: 0:18:36
# Errors: 0, Warnings: 0
# vsim work.memory 
# Start time: 17:40:51 on Nov 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.memory(arch)
add wave -position insertpoint  \
sim:/memory/clk \
sim:/memory/Ld \
sim:/memory/Memin \
sim:/memory/ReadAddr \
sim:/memory/WriteAddr \
sim:/memory/Memout
vcom -93 -work work {/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:49 on Nov 05,2024
# vcom -reportprogress 300 -93 -work work /home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture Arch of Memory
# End time: 17:41:52 on Nov 05,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
vsim work.memory
# End time: 17:41:58 on Nov 05,2024, Elapsed time: 0:01:07
# Errors: 0, Warnings: 0
# vsim work.memory 
# Start time: 17:41:58 on Nov 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.memory(arch)
add wave -position insertpoint  \
sim:/memory/clk \
sim:/memory/Ld \
sim:/memory/Memin \
sim:/memory/ReadAddr \
sim:/memory/WriteAddr \
sim:/memory/Memout \
sim:/memory/memory
force -freeze sim:/memory/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/memory/Ld 1 0
force -freeze sim:/memory/Memin 010101 0
force -freeze sim:/memory/ReadAddr 00 0
force -freeze sim:/memory/WriteAddr 01 0
force -freeze sim:/memory/WriteAddr 00 0
run
vcom -93 -work work {/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:44:01 on Nov 05,2024
# vcom -reportprogress 300 -93 -work work /home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture Arch of Memory
# End time: 17:44:03 on Nov 05,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
vsim work.memory
# End time: 17:44:05 on Nov 05,2024, Elapsed time: 0:02:07
# Errors: 0, Warnings: 0
# vsim work.memory 
# Start time: 17:44:06 on Nov 05,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.memory(arch)
add wave -position insertpoint  \
sim:/memory/clk \
sim:/memory/Ld \
sim:/memory/Memin \
sim:/memory/ReadAddr \
sim:/memory/WriteAddr \
sim:/memory/Memout \
sim:/memory/memory
force -freeze sim:/memory/Ld 0 0
force -freeze sim:/memory/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/memory/ReadAddr 00 0
force -freeze sim:/memory/WriteAddr 00 0
force -freeze sim:/memory/Memin 000000 0
run
force -freeze sim:/memory/Memin 010101 0
force -freeze sim:/memory/Ld 1 0
run
force -freeze sim:/memory/Ld 0 0
run
force -freeze sim:/memory/Memin 101010 0
force -freeze sim:/memory/ReadAddr 01 0
run
force -freeze sim:/memory/ReadAddr 00 0
run
# End time: 17:51:59 on Nov 05,2024, Elapsed time: 0:07:53
# Errors: 0, Warnings: 0
