{"Source Block": ["oh/common/hdl/oh_regfile.v@23:33@HdlIdDef", "    output [RP*RW-1:0] rd_data // output data\n    );\n\n   \n   reg [RW-1:0]  mem [0:REGS-1];\n   wire [WP-1:0] write_en [0:REGS-1];\n\n   genvar \t i,j;\n\n   //TODO: Make an array of cells\n   \n"], "Clone Blocks": [["oh/common/hdl/oh_regfile.v@25:35", "\n   \n   reg [RW-1:0]  mem [0:REGS-1];\n   wire [WP-1:0] write_en [0:REGS-1];\n\n   genvar \t i,j;\n\n   //TODO: Make an array of cells\n   \n   //#########################################\n   // write ports\n"], ["oh/common/hdl/oh_regfile.v@22:32", "    input [RP*RAW-1:0] rd_addr, // register address\n    output [RP*RW-1:0] rd_data // output data\n    );\n\n   \n   reg [RW-1:0]  mem [0:REGS-1];\n   wire [WP-1:0] write_en [0:REGS-1];\n\n   genvar \t i,j;\n\n   //TODO: Make an array of cells\n"], ["oh/common/hdl/oh_regfile.v@25:35", "\n   \n   reg [RW-1:0]  mem [0:REGS-1];\n   wire [WP-1:0] write_en [0:REGS-1];\n\n   genvar \t i,j;\n\n   //TODO: Make an array of cells\n   \n   //#########################################\n   // write ports\n"]], "Diff Content": {"Delete": [[28, "   wire [WP-1:0] write_en [0:REGS-1];\n"]], "Add": []}}