// Seed: 2039910601
`timescale 1ps / 1ps
module module_0 (
    input id_0
    , id_1
);
  always @* begin
    id_1 <= 1;
  end
  reg id_2 = id_1;
  initial begin
    id_1 <= id_0;
  end
endmodule
