// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (C) 2020 Samsung Electronics Co.Ltd
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 *
 */

#include <linux/of_address.h>

#include <dqe_cal.h>
#include <decon_cal.h>
#include <regs-dqe.h>

#include "exynos_drm_decon.h"

static void __exynos_dqe_update(struct exynos_dqe *dqe,
		struct exynos_dqe_state *state, u32 width, u32 height)
{
	const struct decon_device *decon;
	struct dither_config dither_config;

	pr_debug("%s: enabled(%d) +\n", __func__, state->enabled);

	dqe->state.enabled = state->enabled && !dqe->force_disabled;

	decon_reg_set_dqe_enable(0, dqe->state.enabled);
	if (!dqe->state.enabled)
		return;

	if (!dqe->initialized) {
		dqe_reg_init(width, height);
		dqe->initialized = true;
	}

	if (dqe->force_lm)
		state->linear_matrix = &dqe->force_linear_matrix;

	if (dqe->force_gm)
		state->gamma_matrix = &dqe->force_gamma_matrix;

	if (dqe->cgc_dither_override.force_en) {
		dqe_reg_set_cgc_dither(&dqe->cgc_dither_override.val);
		dqe->state.cgc_dither_config = &dqe->cgc_dither_override.val;
	} else if (dqe->state.cgc_dither_config != state->cgc_dither_config) {
		dqe_reg_set_cgc_dither(state->cgc_dither_config);
		dqe->state.cgc_dither_config = state->cgc_dither_config;
	}

	if (dqe->cgc_dither_override.verbose)
		dqe_reg_print_dither(CGC_DITHER);

	if (dqe->disp_dither_override.force_en) {
		dqe_reg_set_disp_dither(&dqe->disp_dither_override.val);
		dqe->state.disp_dither_config = &dqe->disp_dither_override.val;
	} else if (!state->disp_dither_config) {
		decon = dqe->decon;
		memset(&dither_config, 0, sizeof(dither_config));
		if (decon->config.in_bpc == 10 && decon->config.out_bpc == 8)
			dither_config.en = DITHER_EN(1);
		else
			dither_config.en = DITHER_EN(0);

		dqe_reg_set_disp_dither(&dither_config);
		dqe->state.disp_dither_config = NULL;
	} else if (dqe->state.disp_dither_config != state->disp_dither_config) {
		dqe_reg_set_disp_dither(state->disp_dither_config);
		dqe->state.disp_dither_config = state->disp_dither_config;
	}

	if (dqe->disp_dither_override.verbose)
		dqe_reg_print_dither(DISP_DITHER);

	if (dqe->state.degamma_lut != state->degamma_lut) {
		dqe_reg_set_degamma_lut(state->degamma_lut);
		dqe->state.degamma_lut = state->degamma_lut;
	}

	if (dqe->state.cgc_lut != state->cgc_lut) {
		dqe_reg_set_cgc_lut(state->cgc_lut);
		dqe->state.cgc_lut = state->cgc_lut;
		dqe->cgc_first_write = true;
	} else if (dqe->cgc_first_write) {
		dqe_reg_set_cgc_lut(dqe->state.cgc_lut);
		dqe->cgc_first_write = false;
	}

	if (dqe->state.linear_matrix != state->linear_matrix) {
		dqe_reg_set_linear_matrix(state->linear_matrix);
		dqe->state.linear_matrix = state->linear_matrix;
	}

	if (dqe->state.gamma_matrix != state->gamma_matrix) {
		dqe_reg_set_gamma_matrix(state->gamma_matrix);
		dqe->state.gamma_matrix = state->gamma_matrix;
	}

	if (dqe->state.regamma_lut != state->regamma_lut) {
		dqe_reg_set_regamma_lut(state->regamma_lut);
		dqe->state.regamma_lut = state->regamma_lut;
	}

	/*
	 * Currently, the parameter of this function is fixed to zero because
	 * DECON0 only supports DQE. If other DECONs support DQE in the future,
	 * it needs to be modified.
	 */
	decon_reg_update_req_dqe(0);

	pr_debug("%s -\n", __func__);
}

static const struct exynos_dqe_funcs dqe_funcs = {
	.update = __exynos_dqe_update,
};

void exynos_dqe_update(struct exynos_dqe *dqe, struct exynos_dqe_state *state,
		u32 width, u32 height)
{
	dqe->funcs->update(dqe, state, width, height);
}

void exynos_dqe_reset(struct exynos_dqe *dqe)
{
	dqe->initialized = false;
	dqe->state.gamma_matrix = NULL;
	dqe->state.degamma_lut = NULL;
	dqe->state.linear_matrix = NULL;
	dqe->state.cgc_lut = NULL;
	dqe->state.regamma_lut = NULL;
	dqe->state.disp_dither_config = NULL;
	dqe->state.cgc_dither_config = NULL;
	dqe->cgc_first_write = false;
}

extern u32 gs_chipid_get_type(void);
struct exynos_dqe *exynos_dqe_register(struct decon_device *decon)
{
	struct device *dev = decon->dev;
	struct device_node *np = dev->of_node;
	struct exynos_dqe *dqe;
	enum dqe_version dqe_version;
	int i;

	i = of_property_match_string(np, "reg-names", "dqe");
	if (i < 0) {
		pr_info("display quality enhancer is not supported\n");
		return NULL;
	}

	dqe = devm_kzalloc(dev, sizeof(struct exynos_dqe), GFP_KERNEL);
	if (!dqe)
		return NULL;

	dqe->regs = of_iomap(np, i);
	if (IS_ERR(dqe->regs)) {
		pr_err("failed to remap dqe registers\n");
		return NULL;
	}

	dqe_version = gs_chipid_get_type() ? DQE_V2 : DQE_V1;
	dqe_regs_desc_init(dqe->regs, "dqe", dqe_version);
	dqe->funcs = &dqe_funcs;
	dqe->initialized = false;
	dqe->decon = decon;

	pr_info("display quality enhancer is supported(DQE_V%d)\n",
			dqe_version + 1);

	return dqe;
}
