

================================================================
== Vitis HLS Report for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1'
================================================================
* Date:           Wed Jan  3 23:38:48 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.018 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       36|  50.000 ns|  0.360 us|    5|   36|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_377_1  |        3|       33|         2|          2|          1|  1 ~ 16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 2 
4 --> 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tileID = alloca i32 1"   --->   Operation 6 'alloca' 'tileID' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%curTileStatic_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %curTileStatic"   --->   Operation 7 'read' 'curTileStatic_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %tileID"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tileID_1 = load i5 %tileID" [DynMap/DynMap_4HLS.cpp:377]   --->   Operation 10 'load' 'tileID_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = trunc i5 %tileID_1" [DynMap/DynMap_4HLS.cpp:377]   --->   Operation 11 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %tileID_1, i32 4" [DynMap/DynMap_4HLS.cpp:377]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8"   --->   Operation 14 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.02ns)   --->   "%tileID_2 = add i5 %tileID_1, i5 1" [DynMap/DynMap_4HLS.cpp:377]   --->   Operation 15 'add' 'tileID_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln377 = br i1 %tmp, void %.split16, void %..loopexit11.i_crit_edge.exitStub" [DynMap/DynMap_4HLS.cpp:377]   --->   Operation 16 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln377_cast4 = zext i5 %tileID_1" [DynMap/DynMap_4HLS.cpp:377]   --->   Operation 17 'zext' 'trunc_ln377_cast4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%placement_static_Tile2Level_keys_addr = getelementptr i4 %placement_static_Tile2Level_keys, i64 0, i64 %trunc_ln377_cast4" [DynMap/DynMap_4HLS.cpp:378]   --->   Operation 18 'getelementptr' 'placement_static_Tile2Level_keys_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (1.75ns)   --->   "%placement_static_Tile2Level_keys_load = load i4 %placement_static_Tile2Level_keys_addr" [DynMap/DynMap_4HLS.cpp:378]   --->   Operation 19 'load' 'placement_static_Tile2Level_keys_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 16> <ROM>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln376 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [DynMap/DynMap_4HLS.cpp:376]   --->   Operation 20 'specloopname' 'specloopname_ln376' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (1.75ns)   --->   "%placement_static_Tile2Level_keys_load = load i4 %placement_static_Tile2Level_keys_addr" [DynMap/DynMap_4HLS.cpp:378]   --->   Operation 21 'load' 'placement_static_Tile2Level_keys_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 16> <ROM>
ST_3 : Operation 22 [1/1] (0.96ns)   --->   "%icmp_ln378 = icmp_eq  i4 %placement_static_Tile2Level_keys_load, i4 %curTileStatic_read" [DynMap/DynMap_4HLS.cpp:378]   --->   Operation 22 'icmp' 'icmp_ln378' <Predicate = (!tmp)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln378 = br i1 %icmp_ln378, void, void %.split16..loopexit11.i_crit_edge.exitStub" [DynMap/DynMap_4HLS.cpp:378]   --->   Operation 23 'br' 'br_ln378' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln377 = store i5 %tileID_2, i5 %tileID" [DynMap/DynMap_4HLS.cpp:377]   --->   Operation 24 'store' 'store_ln377' <Predicate = (!tmp & !icmp_ln378)> <Delay = 1.29>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = (!tmp & !icmp_ln378)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln377 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %tileID_out, i4 %empty" [DynMap/DynMap_4HLS.cpp:377]   --->   Operation 26 'write' 'write_ln377' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 27 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln377 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %tileID_out, i4 %empty" [DynMap/DynMap_4HLS.cpp:377]   --->   Operation 29 'write' 'write_ln377' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ curTileStatic]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tileID_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ placement_static_Tile2Level_keys]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tileID                                (alloca           ) [ 011100]
curTileStatic_read                    (read             ) [ 001100]
store_ln0                             (store            ) [ 000000]
br_ln0                                (br               ) [ 000000]
tileID_1                              (load             ) [ 000000]
empty                                 (trunc            ) [ 000111]
specpipeline_ln0                      (specpipeline     ) [ 000000]
tmp                                   (bitselect        ) [ 001111]
empty_82                              (speclooptripcount) [ 000000]
tileID_2                              (add              ) [ 000100]
br_ln377                              (br               ) [ 000000]
trunc_ln377_cast4                     (zext             ) [ 000000]
placement_static_Tile2Level_keys_addr (getelementptr    ) [ 000100]
specloopname_ln376                    (specloopname     ) [ 000000]
placement_static_Tile2Level_keys_load (load             ) [ 000000]
icmp_ln378                            (icmp             ) [ 001100]
br_ln378                              (br               ) [ 000000]
store_ln377                           (store            ) [ 000000]
br_ln0                                (br               ) [ 000000]
write_ln377                           (write            ) [ 000000]
br_ln0                                (br               ) [ 000000]
ret_ln0                               (ret              ) [ 000000]
write_ln377                           (write            ) [ 000000]
br_ln0                                (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="curTileStatic">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curTileStatic"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tileID_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tileID_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="placement_static_Tile2Level_keys">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_static_Tile2Level_keys"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="tileID_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tileID/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="curTileStatic_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="4" slack="0"/>
<pin id="48" dir="0" index="1" bw="4" slack="0"/>
<pin id="49" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curTileStatic_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="4" slack="0"/>
<pin id="55" dir="0" index="2" bw="4" slack="1"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln377/4 write_ln377/5 "/>
</bind>
</comp>

<comp id="59" class="1004" name="placement_static_Tile2Level_keys_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="4" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="5" slack="0"/>
<pin id="63" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_static_Tile2Level_keys_addr/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="placement_static_Tile2Level_keys_load/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln0_store_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="5" slack="0"/>
<pin id="75" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="tileID_1_load_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="5" slack="1"/>
<pin id="79" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tileID_1/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="empty_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="5" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tileID_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tileID_2/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="trunc_ln377_cast4_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln377_cast4/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln378_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="4" slack="2"/>
<pin id="106" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln378/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln377_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="1"/>
<pin id="110" dir="0" index="1" bw="5" slack="2"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/3 "/>
</bind>
</comp>

<comp id="112" class="1005" name="tileID_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tileID "/>
</bind>
</comp>

<comp id="119" class="1005" name="curTileStatic_read_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="2"/>
<pin id="121" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="curTileStatic_read "/>
</bind>
</comp>

<comp id="124" class="1005" name="empty_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="1"/>
<pin id="126" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="129" class="1005" name="tmp_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="133" class="1005" name="tileID_2_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="1"/>
<pin id="135" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tileID_2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="placement_static_Tile2Level_keys_addr_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="1"/>
<pin id="140" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="placement_static_Tile2Level_keys_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="40" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="34" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="77" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="77" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="77" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="77" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="107"><net_src comp="66" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="42" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="117"><net_src comp="112" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="118"><net_src comp="112" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="122"><net_src comp="46" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="127"><net_src comp="80" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="132"><net_src comp="84" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="92" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="141"><net_src comp="59" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="66" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tileID_out | {4 5 }
 - Input state : 
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 : curTileStatic | {1 }
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1 : placement_static_Tile2Level_keys | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		empty : 1
		tmp : 1
		tileID_2 : 1
		br_ln377 : 2
		trunc_ln377_cast4 : 1
		placement_static_Tile2Level_keys_addr : 2
		placement_static_Tile2Level_keys_load : 3
	State 3
		icmp_ln378 : 1
		br_ln378 : 2
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |         tileID_2_fu_92        |    0    |    7    |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln378_fu_103       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|   read   | curTileStatic_read_read_fu_46 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_52        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |          empty_fu_80          |    0    |    0    |
|----------|-------------------------------|---------|---------|
| bitselect|           tmp_fu_84           |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |    trunc_ln377_cast4_fu_98    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    9    |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------+--------+
|                                             |   FF   |
+---------------------------------------------+--------+
|          curTileStatic_read_reg_119         |    4   |
|                empty_reg_124                |    4   |
|placement_static_Tile2Level_keys_addr_reg_138|    4   |
|               tileID_2_reg_133              |    5   |
|                tileID_reg_112               |    5   |
|                 tmp_reg_129                 |    1   |
+---------------------------------------------+--------+
|                    Total                    |   23   |
+---------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_66 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  1.298  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    9   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   23   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   23   |   18   |
+-----------+--------+--------+--------+
