// Seed: 770982057
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_2[-1] = id_3[-1 :-1'b0];
  logic id_8;
endmodule
module module_1 #(
    parameter id_14 = 32'd22,
    parameter id_46 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    _id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53
);
  output wire id_53;
  inout wire id_52;
  inout wire id_51;
  input wire id_50;
  output wire id_49;
  inout wire id_48;
  inout wire id_47;
  inout wire _id_46;
  inout wire id_45;
  output wire id_44;
  output wire id_43;
  inout wire id_42;
  output wire id_41;
  inout wire id_40;
  output wire id_39;
  input wire id_38;
  output wire id_37;
  module_0 modCall_1 (
      id_42,
      id_29,
      id_29,
      id_33,
      id_38,
      id_35,
      id_41
  );
  inout wire id_36;
  input wire id_35;
  input wire id_34;
  output wire id_33;
  inout wire id_32;
  input wire id_31;
  output wire id_30;
  inout logic [7:0] id_29;
  output wire id_28;
  inout wire id_27;
  input wire id_26;
  input wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  input logic [7:0] id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire _id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_54;
  assign id_29[1 : id_46] = 1;
  wand id_55 = id_46 >= id_13;
  assign id_55 = {id_18[id_14 : 1] && id_10 != -1 && 1 && id_40, 1};
  wire id_56;
endmodule
