# RISC-V Vector Extension in Gem5

Dec 2018

[Code](https://github.com/zjkmxy/cs251-final)
[Report](./assets/project_riscv_report.pdf)

This is a course project for CS 251B.
We modified gem5 simulator to support a subset of RISC-V vector extensions draft in system-call emulation mode.
We also wrote some testing assembly & C code which can be run on a bare metal machine for evaluation.
