# system info nios2_hello_tb on 2020.08.20.09:08:39
system_info:
name,value
DEVICE,5CSEMA4U23C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1597907315
#
#
# Files generated for nios2_hello_tb on 2020.08.20.09:08:39
files:
filepath,kind,attributes,module,is_top
nios2_hello/testbench/nios2_hello_tb/simulation/nios2_hello_tb.v,VERILOG,,nios2_hello_tb,true
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello.v,VERILOG,,nios2_hello,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_jtag_uart.v,VERILOG,,nios2_hello_jtag_uart,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_led.v,VERILOG,,nios2_hello_led,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_nios2.v,VERILOG,,nios2_hello_nios2,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_ram.hex,HEX,,nios2_hello_ram,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_ram.v,VERILOG,,nios2_hello_ram,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_mm_interconnect_0.v,VERILOG,,nios2_hello_mm_interconnect_0,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_irq_mapper.sv,SYSTEM_VERILOG,,nios2_hello_irq_mapper,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_nios2_cpu_rf_ram_a.mif,MIF,,nios2_hello_nios2_cpu,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_nios2_cpu_ociram_default_contents.hex,HEX,,nios2_hello_nios2_cpu,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_nios2_cpu_rf_ram_b.hex,HEX,,nios2_hello_nios2_cpu,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_nios2_cpu_debug_slave_sysclk.v,VERILOG,,nios2_hello_nios2_cpu,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_nios2_cpu_ociram_default_contents.mif,MIF,,nios2_hello_nios2_cpu,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_nios2_cpu_nios2_waves.do,OTHER,,nios2_hello_nios2_cpu,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_nios2_cpu_ociram_default_contents.dat,DAT,,nios2_hello_nios2_cpu,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_nios2_cpu_rf_ram_b.dat,DAT,,nios2_hello_nios2_cpu,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_nios2_cpu_debug_slave_wrapper.v,VERILOG,,nios2_hello_nios2_cpu,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_nios2_cpu_rf_ram_a.hex,HEX,,nios2_hello_nios2_cpu,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_nios2_cpu_rf_ram_b.mif,MIF,,nios2_hello_nios2_cpu,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_nios2_cpu_rf_ram_a.dat,DAT,,nios2_hello_nios2_cpu,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_nios2_cpu_debug_slave_tck.v,VERILOG,,nios2_hello_nios2_cpu,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_nios2_cpu.sdc,SDC,,nios2_hello_nios2_cpu,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_nios2_cpu.v,VERILOG,,nios2_hello_nios2_cpu,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_nios2_cpu_test_bench.v,VERILOG,,nios2_hello_nios2_cpu,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,nios2_hello_mm_interconnect_0_router,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,nios2_hello_mm_interconnect_0_router_001,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,nios2_hello_mm_interconnect_0_router_002,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,nios2_hello_mm_interconnect_0_router_003,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,nios2_hello_mm_interconnect_0_cmd_demux,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,nios2_hello_mm_interconnect_0_cmd_demux_001,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,nios2_hello_mm_interconnect_0_cmd_mux,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios2_hello_mm_interconnect_0_cmd_mux,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,nios2_hello_mm_interconnect_0_cmd_mux_001,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios2_hello_mm_interconnect_0_cmd_mux_001,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,nios2_hello_mm_interconnect_0_rsp_demux,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,nios2_hello_mm_interconnect_0_rsp_mux,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios2_hello_mm_interconnect_0_rsp_mux,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,nios2_hello_mm_interconnect_0_rsp_mux_001,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios2_hello_mm_interconnect_0_rsp_mux_001,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,nios2_hello_mm_interconnect_0_avalon_st_adapter,false
nios2_hello/testbench/nios2_hello_tb/simulation/submodules/nios2_hello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,nios2_hello_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
nios2_hello_tb.nios2_hello_inst,nios2_hello
nios2_hello_tb.nios2_hello_inst.jtag_uart,nios2_hello_jtag_uart
nios2_hello_tb.nios2_hello_inst.led,nios2_hello_led
nios2_hello_tb.nios2_hello_inst.nios2,nios2_hello_nios2
nios2_hello_tb.nios2_hello_inst.nios2.cpu,nios2_hello_nios2_cpu
nios2_hello_tb.nios2_hello_inst.ram,nios2_hello_ram
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0,nios2_hello_mm_interconnect_0
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.nios2_data_master_translator,altera_merlin_master_translator
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.nios2_instruction_master_translator,altera_merlin_master_translator
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.nios2_debug_mem_slave_translator,altera_merlin_slave_translator
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.ram_s1_translator,altera_merlin_slave_translator
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.led_s1_translator,altera_merlin_slave_translator
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.nios2_data_master_agent,altera_merlin_master_agent
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.nios2_instruction_master_agent,altera_merlin_master_agent
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.nios2_debug_mem_slave_agent,altera_merlin_slave_agent
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.ram_s1_agent,altera_merlin_slave_agent
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.led_s1_agent,altera_merlin_slave_agent
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.nios2_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.ram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.led_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.router,nios2_hello_mm_interconnect_0_router
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.router_001,nios2_hello_mm_interconnect_0_router_001
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.router_002,nios2_hello_mm_interconnect_0_router_002
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.router_005,nios2_hello_mm_interconnect_0_router_002
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.router_003,nios2_hello_mm_interconnect_0_router_003
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.router_004,nios2_hello_mm_interconnect_0_router_003
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.cmd_demux,nios2_hello_mm_interconnect_0_cmd_demux
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.cmd_demux_001,nios2_hello_mm_interconnect_0_cmd_demux_001
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.rsp_demux_001,nios2_hello_mm_interconnect_0_cmd_demux_001
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.rsp_demux_002,nios2_hello_mm_interconnect_0_cmd_demux_001
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.cmd_mux,nios2_hello_mm_interconnect_0_cmd_mux
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.cmd_mux_003,nios2_hello_mm_interconnect_0_cmd_mux
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.cmd_mux_001,nios2_hello_mm_interconnect_0_cmd_mux_001
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.cmd_mux_002,nios2_hello_mm_interconnect_0_cmd_mux_001
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.rsp_demux,nios2_hello_mm_interconnect_0_rsp_demux
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.rsp_demux_003,nios2_hello_mm_interconnect_0_rsp_demux
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.rsp_mux,nios2_hello_mm_interconnect_0_rsp_mux
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.rsp_mux_001,nios2_hello_mm_interconnect_0_rsp_mux_001
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.avalon_st_adapter,nios2_hello_mm_interconnect_0_avalon_st_adapter
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,nios2_hello_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.avalon_st_adapter_001,nios2_hello_mm_interconnect_0_avalon_st_adapter
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,nios2_hello_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.avalon_st_adapter_002,nios2_hello_mm_interconnect_0_avalon_st_adapter
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,nios2_hello_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.avalon_st_adapter_003,nios2_hello_mm_interconnect_0_avalon_st_adapter
nios2_hello_tb.nios2_hello_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,nios2_hello_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios2_hello_tb.nios2_hello_inst.irq_mapper,nios2_hello_irq_mapper
nios2_hello_tb.nios2_hello_inst.rst_controller,altera_reset_controller
nios2_hello_tb.nios2_hello_inst_clk_bfm,altera_avalon_clock_source
nios2_hello_tb.nios2_hello_inst_led_external_connection_bfm,altera_conduit_bfm
nios2_hello_tb.nios2_hello_inst_reset_bfm,altera_avalon_reset_source
