
---------- Begin Simulation Statistics ----------
simSeconds                                   0.161874                       # Number of seconds simulated (Second)
simTicks                                 161874366250                       # Number of ticks simulated (Tick)
finalTick                                6328689602000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    652.10                       # Real time elapsed on the host (Second)
hostTickRate                                248235732                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1149744                       # Number of bytes of host memory used (Byte)
simInsts                                    173207563                       # Number of instructions simulated (Count)
simOps                                      280433762                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   265615                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     430047                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                               21                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.625000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.380952                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts                    8                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                     18                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.625000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.380952                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                18                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                5                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MulZero            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu           13     72.22%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead            5     27.78%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total           18                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl            2                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data              2                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::switch_cpus.data     68078962                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          68078964                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data             2                       # number of overall hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data     68080397                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         68080399                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data            3                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::switch_cpus.data      8440178                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         8440181                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data            3                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data      8440948                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        8440951                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data 465769066674                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 465769066674                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data 465769066674                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 465769066674                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data            5                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::switch_cpus.data     76519140                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      76519145                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data            5                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data     76521345                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     76521350                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.600000                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.110302                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.110302                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.600000                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.110308                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.110308                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 55184.744525                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 55184.724910                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 55179.710463                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 55179.690852                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     23943138                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         7819                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       454000                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           76                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      52.738189                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   102.881579                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1556423                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1556423                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data      5588351                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       5588351                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data      5588351                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      5588351                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data      2851827                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2851827                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data      2852583                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2852583                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::switch_cpus.data        10071                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total        10071                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data 185203433179                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 185203433179                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data 185261027679                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 185261027679                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::switch_cpus.data   1489809500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total   1489809500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.037269                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.037269                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.037278                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.037278                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 64942.029506                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 64942.029506                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 64945.008674                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 64945.008674                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::switch_cpus.data 147930.642439                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 147930.642439                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements                2850739                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::switch_cpus.data         4019                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total         4019                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::switch_cpus.data          177                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total          177                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::switch_cpus.data      2636000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total      2636000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::switch_cpus.data         4196                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total         4196                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::switch_cpus.data     0.042183                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.042183                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus.data 14892.655367                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 14892.655367                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::switch_cpus.data          177                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total          177                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus.data     21345500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total     21345500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus.data     0.042183                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.042183                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus.data 120596.045198                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 120596.045198                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::switch_cpus.data         4196                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total         4196                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::switch_cpus.data         4196                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total         4196                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data            2                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data     46368280                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        46368282                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data            3                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data      7435700                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       7435703                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data 403898879000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 403898879000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data            5                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data     53803980                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     53803985                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.600000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.138200                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.138200                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 54318.877712                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 54318.855796                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data      5587622                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      5587622                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data      1848078                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1848078                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::switch_cpus.data         6883                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total         6883                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data 124372410500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 124372410500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::switch_cpus.data   1489809500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total   1489809500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.034348                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.034348                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 67298.247422                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 67298.247422                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus.data 216447.697225                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 216447.697225                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::switch_cpus.data         1435                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          1435                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::switch_cpus.data          770                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total          770                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data         2205                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         2205                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data     0.349206                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.349206                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data          756                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total          756                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data     57594500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total     57594500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data     0.342857                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.342857                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data 76183.201058                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 76183.201058                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data     21710682                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       21710682                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data      1004478                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1004478                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data  61870187674                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  61870187674                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data     22715160                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     22715160                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.044221                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.044221                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 61594.368094                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 61594.368094                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data          729                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          729                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data      1003749                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1003749                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::switch_cpus.data         3188                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total         3188                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data  60831022679                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  60831022679                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.044189                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.044189                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 60603.818962                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60603.818962                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1022.859407                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             70941401                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2851784                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              24.876148                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick        6166815236500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     0.003677                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data  1022.855729                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.998883                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998886                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           40                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          368                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          605                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          155911268                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         155911268                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.demandHits::switch_cpus.mmu.dtb.walker       154399                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       154399                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::switch_cpus.mmu.dtb.walker       154399                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       154399                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::switch_cpus.mmu.dtb.walker       303417                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total       303417                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::switch_cpus.mmu.dtb.walker       303417                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total       303417                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::switch_cpus.mmu.dtb.walker  18135815500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total  18135815500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::switch_cpus.mmu.dtb.walker  18135815500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total  18135815500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::switch_cpus.mmu.dtb.walker       457816                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       457816                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::switch_cpus.mmu.dtb.walker       457816                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       457816                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::switch_cpus.mmu.dtb.walker     0.662749                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.662749                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::switch_cpus.mmu.dtb.walker     0.662749                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.662749                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::switch_cpus.mmu.dtb.walker 59771.916208                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 59771.916208                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::switch_cpus.mmu.dtb.walker 59771.916208                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 59771.916208                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::switch_cpus.mmu.dtb.walker       303417                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total       303417                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::switch_cpus.mmu.dtb.walker       303417                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total       303417                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::switch_cpus.mmu.dtb.walker  17832398500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total  17832398500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::switch_cpus.mmu.dtb.walker  17832398500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total  17832398500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::switch_cpus.mmu.dtb.walker     0.662749                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.662749                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::switch_cpus.mmu.dtb.walker     0.662749                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.662749                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus.mmu.dtb.walker 58771.916208                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 58771.916208                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus.mmu.dtb.walker 58771.916208                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 58771.916208                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements       302851                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::switch_cpus.mmu.dtb.walker       154399                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       154399                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::switch_cpus.mmu.dtb.walker       303417                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total       303417                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::switch_cpus.mmu.dtb.walker  18135815500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total  18135815500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::switch_cpus.mmu.dtb.walker       457816                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       457816                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::switch_cpus.mmu.dtb.walker     0.662749                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.662749                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus.mmu.dtb.walker 59771.916208                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 59771.916208                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus.mmu.dtb.walker       303417                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total       303417                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus.mmu.dtb.walker  17832398500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total  17832398500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus.mmu.dtb.walker     0.662749                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.662749                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus.mmu.dtb.walker 58771.916208                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 58771.916208                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.979266                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       457816                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs       303417                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     1.508867                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick 6166815593000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::switch_cpus.mmu.dtb.walker    15.979266                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::switch_cpus.mmu.dtb.walker     0.998704                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.998704                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      1219049                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      1219049                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            1                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles           21                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              5                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses           18                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads            20                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites           16                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs                 5                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads            8                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                     8                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                      18                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.380952                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches                  2                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.095238                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst              9                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::switch_cpus.inst     17763359                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          17763368                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst             9                       # number of overall hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst     17763359                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         17763368                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            2                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::switch_cpus.inst       333734                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          333736                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            2                       # number of overall misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst       333734                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         333736                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst  21996165473                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  21996165473                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst  21996165473                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  21996165473                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst           11                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::switch_cpus.inst     18097093                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      18097104                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst           11                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst     18097093                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     18097104                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.181818                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.018441                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.018441                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.181818                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.018441                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.018441                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 65909.273472                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 65908.878494                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 65909.273472                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 65908.878494                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        38107                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          599                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      63.617696                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       288383                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            288383                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst        44840                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total         44840                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst        44840                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total        44840                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst       288894                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       288894                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst       288894                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       288894                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst  19258282487                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total  19258282487                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst  19258282487                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total  19258282487                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.015964                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.015964                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.015964                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.015964                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 66662.106125                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66662.106125                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 66662.106125                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66662.106125                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 288383                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst            9                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst     17763359                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        17763368                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            2                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst       333734                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        333736                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst  21996165473                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  21996165473                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst           11                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst     18097093                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     18097104                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.181818                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.018441                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.018441                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 65909.273472                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 65908.878494                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst        44840                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total        44840                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst       288894                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       288894                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst  19258282487                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total  19258282487                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.015964                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.015964                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 66662.106125                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66662.106125                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.819753                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             18052263                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             288895                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              62.487281                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick        6166815236500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst     0.000589                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   511.819164                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.999647                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999648                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          114                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          350                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           47                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           36483103                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          36483103                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.demandHits::switch_cpus.mmu.itb.walker        11173                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total        11173                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::switch_cpus.mmu.itb.walker        11173                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total        11173                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::switch_cpus.mmu.itb.walker         6189                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total         6189                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::switch_cpus.mmu.itb.walker         6189                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total         6189                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::switch_cpus.mmu.itb.walker    374994000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total    374994000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::switch_cpus.mmu.itb.walker    374994000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total    374994000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::switch_cpus.mmu.itb.walker        17362                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total        17362                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::switch_cpus.mmu.itb.walker        17362                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total        17362                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::switch_cpus.mmu.itb.walker     0.356468                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.356468                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::switch_cpus.mmu.itb.walker     0.356468                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.356468                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::switch_cpus.mmu.itb.walker 60590.402327                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 60590.402327                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::switch_cpus.mmu.itb.walker 60590.402327                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 60590.402327                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::switch_cpus.mmu.itb.walker         6189                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total         6189                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::switch_cpus.mmu.itb.walker         6189                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total         6189                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::switch_cpus.mmu.itb.walker    368805000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total    368805000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::switch_cpus.mmu.itb.walker    368805000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total    368805000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::switch_cpus.mmu.itb.walker     0.356468                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.356468                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::switch_cpus.mmu.itb.walker     0.356468                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.356468                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus.mmu.itb.walker 59590.402327                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 59590.402327                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus.mmu.itb.walker 59590.402327                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 59590.402327                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements         5802                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::switch_cpus.mmu.itb.walker        11173                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total        11173                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::switch_cpus.mmu.itb.walker         6189                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total         6189                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::switch_cpus.mmu.itb.walker    374994000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total    374994000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::switch_cpus.mmu.itb.walker        17362                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total        17362                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::switch_cpus.mmu.itb.walker     0.356468                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.356468                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus.mmu.itb.walker 60590.402327                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 60590.402327                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::switch_cpus.mmu.itb.walker         6189                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total         6189                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus.mmu.itb.walker    368805000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total    368805000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus.mmu.itb.walker     0.356468                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.356468                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus.mmu.itb.walker 59590.402327                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 59590.402327                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    15.574138                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs        17362                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs         6189                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     2.805300                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick 6166815323000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::switch_cpus.mmu.itb.walker    15.574138                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::switch_cpus.mmu.itb.walker     0.973384                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.973384                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses        40913                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses        40913                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                       5                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      11                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.numTransitions               1                       # Number of power state transitions (Count)
system.cpu.power_state.pwrStateResidencyTicks::ON   5070903500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 161874355500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                  6999                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 6999                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                27522                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               27522                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio          874                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio        18332                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total        19206                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port        45288                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::total        45288                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port         4548                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total         4548                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    69042                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio          494                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio         9166                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total         9660                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port      1442720                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::total      1442720                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port         9096                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total         9096                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                   1461476                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy              5645000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer10.occupancy            14955000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy           117098323                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer3.occupancy               846000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy            16486000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy            22760000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer2.occupancy             2274000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.demandMisses::pc.south_bridge.ide        22644                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total              22644                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pc.south_bridge.ide        22644                       # number of overall misses (Count)
system.iocache.overallMisses::total             22644                       # number of overall misses (Count)
system.iocache.demandMissLatency::pc.south_bridge.ide   2664641323                       # number of demand (read+write) miss ticks (Tick)
system.iocache.demandMissLatency::total    2664641323                       # number of demand (read+write) miss ticks (Tick)
system.iocache.overallMissLatency::pc.south_bridge.ide   2664641323                       # number of overall miss ticks (Tick)
system.iocache.overallMissLatency::total   2664641323                       # number of overall miss ticks (Tick)
system.iocache.demandAccesses::pc.south_bridge.ide        22644                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total            22644                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pc.south_bridge.ide        22644                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total           22644                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.iocache.demandAvgMissLatency::pc.south_bridge.ide 117675.380807                       # average overall miss latency in ticks ((Tick/Count))
system.iocache.demandAvgMissLatency::total 117675.380807                       # average overall miss latency in ticks ((Tick/Count))
system.iocache.overallAvgMissLatency::pc.south_bridge.ide 117675.380807                       # average overall miss latency ((Tick/Count))
system.iocache.overallAvgMissLatency::total 117675.380807                       # average overall miss latency ((Tick/Count))
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.writebacks::writebacks           22512                       # number of writebacks (Count)
system.iocache.writebacks::total                22512                       # number of writebacks (Count)
system.iocache.demandMshrMisses::pc.south_bridge.ide        22644                       # number of demand (read+write) MSHR misses (Count)
system.iocache.demandMshrMisses::total          22644                       # number of demand (read+write) MSHR misses (Count)
system.iocache.overallMshrMisses::pc.south_bridge.ide        22644                       # number of overall MSHR misses (Count)
system.iocache.overallMshrMisses::total         22644                       # number of overall MSHR misses (Count)
system.iocache.demandMshrMissLatency::pc.south_bridge.ide   1531258940                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.demandMshrMissLatency::total   1531258940                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::pc.south_bridge.ide   1531258940                       # number of overall MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::total   1531258940                       # number of overall MSHR miss ticks (Tick)
system.iocache.demandMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.overallMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.demandAvgMshrMissLatency::pc.south_bridge.ide 67623.164635                       # average overall mshr miss latency ((Tick/Count))
system.iocache.demandAvgMshrMissLatency::total 67623.164635                       # average overall mshr miss latency ((Tick/Count))
system.iocache.overallAvgMshrMissLatency::pc.south_bridge.ide 67623.164635                       # average overall mshr miss latency ((Tick/Count))
system.iocache.overallAvgMshrMissLatency::total 67623.164635                       # average overall mshr miss latency ((Tick/Count))
system.iocache.replacements                     22628                       # number of replacements (Count)
system.iocache.ReadReq.misses::pc.south_bridge.ide          116                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total              116                       # number of ReadReq misses (Count)
system.iocache.ReadReq.missLatency::pc.south_bridge.ide     13963981                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.missLatency::total     13963981                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.accesses::pc.south_bridge.ide          116                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total            116                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMissLatency::pc.south_bridge.ide 120379.146552                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.avgMissLatency::total 120379.146552                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.mshrMisses::pc.south_bridge.ide          116                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMisses::total          116                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMissLatency::pc.south_bridge.ide      8163981                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissLatency::total      8163981                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMshrMissLatency::pc.south_bridge.ide 70379.146552                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.ReadReq.avgMshrMissLatency::total 70379.146552                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.WriteLineReq.misses::pc.south_bridge.ide        22528                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.misses::total        22528                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.missLatency::pc.south_bridge.ide   2650677342                       # number of WriteLineReq miss ticks (Tick)
system.iocache.WriteLineReq.missLatency::total   2650677342                       # number of WriteLineReq miss ticks (Tick)
system.iocache.WriteLineReq.accesses::pc.south_bridge.ide        22528                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.accesses::total        22528                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.avgMissLatency::pc.south_bridge.ide 117661.458718                       # average WriteLineReq miss latency ((Tick/Count))
system.iocache.WriteLineReq.avgMissLatency::total 117661.458718                       # average WriteLineReq miss latency ((Tick/Count))
system.iocache.WriteLineReq.mshrMisses::pc.south_bridge.ide        22528                       # number of WriteLineReq MSHR misses (Count)
system.iocache.WriteLineReq.mshrMisses::total        22528                       # number of WriteLineReq MSHR misses (Count)
system.iocache.WriteLineReq.mshrMissLatency::pc.south_bridge.ide   1523094959                       # number of WriteLineReq MSHR miss ticks (Tick)
system.iocache.WriteLineReq.mshrMissLatency::total   1523094959                       # number of WriteLineReq MSHR miss ticks (Tick)
system.iocache.WriteLineReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.avgMshrMissLatency::pc.south_bridge.ide 67608.973677                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.iocache.WriteLineReq.avgMshrMissLatency::total 67608.973677                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse               15.128485                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                   22644                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                 22644                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick           6175631402000                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pc.south_bridge.ide    15.128485                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pc.south_bridge.ide     0.945530                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total           0.945530                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::3              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                203796                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses               203796                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1858237.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_pc.south_bridge.ide::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.mmu.dtb.walker::samples    300632.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.mmu.itb.walker::samples      5196.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples    265176.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples   2826931.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001373100250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       114815                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       114815                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             8229638                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1745662                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     3446555                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1867296                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   3446555                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1867296                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  48614                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  9059                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                        29                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               3446555                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1867296                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 2032732                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  806585                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  378549                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  175989                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    3802                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     275                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   4708                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   6163                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  68469                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  94592                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 109747                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 120160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 122528                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 120044                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 118676                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 119328                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 123357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 133247                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 122358                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 120673                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 118995                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 115627                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 115413                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 115322                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1239                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    672                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    576                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                    447                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                    460                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                    370                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                    418                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                    345                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                    366                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                    322                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                    362                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                    250                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                    279                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    195                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    209                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    161                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    141                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     97                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       114815                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      29.594844                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     29.021281                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31          87951     76.60%     76.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63         19624     17.09%     93.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95          4162      3.62%     97.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127         1218      1.06%     98.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159          608      0.53%     98.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191          341      0.30%     99.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223          275      0.24%     99.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-255          252      0.22%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287          173      0.15%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-319          131      0.11%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-351           29      0.03%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-383           22      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-415           26      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::576-607            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::736-767            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        114815                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       114815                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.184401                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.158155                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.404734                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-19        113837     99.15%     99.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-23           838      0.73%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-27            11      0.01%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-31            17      0.01%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-35            63      0.05%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-39             4      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-43             4      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-47             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-51             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-63             3      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-67            27      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-83             1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::200-203            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        114815                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 3111296                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               220579520                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            119506944                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1362658740.29329205                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              738269725.88996923                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  161874327000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      30462.71                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::pc.south_bridge.ide          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.mmu.dtb.walker     19240448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.mmu.itb.walker       332544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.inst     16971264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data    180923584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    118925568                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::pc.south_bridge.ide 2372.210059540542                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.mmu.dtb.walker 118860375.769965365529                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.mmu.itb.walker 2054333.911562109133                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.inst 104842195.791453778744                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 1117679025.971167325974                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 734678199.859824895859                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::pc.south_bridge.ide            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.mmu.dtb.walker       300713                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.mmu.itb.walker         5201                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst       288886                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data      2851749                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1867296                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::pc.south_bridge.ide       560500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.mmu.dtb.walker   8183943250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.mmu.itb.walker    188397500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst   9909884250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data  93785480750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 4010336056750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::pc.south_bridge.ide     93416.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.mmu.dtb.walker     27215.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.mmu.itb.walker     36223.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     34303.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     32887.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2147670.24                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::pc.south_bridge.ide          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.mmu.dtb.walker     19245632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.mmu.itb.walker       332864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.inst     18488704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data    182511936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      220579840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst     18488704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total     18488832                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    101051840                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    101051840                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::pc.south_bridge.ide            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.mmu.dtb.walker       300713                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.mmu.itb.walker         5201                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.inst       288886                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data      2851749                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         3446560                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1578935                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1578935                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst            791                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data           1186                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::pc.south_bridge.ide         2372                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.mmu.dtb.walker    118892401                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.mmu.itb.walker      2056311                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.inst    114216379                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data   1127491278                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1362660717                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst          791                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst    114216379                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     114217170                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    624260915                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        624260915                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    624260915                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst           791                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data          1186                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::pc.south_bridge.ide         2372                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.mmu.dtb.walker    118892401                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.mmu.itb.walker      2056311                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst    114216379                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data   1127491278                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1986921632                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              3397941                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1858212                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       317854                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       280860                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       198070                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       211637                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       323194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       238268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       254224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       248639                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       220104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       182315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       217170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       193813                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       208329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        66255                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       132696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       104513                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       137010                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       108350                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       115310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       117638                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       132557                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       137084                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       144831                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       138633                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       139059                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       125361                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       153626                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       134963                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       156439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        27676                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        48695                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        40980                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             48356872500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           16989705000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       112068266250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                14231.23                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32981.23                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             2797834                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1529109                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            82.34                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           82.29                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       929196                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   362.024666                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   212.116705                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   356.302728                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       306969     33.04%     33.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       201474     21.68%     54.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        92965     10.00%     64.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        58617      6.31%     71.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        44506      4.79%     75.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        30115      3.24%     79.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        25885      2.79%     81.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        20625      2.22%     84.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       148040     15.93%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       929196                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         217468224                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten      118925568                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1343.438304                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              734.678200                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   16.24                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               10.50                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               5.74                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               82.32                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      3929170560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      2088380910                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    14799406440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    5383975860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 12777750960.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  70688456520                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2632630560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  112299771810                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   693.746480                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   6249706500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5405140000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 150219509000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2705388840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1437917910                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     9461892300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    4315890780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 12777750960.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  68939075790                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   4105739040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  103743655620                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   640.889957                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  10049590500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5405140000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 146419625000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 6883                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             2454226                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                5462                       # Transaction distribution (Count)
system.membus.transDist::WriteResp               5462                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1578935                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean        288383                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1603085                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               979                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1003058                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1003058                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          288896                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2158448                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          22528                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp             8                       # Transaction distribution (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu.interrupts.int_responder         4548                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::total         4548                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls.port        45278                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total        45278                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port       866166                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total       866166                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.bridge.cpu_side_port        19206                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.interrupts.pio          936                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      8555254                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total      8575396                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.mem_ctrls.port        17192                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.itb_walker_cache.mem_side_port::total        17192                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.mem_ctrls.port       906981                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::total       906981                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                10415561                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu.interrupts.int_responder         9096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::total         9096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::system.mem_ctrls.port      1441152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::total      1441152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port     36945280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total     36945280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.bridge.cpu_side_port         9660                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.interrupts.pio         1872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port    282123200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total    282134732                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.mem_ctrls.port       332864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.itb_walker_cache.mem_side_port::total       332864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.mem_ctrls.port     19245632                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::total     19245632                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                340108756                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             3850                       # Total snoops (Count)
system.membus.snoopTraffic                     245888                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3486254                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.057163                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.244576                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3297292     94.58%     94.58% # Request fanout histogram (Count)
system.membus.snoopFanout::1                   178639      5.12%     99.70% # Request fanout histogram (Count)
system.membus.snoopFanout::2                    10323      0.30%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::5                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                2                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3486254                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            15801000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy             1085997                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer2.occupancy             5645000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy         14865608383                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            3371000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy             610481                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy         1538865744                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer4.occupancy        15078879247                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer5.occupancy           33255500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer6.occupancy         1616404999                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        6944341                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      3460392                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests       199113                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          352                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes      1441792                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          352                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.numCycles                322208557                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.cpi                       1.860245                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus.ipc                       0.537563                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded               285411865                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded           175686                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued              287845999                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued          41052                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined      5153749                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined      8280692                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved        28159                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples    299764904                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       0.960239                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      1.955242                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0         221748845     73.97%     73.97% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1          15544893      5.19%     79.16% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2          12508916      4.17%     83.33% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3          11707899      3.91%     87.24% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4          11935379      3.98%     91.22% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5           8833682      2.95%     94.17% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6           7532373      2.51%     96.68% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7           4567923      1.52%     98.20% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8           5384994      1.80%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total     299764904                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MulZero              0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu          274310      5.39%      5.39% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              0      0.00%      5.39% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%      5.39% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%      5.39% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%      5.39% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt            14      0.00%      5.39% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%      5.39% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%      5.39% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%      5.39% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%      5.39% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%      5.39% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd           5755      0.11%      5.51% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%      5.51% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu         554592     10.90%     16.41% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp             23      0.00%     16.41% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt            969      0.02%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc         98550      1.94%     18.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     18.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     18.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMatMultAcc            0      0.00%     18.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift           44      0.00%     18.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     18.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     18.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     18.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd       389633      7.66%     26.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     26.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     26.02% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt         3539      0.07%     26.09% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv         6922      0.14%     26.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     26.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult      2034201     39.98%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::Matrix               0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixMov            0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixOP             0      0.00%     66.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead         103139      2.03%     68.24% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite         37979      0.75%     68.99% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead      1521212     29.90%     98.89% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite        56535      1.11%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass       170504      0.06%      0.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MulZero            0      0.00%      0.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu     83996224     29.18%     29.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult        52443      0.02%     29.26% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv        25763      0.01%     29.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd     24369170      8.47%     37.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0      0.00%     37.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt         1224      0.00%     37.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0      0.00%     37.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     37.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0      0.00%     37.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc            0      0.00%     37.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     37.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd        18832      0.01%     37.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     37.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu      7717433      2.68%     40.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp          502      0.00%     40.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt        27863      0.01%     40.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc      1382092      0.48%     40.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     40.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     40.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     40.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift         6840      0.00%     40.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     40.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     40.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     40.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd     34237923     11.89%     52.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     52.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     52.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt       102020      0.04%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv      1078256      0.37%     53.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult     51565082     17.91%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt           37      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::Matrix            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixMov            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixOP            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead      5406419      1.88%     73.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite      6196255      2.15%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead     54706728     19.01%     94.17% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite     16784389      5.83%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total    287845999                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 0.893353                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                     5087417                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.017674                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads        410312399                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites        61120932                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses     54585962                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads         470272972                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites        229652592                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses    229056457                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads                0                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites               0                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses            55290229                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses            237472683                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                   0                       # Number of vector alu accesses (Count)
system.switch_cpus.numSquashedInsts            263576                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.timesIdled                  227379                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                22443653                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.quiesceCycles              1540154                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus.MemDepUnit__0.insertedLoads     56553762                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores     23070812                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads      3041090                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores      1517344                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups_0::NoBranch        87607      1.44%      1.44% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::Return       685656     11.24%     12.67% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallDirect       734663     12.04%     24.72% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallIndirect         3107      0.05%     24.77% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectCond      4161440     68.21%     92.98% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectUncond       347666      5.70%     98.68% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectCond            0      0.00%     98.68% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectUncond        80624      1.32%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::total      6100763                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.squashes_0::NoBranch        83449      7.27%      7.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::Return        93355      8.13%     15.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallDirect       140432     12.23%     27.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallIndirect         1581      0.14%     27.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectCond       676236     58.89%     86.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectUncond       106455      9.27%     95.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectCond            0      0.00%     95.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectUncond        46882      4.08%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::total      1148390                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.corrected_0::NoBranch         8329      3.19%      3.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::Return         2115      0.81%      4.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallDirect        58728     22.47%     26.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallIndirect          838      0.32%     26.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectCond       151239     57.87%     84.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectUncond        32476     12.43%     97.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectCond            0      0.00%     97.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectUncond         7635      2.92%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::total       261360                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.committed_0::NoBranch         4158      0.08%      0.08% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::Return       592299     11.96%     12.04% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallDirect       594229     12.00%     24.04% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallIndirect         1526      0.03%     24.07% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectCond      3485202     70.37%     94.45% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectUncond       241211      4.87%     99.32% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.32% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectUncond        33742      0.68%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::total      4952367                       # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.mispredicted_0::NoBranch         4158      1.99%      1.99% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::Return         1609      0.77%      2.77% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallDirect        38375     18.40%     21.17% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallIndirect          764      0.37%     21.53% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectCond       137783     66.06%     87.60% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectUncond        18878      9.05%     96.65% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     96.65% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond         6991      3.35%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::total       208558                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.targetProvider_0::NoTarget      1764413     28.92%     28.92% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::BTB      3613002     59.22%     88.14% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::RAS       685655     11.24%     99.38% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::Indirect        37693      0.62%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::total      6100763                       # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetWrong_0::NoBranch       178966     79.74%     79.74% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::Return        41156     18.34%     98.08% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallDirect         2114      0.94%     99.02% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallIndirect         2191      0.98%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::total       224427                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.condPredicted      4184222                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condPredictedTaken      2738877                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus.branchPred.condIncorrect       261360                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.predTakenBTBMiss       128438                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus.branchPred.NotTakenMispredicted       222989                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus.branchPred.TakenMispredicted        38371                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus.branchPred.BTBLookups      6100763                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates       204072                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits         4172253                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.683890                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.BTBMispredicted       145328                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus.branchPred.indirectLookups        83731                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits        37693                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses        46038                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.branchPred.btb.lookups::NoBranch        87607      1.44%      1.44% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::Return       685656     11.24%     12.67% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallDirect       734663     12.04%     24.72% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallIndirect         3107      0.05%     24.77% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectCond      4161440     68.21%     92.98% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectUncond       347666      5.70%     98.68% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     98.68% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectUncond        80624      1.32%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::total      6100763                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.misses::NoBranch        10304      0.53%      0.53% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::Return       610323     31.65%     32.18% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallDirect        75893      3.94%     36.12% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallIndirect         3082      0.16%     36.28% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectCond      1107287     57.42%     93.69% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectUncond        41001      2.13%     95.82% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectCond            0      0.00%     95.82% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectUncond        80620      4.18%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::total      1928510                       # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallDirect        58728     28.78%     28.78% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallIndirect            0      0.00%     28.78% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectCond       112868     55.31%     84.09% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectUncond        32476     15.91%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::total       204072                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallDirect        58728     28.78%     28.78% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     28.78% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectCond       112868     55.31%     84.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectUncond        32476     15.91%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::total       204072                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.branchPred.indirectBranchPred.lookups        83731                       # Number of lookups (Count)
system.switch_cpus.branchPred.indirectBranchPred.hits        37693                       # Number of hits of a tag (Count)
system.switch_cpus.branchPred.indirectBranchPred.misses        46038                       # Number of misses (Count)
system.switch_cpus.branchPred.indirectBranchPred.targetRecords         8473                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords        92204                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus.branchPred.ras.pushes       831125                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus.branchPred.ras.pops         827669                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus.branchPred.ras.squashes       235368                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus.branchPred.ras.used         592299                       # Number of times the RAS is the provider (Count)
system.switch_cpus.branchPred.ras.correct       590690                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.ras.incorrect         1609                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus.commit.commitSquashedInsts      5142848                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls       147527                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts       161322                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples    298991868                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     0.937931                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     2.218132                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0    235982223     78.93%     78.93% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1     12341436      4.13%     83.05% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2      9873236      3.30%     86.36% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3      7200139      2.41%     88.76% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4      5802548      1.94%     90.70% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5      3649968      1.22%     91.93% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6      3032002      1.01%     92.94% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7      1789153      0.60%     93.54% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8     19321163      6.46%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total    298991868                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars               54000                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.functionCalls        595755                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass       124187      0.04%      0.04% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MulZero            0      0.00%      0.04% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu     81293077     28.99%     29.03% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult        50931      0.02%     29.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv        23833      0.01%     29.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd     24322769      8.67%     37.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     37.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt         1088      0.00%     37.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     37.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     37.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     37.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     37.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     37.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd        17022      0.01%     37.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     37.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu      7707782      2.75%     40.49% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp          468      0.00%     40.49% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt        21580      0.01%     40.50% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc      1378869      0.49%     40.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     40.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     40.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     40.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift         4153      0.00%     40.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     40.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     40.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     40.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd     34224647     12.20%     53.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     53.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     53.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt       101838      0.04%     53.23% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv      1077661      0.38%     53.61% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     53.61% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult     51543195     18.38%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt           25      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::Matrix            0      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixMov            0      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixOP            0      0.00%     71.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead      4875853      1.74%     73.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite      5965299      2.13%     75.86% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead     50942232     18.17%     94.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite     16757235      5.98%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total    280433744                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples     19321163                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.commitStats0.numInsts    173207555                       # Number of instructions committed (thread level) (Count)
system.switch_cpus.commitStats0.numOps      280433744                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus.commitStats0.numInstsNotNOP    173207555                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus.commitStats0.numOpsNotNOP    280433744                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.commitStats0.cpi          1.860245                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus.commitStats0.ipc          0.537563                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus.commitStats0.numMemRefs     78540619                       # Number of memory references committed (Count)
system.switch_cpus.commitStats0.numFpInsts    228857440                       # Number of float instructions (Count)
system.switch_cpus.commitStats0.numIntInsts    119310007                       # Number of integer instructions (Count)
system.switch_cpus.commitStats0.numLoadInsts     55818085                       # Number of load instructions (Count)
system.switch_cpus.commitStats0.numStoreInsts     22722534                       # Number of store instructions (Count)
system.switch_cpus.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus.commitStats0.committedInstType::No_OpClass       124187      0.04%      0.04% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MulZero            0      0.00%      0.04% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntAlu     81293077     28.99%     29.03% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntMult        50931      0.02%     29.05% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntDiv        23833      0.01%     29.06% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatAdd     24322769      8.67%     37.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     37.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCvt         1088      0.00%     37.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMult            0      0.00%     37.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     37.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatDiv            0      0.00%     37.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMisc            0      0.00%     37.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     37.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAdd        17022      0.01%     37.74% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     37.74% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAlu      7707782      2.75%     40.49% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCmp          468      0.00%     40.49% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCvt        21580      0.01%     40.50% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMisc      1378869      0.49%     40.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMult            0      0.00%     40.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     40.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     40.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShift         4153      0.00%     40.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     40.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     40.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     40.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd     34224647     12.20%     53.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     53.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     53.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt       101838      0.04%     53.23% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv      1077661      0.38%     53.61% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     53.61% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult     51543195     18.38%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt           25      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAes            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::Matrix            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemRead      4875853      1.74%     73.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemWrite      5965299      2.13%     75.86% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemRead     50942232     18.17%     94.02% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite     16757235      5.98%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::total    280433744                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedControl::IsControl      4952367                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsDirectControl      4320642                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsIndirectControl       627567                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCondControl      3485202                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsUncondControl      1466319                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCall       595755                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsReturn       592299                       # Class of control type instructions committed (Count)
system.switch_cpus.decode.idleCycles         21674092                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles     237647931                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles          31369050                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles       8878061                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles         195767                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved      3474441                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred        109261                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts      286949106                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts        511781                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.executeStats0.numInsts    287448857                       # Number of executed instructions (Count)
system.switch_cpus.executeStats0.numNop             0                       # Number of nop insts executed (Count)
system.switch_cpus.executeStats0.numBranches      5232972                       # Number of branches executed (Count)
system.switch_cpus.executeStats0.numLoadInsts     59959712                       # Number of load instructions executed (Count)
system.switch_cpus.executeStats0.numStoreInsts     22913909                       # Number of stores executed (Count)
system.switch_cpus.executeStats0.instRate     0.892120                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.executeStats0.numCCRegReads     22966141                       # Number of times the CC registers were read (Count)
system.switch_cpus.executeStats0.numCCRegWrites     19570619                       # Number of times the CC registers were written (Count)
system.switch_cpus.executeStats0.numFpRegReads    377139233                       # Number of times the floating registers were read (Count)
system.switch_cpus.executeStats0.numFpRegWrites    211908170                       # Number of times the floating registers were written (Count)
system.switch_cpus.executeStats0.numIntRegReads    139555782                       # Number of times the integer registers were read (Count)
system.switch_cpus.executeStats0.numIntRegWrites     40207119                       # Number of times the integer registers were written (Count)
system.switch_cpus.executeStats0.numMemRefs     82873621                       # Number of memory refs (Count)
system.switch_cpus.executeStats0.numMiscRegReads     92968858                       # Number of times the Misc registers were read (Count)
system.switch_cpus.executeStats0.numMiscRegWrites        67248                       # Number of times the Misc registers were written (Count)
system.switch_cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus.fetch.predictedBranches      4336350                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles             270293288                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles          607690                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.tlbCycles             287416                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus.fetch.miscStallCycles        57026                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.pendingTrapStallCycles       191038                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus.fetch.pendingQuiesceStallCycles          286                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles         1993                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines          18097106                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes        126902                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.tlbSquashes             1106                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples    299764904                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      0.966900                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     2.455395                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0        253503692     84.57%     84.57% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1          3289341      1.10%     85.66% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2          2852305      0.95%     86.62% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3          2521869      0.84%     87.46% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4          3057969      1.02%     88.48% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5          2365050      0.79%     89.27% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6          2731506      0.91%     90.18% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7          2708306      0.90%     91.08% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8         26734866      8.92%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total    299764904                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetchStats0.numInsts     177684578                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus.fetchStats0.numOps               0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus.fetchStats0.fetchRate     0.551458                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.fetchStats0.numBranches      6100763                       # Number of branches fetched (Count)
system.switch_cpus.fetchStats0.branchRate     0.018934                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetchStats0.icacheStallCycles     28630012                       # ICache total stall cycles (Cycle)
system.switch_cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles            195767                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles           28816467                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles         51262098                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts      285587551                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts        29477                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts         56553762                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts        23070812                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts         87215                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents            427967                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents         50433424                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents        32503                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect        52749                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect       127146                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts       179895                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit        283708465                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount       283642419                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst         188409887                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst         305904483                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                0.880307                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.615911                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads             2510950                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads          735666                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses         3081                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation        32503                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores         348275                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads         3416                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache         418267                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples     55815915                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean     24.020275                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev   114.267655                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9       47233020     84.62%     84.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19       613029      1.10%     85.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29       330810      0.59%     86.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39       201719      0.36%     86.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49       160391      0.29%     86.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59       146895      0.26%     87.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69       160851      0.29%     87.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79       224839      0.40%     87.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89       370771      0.66%     88.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99       599415      1.07%     89.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109      1611132      2.89%     92.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119      1290889      2.31%     94.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129       485402      0.87%     95.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139       367453      0.66%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149       206139      0.37%     96.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159       184635      0.33%     97.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169       305397      0.55%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179       164710      0.30%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189       101718      0.18%     98.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199        90002      0.16%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209       103171      0.18%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219        71146      0.13%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229        60378      0.11%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239        62449      0.11%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249        62529      0.11%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259        69362      0.12%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269        64912      0.12%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279        56117      0.10%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289        47172      0.08%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299        41515      0.07%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows       327947      0.59%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value        10521                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total     55815915                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.dtb.rdAccesses        56423516                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.dtb.wrAccesses        22951155                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.dtb.rdMisses             93719                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.dtb.wrMisses             39939                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.rdAccesses               0                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.itb.wrAccesses        18109784                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.itb.rdMisses                 0                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.itb.wrMisses              6669                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6328689602000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.numTransitions           18                       # Number of power state transitions (Count)
system.switch_cpus.power_state.ticksClkGated::samples            9                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::mean 85564611.111111                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::stdev 223909716.082004                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::min_value      2730000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::max_value    681832500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::total            9                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::ON 151012445500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::CLK_GATED    770081500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  10091839250                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles         195767                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles         25529989                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles        90063075                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles      8813536                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles          36020252                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles     139142277                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts      286319256                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents       1041566                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents        8974437                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents       43065441                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents       88894880                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.fullRegistersEvents            2                       # Number of times there has been no free registers (Count)
system.switch_cpus.rename.renamedOperands    310483188                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups           760814728                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups        139287621                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.fpLookups         377573282                       # Number of floating rename lookups (Count)
system.switch_cpus.rename.committedMaps     301459961                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps          9023154                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing          130133                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing       103797                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts          52158716                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                565226108                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes               571928664                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts        173207555                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps          280433744                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
