-- File: ../vhdl/video_controller/sine_generator.vhd
-- Generated by MyHDL 0.11
-- Date: Sun Jan  9 13:20:01 2022


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use std.textio.all;

use work.pck_myhdl_011.all;

entity sine_generator is
    port (
        clk: in std_logic;
        clear: in std_logic;
        dout: out std_logic_vector(5 downto 0)
    );
end entity sine_generator;


architecture MyHDL of sine_generator is



signal counter: unsigned(4 downto 0);
signal dout_num: unsigned(5 downto 0);

begin

dout <= std_logic_vector(dout_num);



SINE_GENERATOR_COUNTING_MANAGEMENT: process (clk) is
begin
    if rising_edge(clk) then
        if (clear = '1') then
            counter <= to_unsigned(0, 5);
        else
            if (signed(resize(counter, 6)) < (26 - 1)) then
                counter <= (counter + 1);
            else
                counter <= to_unsigned(0, 5);
            end if;
        end if;
    end if;
end process SINE_GENERATOR_COUNTING_MANAGEMENT;

SINE_GENERATOR_SIGNAL_GENERATOR: process (counter) is
begin
    case to_integer(counter) is
        when 0 => dout_num <= "010101";
        when 1 => dout_num <= "011010";
        when 2 => dout_num <= "011111";
        when 3 => dout_num <= "100011";
        when 4 => dout_num <= "100110";
        when 5 => dout_num <= "101000";
        when 6 => dout_num <= "101001";
        when 7 => dout_num <= "101001";
        when 8 => dout_num <= "101000";
        when 9 => dout_num <= "100101";
        when 10 => dout_num <= "100001";
        when 11 => dout_num <= "011101";
        when 12 => dout_num <= "011000";
        when 13 => dout_num <= "010010";
        when 14 => dout_num <= "001101";
        when 15 => dout_num <= "001001";
        when 16 => dout_num <= "000101";
        when 17 => dout_num <= "000010";
        when 18 => dout_num <= "000001";
        when 19 => dout_num <= "000001";
        when 20 => dout_num <= "000010";
        when 21 => dout_num <= "000100";
        when 22 => dout_num <= "000111";
        when 23 => dout_num <= "001011";
        when 24 => dout_num <= "010000";
        when others => dout_num <= "010101";
    end case;
end process SINE_GENERATOR_SIGNAL_GENERATOR;

end architecture MyHDL;
