/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC_ADC_SAR */
#define ADC_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_Bypass */
#define ADC_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE4
#define ADC_Bypass__0__MASK 0x10u
#define ADC_Bypass__0__PC CYREG_PRT0_PC4
#define ADC_Bypass__0__PORT 0u
#define ADC_Bypass__0__SHIFT 4u
#define ADC_Bypass__AG CYREG_PRT0_AG
#define ADC_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_Bypass__BIE CYREG_PRT0_BIE
#define ADC_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_Bypass__BYP CYREG_PRT0_BYP
#define ADC_Bypass__CTL CYREG_PRT0_CTL
#define ADC_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_Bypass__DR CYREG_PRT0_DR
#define ADC_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_Bypass__MASK 0x10u
#define ADC_Bypass__PORT 0u
#define ADC_Bypass__PRT CYREG_PRT0_PRT
#define ADC_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_Bypass__PS CYREG_PRT0_PS
#define ADC_Bypass__SHIFT 4u
#define ADC_Bypass__SLW CYREG_PRT0_SLW

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x40u
#define ADC_IRQ__INTC_NUMBER 6u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_theACLK */
#define ADC_theACLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define ADC_TS_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define ADC_TS_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define ADC_TS_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define ADC_TS_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define ADC_TS_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define ADC_TS_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define ADC_TS_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define ADC_TS_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define ADC_TS_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define ADC_TS_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define ADC_TS_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define ADC_TS_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define ADC_TS_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define ADC_TS_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define ADC_TS_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ADC_TS_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ADC_TS_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define ADC_TS_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define ADC_TS_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define ADC_TS_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define ADC_TS_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ADC_TS_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ADC_TS_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define ADC_TS_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define ADC_TS_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define ADC_TS_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define ADC_TS_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_TS_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_TS_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_TS_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_TS_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define ADC_TS_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define ADC_TS_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define ADC_TS_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define ADC_TS_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define ADC_TS_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define ADC_TS_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define ADC_TS_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define ADC_TS_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define ADC_TS_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define ADC_TS_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B1_UDB09_CTL
#define ADC_TS_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define ADC_TS_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B1_UDB09_CTL
#define ADC_TS_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define ADC_TS_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_TS_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ADC_TS_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ADC_TS_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B1_UDB09_MSK
#define ADC_TS_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_TS_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_TS_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define ADC_TS_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define ADC_TS_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_TS_bSAR_SEQ_EOCSts__MASK_REG CYREG_B0_UDB10_MSK
#define ADC_TS_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define ADC_TS_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B0_UDB10_ST
#define ADC_TS_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_TS_FinalBuf__DRQ_NUMBER 0u
#define ADC_TS_FinalBuf__NUMBEROF_TDS 0u
#define ADC_TS_FinalBuf__PRIORITY 2u
#define ADC_TS_FinalBuf__TERMIN_EN 0u
#define ADC_TS_FinalBuf__TERMIN_SEL 0u
#define ADC_TS_FinalBuf__TERMOUT0_EN 1u
#define ADC_TS_FinalBuf__TERMOUT0_SEL 0u
#define ADC_TS_FinalBuf__TERMOUT1_EN 0u
#define ADC_TS_FinalBuf__TERMOUT1_SEL 0u
#define ADC_TS_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_TS_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_TS_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_TS_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_TS_IntClock__INDEX 0x01u
#define ADC_TS_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_TS_IntClock__PM_ACT_MSK 0x02u
#define ADC_TS_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_TS_IntClock__PM_STBY_MSK 0x02u
#define ADC_TS_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_TS_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_TS_IRQ__INTC_MASK 0x80u
#define ADC_TS_IRQ__INTC_NUMBER 7u
#define ADC_TS_IRQ__INTC_PRIOR_NUM 7u
#define ADC_TS_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define ADC_TS_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_TS_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_TS_SAR_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_TS_SAR_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_TS_SAR_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_TS_SAR_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_TS_SAR_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_TS_SAR_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_TS_SAR_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_TS_SAR_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_TS_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_TS_SAR_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_TS_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_TS_SAR_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_TS_SAR_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_TS_SAR_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_TS_SAR_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_TS_SAR_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_TS_SAR_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_TS_SAR_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_TS_SAR_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_TS_SAR_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC_TS_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_TS_TempBuf__DRQ_NUMBER 1u
#define ADC_TS_TempBuf__NUMBEROF_TDS 0u
#define ADC_TS_TempBuf__PRIORITY 2u
#define ADC_TS_TempBuf__TERMIN_EN 0u
#define ADC_TS_TempBuf__TERMIN_SEL 0u
#define ADC_TS_TempBuf__TERMOUT0_EN 1u
#define ADC_TS_TempBuf__TERMOUT0_SEL 1u
#define ADC_TS_TempBuf__TERMOUT1_EN 0u
#define ADC_TS_TempBuf__TERMOUT1_SEL 0u
#define COUNT_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define COUNT_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define COUNT_ISR__INTC_MASK 0x01u
#define COUNT_ISR__INTC_NUMBER 0u
#define COUNT_ISR__INTC_PRIOR_NUM 1u
#define COUNT_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define COUNT_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define COUNT_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define PM1_BRAKEn__0__INTTYPE CYREG_PICU12_INTTYPE0
#define PM1_BRAKEn__0__MASK 0x01u
#define PM1_BRAKEn__0__PC CYREG_PRT12_PC0
#define PM1_BRAKEn__0__PORT 12u
#define PM1_BRAKEn__0__SHIFT 0u
#define PM1_BRAKEn__AG CYREG_PRT12_AG
#define PM1_BRAKEn__BIE CYREG_PRT12_BIE
#define PM1_BRAKEn__BIT_MASK CYREG_PRT12_BIT_MASK
#define PM1_BRAKEn__BYP CYREG_PRT12_BYP
#define PM1_BRAKEn__DM0 CYREG_PRT12_DM0
#define PM1_BRAKEn__DM1 CYREG_PRT12_DM1
#define PM1_BRAKEn__DM2 CYREG_PRT12_DM2
#define PM1_BRAKEn__DR CYREG_PRT12_DR
#define PM1_BRAKEn__INP_DIS CYREG_PRT12_INP_DIS
#define PM1_BRAKEn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define PM1_BRAKEn__MASK 0x01u
#define PM1_BRAKEn__PORT 12u
#define PM1_BRAKEn__PRT CYREG_PRT12_PRT
#define PM1_BRAKEn__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PM1_BRAKEn__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PM1_BRAKEn__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PM1_BRAKEn__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PM1_BRAKEn__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PM1_BRAKEn__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PM1_BRAKEn__PS CYREG_PRT12_PS
#define PM1_BRAKEn__SHIFT 0u
#define PM1_BRAKEn__SIO_CFG CYREG_PRT12_SIO_CFG
#define PM1_BRAKEn__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PM1_BRAKEn__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PM1_BRAKEn__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PM1_BRAKEn__SLW CYREG_PRT12_SLW
#define PM1_DIR__0__INTTYPE CYREG_PICU12_INTTYPE1
#define PM1_DIR__0__MASK 0x02u
#define PM1_DIR__0__PC CYREG_PRT12_PC1
#define PM1_DIR__0__PORT 12u
#define PM1_DIR__0__SHIFT 1u
#define PM1_DIR__AG CYREG_PRT12_AG
#define PM1_DIR__BIE CYREG_PRT12_BIE
#define PM1_DIR__BIT_MASK CYREG_PRT12_BIT_MASK
#define PM1_DIR__BYP CYREG_PRT12_BYP
#define PM1_DIR__DM0 CYREG_PRT12_DM0
#define PM1_DIR__DM1 CYREG_PRT12_DM1
#define PM1_DIR__DM2 CYREG_PRT12_DM2
#define PM1_DIR__DR CYREG_PRT12_DR
#define PM1_DIR__INP_DIS CYREG_PRT12_INP_DIS
#define PM1_DIR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define PM1_DIR__MASK 0x02u
#define PM1_DIR__PORT 12u
#define PM1_DIR__PRT CYREG_PRT12_PRT
#define PM1_DIR__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PM1_DIR__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PM1_DIR__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PM1_DIR__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PM1_DIR__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PM1_DIR__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PM1_DIR__PS CYREG_PRT12_PS
#define PM1_DIR__SHIFT 1u
#define PM1_DIR__SIO_CFG CYREG_PRT12_SIO_CFG
#define PM1_DIR__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PM1_DIR__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PM1_DIR__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PM1_DIR__SLW CYREG_PRT12_SLW
#define PM1_DirCounter_bQuadDec_Stsreg__0__MASK 0x01u
#define PM1_DirCounter_bQuadDec_Stsreg__0__POS 0
#define PM1_DirCounter_bQuadDec_Stsreg__1__MASK 0x02u
#define PM1_DirCounter_bQuadDec_Stsreg__1__POS 1
#define PM1_DirCounter_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PM1_DirCounter_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define PM1_DirCounter_bQuadDec_Stsreg__2__MASK 0x04u
#define PM1_DirCounter_bQuadDec_Stsreg__2__POS 2
#define PM1_DirCounter_bQuadDec_Stsreg__3__MASK 0x08u
#define PM1_DirCounter_bQuadDec_Stsreg__3__POS 3
#define PM1_DirCounter_bQuadDec_Stsreg__MASK 0x0Fu
#define PM1_DirCounter_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define PM1_DirCounter_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PM1_DirCounter_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB02_F1
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB03_A0
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB03_A1
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB03_D0
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB03_D1
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB03_F0
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB03_F1
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB00_MSK
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB00_ST
#define PM1_DirCounter_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define PM1_DirCounter_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define PM1_DirCounter_isr__INTC_MASK 0x100u
#define PM1_DirCounter_isr__INTC_NUMBER 8u
#define PM1_DirCounter_isr__INTC_PRIOR_NUM 7u
#define PM1_DirCounter_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define PM1_DirCounter_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define PM1_DirCounter_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define PM1_ENABLE__0__INTTYPE CYREG_PICU12_INTTYPE2
#define PM1_ENABLE__0__MASK 0x04u
#define PM1_ENABLE__0__PC CYREG_PRT12_PC2
#define PM1_ENABLE__0__PORT 12u
#define PM1_ENABLE__0__SHIFT 2u
#define PM1_ENABLE__AG CYREG_PRT12_AG
#define PM1_ENABLE__BIE CYREG_PRT12_BIE
#define PM1_ENABLE__BIT_MASK CYREG_PRT12_BIT_MASK
#define PM1_ENABLE__BYP CYREG_PRT12_BYP
#define PM1_ENABLE__DM0 CYREG_PRT12_DM0
#define PM1_ENABLE__DM1 CYREG_PRT12_DM1
#define PM1_ENABLE__DM2 CYREG_PRT12_DM2
#define PM1_ENABLE__DR CYREG_PRT12_DR
#define PM1_ENABLE__INP_DIS CYREG_PRT12_INP_DIS
#define PM1_ENABLE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define PM1_ENABLE__MASK 0x04u
#define PM1_ENABLE__PORT 12u
#define PM1_ENABLE__PRT CYREG_PRT12_PRT
#define PM1_ENABLE__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PM1_ENABLE__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PM1_ENABLE__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PM1_ENABLE__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PM1_ENABLE__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PM1_ENABLE__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PM1_ENABLE__PS CYREG_PRT12_PS
#define PM1_ENABLE__SHIFT 2u
#define PM1_ENABLE__SIO_CFG CYREG_PRT12_SIO_CFG
#define PM1_ENABLE__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PM1_ENABLE__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PM1_ENABLE__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PM1_ENABLE__SLW CYREG_PRT12_SLW
#define PM1_HA_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define PM1_HA_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define PM1_HA_ISR__INTC_MASK 0x02u
#define PM1_HA_ISR__INTC_NUMBER 1u
#define PM1_HA_ISR__INTC_PRIOR_NUM 0u
#define PM1_HA_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define PM1_HA_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define PM1_HA_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define PM1_HA_TIMER_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define PM1_HA_TIMER_TimerUDB_rstSts_stsreg__0__POS 0
#define PM1_HA_TIMER_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define PM1_HA_TIMER_TimerUDB_rstSts_stsreg__1__POS 1
#define PM1_HA_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PM1_HA_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define PM1_HA_TIMER_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define PM1_HA_TIMER_TimerUDB_rstSts_stsreg__2__POS 2
#define PM1_HA_TIMER_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define PM1_HA_TIMER_TimerUDB_rstSts_stsreg__3__POS 3
#define PM1_HA_TIMER_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define PM1_HA_TIMER_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define PM1_HA_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PM1_HA_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter__CONTROL_REG CYREG_B0_UDB04_CTL
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter__COUNT_REG CYREG_B0_UDB04_CTL
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter__PERIOD_REG CYREG_B0_UDB04_MSK
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define PM1_HA_TIMER_TimerUDB_sCapCount_counter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B1_UDB06_F1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B1_UDB07_A0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B1_UDB07_A1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B1_UDB07_D0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B1_UDB07_D1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B1_UDB07_F0
#define PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B1_UDB07_F1
#define PM1_SPD_VDAC8_viDAC8__CR0 CYREG_DAC3_CR0
#define PM1_SPD_VDAC8_viDAC8__CR1 CYREG_DAC3_CR1
#define PM1_SPD_VDAC8_viDAC8__D CYREG_DAC3_D
#define PM1_SPD_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define PM1_SPD_VDAC8_viDAC8__PM_ACT_MSK 0x08u
#define PM1_SPD_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define PM1_SPD_VDAC8_viDAC8__PM_STBY_MSK 0x08u
#define PM1_SPD_VDAC8_viDAC8__STROBE CYREG_DAC3_STROBE
#define PM1_SPD_VDAC8_viDAC8__SW0 CYREG_DAC3_SW0
#define PM1_SPD_VDAC8_viDAC8__SW2 CYREG_DAC3_SW2
#define PM1_SPD_VDAC8_viDAC8__SW3 CYREG_DAC3_SW3
#define PM1_SPD_VDAC8_viDAC8__SW4 CYREG_DAC3_SW4
#define PM1_SPD_VDAC8_viDAC8__TR CYREG_DAC3_TR
#define PM1_SPD_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define PM1_SPD_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define PM1_SPD_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define PM1_SPD_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define PM1_SPD_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define PM1_SPD_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define PM1_SPD_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define PM1_SPD_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define PM1_SPD_VDAC8_viDAC8__TST CYREG_DAC3_TST
#define PM1_SPEED__0__INTTYPE CYREG_PICU3_INTTYPE5
#define PM1_SPEED__0__MASK 0x20u
#define PM1_SPEED__0__PC CYREG_PRT3_PC5
#define PM1_SPEED__0__PORT 3u
#define PM1_SPEED__0__SHIFT 5u
#define PM1_SPEED__AG CYREG_PRT3_AG
#define PM1_SPEED__AMUX CYREG_PRT3_AMUX
#define PM1_SPEED__BIE CYREG_PRT3_BIE
#define PM1_SPEED__BIT_MASK CYREG_PRT3_BIT_MASK
#define PM1_SPEED__BYP CYREG_PRT3_BYP
#define PM1_SPEED__CTL CYREG_PRT3_CTL
#define PM1_SPEED__DM0 CYREG_PRT3_DM0
#define PM1_SPEED__DM1 CYREG_PRT3_DM1
#define PM1_SPEED__DM2 CYREG_PRT3_DM2
#define PM1_SPEED__DR CYREG_PRT3_DR
#define PM1_SPEED__INP_DIS CYREG_PRT3_INP_DIS
#define PM1_SPEED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PM1_SPEED__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PM1_SPEED__LCD_EN CYREG_PRT3_LCD_EN
#define PM1_SPEED__MASK 0x20u
#define PM1_SPEED__PORT 3u
#define PM1_SPEED__PRT CYREG_PRT3_PRT
#define PM1_SPEED__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PM1_SPEED__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PM1_SPEED__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PM1_SPEED__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PM1_SPEED__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PM1_SPEED__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PM1_SPEED__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PM1_SPEED__PS CYREG_PRT3_PS
#define PM1_SPEED__SHIFT 5u
#define PM1_SPEED__SLW CYREG_PRT3_SLW
#define PM1_input__0__INTTYPE CYREG_PICU2_INTTYPE4
#define PM1_input__0__MASK 0x10u
#define PM1_input__0__PC CYREG_PRT2_PC4
#define PM1_input__0__PORT 2u
#define PM1_input__0__SHIFT 4u
#define PM1_input__1__INTTYPE CYREG_PICU2_INTTYPE5
#define PM1_input__1__MASK 0x20u
#define PM1_input__1__PC CYREG_PRT2_PC5
#define PM1_input__1__PORT 2u
#define PM1_input__1__SHIFT 5u
#define PM1_input__AG CYREG_PRT2_AG
#define PM1_input__AMUX CYREG_PRT2_AMUX
#define PM1_input__BIE CYREG_PRT2_BIE
#define PM1_input__BIT_MASK CYREG_PRT2_BIT_MASK
#define PM1_input__BYP CYREG_PRT2_BYP
#define PM1_input__CTL CYREG_PRT2_CTL
#define PM1_input__DM0 CYREG_PRT2_DM0
#define PM1_input__DM1 CYREG_PRT2_DM1
#define PM1_input__DM2 CYREG_PRT2_DM2
#define PM1_input__DR CYREG_PRT2_DR
#define PM1_input__INP_DIS CYREG_PRT2_INP_DIS
#define PM1_input__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PM1_input__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PM1_input__LCD_EN CYREG_PRT2_LCD_EN
#define PM1_input__MASK 0x30u
#define PM1_input__PM1_HA__INTTYPE CYREG_PICU2_INTTYPE4
#define PM1_input__PM1_HA__MASK 0x10u
#define PM1_input__PM1_HA__PC CYREG_PRT2_PC4
#define PM1_input__PM1_HA__PORT 2u
#define PM1_input__PM1_HA__SHIFT 4u
#define PM1_input__PM1_HB__INTTYPE CYREG_PICU2_INTTYPE5
#define PM1_input__PM1_HB__MASK 0x20u
#define PM1_input__PM1_HB__PC CYREG_PRT2_PC5
#define PM1_input__PM1_HB__PORT 2u
#define PM1_input__PM1_HB__SHIFT 5u
#define PM1_input__PORT 2u
#define PM1_input__PRT CYREG_PRT2_PRT
#define PM1_input__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PM1_input__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PM1_input__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PM1_input__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PM1_input__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PM1_input__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PM1_input__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PM1_input__PS CYREG_PRT2_PS
#define PM1_input__SHIFT 4u
#define PM1_input__SLW CYREG_PRT2_SLW
#define PM2_BRAKEn__0__INTTYPE CYREG_PICU1_INTTYPE5
#define PM2_BRAKEn__0__MASK 0x20u
#define PM2_BRAKEn__0__PC CYREG_PRT1_PC5
#define PM2_BRAKEn__0__PORT 1u
#define PM2_BRAKEn__0__SHIFT 5u
#define PM2_BRAKEn__AG CYREG_PRT1_AG
#define PM2_BRAKEn__AMUX CYREG_PRT1_AMUX
#define PM2_BRAKEn__BIE CYREG_PRT1_BIE
#define PM2_BRAKEn__BIT_MASK CYREG_PRT1_BIT_MASK
#define PM2_BRAKEn__BYP CYREG_PRT1_BYP
#define PM2_BRAKEn__CTL CYREG_PRT1_CTL
#define PM2_BRAKEn__DM0 CYREG_PRT1_DM0
#define PM2_BRAKEn__DM1 CYREG_PRT1_DM1
#define PM2_BRAKEn__DM2 CYREG_PRT1_DM2
#define PM2_BRAKEn__DR CYREG_PRT1_DR
#define PM2_BRAKEn__INP_DIS CYREG_PRT1_INP_DIS
#define PM2_BRAKEn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PM2_BRAKEn__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PM2_BRAKEn__LCD_EN CYREG_PRT1_LCD_EN
#define PM2_BRAKEn__MASK 0x20u
#define PM2_BRAKEn__PORT 1u
#define PM2_BRAKEn__PRT CYREG_PRT1_PRT
#define PM2_BRAKEn__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PM2_BRAKEn__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PM2_BRAKEn__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PM2_BRAKEn__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PM2_BRAKEn__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PM2_BRAKEn__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PM2_BRAKEn__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PM2_BRAKEn__PS CYREG_PRT1_PS
#define PM2_BRAKEn__SHIFT 5u
#define PM2_BRAKEn__SLW CYREG_PRT1_SLW
#define PM2_DIR__0__INTTYPE CYREG_PICU1_INTTYPE6
#define PM2_DIR__0__MASK 0x40u
#define PM2_DIR__0__PC CYREG_PRT1_PC6
#define PM2_DIR__0__PORT 1u
#define PM2_DIR__0__SHIFT 6u
#define PM2_DIR__AG CYREG_PRT1_AG
#define PM2_DIR__AMUX CYREG_PRT1_AMUX
#define PM2_DIR__BIE CYREG_PRT1_BIE
#define PM2_DIR__BIT_MASK CYREG_PRT1_BIT_MASK
#define PM2_DIR__BYP CYREG_PRT1_BYP
#define PM2_DIR__CTL CYREG_PRT1_CTL
#define PM2_DIR__DM0 CYREG_PRT1_DM0
#define PM2_DIR__DM1 CYREG_PRT1_DM1
#define PM2_DIR__DM2 CYREG_PRT1_DM2
#define PM2_DIR__DR CYREG_PRT1_DR
#define PM2_DIR__INP_DIS CYREG_PRT1_INP_DIS
#define PM2_DIR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PM2_DIR__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PM2_DIR__LCD_EN CYREG_PRT1_LCD_EN
#define PM2_DIR__MASK 0x40u
#define PM2_DIR__PORT 1u
#define PM2_DIR__PRT CYREG_PRT1_PRT
#define PM2_DIR__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PM2_DIR__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PM2_DIR__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PM2_DIR__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PM2_DIR__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PM2_DIR__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PM2_DIR__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PM2_DIR__PS CYREG_PRT1_PS
#define PM2_DIR__SHIFT 6u
#define PM2_DIR__SLW CYREG_PRT1_SLW
#define PM2_DirCounter_bQuadDec_Stsreg__0__MASK 0x01u
#define PM2_DirCounter_bQuadDec_Stsreg__0__POS 0
#define PM2_DirCounter_bQuadDec_Stsreg__1__MASK 0x02u
#define PM2_DirCounter_bQuadDec_Stsreg__1__POS 1
#define PM2_DirCounter_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PM2_DirCounter_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define PM2_DirCounter_bQuadDec_Stsreg__2__MASK 0x04u
#define PM2_DirCounter_bQuadDec_Stsreg__2__POS 2
#define PM2_DirCounter_bQuadDec_Stsreg__3__MASK 0x08u
#define PM2_DirCounter_bQuadDec_Stsreg__3__POS 3
#define PM2_DirCounter_bQuadDec_Stsreg__MASK 0x0Fu
#define PM2_DirCounter_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define PM2_DirCounter_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PM2_DirCounter_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB06_ST
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB14_A0
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB14_A1
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB14_D0
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB14_D1
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB14_F0
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB14_F1
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB15_A0
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB15_A1
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB15_D0
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB15_D1
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB15_F0
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB15_F1
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB15_CTL
#define PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB15_CTL
#define PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB15_MSK
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define PM2_DirCounter_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define PM2_DirCounter_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define PM2_DirCounter_isr__INTC_MASK 0x200u
#define PM2_DirCounter_isr__INTC_NUMBER 9u
#define PM2_DirCounter_isr__INTC_PRIOR_NUM 7u
#define PM2_DirCounter_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define PM2_DirCounter_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define PM2_DirCounter_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define PM2_ENABLE__0__INTTYPE CYREG_PICU1_INTTYPE7
#define PM2_ENABLE__0__MASK 0x80u
#define PM2_ENABLE__0__PC CYREG_PRT1_PC7
#define PM2_ENABLE__0__PORT 1u
#define PM2_ENABLE__0__SHIFT 7u
#define PM2_ENABLE__AG CYREG_PRT1_AG
#define PM2_ENABLE__AMUX CYREG_PRT1_AMUX
#define PM2_ENABLE__BIE CYREG_PRT1_BIE
#define PM2_ENABLE__BIT_MASK CYREG_PRT1_BIT_MASK
#define PM2_ENABLE__BYP CYREG_PRT1_BYP
#define PM2_ENABLE__CTL CYREG_PRT1_CTL
#define PM2_ENABLE__DM0 CYREG_PRT1_DM0
#define PM2_ENABLE__DM1 CYREG_PRT1_DM1
#define PM2_ENABLE__DM2 CYREG_PRT1_DM2
#define PM2_ENABLE__DR CYREG_PRT1_DR
#define PM2_ENABLE__INP_DIS CYREG_PRT1_INP_DIS
#define PM2_ENABLE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PM2_ENABLE__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PM2_ENABLE__LCD_EN CYREG_PRT1_LCD_EN
#define PM2_ENABLE__MASK 0x80u
#define PM2_ENABLE__PORT 1u
#define PM2_ENABLE__PRT CYREG_PRT1_PRT
#define PM2_ENABLE__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PM2_ENABLE__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PM2_ENABLE__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PM2_ENABLE__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PM2_ENABLE__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PM2_ENABLE__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PM2_ENABLE__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PM2_ENABLE__PS CYREG_PRT1_PS
#define PM2_ENABLE__SHIFT 7u
#define PM2_ENABLE__SLW CYREG_PRT1_SLW
#define PM2_HA_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define PM2_HA_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define PM2_HA_ISR__INTC_MASK 0x04u
#define PM2_HA_ISR__INTC_NUMBER 2u
#define PM2_HA_ISR__INTC_PRIOR_NUM 7u
#define PM2_HA_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define PM2_HA_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define PM2_HA_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define PM2_HA_TIMER_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define PM2_HA_TIMER_TimerUDB_rstSts_stsreg__0__POS 0
#define PM2_HA_TIMER_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define PM2_HA_TIMER_TimerUDB_rstSts_stsreg__1__POS 1
#define PM2_HA_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PM2_HA_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define PM2_HA_TIMER_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define PM2_HA_TIMER_TimerUDB_rstSts_stsreg__2__POS 2
#define PM2_HA_TIMER_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define PM2_HA_TIMER_TimerUDB_rstSts_stsreg__3__POS 3
#define PM2_HA_TIMER_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define PM2_HA_TIMER_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define PM2_HA_TIMER_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PM2_HA_TIMER_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PM2_HA_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PM2_HA_TIMER_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define PM2_HA_TIMER_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define PM2_HA_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter__CONTROL_REG CYREG_B0_UDB11_CTL
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter__COUNT_REG CYREG_B0_UDB11_CTL
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter__PERIOD_REG CYREG_B0_UDB11_MSK
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter_ST__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter_ST__MASK_REG CYREG_B0_UDB11_MSK
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter_ST__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter_ST__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define PM2_HA_TIMER_TimerUDB_sCapCount_counter_ST__STATUS_REG CYREG_B0_UDB11_ST
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B0_UDB04_A0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B0_UDB04_A1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B0_UDB04_D0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B0_UDB04_D1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B0_UDB04_F0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B0_UDB04_F1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B0_UDB05_A0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B0_UDB05_A1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B0_UDB05_D0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B0_UDB05_D1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B0_UDB05_F0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B0_UDB05_F1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B0_UDB06_A0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B0_UDB06_A1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B0_UDB06_D0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B0_UDB06_D1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B0_UDB06_F0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B0_UDB06_F1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B0_UDB07_A0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B0_UDB07_A1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B0_UDB07_D0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B0_UDB07_D1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B0_UDB07_F0
#define PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B0_UDB07_F1
#define PM2_SPD_VDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define PM2_SPD_VDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define PM2_SPD_VDAC8_viDAC8__D CYREG_DAC2_D
#define PM2_SPD_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define PM2_SPD_VDAC8_viDAC8__PM_ACT_MSK 0x04u
#define PM2_SPD_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define PM2_SPD_VDAC8_viDAC8__PM_STBY_MSK 0x04u
#define PM2_SPD_VDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define PM2_SPD_VDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define PM2_SPD_VDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define PM2_SPD_VDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define PM2_SPD_VDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define PM2_SPD_VDAC8_viDAC8__TR CYREG_DAC2_TR
#define PM2_SPD_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define PM2_SPD_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define PM2_SPD_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define PM2_SPD_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define PM2_SPD_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define PM2_SPD_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define PM2_SPD_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define PM2_SPD_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define PM2_SPD_VDAC8_viDAC8__TST CYREG_DAC2_TST
#define PM2_SPEED__0__INTTYPE CYREG_PICU3_INTTYPE4
#define PM2_SPEED__0__MASK 0x10u
#define PM2_SPEED__0__PC CYREG_PRT3_PC4
#define PM2_SPEED__0__PORT 3u
#define PM2_SPEED__0__SHIFT 4u
#define PM2_SPEED__AG CYREG_PRT3_AG
#define PM2_SPEED__AMUX CYREG_PRT3_AMUX
#define PM2_SPEED__BIE CYREG_PRT3_BIE
#define PM2_SPEED__BIT_MASK CYREG_PRT3_BIT_MASK
#define PM2_SPEED__BYP CYREG_PRT3_BYP
#define PM2_SPEED__CTL CYREG_PRT3_CTL
#define PM2_SPEED__DM0 CYREG_PRT3_DM0
#define PM2_SPEED__DM1 CYREG_PRT3_DM1
#define PM2_SPEED__DM2 CYREG_PRT3_DM2
#define PM2_SPEED__DR CYREG_PRT3_DR
#define PM2_SPEED__INP_DIS CYREG_PRT3_INP_DIS
#define PM2_SPEED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PM2_SPEED__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PM2_SPEED__LCD_EN CYREG_PRT3_LCD_EN
#define PM2_SPEED__MASK 0x10u
#define PM2_SPEED__PORT 3u
#define PM2_SPEED__PRT CYREG_PRT3_PRT
#define PM2_SPEED__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PM2_SPEED__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PM2_SPEED__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PM2_SPEED__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PM2_SPEED__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PM2_SPEED__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PM2_SPEED__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PM2_SPEED__PS CYREG_PRT3_PS
#define PM2_SPEED__SHIFT 4u
#define PM2_SPEED__SLW CYREG_PRT3_SLW
#define PM2_input__0__INTTYPE CYREG_PICU2_INTTYPE6
#define PM2_input__0__MASK 0x40u
#define PM2_input__0__PC CYREG_PRT2_PC6
#define PM2_input__0__PORT 2u
#define PM2_input__0__SHIFT 6u
#define PM2_input__1__INTTYPE CYREG_PICU2_INTTYPE7
#define PM2_input__1__MASK 0x80u
#define PM2_input__1__PC CYREG_PRT2_PC7
#define PM2_input__1__PORT 2u
#define PM2_input__1__SHIFT 7u
#define PM2_input__AG CYREG_PRT2_AG
#define PM2_input__AMUX CYREG_PRT2_AMUX
#define PM2_input__BIE CYREG_PRT2_BIE
#define PM2_input__BIT_MASK CYREG_PRT2_BIT_MASK
#define PM2_input__BYP CYREG_PRT2_BYP
#define PM2_input__CTL CYREG_PRT2_CTL
#define PM2_input__DM0 CYREG_PRT2_DM0
#define PM2_input__DM1 CYREG_PRT2_DM1
#define PM2_input__DM2 CYREG_PRT2_DM2
#define PM2_input__DR CYREG_PRT2_DR
#define PM2_input__INP_DIS CYREG_PRT2_INP_DIS
#define PM2_input__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PM2_input__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PM2_input__LCD_EN CYREG_PRT2_LCD_EN
#define PM2_input__MASK 0xC0u
#define PM2_input__PM2_HA__INTTYPE CYREG_PICU2_INTTYPE6
#define PM2_input__PM2_HA__MASK 0x40u
#define PM2_input__PM2_HA__PC CYREG_PRT2_PC6
#define PM2_input__PM2_HA__PORT 2u
#define PM2_input__PM2_HA__SHIFT 6u
#define PM2_input__PM2_HB__INTTYPE CYREG_PICU2_INTTYPE7
#define PM2_input__PM2_HB__MASK 0x80u
#define PM2_input__PM2_HB__PC CYREG_PRT2_PC7
#define PM2_input__PM2_HB__PORT 2u
#define PM2_input__PM2_HB__SHIFT 7u
#define PM2_input__PORT 2u
#define PM2_input__PRT CYREG_PRT2_PRT
#define PM2_input__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PM2_input__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PM2_input__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PM2_input__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PM2_input__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PM2_input__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PM2_input__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PM2_input__PS CYREG_PRT2_PS
#define PM2_input__SHIFT 6u
#define PM2_input__SLW CYREG_PRT2_SLW
#define RVT_COMMAND_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define RVT_COMMAND_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define RVT_COMMAND_ISR__INTC_MASK 0x08u
#define RVT_COMMAND_ISR__INTC_NUMBER 3u
#define RVT_COMMAND_ISR__INTC_PRIOR_NUM 7u
#define RVT_COMMAND_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define RVT_COMMAND_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define RVT_COMMAND_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define RxInt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define RxInt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define RxInt__INTC_MASK 0x10u
#define RxInt__INTC_NUMBER 4u
#define RxInt__INTC_PRIOR_NUM 7u
#define RxInt__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define RxInt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define RxInt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW
#define SPD_CLOCK_10K__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define SPD_CLOCK_10K__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define SPD_CLOCK_10K__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define SPD_CLOCK_10K__CFG2_SRC_SEL_MASK 0x07u
#define SPD_CLOCK_10K__INDEX 0x03u
#define SPD_CLOCK_10K__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPD_CLOCK_10K__PM_ACT_MSK 0x08u
#define SPD_CLOCK_10K__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPD_CLOCK_10K__PM_STBY_MSK 0x08u
#define SPD_CLOCK_25__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define SPD_CLOCK_25__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define SPD_CLOCK_25__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define SPD_CLOCK_25__CFG2_SRC_SEL_MASK 0x07u
#define SPD_CLOCK_25__INDEX 0x05u
#define SPD_CLOCK_25__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPD_CLOCK_25__PM_ACT_MSK 0x20u
#define SPD_CLOCK_25__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPD_CLOCK_25__PM_STBY_MSK 0x20u
#define SPD_COMMAND_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPD_COMMAND_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPD_COMMAND_ISR__INTC_MASK 0x20u
#define SPD_COMMAND_ISR__INTC_NUMBER 5u
#define SPD_COMMAND_ISR__INTC_PRIOR_NUM 7u
#define SPD_COMMAND_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define SPD_COMMAND_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPD_COMMAND_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB08_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB08_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB12_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB12_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x02u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x04u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x04u
#define UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_RXInternalInterrupt__INTC_MASK 0x400u
#define UART_RXInternalInterrupt__INTC_NUMBER 10u
#define UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_10
#define UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define control_clk__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define control_clk__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define control_clk__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define control_clk__CFG2_SRC_SEL_MASK 0x07u
#define control_clk__INDEX 0x04u
#define control_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define control_clk__PM_ACT_MSK 0x10u
#define control_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define control_clk__PM_STBY_MSK 0x10u
#define control_clk_1__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define control_clk_1__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define control_clk_1__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define control_clk_1__CFG2_SRC_SEL_MASK 0x07u
#define control_clk_1__INDEX 0x06u
#define control_clk_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define control_clk_1__PM_ACT_MSK 0x40u
#define control_clk_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define control_clk_1__PM_STBY_MSK 0x40u
#define pote_PIN__0__INTTYPE CYREG_PICU3_INTTYPE7
#define pote_PIN__0__MASK 0x80u
#define pote_PIN__0__PC CYREG_PRT3_PC7
#define pote_PIN__0__PORT 3u
#define pote_PIN__0__SHIFT 7u
#define pote_PIN__AG CYREG_PRT3_AG
#define pote_PIN__AMUX CYREG_PRT3_AMUX
#define pote_PIN__BIE CYREG_PRT3_BIE
#define pote_PIN__BIT_MASK CYREG_PRT3_BIT_MASK
#define pote_PIN__BYP CYREG_PRT3_BYP
#define pote_PIN__CTL CYREG_PRT3_CTL
#define pote_PIN__DM0 CYREG_PRT3_DM0
#define pote_PIN__DM1 CYREG_PRT3_DM1
#define pote_PIN__DM2 CYREG_PRT3_DM2
#define pote_PIN__DR CYREG_PRT3_DR
#define pote_PIN__INP_DIS CYREG_PRT3_INP_DIS
#define pote_PIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define pote_PIN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define pote_PIN__LCD_EN CYREG_PRT3_LCD_EN
#define pote_PIN__MASK 0x80u
#define pote_PIN__PORT 3u
#define pote_PIN__PRT CYREG_PRT3_PRT
#define pote_PIN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define pote_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define pote_PIN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define pote_PIN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define pote_PIN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define pote_PIN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define pote_PIN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define pote_PIN__PS CYREG_PRT3_PS
#define pote_PIN__SHIFT 7u
#define pote_PIN__SLW CYREG_PRT3_SLW
#define tension_PIN__0__INTTYPE CYREG_PICU3_INTTYPE6
#define tension_PIN__0__MASK 0x40u
#define tension_PIN__0__PC CYREG_PRT3_PC6
#define tension_PIN__0__PORT 3u
#define tension_PIN__0__SHIFT 6u
#define tension_PIN__AG CYREG_PRT3_AG
#define tension_PIN__AMUX CYREG_PRT3_AMUX
#define tension_PIN__BIE CYREG_PRT3_BIE
#define tension_PIN__BIT_MASK CYREG_PRT3_BIT_MASK
#define tension_PIN__BYP CYREG_PRT3_BYP
#define tension_PIN__CTL CYREG_PRT3_CTL
#define tension_PIN__DM0 CYREG_PRT3_DM0
#define tension_PIN__DM1 CYREG_PRT3_DM1
#define tension_PIN__DM2 CYREG_PRT3_DM2
#define tension_PIN__DR CYREG_PRT3_DR
#define tension_PIN__INP_DIS CYREG_PRT3_INP_DIS
#define tension_PIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define tension_PIN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define tension_PIN__LCD_EN CYREG_PRT3_LCD_EN
#define tension_PIN__MASK 0x40u
#define tension_PIN__PORT 3u
#define tension_PIN__PRT CYREG_PRT3_PRT
#define tension_PIN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define tension_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define tension_PIN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define tension_PIN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define tension_PIN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define tension_PIN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define tension_PIN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define tension_PIN__PS CYREG_PRT3_PS
#define tension_PIN__SHIFT 6u
#define tension_PIN__SLW CYREG_PRT3_SLW
#define tensor_control_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define tensor_control_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define tensor_control_isr__INTC_MASK 0x800u
#define tensor_control_isr__INTC_NUMBER 11u
#define tensor_control_isr__INTC_PRIOR_NUM 7u
#define tensor_control_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_11
#define tensor_control_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define tensor_control_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "dedo_v01"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000FFFu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
