Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Jul 21 09:36:27 2017
| Host         : c04-c044 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             136 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------------+------------------+------------------+----------------+
|        Clock Signal        |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------+----------------------+------------------+------------------+----------------+
|  imem0/pc_out_reg[0]       |                      |                  |                1 |              1 |
| ~div0/cnt_reg[1]_0_BUFG[0] |                      |                  |                1 |              2 |
| ~imem0/Q[2]                |                      |                  |                1 |              2 |
|  mclk_IBUF_BUFG            |                      |                  |                1 |              2 |
|  pc0/E[0]                  |                      |                  |                1 |              3 |
| ~div0/cnt_reg[1]_0_BUFG[0] | io0/num              | r0/clear         |                2 |              5 |
| ~div0/cnt_reg[1]_0_BUFG[0] | io0/digit            | r0/clear         |                7 |             12 |
| ~div0/cnt_reg[1]_0_BUFG[0] |                      | r0/clear         |                5 |             18 |
| ~div0/cnt_reg[1]_0_BUFG[0] | dec1/I14             | r0/clear         |                9 |             38 |
| ~div0/cnt_reg[1]_0_BUFG[0] | dec1/E[0]            | r0/clear         |               14 |             38 |
|  n_0_753_BUFG              |                      |                  |               25 |             38 |
| ~div0/cnt_reg[1]_0_BUFG[0] | dec1/regis_reg[0][0] | r0/clear         |               14 |             43 |
+----------------------------+----------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     3 |
| 3      |                     1 |
| 5      |                     1 |
| 12     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


