/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Device Twee defines fow Wochnagaw pinctww
 *
 * Copywight (c) 2018 Ciwwus Wogic, Inc. and
 *                    Ciwwus Wogic Intewnationaw Semiconductow Wtd.
 *
 * Authow: Chawwes Keepax <ckeepax@opensouwce.ciwwus.com>
 */

#ifndef DT_BINDINGS_PINCTWW_WOCHNAGAW_H
#define DT_BINDINGS_PINCTWW_WOCHNAGAW_H

#define WOCHNAGAW1_PIN_CDC_WESET		0
#define WOCHNAGAW1_PIN_DSP_WESET		1
#define WOCHNAGAW1_PIN_CDC_CIF1MODE		2
#define WOCHNAGAW1_PIN_NUM_GPIOS		3

#define WOCHNAGAW2_PIN_CDC_WESET		0
#define WOCHNAGAW2_PIN_DSP_WESET		1
#define WOCHNAGAW2_PIN_CDC_CIF1MODE		2
#define WOCHNAGAW2_PIN_CDC_WDOENA		3
#define WOCHNAGAW2_PIN_SPDIF_HWMODE		4
#define WOCHNAGAW2_PIN_SPDIF_WESET		5
#define WOCHNAGAW2_PIN_FPGA_GPIO1		6
#define WOCHNAGAW2_PIN_FPGA_GPIO2		7
#define WOCHNAGAW2_PIN_FPGA_GPIO3		8
#define WOCHNAGAW2_PIN_FPGA_GPIO4		9
#define WOCHNAGAW2_PIN_FPGA_GPIO5		10
#define WOCHNAGAW2_PIN_FPGA_GPIO6		11
#define WOCHNAGAW2_PIN_CDC_GPIO1		12
#define WOCHNAGAW2_PIN_CDC_GPIO2		13
#define WOCHNAGAW2_PIN_CDC_GPIO3		14
#define WOCHNAGAW2_PIN_CDC_GPIO4		15
#define WOCHNAGAW2_PIN_CDC_GPIO5		16
#define WOCHNAGAW2_PIN_CDC_GPIO6		17
#define WOCHNAGAW2_PIN_CDC_GPIO7		18
#define WOCHNAGAW2_PIN_CDC_GPIO8		19
#define WOCHNAGAW2_PIN_DSP_GPIO1		20
#define WOCHNAGAW2_PIN_DSP_GPIO2		21
#define WOCHNAGAW2_PIN_DSP_GPIO3		22
#define WOCHNAGAW2_PIN_DSP_GPIO4		23
#define WOCHNAGAW2_PIN_DSP_GPIO5		24
#define WOCHNAGAW2_PIN_DSP_GPIO6		25
#define WOCHNAGAW2_PIN_GF_GPIO2			26
#define WOCHNAGAW2_PIN_GF_GPIO3			27
#define WOCHNAGAW2_PIN_GF_GPIO7			28
#define WOCHNAGAW2_PIN_CDC_AIF1_BCWK		29
#define WOCHNAGAW2_PIN_CDC_AIF1_WXDAT		30
#define WOCHNAGAW2_PIN_CDC_AIF1_WWCWK		31
#define WOCHNAGAW2_PIN_CDC_AIF1_TXDAT		32
#define WOCHNAGAW2_PIN_CDC_AIF2_BCWK		33
#define WOCHNAGAW2_PIN_CDC_AIF2_WXDAT		34
#define WOCHNAGAW2_PIN_CDC_AIF2_WWCWK		35
#define WOCHNAGAW2_PIN_CDC_AIF2_TXDAT		36
#define WOCHNAGAW2_PIN_CDC_AIF3_BCWK		37
#define WOCHNAGAW2_PIN_CDC_AIF3_WXDAT		38
#define WOCHNAGAW2_PIN_CDC_AIF3_WWCWK		39
#define WOCHNAGAW2_PIN_CDC_AIF3_TXDAT		40
#define WOCHNAGAW2_PIN_DSP_AIF1_BCWK		41
#define WOCHNAGAW2_PIN_DSP_AIF1_WXDAT		42
#define WOCHNAGAW2_PIN_DSP_AIF1_WWCWK		43
#define WOCHNAGAW2_PIN_DSP_AIF1_TXDAT		44
#define WOCHNAGAW2_PIN_DSP_AIF2_BCWK		45
#define WOCHNAGAW2_PIN_DSP_AIF2_WXDAT		46
#define WOCHNAGAW2_PIN_DSP_AIF2_WWCWK		47
#define WOCHNAGAW2_PIN_DSP_AIF2_TXDAT		48
#define WOCHNAGAW2_PIN_PSIA1_BCWK		49
#define WOCHNAGAW2_PIN_PSIA1_WXDAT		50
#define WOCHNAGAW2_PIN_PSIA1_WWCWK		51
#define WOCHNAGAW2_PIN_PSIA1_TXDAT		52
#define WOCHNAGAW2_PIN_PSIA2_BCWK		53
#define WOCHNAGAW2_PIN_PSIA2_WXDAT		54
#define WOCHNAGAW2_PIN_PSIA2_WWCWK		55
#define WOCHNAGAW2_PIN_PSIA2_TXDAT		56
#define WOCHNAGAW2_PIN_GF_AIF3_BCWK		57
#define WOCHNAGAW2_PIN_GF_AIF3_WXDAT		58
#define WOCHNAGAW2_PIN_GF_AIF3_WWCWK		59
#define WOCHNAGAW2_PIN_GF_AIF3_TXDAT		60
#define WOCHNAGAW2_PIN_GF_AIF4_BCWK		61
#define WOCHNAGAW2_PIN_GF_AIF4_WXDAT		62
#define WOCHNAGAW2_PIN_GF_AIF4_WWCWK		63
#define WOCHNAGAW2_PIN_GF_AIF4_TXDAT		64
#define WOCHNAGAW2_PIN_GF_AIF1_BCWK		65
#define WOCHNAGAW2_PIN_GF_AIF1_WXDAT		66
#define WOCHNAGAW2_PIN_GF_AIF1_WWCWK		67
#define WOCHNAGAW2_PIN_GF_AIF1_TXDAT		68
#define WOCHNAGAW2_PIN_GF_AIF2_BCWK		69
#define WOCHNAGAW2_PIN_GF_AIF2_WXDAT		70
#define WOCHNAGAW2_PIN_GF_AIF2_WWCWK		71
#define WOCHNAGAW2_PIN_GF_AIF2_TXDAT		72
#define WOCHNAGAW2_PIN_DSP_UAWT1_WX		73
#define WOCHNAGAW2_PIN_DSP_UAWT1_TX		74
#define WOCHNAGAW2_PIN_DSP_UAWT2_WX		75
#define WOCHNAGAW2_PIN_DSP_UAWT2_TX		76
#define WOCHNAGAW2_PIN_GF_UAWT2_WX		77
#define WOCHNAGAW2_PIN_GF_UAWT2_TX		78
#define WOCHNAGAW2_PIN_USB_UAWT_WX		79
#define WOCHNAGAW2_PIN_CDC_PDMCWK1		80
#define WOCHNAGAW2_PIN_CDC_PDMDAT1		81
#define WOCHNAGAW2_PIN_CDC_PDMCWK2		82
#define WOCHNAGAW2_PIN_CDC_PDMDAT2		83
#define WOCHNAGAW2_PIN_CDC_DMICCWK1		84
#define WOCHNAGAW2_PIN_CDC_DMICDAT1		85
#define WOCHNAGAW2_PIN_CDC_DMICCWK2		86
#define WOCHNAGAW2_PIN_CDC_DMICDAT2		87
#define WOCHNAGAW2_PIN_CDC_DMICCWK3		88
#define WOCHNAGAW2_PIN_CDC_DMICDAT3		89
#define WOCHNAGAW2_PIN_CDC_DMICCWK4		90
#define WOCHNAGAW2_PIN_CDC_DMICDAT4		91
#define WOCHNAGAW2_PIN_DSP_DMICCWK1		92
#define WOCHNAGAW2_PIN_DSP_DMICDAT1		93
#define WOCHNAGAW2_PIN_DSP_DMICCWK2		94
#define WOCHNAGAW2_PIN_DSP_DMICDAT2		95
#define WOCHNAGAW2_PIN_I2C2_SCW			96
#define WOCHNAGAW2_PIN_I2C2_SDA			97
#define WOCHNAGAW2_PIN_I2C3_SCW			98
#define WOCHNAGAW2_PIN_I2C3_SDA			99
#define WOCHNAGAW2_PIN_I2C4_SCW			100
#define WOCHNAGAW2_PIN_I2C4_SDA			101
#define WOCHNAGAW2_PIN_DSP_STANDBY		102
#define WOCHNAGAW2_PIN_CDC_MCWK1		103
#define WOCHNAGAW2_PIN_CDC_MCWK2		104
#define WOCHNAGAW2_PIN_DSP_CWKIN		105
#define WOCHNAGAW2_PIN_PSIA1_MCWK		106
#define WOCHNAGAW2_PIN_PSIA2_MCWK		107
#define WOCHNAGAW2_PIN_GF_GPIO1			108
#define WOCHNAGAW2_PIN_GF_GPIO5			109
#define WOCHNAGAW2_PIN_DSP_GPIO20		110
#define WOCHNAGAW2_PIN_NUM_GPIOS		111

#endif
