led_controller.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/942e/src/led_controller.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_led_controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_led_controller_0_0/sim/design_1_led_controller_0_0.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
state_machine.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/07c1/src/state_machine.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_state_machine_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_state_machine_0_0/sim/design_1_state_machine_0_0.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
clk_manager.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/8cef/src/clk_manager.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_clk_manager_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_manager_0_0/sim/design_1_clk_manager_0_0.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
apuesta.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/bff5/src/apuesta.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_apuesta_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_apuesta_0_0/sim/design_1_apuesta_0_0.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
settings_menu.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/2402/src/settings_menu.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_settings_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_settings_0_0/sim/design_1_settings_0_0.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
c_shift_ram_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ruleta_0_0/src/c_shift_ram_0/sim/c_shift_ram_0.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
ruleta.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/4ec8/src/ruleta.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
rotacion_dificl.vhd,vhdl,xil_defaultlib,../../../bd/design_1/Modules/rotacion_dificl.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
rotacion_facil.vhd,vhdl,xil_defaultlib,../../../bd/design_1/Modules/rotacion_facil.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
rotacion_medio.vhd,vhdl,xil_defaultlib,../../../bd/design_1/Modules/rotacion_medio.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_ruleta_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ruleta_0_0/sim/design_1_ruleta_0_0.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
debouncer.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/84ec/src/debouncer.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_debouncer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_debouncer_0_0/sim/design_1_debouncer_0_0.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_debouncer_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_debouncer_1_0/sim/design_1_debouncer_1_0.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_debouncer_2_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_debouncer_2_0/sim/design_1_debouncer_2_0.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_axi_traffic_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_traffic_gen_0_0/sim/design_1_axi_traffic_gen_0_0.v,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_axi_traffic_gen_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_traffic_gen_1_0/sim/design_1_axi_traffic_gen_1_0.v,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
rgb_rainbow_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/b7e5/hdl/rgb_rainbow_v1_0_S00_AXI.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
rgb_rainbow_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/b7e5/hdl/rgb_rainbow_v1_0.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_rgb_rainbow_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rgb_rainbow_0_1/sim/design_1_rgb_rainbow_0_1.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_afc3_one_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_afc3_psr_aclk_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_afc3_s00mmu_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_afc3_s00tr_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_afc3_s00sic_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_afc3_s00a2s_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_afc3_sarn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_afc3_srn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_afc3_sawn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_afc3_swn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_afc3_sbn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_afc3_m00s2a_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_afc3_m00e_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_afc3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_axi_smc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_rst_clk_125M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_125M_0/sim/design_1_rst_clk_125M_0.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_a878_one_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_a878_psr_aclk_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/sim/bd_a878_psr_aclk_0.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_a878_s00mmu_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_s00mmu_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_a878_s00tr_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_s00tr_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_a878_s00sic_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_s00sic_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_a878_s00a2s_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_s00a2s_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_a878_sarn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_sarn_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_a878_srn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_srn_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_a878_sawn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_sawn_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_a878_swn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_swn_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_a878_sbn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_a878_sbn_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_a878_m00s2a_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_11/sim/bd_a878_m00s2a_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_a878_m00e_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_12/sim/bd_a878_m00e_0.sv,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_a878.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_axi_smc_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.v,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_vio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_vio_0_0/sim/design_1_vio_0_0.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_ila_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="$ref_dir/../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
