{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575590995366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575590995366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 08:09:55 2019 " "Processing started: Fri Dec 06 08:09:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575590995366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575590995366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off e11 -c e11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off e11 -c e11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575590995366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575590996107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp10_1.v 0 0 " "Found 0 design units, including 0 entities, in source file exp10_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575590996150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan2.v 1 1 " "Found 1 design units, including 1 entities, in source file scan2.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan2 " "Found entity 1: scan2" {  } { { "scan2.v" "" { Text "D:/quartus II/e11/scan2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575590996155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575590996155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nambscld.v 1 1 " "Found 1 design units, including 1 entities, in source file nambscld.v" { { "Info" "ISGN_ENTITY_NAME" "1 nambscld " "Found entity 1: nambscld" {  } { { "nambscld.v" "" { Text "D:/quartus II/e11/nambscld.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575590996160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575590996160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment31.v 1 1 " "Found 1 design units, including 1 entities, in source file experiment31.v" { { "Info" "ISGN_ENTITY_NAME" "1 experiment31 " "Found entity 1: experiment31" {  } { { "experiment31.v" "" { Text "D:/quartus II/e11/experiment31.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575590996161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575590996161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp8.v 1 1 " "Found 1 design units, including 1 entities, in source file exp8.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp8 " "Found entity 1: exp8" {  } { { "exp8.v" "" { Text "D:/quartus II/e11/exp8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575590996166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575590996166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp7.v 1 1 " "Found 1 design units, including 1 entities, in source file exp7.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp7 " "Found entity 1: exp7" {  } { { "exp7.v" "" { Text "D:/quartus II/e11/exp7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575590996171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575590996171 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard_scan.v(23) " "Verilog HDL information at keyboard_scan.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard_scan.v" "" { Text "D:/quartus II/e11/keyboard_scan.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575590996176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_scan " "Found entity 1: keyboard_scan" {  } { { "keyboard_scan.v" "" { Text "D:/quartus II/e11/keyboard_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575590996176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575590996176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selection.v 0 0 " "Found 0 design units, including 0 entities, in source file selection.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575590996181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selection_8t1.v 0 0 " "Found 0 design units, including 0 entities, in source file selection_8t1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575590996185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move.v 0 0 " "Found 0 design units, including 0 entities, in source file move.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575590996190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e11.v 1 1 " "Found 1 design units, including 1 entities, in source file e11.v" { { "Info" "ISGN_ENTITY_NAME" "1 e11 " "Found entity 1: e11" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575590996192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575590996192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in1 e11.v(17) " "Verilog HDL Implicit Net warning at e11.v(17): created implicit net for \"in1\"" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575590996192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in2 e11.v(17) " "Verilog HDL Implicit Net warning at e11.v(17): created implicit net for \"in2\"" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575590996192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in3 e11.v(17) " "Verilog HDL Implicit Net warning at e11.v(17): created implicit net for \"in3\"" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575590996192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in4 e11.v(17) " "Verilog HDL Implicit Net warning at e11.v(17): created implicit net for \"in4\"" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575590996192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in5 e11.v(17) " "Verilog HDL Implicit Net warning at e11.v(17): created implicit net for \"in5\"" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575590996192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in6 e11.v(17) " "Verilog HDL Implicit Net warning at e11.v(17): created implicit net for \"in6\"" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575590996192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in7 e11.v(17) " "Verilog HDL Implicit Net warning at e11.v(17): created implicit net for \"in7\"" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575590996192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in8 e11.v(17) " "Verilog HDL Implicit Net warning at e11.v(17): created implicit net for \"in8\"" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575590996192 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "e11.v(13) " "Verilog HDL Instantiation warning at e11.v(13): instance has no name" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1575590996194 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "e11.v(14) " "Verilog HDL Instantiation warning at e11.v(14): instance has no name" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1575590996194 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "e11.v(15) " "Verilog HDL Instantiation warning at e11.v(15): instance has no name" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1575590996194 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "e11.v(16) " "Verilog HDL Instantiation warning at e11.v(16): instance has no name" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1575590996194 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "e11.v(17) " "Verilog HDL Instantiation warning at e11.v(17): instance has no name" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1575590996194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "e11 " "Elaborating entity \"e11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575590996233 ""}
{ "Error" "EVRFX_VERI_INST_PORTS_EXCEEDS_MODULE_DECLARATION" "<unnamed instance> 16 experiment31 8 e11.v(17) " "Verilog HDL Module Instantiation error at e11.v(17): instance \"<unnamed instance>\" specifies 16 actual port connections but module \"experiment31\" only expects 8" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 17 0 0 } }  } 0 10285 "Verilog HDL Module Instantiation error at %5!s!: instance \"%1!s!\" specifies %2!d! actual port connections but module \"%3!s!\" only expects %4!d!" 0 0 "Quartus II" 0 -1 1575590996236 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1575590996236 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus II/e11/output_files/e11.map.smsg " "Generated suppressed messages file D:/quartus II/e11/output_files/e11.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1575590996271 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575590996357 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 06 08:09:56 2019 " "Processing ended: Fri Dec 06 08:09:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575590996357 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575590996357 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575590996357 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575590996357 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 13 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 13 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575590996947 ""}
