{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481188309800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481188309804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 09:11:49 2016 " "Processing started: Thu Dec 08 09:11:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481188309804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481188309804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex13 -c ex13_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex13 -c ex13_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481188309804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481188310346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481188310347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri 17.11.16/spi2dac.v/spi2dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /veri 17.11.16/spi2dac.v/spi2dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2dac " "Found entity 1: spi2dac" {  } { { "../../spi2dac.v/spi2dac.v" "" { Text "D:/VERI 17.11.16/spi2dac.v/spi2dac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481188319137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481188319137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex13_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex13_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex13_top " "Found entity 1: ex13_top" {  } { { "ex13_top.v" "" { Text "D:/VERI 17.11.16/Part 3/ex13/ex13_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481188319142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481188319142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri 17.11.16/part 3/ex10/div_5000.v 1 1 " "Found 1 design units, including 1 entities, in source file /veri 17.11.16/part 3/ex10/div_5000.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_5000 " "Found entity 1: div_5000" {  } { { "../ex10/div_5000.v" "" { Text "D:/VERI 17.11.16/Part 3/ex10/div_5000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481188319146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481188319146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri 17.11.16/part 3/ex11/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /veri 17.11.16/part 3/ex11/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../ex11/pwm.v" "" { Text "D:/VERI 17.11.16/Part 3/ex11/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481188319151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481188319151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "D:/VERI 17.11.16/Part 3/ex13/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481188319166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481188319166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_10count.v 1 1 " "Found 1 design units, including 1 entities, in source file b_10count.v" { { "Info" "ISGN_ENTITY_NAME" "1 b_10count " "Found entity 1: b_10count" {  } { { "b_10count.v" "" { Text "D:/VERI 17.11.16/Part 3/ex13/b_10count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481188319179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481188319179 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex13_top.v(16) " "Verilog HDL Instantiation warning at ex13_top.v(16): instance has no name" {  } { { "ex13_top.v" "" { Text "D:/VERI 17.11.16/Part 3/ex13/ex13_top.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1481188319182 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex13_top.v(22) " "Verilog HDL Instantiation warning at ex13_top.v(22): instance has no name" {  } { { "ex13_top.v" "" { Text "D:/VERI 17.11.16/Part 3/ex13/ex13_top.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1481188319182 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex13_top.v(28) " "Verilog HDL Instantiation warning at ex13_top.v(28): instance has no name" {  } { { "ex13_top.v" "" { Text "D:/VERI 17.11.16/Part 3/ex13/ex13_top.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1481188319182 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex13_top.v(38) " "Verilog HDL Instantiation warning at ex13_top.v(38): instance has no name" {  } { { "ex13_top.v" "" { Text "D:/VERI 17.11.16/Part 3/ex13/ex13_top.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1481188319182 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex13_top.v(43) " "Verilog HDL Instantiation warning at ex13_top.v(43): instance has no name" {  } { { "ex13_top.v" "" { Text "D:/VERI 17.11.16/Part 3/ex13/ex13_top.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1481188319183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex13_top " "Elaborating entity \"ex13_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481188319296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_5000 div_5000:comb_3 " "Elaborating entity \"div_5000\" for hierarchy \"div_5000:comb_3\"" {  } { { "ex13_top.v" "comb_3" { Text "D:/VERI 17.11.16/Part 3/ex13/ex13_top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481188319301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b_10count b_10count:comb_4 " "Elaborating entity \"b_10count\" for hierarchy \"b_10count:comb_4\"" {  } { { "ex13_top.v" "comb_4" { Text "D:/VERI 17.11.16/Part 3/ex13/ex13_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481188319303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:comb_5 " "Elaborating entity \"ROM\" for hierarchy \"ROM:comb_5\"" {  } { { "ex13_top.v" "comb_5" { Text "D:/VERI 17.11.16/Part 3/ex13/ex13_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481188319312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:comb_5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:comb_5\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "D:/VERI 17.11.16/Part 3/ex13/ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481188319431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:comb_5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:comb_5\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "D:/VERI 17.11.16/Part 3/ex13/ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481188319478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:comb_5\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:comb_5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481188319479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481188319479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481188319479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:om_data.mif/rom_data.mif " "Parameter \"init_file\" = \"D:om_data.mif/rom_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481188319479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481188319479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481188319479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481188319479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481188319479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481188319479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481188319479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481188319479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481188319479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481188319479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481188319479 ""}  } { { "ROM.v" "" { Text "D:/VERI 17.11.16/Part 3/ex13/ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481188319479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c1h1 " "Found entity 1: altsyncram_c1h1" {  } { { "db/altsyncram_c1h1.tdf" "" { Text "D:/VERI 17.11.16/Part 3/ex13/db/altsyncram_c1h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481188319537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481188319537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c1h1 ROM:comb_5\|altsyncram:altsyncram_component\|altsyncram_c1h1:auto_generated " "Elaborating entity \"altsyncram_c1h1\" for hierarchy \"ROM:comb_5\|altsyncram:altsyncram_component\|altsyncram_c1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481188319542 ""}
{ "Error" "ECDB_CDB_FILE_NOT_FOUND_FOR_ROM" "D:om_data.mif/rom_data.mif ALTSYNCRAM " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:om_data.mif/rom_data.mif for ROM instance ALTSYNCRAM" {  } { { "ROM.v" "" { Text "D:/VERI 17.11.16/Part 3/ex13/ROM.v" 82 0 0 } }  } 0 127001 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481188319545 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ROM:comb_5\|altsyncram:altsyncram_component\|altsyncram_c1h1:auto_generated " "Can't elaborate user hierarchy \"ROM:comb_5\|altsyncram:altsyncram_component\|altsyncram_c1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481188319548 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "848 " "Peak virtual memory: 848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481188319727 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 08 09:11:59 2016 " "Processing ended: Thu Dec 08 09:11:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481188319727 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481188319727 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481188319727 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481188319727 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481188320745 ""}
