// Seed: 3801107924
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  assign module_1.id_0 = 0;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd67,
    parameter id_2 = 32'd94,
    parameter id_3 = 32'd13,
    parameter id_4 = 32'd57
) (
    input tri0 _id_0
);
  wire _id_2, _id_3;
  parameter id_4 = 1;
  assign id_2 = id_3;
  logic [id_3 : !  id_2] id_5;
  wire [-1 : -1] id_6[id_2 : 1];
  wire [id_0 : id_2  ==  1] id_7;
  defparam id_4.id_4 = id_4;
  logic id_8;
  tri id_9 = 1;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_9,
      id_5,
      id_8,
      id_6,
      id_8,
      id_7,
      id_5,
      id_8,
      id_6,
      id_5,
      id_9,
      id_9,
      id_5,
      id_9
  );
endmodule
