


                               RTL Architect (TM)

               Version V-2023.12-SP5-3 for linux64 - Dec 17, 2024
                           Base build date 11/18/2024

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
set_current_mismatch_config auto_fix
1
set_attribute [get_mismatch_types missing_logical_reference] current_repair(auto_fix) create_blackbox
Warning: Changing current repair(handler) for a mismatch type in between a flow is not recommended. (DMM-011)
{missing_logical_reference}
set_host_options -max_cores 8
1
set_app_options -list { plan.macro.allow_unmapped_design true}
plan.macro.allow_unmapped_design true
set search_path "* /tech/45nm/libs/NangateOpenCellLibrary.ndm ../../accelerator/mesh ../../accelerator/cpu_core/fpu ../../accelerator/cpu_core ../../accelerator/network_interface"
* /tech/45nm/libs/NangateOpenCellLibrary.ndm ../../accelerator/mesh ../../accelerator/cpu_core/fpu ../../accelerator/cpu_core ../../accelerator/network_interface
create_lib LIB -ref_libs "NangateOpenCellLibrary" -technology /tech/45nm/cltrls/saed32nm_1p9m_mw.tf
Information: The command 'create_lib' cleared the undo history. (UNDO-016)
Information: Loading technology file '/tech/45nm/cltrls/saed32nm_1p9m_mw.tf' (FILE-007)
Information: The fusion_lib NangateOpenCellLibrary needs a refresh. 8 file(s) have modified timestamps. (FLIB-11)
{LIB}
analyze -f sv -vcs "-f src.f "
Information: By default, the HDL template library is 'WORK' (LBR-??).
Running PRESTO HDLC
Parsing vcs commands file -f src.f 
Compiling source file ../../accelerator/mesh/mesh.v
Opening include file ../../accelerator/mesh/../node/node.v
Opening include file ../../accelerator/mesh/../cpu_core/cpu/cpu.v
Opening include file ../../accelerator/mesh/../cpu_core/alu/alu.v
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:47: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:48: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:49: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:50: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:51: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:54: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:55: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:58: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:61: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:62: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:65: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:68: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:90: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:94: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:95: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:98: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:99: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../accelerator/mesh/../cpu_core/fpu/fpu.v
Opening include file ../../accelerator/cpu_core/fpu/Addition-Subtraction.v
Opening include file ../../accelerator/cpu_core/fpu/Priority Encoder.v
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:74: delay controls are ignored for synthesis. (VER-176)
Warning:  ../../accelerator/cpu_core/fpu/Addition-Subtraction.v:43: the undeclared symbol 'exp_a' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../../accelerator/cpu_core/fpu/Addition-Subtraction.v:44: the undeclared symbol 'exp_b' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../../accelerator/cpu_core/fpu/Addition-Subtraction.v:67: the undeclared symbol 'perform' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file ../../accelerator/cpu_core/fpu/Multiplication.v
Opening include file ../../accelerator/cpu_core/fpu/Division.v
Opening include file ../../accelerator/cpu_core/fpu/Iteration.v
Opening include file ../../accelerator/cpu_core/fpu/Comparison.v
Opening include file ../../accelerator/cpu_core/fpu/Converter.v
Opening include file ../../accelerator/mesh/../cpu_core/reg_file/reg_file.v
Warning:  ../../accelerator/mesh/../cpu_core/reg_file/reg_file.v:14: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/reg_file/reg_file.v:15: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../accelerator/mesh/../cpu_core/f_reg_file/f_reg_file.v
Warning:  ../../accelerator/mesh/../cpu_core/reg_file/reg_file.v:25: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/reg_file/reg_file.v:32: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/f_reg_file/f_reg_file.v:14: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/f_reg_file/f_reg_file.v:15: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/f_reg_file/f_reg_file.v:16: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../accelerator/mesh/../cpu_core/immediate_generation_unit/immediate_generation_unit.v
Warning:  ../../accelerator/mesh/../cpu_core/f_reg_file/f_reg_file.v:26: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/f_reg_file/f_reg_file.v:33: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v
Opening include file ../../accelerator/cpu_core/fpu/../support_modules/mux_2to1_3bit.v
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:59: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:66: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:67: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:76: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:81: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:108: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:123: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:141: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:152: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:159: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:160: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:164: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:171: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:172: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:179: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:184: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:201: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:208: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:222: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../accelerator/mesh/../cpu_core/control_unit/control_unit.v:236: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../accelerator/mesh/../cpu_core/branch_control_unit/branch_control_unit.v
Opening include file ../../accelerator/mesh/../cpu_core/forwarding_units/ex_forward_unit.v
Warning:  ../../accelerator/mesh/../cpu_core/branch_control_unit/branch_control_unit.v:22: delay controls are ignored for synthesis. (VER-176)
Opening include file ../../accelerator/mesh/../cpu_core/forwarding_units/mem_forward_unit.v
Opening include file ../../accelerator/mesh/../cpu_core/hazard_detection_unit/hazard_detection_unit.v
Opening include file ../../accelerator/mesh/../cpu_core/pipeline_flush_unit/pipeline_flush_unit.v
Opening include file ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_if_id.v
Opening include file ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_if_id.v:17: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_if_id.v:18: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_if_id.v:22: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_if_id.v:23: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:56: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:57: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:65: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:66: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:72: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:73: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:74: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:75: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:79: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:80: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:81: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:82: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:83: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:84: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:85: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:86: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:87: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:88: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:89: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:90: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:91: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:92: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:93: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:94: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:95: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:96: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:97: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:98: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:99: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:100: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:101: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:102: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v:103: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:41: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:43: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:44: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:45: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:46: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:56: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:65: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:66: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:72: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:73: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:74: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v:75: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../../accelerator/mesh/../cpu_core/support_modules/plus_4_adder.v
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:35: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:36: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:37: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:38: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:39: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:40: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:41: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:43: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../accelerator/mesh/../cpu_core/support_modules/plus_4_adder.v:8: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../accelerator/mesh/../cpu_core/support_modules/mux_4to1_32bit.v
Opening include file ../../accelerator/mesh/../cpu_core/support_modules/mux_2to1_32bit.v
Opening include file ../../accelerator/mesh/../cpu_core/instruction_memory/instruction_memory.v
Opening include file ../../accelerator/mesh/../cpu_core/data_memory/data_memory.v
Opening include file ../../accelerator/mesh/../network_interface/network_interface.v
Opening include file ../../accelerator/network_interface/fifo.v
Opening include file ../../accelerator/mesh/../router/router.v
Opening include file ../../accelerator/mesh/../neuron_bank/neuron_bank.v
Opening include file ../../accelerator/mesh/../neuron_core/neuron_core.v
Presto compilation completed successfully.
Elapsed = 00:00:00.15, CPU = 00:00:00.06
1
elaborate mesh
Presto compilation completed successfully. (mesh)
Information: Elaborating HDL template WORK:node instantiated from 'mesh' with the parameters {ADDR_X=0,ADDR_Y=0}. (ELAB-193)
Presto compilation completed successfully. (node_ADDR_X0_ADDR_Y0)
Information: Elaborating HDL template WORK:node instantiated from 'mesh' with the parameters {ADDR_X=1,ADDR_Y=0}. (ELAB-193)
Presto compilation completed successfully. (node_ADDR_X1_ADDR_Y0)
Information: Elaborating HDL template WORK:node instantiated from 'mesh' with the parameters {ADDR_X=0,ADDR_Y=1}. (ELAB-193)
Presto compilation completed successfully. (node_ADDR_X0_ADDR_Y1)
Information: Elaborating HDL template WORK:node instantiated from 'mesh' with the parameters {ADDR_X=1,ADDR_Y=1}. (ELAB-193)
Presto compilation completed successfully. (node_ADDR_X1_ADDR_Y1)
Information: Elaborating HDL template WORK:cpu instantiated from 'node_ADDR_X0_ADDR_Y0'. (ELAB-193)

Inferred memory devices in process
	in routine cpu line 308 in file
		'../../accelerator/mesh/../cpu_core/cpu/cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PC_reg        | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cpu)
Information: Elaborating HDL template WORK:instruction_memory instantiated from 'node_ADDR_X0_ADDR_Y0'. (ELAB-193)
Warning:  ../../accelerator/mesh/../cpu_core/instruction_memory/instruction_memory.v:13: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully. (instruction_memory)
Information: Elaborating HDL template WORK:data_memory instantiated from 'node_ADDR_X0_ADDR_Y0'. (ELAB-193)
Warning:  ../../accelerator/mesh/../cpu_core/data_memory/data_memory.v:29: The statements in initial blocks are ignored. (VER-281)

Statistics for case statements in always block at line 33 in file
	'../../accelerator/mesh/../cpu_core/data_memory/data_memory.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |     no/auto      |
===============================================

Statistics for case statements in always block at line 59 in file
	'../../accelerator/mesh/../cpu_core/data_memory/data_memory.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            61            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_memory line 33 in file
		'../../accelerator/mesh/../cpu_core/data_memory/data_memory.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop | 8192  |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (data_memory)
Module: data_memory, Elapsed Time: 00:00:07, CPU Time: 00:00:06, Total Mem: 701.30 MB, Mem: 282.73 MB, Time: Thu Nov 27 14:07:12 2025
Information: Elaborating HDL template WORK:neuron_bank instantiated from 'node_ADDR_X0_ADDR_Y0' with the parameters {NUM_NEURONS=4}. (ELAB-193)

Statistics for case statements in always block at line 82 in file
	'../../accelerator/mesh/../neuron_bank/neuron_bank.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           101            |     no/auto      |
===============================================

Statistics for case statements in always block at line 119 in file
	'../../accelerator/mesh/../neuron_bank/neuron_bank.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           122            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine neuron_bank_NUM_NEURONS4 line 82 in file
		'../../accelerator/mesh/../neuron_bank/neuron_bank.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  start_updates_reg  | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|  start_resets_reg   | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    params_a_reg     | Flip-flop |  128  |  Y  | Y  | Y  | N  | N  | N  | N  |
|    params_b_reg     | Flip-flop |  128  |  Y  | Y  | Y  | N  | N  | N  | N  |
|    params_c_reg     | Flip-flop |  128  |  Y  | Y  | Y  | N  | N  | N  | N  |
|    params_d_reg     | Flip-flop |  128  |  Y  | Y  | Y  | N  | N  | N  | N  |
|   params_vth_reg    | Flip-flop |  128  |  Y  | Y  | Y  | N  | N  | N  | N  |
|    inputs_i_reg     | Flip-flop |  128  |  Y  | Y  | Y  | N  | N  | N  | N  |
|      modes_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (neuron_bank_NUM_NEURONS4)
Information: Elaborating HDL template WORK:network_interface instantiated from 'node_ADDR_X0_ADDR_Y0'. (ELAB-193)
Presto compilation completed successfully. (network_interface)
Information: Elaborating HDL template WORK:router instantiated from 'node_ADDR_X0_ADDR_Y0' with the parameters {ADDR_X=0,ADDR_Y=0}. (ELAB-193)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)

Inferred memory devices in process
	in routine router_ADDR_X0_ADDR_Y0 line 85 in file
		'../../accelerator/mesh/../router/router.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rr_ptr_reg      | Flip-flop |  15   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (router_ADDR_X0_ADDR_Y0)
Information: Elaborating HDL template WORK:router instantiated from 'node_ADDR_X1_ADDR_Y0' with the parameters {ADDR_X=1,ADDR_Y=0}. (ELAB-193)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:57: Statement unreachable (Branch condition impossible to meet). (VER-61)

Inferred memory devices in process
	in routine router_ADDR_X1_ADDR_Y0 line 85 in file
		'../../accelerator/mesh/../router/router.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rr_ptr_reg      | Flip-flop |  15   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (router_ADDR_X1_ADDR_Y0)
Information: Elaborating HDL template WORK:router instantiated from 'node_ADDR_X0_ADDR_Y1' with the parameters {ADDR_X=0,ADDR_Y=1}. (ELAB-193)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../accelerator/mesh/../router/router.v:54: Statement unreachable (Branch condition impossible to meet). (VER-61)

Inferred memory devices in process
	in routine router_ADDR_X0_ADDR_Y1 line 85 in file
		'../../accelerator/mesh/../router/router.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rr_ptr_reg      | Flip-flop |  15   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (router_ADDR_X0_ADDR_Y1)
Information: Elaborating HDL template WORK:router instantiated from 'node_ADDR_X1_ADDR_Y1' with the parameters {ADDR_X=1,ADDR_Y=1}. (ELAB-193)

Inferred memory devices in process
	in routine router_ADDR_X1_ADDR_Y1 line 85 in file
		'../../accelerator/mesh/../router/router.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rr_ptr_reg      | Flip-flop |  15   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (router_ADDR_X1_ADDR_Y1)
Information: Elaborating HDL template WORK:plus_4_adder instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (plus_4_adder)
Information: Elaborating HDL template WORK:mux_2to1_32bit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (mux_2to1_32bit)
Information: Elaborating HDL template WORK:pr_if_id instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_if_id line 13 in file
		'../../accelerator/mesh/../cpu_core/pipeline_registers/pr_if_id.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| ID_INSTRUCTION_reg  | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      ID_PC_reg      | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pr_if_id)
Information: Elaborating HDL template WORK:control_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (control_unit)
Information: Elaborating HDL template WORK:reg_file instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine reg_file line 19 in file
		'../../accelerator/mesh/../cpu_core/reg_file/reg_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    REGISTERS_reg    | Flip-flop | 1024  |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (reg_file)
Information: Elaborating HDL template WORK:f_reg_file instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine f_reg_file line 20 in file
		'../../accelerator/mesh/../cpu_core/f_reg_file/f_reg_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    REGISTERS_reg    | Flip-flop | 1024  |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (f_reg_file)
Information: Elaborating HDL template WORK:immediate_generation_unit instantiated from 'cpu'. (ELAB-193)

Statistics for case statements in always block at line 18 in file
	'../../accelerator/mesh/../cpu_core/immediate_generation_unit/immediate_generation_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully. (immediate_generation_unit)
Information: Elaborating HDL template WORK:hazard_detection_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (hazard_detection_unit)
Information: Elaborating HDL template WORK:pipeline_flush_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (pipeline_flush_unit)
Information: Elaborating HDL template WORK:pr_id_ex instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_id_ex line 47 in file
		'../../accelerator/mesh/../cpu_core/pipeline_registers/pr_id_ex.v'.
=============================================================================================
|           Register Name           |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=============================================================================================
|      EX_WB_VALUE_SELECT_reg       | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|             EX_PC_reg             | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_REG_DATA1_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_NET_WRITE_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          EX_NET_READ_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         EX_REG_DATA2_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_FREG_DATA1_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_FREG_DATA2_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_FREG_DATA3_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_IMMEDIATE_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_WRITE_ADDR_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_READ_ADDR1_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_READ_ADDR2_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_READ_ADDR3_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_ALU_SELECT_reg         | Flip-flop |   6   |  Y  | Y  | N  | N  | N  | N  | N  |
|      EX_OPERAND1_SELECT_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      EX_OPERAND2_SELECT_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         EX_FPU_SELECT_reg         | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|          EX_REG_TYPE_reg          | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|        EX_REG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       EX_FREG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EX_DATA_MEM_WRITE_DATA_SELECT_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       EX_DATA_MEM_WRITE_reg       | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_DATA_MEM_READ_reg        | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|        EX_BRANCH_CTRL_reg         | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
=============================================================================================
Presto compilation completed successfully. (pr_id_ex)
Information: Elaborating HDL template WORK:mux_4to1_32bit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (mux_4to1_32bit)
Information: Elaborating HDL template WORK:alu instantiated from 'cpu'. (ELAB-193)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:58: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:68: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:81: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:84: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:94: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../accelerator/mesh/../cpu_core/alu/alu.v:98: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 72 in file
	'../../accelerator/mesh/../cpu_core/alu/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            75            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 102 in file
	'../../accelerator/mesh/../cpu_core/alu/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           104            |    auto/auto     |
===============================================
Presto compilation completed successfully. (alu)
Information: Elaborating HDL template WORK:fpu instantiated from 'cpu'. (ELAB-193)

Statistics for case statements in always block at line 100 in file
	'../../accelerator/mesh/../cpu_core/fpu/fpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fpu)
Information: Elaborating HDL template WORK:branch_control_unit instantiated from 'cpu'. (ELAB-193)

Statistics for case statements in always block at line 20 in file
	'../../accelerator/mesh/../cpu_core/branch_control_unit/branch_control_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    auto/auto     |
===============================================
Presto compilation completed successfully. (branch_control_unit)
Information: Elaborating HDL template WORK:ex_forward_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (ex_forward_unit)
Information: Elaborating HDL template WORK:pr_ex_mem instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_ex_mem line 37 in file
		'../../accelerator/mesh/../cpu_core/pipeline_registers/pr_ex_mem.v'.
==============================================================================================
|           Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==============================================================================================
|      MEM_WB_VALUE_SELECT_reg       | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|             MEM_PC_reg             | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|          MEM_ALU_OUT_reg           | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         MEM_REG_DATA2_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|          MEM_FPU_OUT_reg           | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         MEM_FREG_DATA2_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|       MEM_REG_WRITE_ADDR_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       MEM_REG_READ_ADDR2_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|          MEM_REG_TYPE_reg          | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|        MEM_REG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       MEM_FREG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         MEM_NET_WRITE_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          MEM_NET_READ_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| MEM_DATA_MEM_WRITE_DATA_SELECT_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       MEM_DATA_MEM_WRITE_reg       | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|       MEM_DATA_MEM_READ_reg        | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
==============================================================================================
Presto compilation completed successfully. (pr_ex_mem)
Information: Elaborating HDL template WORK:mem_forward_unit instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine mem_forward_unit line 17 in file
		'../../accelerator/mesh/../cpu_core/forwarding_units/mem_forward_unit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   MEM_FWD_SEL_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (mem_forward_unit)
Information: Elaborating HDL template WORK:pr_mem_wb instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_mem_wb line 31 in file
		'../../accelerator/mesh/../cpu_core/pipeline_registers/pr_mem_wb.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|  WB_WB_VALUE_SELECT_reg   | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|         WB_PC_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      WB_ALU_OUT_reg       | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
| WB_DATA_MEM_READ_DATA_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      WB_FPU_OUT_reg       | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|   WB_REG_WRITE_ADDR_reg   | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|    WB_REG_WRITE_EN_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   WB_FREG_WRITE_EN_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   WB_DATA_MEM_READ_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (pr_mem_wb)
Information: Elaborating HDL template WORK:neuron_core instantiated from 'neuron_bank_NUM_NEURONS4'. (ELAB-193)

Statistics for case statements in always block at line 91 in file
	'../../accelerator/mesh/../neuron_core/neuron_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           101            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine neuron_core line 91 in file
		'../../accelerator/mesh/../neuron_core/neuron_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fadd_sub_op_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        v_reg        | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        u_reg        | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| spike_detected_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      v_out_reg      | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      u_out_reg      | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    fcomp_op1_reg    | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|    fcomp_op2_reg    | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|    fmul_op1_reg     | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|    fmul_op2_reg     | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      temp1_reg      | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|    fadd_op1_reg     | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|    fadd_op2_reg     | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (neuron_core)
Information: Elaborating HDL template WORK:fifo instantiated from 'network_interface' with the parameters {DEPTH=16,DATA_WIDTH=32}. (ELAB-193)

Inferred memory devices in process
	in routine fifo_DEPTH16_DATA_WIDTH32 line 22 in file
		'../../accelerator/network_interface/fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  512  |  Y  | Y  | N  | N  | N  | N  | N  |
|     wr_ptr_reg      | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     rd_ptr_reg      | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      dout_reg       | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo_DEPTH16_DATA_WIDTH32)
Information: Elaborating HDL template WORK:mux_2to1_3bit instantiated from 'control_unit'. (ELAB-193)
Presto compilation completed successfully. (mux_2to1_3bit)
Information: Elaborating HDL template WORK:Addition_Subtraction instantiated from 'fpu'. (ELAB-193)
Presto compilation completed successfully. (Addition_Subtraction)
Information: Elaborating HDL template WORK:Multiplication instantiated from 'fpu'. (ELAB-193)
Presto compilation completed successfully. (Multiplication)
Information: Elaborating HDL template WORK:Division instantiated from 'fpu'. (ELAB-193)
Presto compilation completed successfully. (Division)
Information: Elaborating HDL template WORK:Comparison instantiated from 'fpu'. (ELAB-193)

Inferred memory devices in process
	in routine Comparison line 15 in file
		'../../accelerator/cpu_core/fpu/Comparison.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     result_reg      | Latch |   1   |  N  | Y  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (Comparison)
Information: Elaborating HDL template WORK:Floating_Point_to_Integer instantiated from 'fpu'. (ELAB-193)

Inferred memory devices in process
	in routine Floating_Point_to_Integer line 17 in file
		'../../accelerator/cpu_core/fpu/Converter.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|  Integer_Value_reg  | Latch |  23   |  Y  | Y  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (Floating_Point_to_Integer)
Information: Elaborating HDL template WORK:priority_encoder instantiated from 'Addition_Subtraction'. (ELAB-193)

Statistics for case statements in always block at line 19 in file
	'../../accelerator/cpu_core/fpu/Priority Encoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            21            |    auto/auto     |
===============================================
Presto compilation completed successfully. (priority_encoder)
Information: Elaborating HDL template WORK:Iteration instantiated from 'Division'. (ELAB-193)
Presto compilation completed successfully. (Iteration)
Information: Design elaboration summary: (FLW-8550)
Number of modules read: 42
Top level ports:        2
Total in all modules
  Ports:                6496
  Nets:                 113196
  Instances:            60638
Design summary end. (FLW-8551)
Elapsed = 00:00:11.76, CPU = 00:00:11.54
1
set_top_module mesh
Information: User units loaded from library 'NangateOpenCellLibrary' (LNK-040)
Information: Added key list 'DesignWare' to design 'mesh'. (DWS-0216)
Gensys attachment is created: presto_gensys.attach:LIB:mesh.design 
Elapsed = 00:00:23.53, CPU = 00:00:23.29
1
source ./tz_setup.tcl
The following clock gating options are applied to: top-level (design)
Minimum bitwidth: 1
Maximum fanout: Unlimited
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: This option -max_number_of_levels will be ignored during clock gating insertion/optimizations. (CGT-3003)
The following clock gating options are applied to: top-level (design)
Minimum bitwidth: 3
Maximum fanout: 8
The following clock gating style is applied to: top-level (design)
Target: pos_edge_flip_flop 
Test control position: before
Observation output: false
Information: The command 'create_mode' cleared the undo history. (UNDO-016)
Created scenario func@Cmax for mode func and corner Cmax
All analysis types are activated.
Created scenario func@Cmin for mode func and corner Cmin
All analysis types are activated.
Scenario func@Cmax (mode func corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario func@Cmin (mode func corner Cmin) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
****************************************
Report : scenario
Design : mesh
Version: V-2023.12-SP5-3
Date   : Thu Nov 27 14:07:41 2025
****************************************

                                                                     Leakage  Dynamic                              Cell  Signal
Name            Mode            Corner          Active  Setup  Hold  Power    Power    Max_tran  Max_cap  Min_cap  EM    EM
----------------------------------------------------------------------------------------------------------------------------------
func@Cmax *     func            Cmax            true    true   false true     true     true      true     true     false false
func@Cmin *     func            Cmin            true    true   false true     true     true      true     true     false false

1
rtl_opt -initial_map_only
Warning: app_option compile.flow.constant_and_unloaded_propagation_with_no_boundary_opt will be set as false during the rtl_opt. (RTLA-800)
Warning: Ignoring -as_user_default option since application option <opt.mux.rtla_use_xref_signatures> is global scoped. (NDMUI-1004)
Information: Starting 'rtl_opt -from conditioning -to conditioning' (FLW-8000)
Information: Time: 2025-11-27 14:07:45 / Session:  00:00:48 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1485 MB (FLW-8100)
Information: Timer using 8 threads
INFO: compile_fusion is running in balanced flow mode.
INFO: EIO v2 is enabled
INFO: Cost Function Configuration 0.5/0.5/0.5/0.5
Information: Structural Congestion Optimization technology (Early SCO) has been enabled. (SCO-0001)
****************************************
Report : report_tbcs
Version: V-2023.12-SP5-3
Date   : Thu Nov 27 14:07:49 2025
****************************************
INFO: Start environment monitoring: recipes
Information: Corner Cmin: no PVT mismatches. (PVT-032)
Information: Corner Cmax: no PVT mismatches. (PVT-032)
INFO: compile_fusion is running in balanced flow mode.
INFO: EIO v2 is enabled
INFO: Cost Function Configuration 0.5/0.5/0.5/0.5
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_55_G3/U0/U_131' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_55_G3/U0/U_131/A2' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_131' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_131/A2' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_34' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_34/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_34/B2' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_34/ZN' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_70' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_70/A1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_74' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_74/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_74/B2' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_74/ZN' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_76' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_76/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_76/B2' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_76/ZN' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_8710' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_8710/A2' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_55_G4/U0/U_131' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_55_G4/U0/U_131/A2' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G4/U0/U_131' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G4/U0/U_131/A2' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G4/U0/U_50' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G4/U0/U_50/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G4/U0/U_74' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G4/U0/U_74/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G4/U0/U_76' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/gt_58_G4/U0/U_76/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_55_G4/U0/U_14' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_55_G4/U0/U_14/A' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_55_G4/U0/U_34' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_55_G4/U0/U_34/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_55_G4/U0/U_74' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_55_G4/U0/U_74/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_55_G4/U0/U_74/B2' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_55_G4/U0/U_74/ZN' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_55_G4/U0/U_76' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_55_G4/U0/U_76/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_55_G4/U0/U_76/B2' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_55_G4/U0/U_76/ZN' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_58_G4/U0/U_131' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_58_G4/U0/U_131/A2' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_58_G4/U0/U_34' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_58_G4/U0/U_34/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_58_G4/U0/U_34/B2' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_58_G4/U0/U_34/ZN' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_58_G4/U0/U_74' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_58_G4/U0/U_74/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_58_G4/U0/U_74/B2' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_58_G4/U0/U_74/ZN' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_58_G4/U0/U_76' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_58_G4/U0/U_76/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_58_G4/U0/U_8710' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_58_G4/U0/U_8710/A2' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_55_G5/U0/U_14' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_55_G5/U0/U_14/A' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_58_G5/U0/U_131' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/gt_58_G5/U0/U_131/A2' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[1].COL_LOOP[0].u_node/ROUTER/gt_55_G2/U0/U_131' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[0].u_node/ROUTER/gt_55_G2/U0/U_131/A2' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[1].COL_LOOP[0].u_node/ROUTER/gt_58_G2/U0/U_14' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[0].u_node/ROUTER/gt_58_G2/U0/U_14/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[0].u_node/ROUTER/gt_58_G2/U0/U_14/A' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[0].u_node/ROUTER/gt_58_G2/U0/U_14/ZN' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[1].COL_LOOP[0].u_node/ROUTER/gt_58_G2/U0/U_76' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[0].u_node/ROUTER/gt_58_G2/U0/U_76/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[1].COL_LOOP[0].u_node/ROUTER/gt_55_G3/U0/U_131' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[0].u_node/ROUTER/gt_55_G3/U0/U_131/A2' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[1].COL_LOOP[0].u_node/ROUTER/gt_55_G3/U0/U_34' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[0].u_node/ROUTER/gt_55_G3/U0/U_34/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[1].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_34' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_34/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[1].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_70' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[0].u_node/ROUTER/gt_58_G3/U0/U_70/A1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_55_G2/U0/U_14' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_55_G2/U0/U_14/A' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_55_G2/U0/U_34' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_55_G2/U0/U_34/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_58_G2/U0/U_14' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_58_G2/U0/U_14/A' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_58_G2/U0/U_30' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_58_G2/U0/U_30/A1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_58_G2/U0/U_34' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_58_G2/U0/U_34/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_58_G2/U0/U_76' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_58_G2/U0/U_76/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_55_G5/U0/U_34' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_55_G5/U0/U_34/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_55_G5/U0/U_74' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_55_G5/U0/U_74/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_55_G5/U0/U_76' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_55_G5/U0/U_76/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_58_G5/U0/U_34' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/gt_58_G5/U0/U_34/B1' had a constraint.  The constraint is no longer applied. (CSTR-013)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / conditioning (FLW-8000)
Information: Time: 2025-11-27 14:08:40 / Session:  00:01:44 / Command:  00:00:55 / CPU:  00:01:14 / Memory: 2401 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / conditioning / Load Design (FLW-8000)
Information: Time: 2025-11-27 14:08:41 / Session:  00:01:44 / Command:  00:00:55 / CPU:  00:01:15 / Memory: 2401 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Load Design (FLW-8001)
Information: Time: 2025-11-27 14:08:45 / Session:  00:01:48 / Command:  00:01:00 / CPU:  00:01:19 / Memory: 2401 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / MV Cell Insertion (FLW-8000)
Information: Time: 2025-11-27 14:08:45 / Session:  00:01:48 / Command:  00:01:00 / CPU:  00:01:19 / Memory: 2401 MB (FLW-8100)
MV related app options set by user:
Information: Ending   rtl_opt / conditioning / MV Cell Insertion (FLW-8001)
Information: Time: 2025-11-27 14:08:45 / Session:  00:01:48 / Command:  00:01:00 / CPU:  00:01:19 / Memory: 2401 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Constant and Equal Register Detection (FLW-8000)
Information: Time: 2025-11-27 14:08:45 / Session:  00:01:48 / Command:  00:01:00 / CPU:  00:01:19 / Memory: 2401 MB (FLW-8100)
Information: The register ROW_LOOP[0].COL_LOOP[0].u_node/CPU/EX_FPU/FuI/Integer_Value_reg[23] is removed as constant '0'. (SQM-4100)
Information: The register ROW_LOOP[1].COL_LOOP[1].u_node/CPU/EX_FPU/FuI/Integer_Value_reg[23] is removed as constant '0'. (SQM-4100)
Information: The register ROW_LOOP[1].COL_LOOP[0].u_node/CPU/EX_FPU/FuI/Integer_Value_reg[23] is removed as constant '0'. (SQM-4100)
Information: The register ROW_LOOP[0].COL_LOOP[1].u_node/CPU/EX_FPU/FuI/Integer_Value_reg[23] is removed as constant '0'. (SQM-4100)
Information: The register ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/rr_ptr_reg[4][2] is removed as constant '0'. (SQM-4100)
Information: The register ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/rr_ptr_reg[4][1] is removed as constant '0'. (SQM-4100)
Information: The register ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/rr_ptr_reg[4][0] is removed as constant '0'. (SQM-4100)
Information: The register ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/rr_ptr_reg[1][2] is removed as constant '0'. (SQM-4100)
Information: The register ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/rr_ptr_reg[1][1] is removed as constant '0'. (SQM-4100)
Information: The register ROW_LOOP[0].COL_LOOP[0].u_node/ROUTER/rr_ptr_reg[1][0] is removed as constant '0'. (SQM-4100)
Information: 16 registers were removed as constant. Use report_transformed_registers for a list. (SQM-3100)
Information: 53908 registers were found constant but could not be removed due to restrictions. (SQM-3103)
Information: Register Bits Before Sharing = 57204, After Sharing = 57204, Savings = 0 (SQM-2000)
Information: 6 out of 16 SQM-4100 messages were not printed due to limit 10 (after 'rtl_opt' at rtla.tcl:14) (MSG-3913)
Information: Ending   rtl_opt / conditioning / Constant and Equal Register Detection (FLW-8001)
Information: Time: 2025-11-27 14:09:05 / Session:  00:02:09 / Command:  00:01:20 / CPU:  00:01:49 / Memory: 2515 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Register Merging (FLW-8000)
Information: Time: 2025-11-27 14:09:05 / Session:  00:02:09 / Command:  00:01:20 / CPU:  00:01:49 / Memory: 2515 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Register Merging (FLW-8001)
Information: Time: 2025-11-27 14:09:05 / Session:  00:02:09 / Command:  00:01:20 / CPU:  00:01:49 / Memory: 2515 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2025-11-27 14:09:05 / Session:  00:02:09 / Command:  00:01:20 / CPU:  00:01:49 / Memory: 2515 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2025-11-27 14:09:10 / Session:  00:02:13 / Command:  00:01:25 / CPU:  00:02:04 / Memory: 2515 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / High-Level Optimization and Technology Mapping (1) (FLW-8000)
Information: Time: 2025-11-27 14:09:21 / Session:  00:02:24 / Command:  00:01:36 / CPU:  00:02:15 / Memory: 2515 MB (FLW-8100)
Still running [1] (Session: 0.21 hr / Command: 0.20 hr / Memory: 2818.99 MB) (MSG-3999)
Information: CPU Load: 39%, Ram Free: 46 GB, Swap Free: 473 GB, Work Disk Free: 648 GB, Tmp Disk Free: 4 GB (MSG-3995)
Information: For the module "data_memory", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 535128 mux gate(s) with total area 935301.31. (MUX-1021)
Information: For the module "f_reg_file", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 3073 mux gate(s) with total area 5465.54. (MUX-1021)
Information: For the module "reg_file", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 2079 mux gate(s) with total area 3697.35. (MUX-1021)
Information: For the module "neuron_bank_NUM_NEURONS4", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1469 mux gate(s) with total area 2582.90. (MUX-1021)
Information: For the module "fifo_DEPTH16_DATA_WIDTH32", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 498 mux gate(s) with total area 884.67. (MUX-1021)
Information: For the module "neuron_core", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1644 mux gate(s) with total area 2861.20. (MUX-1021)
Information: For the module "router_ADDR_X1_ADDR_Y1", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1556 mux gate(s) with total area 2737.68. (MUX-1021)
Information: For the module "router_ADDR_X1_ADDR_Y0", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1202 mux gate(s) with total area 2115.52. (MUX-1021)
Information: For the module "pr_id_ex", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 302 mux gate(s) with total area 505.49. (MUX-1021)
Information: For the module "router_ADDR_X0_ADDR_Y1", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1088 mux gate(s) with total area 1915.25. (MUX-1021)
Information: For the module "router_ADDR_X0_ADDR_Y0", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 834 mux gate(s) with total area 1469.72. (MUX-1021)
Information: For the module "alu", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 776 mux gate(s) with total area 1375.43. (MUX-1021)
Information: For the module "pr_ex_mem", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 202 mux gate(s) with total area 339.03. (MUX-1021)
Information: For the module "pr_mem_wb", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 147 mux gate(s) with total area 250.08. (MUX-1021)
Information: For the module "Floating_Point_to_Integer", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 145 mux gate(s) with total area 245.25. (MUX-1021)
Information: For the module "control_unit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 50 mux gate(s) with total area 80.06. (MUX-1021)
Information: For the module "fpu", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1231 mux gate(s) with total area 2181.09. (MUX-1021)
Information: For the module "Addition_Subtraction", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 239 mux gate(s) with total area 422.64. (MUX-1021)
Information: For the module "pr_if_id", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 68 mux gate(s) with total area 117.16. (MUX-1021)
Information: For the module "cpu", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 36 mux gate(s) with total area 61.50. (MUX-1021)
Information: For the module "Multiplication", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 96 mux gate(s) with total area 166.97. (MUX-1021)
Information: For the module "branch_control_unit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 8 mux gate(s) with total area 12.96. (MUX-1021)
Information: For the module "Comparison", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 29 mux gate(s) with total area 38.88. (MUX-1021)
Information: For the module "node_ADDR_X1_ADDR_Y1", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 40 mux gate(s) with total area 71.16. (MUX-1021)
Information: For the module "node_ADDR_X0_ADDR_Y1", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 40 mux gate(s) with total area 71.16. (MUX-1021)
Information: For the module "node_ADDR_X1_ADDR_Y0", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 40 mux gate(s) with total area 71.16. (MUX-1021)
Information: For the module "node_ADDR_X0_ADDR_Y0", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 40 mux gate(s) with total area 71.16. (MUX-1021)
Information: For the module "immediate_generation_unit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 98 mux gate(s) with total area 170.53. (MUX-1021)
Information: For the module "mux_4to1_32bit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 96 mux gate(s) with total area 170.78. (MUX-1021)
Information: For the module "hazard_detection_unit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 11 mux gate(s) with total area 17.03. (MUX-1021)
Information: For the module "ex_forward_unit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 16 mux gate(s) with total area 24.65. (MUX-1021)
Information: For the module "mux_2to1_32bit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 32 mux gate(s) with total area 56.93. (MUX-1021)
Information: For the module "mem_forward_unit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1 mux gate(s) with total area 1.78. (MUX-1021)
Information: For the module "mux_2to1_3bit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 3 mux gate(s) with total area 5.34. (MUX-1021)
Information: Timer using 8 threads
Information: Ending   rtl_opt / conditioning / High-Level Optimization and Technology Mapping (1) (FLW-8001)
Information: Time: 2025-11-27 14:23:27 / Session:  00:16:30 / Command:  00:15:42 / CPU:  00:17:29 / Memory: 6467 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / High-Level Optimization and Technology Mapping (2) (FLW-8000)
Information: Time: 2025-11-27 14:23:27 / Session:  00:16:30 / Command:  00:15:42 / CPU:  00:17:29 / Memory: 6467 MB (FLW-8100)
Information: Added key list 'DesignWare' to design 'mesh'. (DWS-0216)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Information: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Information: 2 register's output was inverted. Use report_transformed_registers for a list. (SQM-2014)
Warning: Warning while mapping restricted inst: Can not swap restricted cell ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/C3028 since library does not have any suitable one-to-one replacement.  (CTM-1018)
Warning: Warning while mapping restricted inst: Can not swap restricted cell ROW_LOOP[0].COL_LOOP[1].u_node/ROUTER/C2955 since library does not have any suitable one-to-one replacement.  (CTM-1018)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Warning: Warning while mapping restricted inst: Can not swap restricted cell ROW_LOOP[1].COL_LOOP[0].u_node/ROUTER/C2918 since library does not have any suitable one-to-one replacement.  (CTM-1018)
Warning: Warning while mapping restricted inst: Can not swap restricted cell ROW_LOOP[1].COL_LOOP[0].u_node/ROUTER/C2927 since library does not have any suitable one-to-one replacement.  (CTM-1018)
Information: 8757 out of 8758 SQM-1040 messages were not printed due to limit 1  (MSG-3913)
Information: 8757 out of 8758 SQM-1074 messages were not printed due to limit 1  (MSG-3913)
Information: 1 out of 2 SQM-2014 messages were not printed due to limit 1  (MSG-3913)
Information: 64 out of 74 UNG-1002 messages were not printed due to limit 10  (MSG-3913)
Information: Ending   rtl_opt / conditioning / High-Level Optimization and Technology Mapping (2) (FLW-8001)
Information: Time: 2025-11-27 14:25:26 / Session:  00:18:29 / Command:  00:17:41 / CPU:  00:22:57 / Memory: 9330 MB (FLW-8100)
Information: RTL multibit banking summary. (SQM-2008)
	Total candidates in design:57184
	Total candidates ignored:  57072
	Total candidates banked:   0
	Banking Ratio of this pass:0.00%
	Banking ratio             :0.00% (Before banking 0.00%)
	Use report_multibit for details.
Information: Starting rtl_opt / conditioning / DFT Core Wrapper Analysis (FLW-8000)
Information: Time: 2025-11-27 14:25:27 / Session:  00:18:30 / Command:  00:17:42 / CPU:  00:22:58 / Memory: 9330 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / DFT Core Wrapper Analysis (FLW-8001)
Information: Time: 2025-11-27 14:25:27 / Session:  00:18:30 / Command:  00:17:42 / CPU:  00:22:58 / Memory: 9330 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-11-27 14:26:25 / Session:  00:19:29 / Command:  00:18:40 / CPU:  00:23:56 / Memory: 9330 MB (FLW-8100)
Information: 12 registers were found constant but could not be removed due to restrictions. (SQM-3103)
Information: Register Bits Before Sharing = 57184, After Sharing = 57184, Savings = 0 (SQM-2000)
Information: Starting rtl_opt / conditioning / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2025-11-27 14:26:45 / Session:  00:19:48 / Command:  00:19:00 / CPU:  00:24:16 / Memory: 9330 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2025-11-27 14:27:19 / Session:  00:20:22 / Command:  00:19:34 / CPU:  00:25:45 / Memory: 9330 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-11-27 14:27:19 / Session:  00:20:22 / Command:  00:19:34 / CPU:  00:25:45 / Memory: 9330 MB (FLW-8100)
Information: Result of rtl_opt / conditioning / Clock Gate Insertion (FLW-8500)
--------------------------------------------------------------------------------
|                             Clock Gating Options                             |
--------------------------------------------------------------------------------
|         Objects         |    Minimum Bitwidth     |      Maximum Fanout      |
--------------------------+-------------------------+---------------------------
|   top-level (design)    |          3 (d)          |      Unlimited (d)       |
--------------------------------------------------------------------------------

Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 4
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |        4728 |          54608 |      54608 |    95.65%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |  2436 |     2436
 Minimum Bitwidth Not Met.                                 |    48 |       48
 Not Processed.                                            |    92 |       92
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -    4454557.00           -     2467451              0.35      9329
Information: Ending   rtl_opt / conditioning (FLW-8001)
Information: Time: 2025-11-27 14:27:49 / Session:  00:20:52 / Command:  00:20:04 / CPU:  00:26:16 / Memory: 9330 MB (FLW-8100)
Information: Structural Congestion Optimization technology (Early SCO) has been enabled. (SCO-0001)
Warning: Technology layer 'M1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M2' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M3' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M5' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M6' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M7' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M2' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M3' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M5' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M6' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M7' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M2' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M3' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M5' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M6' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M7' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Summary of UPF Cells (UPF-532)
*******************************************************************************
                            Summary of UPF Cells                               
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: Timer using 8 threads
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 9 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 3 unique error and warning message tags while observing fast: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1   641  1 SQM-1040  WARNING   No cell bus will be mapped to multibit because there is no m... (MSG-3032)
Information:    96    96  0 CSTR-013  WARNING   Warning: Removed pin 'ROW_LOOP[1].COL_LOOP[1].u_node/ROUTER/... (MSG-3032)
Information:    30    30  0 NEX-001   WARNING   Warning: Technology layer 'MRDL' setting 'routing-direction'... (MSG-3032)
Information:   127   767  1        3  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 767 error&warning MSGs observed during fast (MSG-3103)
Info: FAST compile completed.
Information: Ending   'rtl_opt -from conditioning -to conditioning' (FLW-8001)
Information: Time: 2025-11-27 14:28:07 / Session:  00:21:10 / Command:  00:20:21 / CPU:  00:26:33 / Memory: 9330 MB (FLW-8100)
1
set_rtl_power_analysis_options -scenario func@Cmax -design mesh -strip_path mesh_tb/u_mesh -vcd "../../accelerator/mesh/novas.fsdb" -output_dir RTLA_WORKSPACE
Error: unknown option '-vcd' (CMD-010)
Error: extra positional option '../../accelerator/mesh/novas.fsdb' (CMD-012)
Information: script '/storage/e19129/projects/neuromorphic/e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs/code/power/power_v2/rtla.tcl'
            	stopped at line 16 due to error. (CMD-081)
Extended error info:

    while executing
"parse_proc_arguments -args $args RTL_OPTIONS"
    (procedure "set_rtl_power_analysis_options" line 9)
    invoked from within
"set_rtl_power_analysis_options -scenario func@Cmax -design mesh -strip_path mesh_tb/u_mesh -vcd "../../accelerator/mesh/novas.fsdb" -output_dir RTLA_W..."
    (file "/storage/e19129/projects/neuromorphic/e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs/code/power/power_v2/rtla.tcl" line 16)
 -- End Extended Error Info
rtl_shell> w[K