/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [14:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [18:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [7:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(in_data[148] & celloutsig_1_2z[4]);
  assign celloutsig_1_16z = ~(celloutsig_1_11z & celloutsig_1_13z[1]);
  assign celloutsig_0_7z = celloutsig_0_6z[1] | ~(celloutsig_0_4z);
  assign celloutsig_0_14z = ~(celloutsig_0_10z[2] ^ celloutsig_0_5z);
  assign celloutsig_1_7z = { 5'h00, celloutsig_1_4z, celloutsig_1_5z } + { in_data[173:169], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_9z = celloutsig_0_8z[6:3] + in_data[39:36];
  assign celloutsig_0_13z = celloutsig_0_7z == celloutsig_0_3z[0];
  assign celloutsig_0_2z = in_data[13:8] == { celloutsig_0_0z[14:10], celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[82:80] === celloutsig_0_0z[11:9];
  assign celloutsig_0_20z = celloutsig_0_10z[3:1] === { celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_0_21z = celloutsig_0_6z[13:1] === { celloutsig_0_0z[0], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_4z = { celloutsig_0_0z[5:2], celloutsig_0_2z, celloutsig_0_1z } >= celloutsig_0_3z[7:2];
  assign celloutsig_1_0z = in_data[151:129] >= in_data[118:96];
  assign celloutsig_1_6z = in_data[150:143] > { 7'h00, celloutsig_1_5z };
  assign celloutsig_1_12z = celloutsig_1_7z > { in_data[173:168], celloutsig_1_10z };
  assign celloutsig_0_28z = { celloutsig_0_3z[7:2], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_23z } > { celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_1_5z = ! celloutsig_1_2z;
  assign celloutsig_0_11z = ! celloutsig_0_8z[12:1];
  assign celloutsig_1_10z = celloutsig_1_9z[3:0] || celloutsig_1_1z[11:8];
  assign celloutsig_1_11z = { celloutsig_1_1z[11:10], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } || 1'h0;
  assign celloutsig_0_18z = { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_4z } || in_data[50:44];
  assign celloutsig_0_22z = celloutsig_0_18z & ~(celloutsig_0_15z[0]);
  assign celloutsig_0_54z = { celloutsig_0_15z[3:0], celloutsig_0_20z } % { 1'h1, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_28z };
  assign celloutsig_1_1z = { in_data[188:178], celloutsig_1_0z } % { 1'h1, in_data[163:156], celloutsig_1_0z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_9z = celloutsig_1_1z[5:1] % { 1'h1, celloutsig_1_2z[4:2], celloutsig_1_4z };
  assign celloutsig_0_12z = celloutsig_0_0z[12] ? { celloutsig_0_6z[9:7], celloutsig_0_1z } : { celloutsig_0_10z[4], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_1_19z = celloutsig_1_9z[1] & celloutsig_1_12z;
  assign celloutsig_0_24z = celloutsig_0_7z & celloutsig_0_2z;
  assign celloutsig_0_55z = ~^ in_data[24:20];
  assign celloutsig_0_5z = ^ { in_data[78:75], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[75:69], celloutsig_0_2z, celloutsig_0_1z } >> { in_data[15:9], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_6z = in_data[40:22] >> { celloutsig_0_3z[7:0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_18z = { in_data[119:117], celloutsig_1_2z, celloutsig_1_15z[1:0], celloutsig_1_16z } >> { celloutsig_1_9z[2:1], celloutsig_1_16z, in_data[120:116], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_4z } >> { celloutsig_0_8z[7:4], celloutsig_0_1z };
  assign celloutsig_0_23z = in_data[50:45] << { celloutsig_0_6z[16:15], celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_21z };
  assign celloutsig_0_8z = { celloutsig_0_6z[13:1], celloutsig_0_1z } <<< { in_data[49:38], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_2z = celloutsig_1_1z[9:4] ~^ { in_data[114:110], celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_8z[6:2] ~^ celloutsig_0_3z[8:4];
  assign celloutsig_0_26z = ~((celloutsig_0_22z & celloutsig_0_13z) | celloutsig_0_0z[13]);
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_0z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[70:56];
  always_latch
    if (!clkin_data[64]) celloutsig_1_13z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_13z = { celloutsig_1_7z, celloutsig_1_10z };
  assign { celloutsig_1_15z[0], celloutsig_1_15z[1] } = { celloutsig_1_5z, celloutsig_1_4z } ^ { celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_1_15z[7:2] = celloutsig_1_2z;
  assign { out_data[139:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
