#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Nov 14 19:42:38 2020
# Process ID: 19948
# Current directory: C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11892 C:\Users\imcol\Documents\School\Fall 2020\CECS 361\Final Project\workingclock\WorkingClock\WorkingClock.xpr
# Log file: C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock/vivado.log
# Journal file: C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock\vivado.jou
#-----------------------------------------------------------
start_guopopen_project {C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock/WorkingClock.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifieININFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'opopen_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 798.168 ; gain = 126.01upupdate_compile_order -fileset sources_exreset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Nov 14 19:47:18 2020] Launched synth_1...
Run output will be captured here: C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock/WorkingClock.runs/synth_1/runme.log
[Sat Nov 14 19:47:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock/WorkingClock.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF178A
set_property PROGRAM.FILE {C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock/WorkingClock.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock/WorkingClock.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Nov 14 19:57:30 2020] Launched synth_1...
Run output will be captured here: C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock/WorkingClock.runs/synth_1/runme.log
[Sat Nov 14 19:57:30 2020] Launched impl_1...
Run output will be captured here: C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock/WorkingClock.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock/WorkingClock.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock/WorkingClock.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Nov 14 20:10:03 2020] Launched synth_1...
Run output will be captured here: C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock/WorkingClock.runs/synth_1/runme.log
[Sat Nov 14 20:10:03 2020] Launched impl_1...
Run output will be captured here: C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock/WorkingClock.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock/WorkingClock.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Nov 14 20:19:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock/WorkingClock.runs/synth_1/runme.log
[Sat Nov 14 20:19:21 2020] Launched impl_1...
Run output will be captured here: C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock/WorkingClock.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock/WorkingClock.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Nov 14 20:24:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock/WorkingClock.runs/synth_1/runme.log
[Sat Nov 14 20:24:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock/WorkingClock.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/imcol/Documents/School/Fall 2020/CECS 361/Final Project/workingclock/WorkingClock/WorkingClock.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 14 20:28:03 2020...
