{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 09 16:35:01 2020 " "Info: Processing started: Sun Feb 09 16:35:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file part4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behave " "Info: Found design unit 1: FSM-Behave" {  } { { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/part4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info: Found entity 1: FSM" {  } { { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/part4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behave " "Info: Found design unit 1: RAM-Behave" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl2.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behave " "Info: Found design unit 1: ROM-Behave" {  } { { "Vhdl3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl3.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Info: Found entity 1: ROM" {  } { { "Vhdl3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl3.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"FSM\";  expecting \"component\" Vhdl4.vhd(19) " "Error (10500): VHDL syntax error at Vhdl4.vhd(19) near text \"FSM\";  expecting \"component\"" {  } { { "Vhdl4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl4.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"RAM\";  expecting \"component\" Vhdl4.vhd(26) " "Error (10500): VHDL syntax error at Vhdl4.vhd(26) near text \"RAM\";  expecting \"component\"" {  } { { "Vhdl4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl4.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ROM\";  expecting \"component\" Vhdl4.vhd(32) " "Error (10500): VHDL syntax error at Vhdl4.vhd(32) near text \"ROM\";  expecting \"component\"" {  } { { "Vhdl4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl4.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl4.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file vhdl4.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Error: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 09 16:35:07 2020 " "Error: Processing ended: Sun Feb 09 16:35:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Error: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Error: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
