.. _IP:lut_Sine:

PoC.mem.lut.Sine
################

.. only:: html

   .. |gh-src| image:: /_static/logos/GitHub-Mark-32px.png
               :scale: 40
               :target: https://github.com/VLSI-EDA/PoC/blob/master/src/mem/lut/lut_Sine.vhdl
               :alt: Source Code on GitHub
   .. |gh-tb| image:: /_static/logos/GitHub-Mark-32px.png
               :scale: 40
               :target: https://github.com/VLSI-EDA/PoC/blob/master/tb/mem/lut/lut_Sine_tb.vhdl
               :alt: Source Code on GitHub

   .. sidebar:: GitHub Links

      * |gh-src| :pocsrc:`Sourcecode <mem/lut/lut_Sine.vhdl>`
      * |gh-tb| :poctb:`Testbench <mem/lut/lut_Sine_tb.vhdl>`

.. TODO:: No documentation available.



.. rubric:: Entity Declaration:

.. literalinclude:: ../../../../src/mem/lut/lut_Sine.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 41-54



.. only:: latex

   Source file: :pocsrc:`mem/lut/lut_Sine.vhdl <mem/lut/lut_Sine.vhdl>`
