 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 32
Design : fir13_filter
Version: S-2021.06-SP5-5
Date   : Mon Jun 16 19:12:32 2025
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: x1_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_0_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  x1_reg_0_/CLK (DFFARX1_RVT)              0.00       1.00 r
  x1_reg_0_/Q (DFFARX1_RVT)                0.22       1.22 r
  x1[0] (net)                    3         0.00       1.22 r
  U133/Y (NAND2X0_RVT)                     0.05       1.27 f
  n30 (net)                      2         0.00       1.27 f
  U79/Y (INVX0_RVT)                        0.04       1.31 r
  intadd_8/CI (net)              1         0.00       1.31 r
  intadd_8/U8/CO (FADDX1_RVT)              0.09       1.40 r
  intadd_8/n7 (net)              1         0.00       1.40 r
  intadd_8/U7/S (FADDX1_RVT)               0.18       1.57 f
  intadd_8/SUM[1] (net)          7         0.00       1.57 f
  U80/Y (INVX0_RVT)                        0.05       1.63 r
  n94 (net)                      3         0.00       1.63 r
  U174/Y (AO22X1_RVT)                      0.08       1.71 r
  n98 (net)                      3         0.00       1.71 r
  U175/Y (INVX0_RVT)                       0.02       1.73 f
  n57 (net)                      1         0.00       1.73 f
  U176/Y (AO22X1_RVT)                      0.06       1.79 f
  n68 (net)                      1         0.00       1.79 f
  U191/S (FADDX1_RVT)                      0.15       1.93 r
  intadd_15/CI (net)             1         0.00       1.93 r
  intadd_15/U5/S (FADDX1_RVT)              0.15       2.08 f
  intadd_15/SUM[0] (net)         1         0.00       2.08 f
  intadd_18/U3/S (FADDX1_RVT)              0.16       2.24 r
  intadd_0/B[5] (net)            1         0.00       2.24 r
  intadd_0/U9/CO (FADDX1_RVT)              0.11       2.35 r
  intadd_0/n8 (net)              1         0.00       2.35 r
  intadd_0/U8/CO (FADDX1_RVT)              0.10       2.45 r
  intadd_0/n7 (net)              1         0.00       2.45 r
  intadd_0/U7/CO (FADDX1_RVT)              0.10       2.54 r
  intadd_0/n6 (net)              1         0.00       2.54 r
  intadd_0/U6/CO (FADDX1_RVT)              0.10       2.64 r
  intadd_0/n5 (net)              1         0.00       2.64 r
  intadd_0/U5/CO (FADDX1_RVT)              0.10       2.74 r
  intadd_0/n4 (net)              1         0.00       2.74 r
  intadd_0/U4/CO (FADDX1_RVT)              0.10       2.83 r
  intadd_0/n3 (net)              1         0.00       2.83 r
  intadd_0/U3/CO (FADDX1_RVT)              0.10       2.93 r
  intadd_0/n2 (net)              1         0.00       2.93 r
  intadd_0/U2/CO (FADDX1_RVT)              0.09       3.01 r
  intadd_0/n1 (net)              1         0.00       3.01 r
  U104/Y (INVX0_RVT)                       0.04       3.05 f
  intadd_17/B[3] (net)           1         0.00       3.05 f
  intadd_17/U2/S (FADDX1_RVT)              0.14       3.20 r
  N17 (net)                      1         0.00       3.20 r
  s2_0_reg_14_/D (DFFARX1_RVT)             0.00       3.20 r
  data arrival time                                   3.20

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  s2_0_reg_14_/CLK (DFFARX1_RVT)           0.00       3.71 r
  library setup time                      -0.06       3.65
  data required time                                  3.65
  -----------------------------------------------------------
  data required time                                  3.65
  data arrival time                                  -3.20
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: x1_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_0_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  x1_reg_0_/CLK (DFFARX1_RVT)              0.00       1.00 r
  x1_reg_0_/Q (DFFARX1_RVT)                0.22       1.22 r
  x1[0] (net)                    3         0.00       1.22 r
  U133/Y (NAND2X0_RVT)                     0.05       1.27 f
  n30 (net)                      2         0.00       1.27 f
  U79/Y (INVX0_RVT)                        0.04       1.31 r
  intadd_8/CI (net)              1         0.00       1.31 r
  intadd_8/U8/CO (FADDX1_RVT)              0.09       1.40 r
  intadd_8/n7 (net)              1         0.00       1.40 r
  intadd_8/U7/S (FADDX1_RVT)               0.18       1.57 f
  intadd_8/SUM[1] (net)          7         0.00       1.57 f
  U80/Y (INVX0_RVT)                        0.05       1.63 r
  n94 (net)                      3         0.00       1.63 r
  U174/Y (AO22X1_RVT)                      0.08       1.71 r
  n98 (net)                      3         0.00       1.71 r
  U175/Y (INVX0_RVT)                       0.02       1.73 f
  n57 (net)                      1         0.00       1.73 f
  U176/Y (AO22X1_RVT)                      0.06       1.79 f
  n68 (net)                      1         0.00       1.79 f
  U191/S (FADDX1_RVT)                      0.15       1.93 r
  intadd_15/CI (net)             1         0.00       1.93 r
  intadd_15/U5/S (FADDX1_RVT)              0.15       2.08 f
  intadd_15/SUM[0] (net)         1         0.00       2.08 f
  intadd_18/U3/S (FADDX1_RVT)              0.16       2.24 r
  intadd_0/B[5] (net)            1         0.00       2.24 r
  intadd_0/U9/CO (FADDX1_RVT)              0.11       2.35 r
  intadd_0/n8 (net)              1         0.00       2.35 r
  intadd_0/U8/CO (FADDX1_RVT)              0.10       2.45 r
  intadd_0/n7 (net)              1         0.00       2.45 r
  intadd_0/U7/CO (FADDX1_RVT)              0.10       2.54 r
  intadd_0/n6 (net)              1         0.00       2.54 r
  intadd_0/U6/CO (FADDX1_RVT)              0.10       2.64 r
  intadd_0/n5 (net)              1         0.00       2.64 r
  intadd_0/U5/CO (FADDX1_RVT)              0.10       2.74 r
  intadd_0/n4 (net)              1         0.00       2.74 r
  intadd_0/U4/CO (FADDX1_RVT)              0.10       2.83 r
  intadd_0/n3 (net)              1         0.00       2.83 r
  intadd_0/U3/CO (FADDX1_RVT)              0.10       2.93 r
  intadd_0/n2 (net)              1         0.00       2.93 r
  intadd_0/U2/CO (FADDX1_RVT)              0.09       3.01 r
  intadd_0/n1 (net)              1         0.00       3.01 r
  U104/Y (INVX0_RVT)                       0.04       3.05 f
  intadd_17/B[3] (net)           1         0.00       3.05 f
  intadd_17/U2/CO (FADDX1_RVT)             0.08       3.14 f
  intadd_17/n1 (net)             1         0.00       3.14 f
  U105/Y (INVX0_RVT)                       0.02       3.16 r
  N18 (net)                      1         0.00       3.16 r
  s2_0_reg_15_/D (DFFARX1_RVT)             0.00       3.16 r
  data arrival time                                   3.16

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  s2_0_reg_15_/CLK (DFFARX1_RVT)           0.00       3.71 r
  library setup time                      -0.05       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -3.16
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: s2_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_1_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  s2_1_reg_0_/CLK (DFFARX1_RVT)            0.00       1.00 r
  s2_1_reg_0_/Q (DFFARX1_RVT)              0.22       1.22 r
  s2_1[0] (net)                  4         0.00       1.22 r
  U127/Y (AO22X1_RVT)                      0.11       1.33 r
  intadd_4/B[0] (net)            5         0.00       1.33 r
  U73/Y (INVX0_RVT)                        0.06       1.40 f
  intadd_4/B[1] (net)            4         0.00       1.40 f
  U216/Y (AO22X1_RVT)                      0.10       1.50 f
  n113 (net)                     3         0.00       1.50 f
  U217/SO (HADDX1_RVT)                     0.11       1.61 r
  intadd_13/A[0] (net)           1         0.00       1.61 r
  intadd_13/U5/S (FADDX1_RVT)              0.15       1.76 f
  intadd_4/B[3] (net)            1         0.00       1.76 f
  intadd_4/U6/S (FADDX1_RVT)               0.16       1.92 r
  intadd_4/SUM[3] (net)          1         0.00       1.92 r
  intadd_16/U3/CO (FADDX1_RVT)             0.11       2.03 r
  intadd_16/n2 (net)             1         0.00       2.03 r
  intadd_16/U2/CO (FADDX1_RVT)             0.09       2.12 r
  intadd_16/n1 (net)             1         0.00       2.12 r
  U30/Y (INVX0_RVT)                        0.04       2.16 f
  intadd_3/B[0] (net)            1         0.00       2.16 f
  intadd_3/U9/S (FADDX1_RVT)               0.15       2.30 r
  intadd_3/SUM[0] (net)          1         0.00       2.30 r
  U48/Y (INVX0_RVT)                        0.04       2.34 f
  intadd_2/B[7] (net)            1         0.00       2.34 f
  intadd_2/U2/CO (FADDX1_RVT)              0.08       2.42 f
  intadd_2/n1 (net)              1         0.00       2.42 f
  U93/Y (INVX0_RVT)                        0.04       2.46 r
  intadd_3/B[1] (net)            1         0.00       2.46 r
  intadd_3/U8/CO (FADDX1_RVT)              0.10       2.56 r
  intadd_3/n7 (net)              1         0.00       2.56 r
  intadd_3/U7/CO (FADDX1_RVT)              0.10       2.66 r
  intadd_3/n6 (net)              1         0.00       2.66 r
  intadd_3/U6/CO (FADDX1_RVT)              0.10       2.76 r
  intadd_3/n5 (net)              1         0.00       2.76 r
  intadd_3/U5/CO (FADDX1_RVT)              0.10       2.85 r
  intadd_3/n4 (net)              1         0.00       2.85 r
  intadd_3/U4/CO (FADDX1_RVT)              0.10       2.95 r
  intadd_3/n3 (net)              1         0.00       2.95 r
  intadd_3/U3/CO (FADDX1_RVT)              0.10       3.04 r
  intadd_3/n2 (net)              1         0.00       3.04 r
  intadd_3/U2/S (FADDX1_RVT)               0.14       3.18 f
  N36 (net)                      1         0.00       3.18 f
  s2_1_reg_16_/D (DFFARX1_RVT)             0.00       3.18 f
  data arrival time                                   3.18

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  s2_1_reg_16_/CLK (DFFARX1_RVT)           0.00       3.71 r
  library setup time                      -0.02       3.69
  data required time                                  3.69
  -----------------------------------------------------------
  data required time                                  3.69
  data arrival time                                  -3.18
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: s2_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_1_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  s2_1_reg_0_/CLK (DFFARX1_RVT)            0.00       1.00 r
  s2_1_reg_0_/Q (DFFARX1_RVT)              0.22       1.22 r
  s2_1[0] (net)                  4         0.00       1.22 r
  U127/Y (AO22X1_RVT)                      0.11       1.33 r
  intadd_4/B[0] (net)            5         0.00       1.33 r
  U73/Y (INVX0_RVT)                        0.06       1.40 f
  intadd_4/B[1] (net)            4         0.00       1.40 f
  U216/Y (AO22X1_RVT)                      0.10       1.50 f
  n113 (net)                     3         0.00       1.50 f
  U217/SO (HADDX1_RVT)                     0.11       1.61 r
  intadd_13/A[0] (net)           1         0.00       1.61 r
  intadd_13/U5/S (FADDX1_RVT)              0.15       1.76 f
  intadd_4/B[3] (net)            1         0.00       1.76 f
  intadd_4/U6/S (FADDX1_RVT)               0.16       1.92 r
  intadd_4/SUM[3] (net)          1         0.00       1.92 r
  intadd_16/U3/CO (FADDX1_RVT)             0.11       2.03 r
  intadd_16/n2 (net)             1         0.00       2.03 r
  intadd_16/U2/CO (FADDX1_RVT)             0.09       2.12 r
  intadd_16/n1 (net)             1         0.00       2.12 r
  U30/Y (INVX0_RVT)                        0.04       2.16 f
  intadd_3/B[0] (net)            1         0.00       2.16 f
  intadd_3/U9/S (FADDX1_RVT)               0.15       2.30 r
  intadd_3/SUM[0] (net)          1         0.00       2.30 r
  U48/Y (INVX0_RVT)                        0.04       2.34 f
  intadd_2/B[7] (net)            1         0.00       2.34 f
  intadd_2/U2/CO (FADDX1_RVT)              0.08       2.42 f
  intadd_2/n1 (net)              1         0.00       2.42 f
  U93/Y (INVX0_RVT)                        0.04       2.46 r
  intadd_3/B[1] (net)            1         0.00       2.46 r
  intadd_3/U8/CO (FADDX1_RVT)              0.10       2.56 r
  intadd_3/n7 (net)              1         0.00       2.56 r
  intadd_3/U7/CO (FADDX1_RVT)              0.10       2.66 r
  intadd_3/n6 (net)              1         0.00       2.66 r
  intadd_3/U6/CO (FADDX1_RVT)              0.10       2.76 r
  intadd_3/n5 (net)              1         0.00       2.76 r
  intadd_3/U5/CO (FADDX1_RVT)              0.10       2.85 r
  intadd_3/n4 (net)              1         0.00       2.85 r
  intadd_3/U4/CO (FADDX1_RVT)              0.10       2.95 r
  intadd_3/n3 (net)              1         0.00       2.95 r
  intadd_3/U3/CO (FADDX1_RVT)              0.10       3.04 r
  intadd_3/n2 (net)              1         0.00       3.04 r
  intadd_3/U2/CO (FADDX1_RVT)              0.09       3.13 r
  intadd_3/n1 (net)              1         0.00       3.13 r
  U95/Y (INVX0_RVT)                        0.02       3.15 f
  N38 (net)                      1         0.00       3.15 f
  s2_1_reg_18_/D (DFFARX1_RVT)             0.00       3.15 f
  data arrival time                                   3.15

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  s2_1_reg_18_/CLK (DFFARX1_RVT)           0.00       3.71 r
  library setup time                      -0.02       3.69
  data required time                                  3.69
  -----------------------------------------------------------
  data required time                                  3.69
  data arrival time                                  -3.15
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: s2_1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  s2_1_reg_1_/CLK (DFFARX1_RVT)            0.00       1.00 r
  s2_1_reg_1_/Q (DFFARX1_RVT)              0.22       1.22 r
  s2_1[1] (net)                  2         0.00       1.22 r
  U141/Y (OA21X1_RVT)                      0.07       1.29 r
  n31 (net)                      1         0.00       1.29 r
  U142/Y (AO22X1_RVT)                      0.07       1.36 r
  n32 (net)                      2         0.00       1.36 r
  U143/Y (AO222X1_RVT)                     0.12       1.48 r
  n33 (net)                      2         0.00       1.48 r
  U144/Y (AO222X1_RVT)                     0.12       1.60 r
  n34 (net)                      2         0.00       1.60 r
  U145/Y (AO222X1_RVT)                     0.12       1.72 r
  n35 (net)                      2         0.00       1.72 r
  U146/Y (AO222X1_RVT)                     0.12       1.85 r
  n36 (net)                      2         0.00       1.85 r
  U147/Y (AO222X1_RVT)                     0.12       1.97 r
  n37 (net)                      2         0.00       1.97 r
  U148/Y (AO222X1_RVT)                     0.12       2.09 r
  n38 (net)                      2         0.00       2.09 r
  U149/Y (AO222X1_RVT)                     0.13       2.22 r
  intadd_1/CI (net)              1         0.00       2.22 r
  intadd_1/U10/CO (FADDX1_RVT)             0.10       2.32 r
  intadd_1/n9 (net)              1         0.00       2.32 r
  intadd_1/U9/CO (FADDX1_RVT)              0.10       2.41 r
  intadd_1/n8 (net)              1         0.00       2.41 r
  intadd_1/U8/CO (FADDX1_RVT)              0.10       2.51 r
  intadd_1/n7 (net)              1         0.00       2.51 r
  intadd_1/U7/CO (FADDX1_RVT)              0.10       2.60 r
  intadd_1/n6 (net)              1         0.00       2.60 r
  intadd_1/U6/CO (FADDX1_RVT)              0.10       2.70 r
  intadd_1/n5 (net)              1         0.00       2.70 r
  intadd_1/U5/CO (FADDX1_RVT)              0.10       2.79 r
  intadd_1/n4 (net)              1         0.00       2.79 r
  intadd_1/U4/CO (FADDX1_RVT)              0.10       2.89 r
  intadd_1/n3 (net)              1         0.00       2.89 r
  intadd_1/U3/CO (FADDX1_RVT)              0.10       2.99 r
  intadd_1/n2 (net)              1         0.00       2.99 r
  intadd_1/U2/S (FADDX1_RVT)               0.14       3.13 f
  N47 (net)                      1         0.00       3.13 f
  acc_reg_17_/D (DFFARX1_RVT)              0.00       3.13 f
  data arrival time                                   3.13

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  acc_reg_17_/CLK (DFFARX1_RVT)            0.00       3.71 r
  library setup time                      -0.02       3.69
  data required time                                  3.69
  -----------------------------------------------------------
  data required time                                  3.69
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: x1_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_0_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  x1_reg_0_/CLK (DFFARX1_RVT)              0.00       1.00 r
  x1_reg_0_/Q (DFFARX1_RVT)                0.22       1.22 r
  x1[0] (net)                    3         0.00       1.22 r
  U133/Y (NAND2X0_RVT)                     0.05       1.27 f
  n30 (net)                      2         0.00       1.27 f
  U79/Y (INVX0_RVT)                        0.04       1.31 r
  intadd_8/CI (net)              1         0.00       1.31 r
  intadd_8/U8/CO (FADDX1_RVT)              0.09       1.40 r
  intadd_8/n7 (net)              1         0.00       1.40 r
  intadd_8/U7/S (FADDX1_RVT)               0.18       1.57 f
  intadd_8/SUM[1] (net)          7         0.00       1.57 f
  U80/Y (INVX0_RVT)                        0.05       1.63 r
  n94 (net)                      3         0.00       1.63 r
  U174/Y (AO22X1_RVT)                      0.08       1.71 r
  n98 (net)                      3         0.00       1.71 r
  U175/Y (INVX0_RVT)                       0.02       1.73 f
  n57 (net)                      1         0.00       1.73 f
  U176/Y (AO22X1_RVT)                      0.06       1.79 f
  n68 (net)                      1         0.00       1.79 f
  U191/S (FADDX1_RVT)                      0.15       1.93 r
  intadd_15/CI (net)             1         0.00       1.93 r
  intadd_15/U5/S (FADDX1_RVT)              0.15       2.08 f
  intadd_15/SUM[0] (net)         1         0.00       2.08 f
  intadd_18/U3/S (FADDX1_RVT)              0.16       2.24 r
  intadd_0/B[5] (net)            1         0.00       2.24 r
  intadd_0/U9/CO (FADDX1_RVT)              0.11       2.35 r
  intadd_0/n8 (net)              1         0.00       2.35 r
  intadd_0/U8/CO (FADDX1_RVT)              0.10       2.45 r
  intadd_0/n7 (net)              1         0.00       2.45 r
  intadd_0/U7/CO (FADDX1_RVT)              0.10       2.54 r
  intadd_0/n6 (net)              1         0.00       2.54 r
  intadd_0/U6/CO (FADDX1_RVT)              0.10       2.64 r
  intadd_0/n5 (net)              1         0.00       2.64 r
  intadd_0/U5/CO (FADDX1_RVT)              0.10       2.74 r
  intadd_0/n4 (net)              1         0.00       2.74 r
  intadd_0/U4/CO (FADDX1_RVT)              0.10       2.83 r
  intadd_0/n3 (net)              1         0.00       2.83 r
  intadd_0/U3/CO (FADDX1_RVT)              0.10       2.93 r
  intadd_0/n2 (net)              1         0.00       2.93 r
  intadd_0/U2/S (FADDX1_RVT)               0.14       3.07 f
  intadd_0/SUM[12] (net)         1         0.00       3.07 f
  U103/Y (INVX0_RVT)                       0.03       3.09 r
  N16 (net)                      1         0.00       3.09 r
  s2_0_reg_13_/D (DFFARX1_RVT)             0.00       3.09 r
  data arrival time                                   3.09

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  s2_0_reg_13_/CLK (DFFARX1_RVT)           0.00       3.71 r
  library setup time                      -0.05       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -3.09
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: s2_1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  s2_1_reg_1_/CLK (DFFARX1_RVT)            0.00       1.00 r
  s2_1_reg_1_/Q (DFFARX1_RVT)              0.22       1.22 r
  s2_1[1] (net)                  2         0.00       1.22 r
  U141/Y (OA21X1_RVT)                      0.07       1.29 r
  n31 (net)                      1         0.00       1.29 r
  U142/Y (AO22X1_RVT)                      0.07       1.36 r
  n32 (net)                      2         0.00       1.36 r
  U143/Y (AO222X1_RVT)                     0.12       1.48 r
  n33 (net)                      2         0.00       1.48 r
  U144/Y (AO222X1_RVT)                     0.12       1.60 r
  n34 (net)                      2         0.00       1.60 r
  U145/Y (AO222X1_RVT)                     0.12       1.72 r
  n35 (net)                      2         0.00       1.72 r
  U146/Y (AO222X1_RVT)                     0.12       1.85 r
  n36 (net)                      2         0.00       1.85 r
  U147/Y (AO222X1_RVT)                     0.12       1.97 r
  n37 (net)                      2         0.00       1.97 r
  U148/Y (AO222X1_RVT)                     0.12       2.09 r
  n38 (net)                      2         0.00       2.09 r
  U149/Y (AO222X1_RVT)                     0.13       2.22 r
  intadd_1/CI (net)              1         0.00       2.22 r
  intadd_1/U10/CO (FADDX1_RVT)             0.10       2.32 r
  intadd_1/n9 (net)              1         0.00       2.32 r
  intadd_1/U9/CO (FADDX1_RVT)              0.10       2.41 r
  intadd_1/n8 (net)              1         0.00       2.41 r
  intadd_1/U8/CO (FADDX1_RVT)              0.10       2.51 r
  intadd_1/n7 (net)              1         0.00       2.51 r
  intadd_1/U7/CO (FADDX1_RVT)              0.10       2.60 r
  intadd_1/n6 (net)              1         0.00       2.60 r
  intadd_1/U6/CO (FADDX1_RVT)              0.10       2.70 r
  intadd_1/n5 (net)              1         0.00       2.70 r
  intadd_1/U5/CO (FADDX1_RVT)              0.10       2.79 r
  intadd_1/n4 (net)              1         0.00       2.79 r
  intadd_1/U4/CO (FADDX1_RVT)              0.10       2.89 r
  intadd_1/n3 (net)              1         0.00       2.89 r
  intadd_1/U3/CO (FADDX1_RVT)              0.10       2.99 r
  intadd_1/n2 (net)              1         0.00       2.99 r
  intadd_1/U2/CO (FADDX1_RVT)              0.09       3.07 r
  intadd_1/n1 (net)              1         0.00       3.07 r
  U90/Y (INVX0_RVT)                        0.02       3.10 f
  N48 (net)                      1         0.00       3.10 f
  acc_reg_19_/D (DFFARX1_RVT)              0.00       3.10 f
  data arrival time                                   3.10

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  acc_reg_19_/CLK (DFFARX1_RVT)            0.00       3.71 r
  library setup time                      -0.02       3.69
  data required time                                  3.69
  -----------------------------------------------------------
  data required time                                  3.69
  data arrival time                                  -3.10
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: s2_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_1_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  s2_1_reg_0_/CLK (DFFARX1_RVT)            0.00       1.00 r
  s2_1_reg_0_/Q (DFFARX1_RVT)              0.22       1.22 r
  s2_1[0] (net)                  4         0.00       1.22 r
  U127/Y (AO22X1_RVT)                      0.11       1.33 r
  intadd_4/B[0] (net)            5         0.00       1.33 r
  U73/Y (INVX0_RVT)                        0.06       1.40 f
  intadd_4/B[1] (net)            4         0.00       1.40 f
  U216/Y (AO22X1_RVT)                      0.10       1.50 f
  n113 (net)                     3         0.00       1.50 f
  U217/SO (HADDX1_RVT)                     0.11       1.61 r
  intadd_13/A[0] (net)           1         0.00       1.61 r
  intadd_13/U5/S (FADDX1_RVT)              0.15       1.76 f
  intadd_4/B[3] (net)            1         0.00       1.76 f
  intadd_4/U6/S (FADDX1_RVT)               0.16       1.92 r
  intadd_4/SUM[3] (net)          1         0.00       1.92 r
  intadd_16/U3/CO (FADDX1_RVT)             0.11       2.03 r
  intadd_16/n2 (net)             1         0.00       2.03 r
  intadd_16/U2/CO (FADDX1_RVT)             0.09       2.12 r
  intadd_16/n1 (net)             1         0.00       2.12 r
  U30/Y (INVX0_RVT)                        0.04       2.16 f
  intadd_3/B[0] (net)            1         0.00       2.16 f
  intadd_3/U9/S (FADDX1_RVT)               0.15       2.30 r
  intadd_3/SUM[0] (net)          1         0.00       2.30 r
  U48/Y (INVX0_RVT)                        0.04       2.34 f
  intadd_2/B[7] (net)            1         0.00       2.34 f
  intadd_2/U2/CO (FADDX1_RVT)              0.08       2.42 f
  intadd_2/n1 (net)              1         0.00       2.42 f
  U93/Y (INVX0_RVT)                        0.04       2.46 r
  intadd_3/B[1] (net)            1         0.00       2.46 r
  intadd_3/U8/CO (FADDX1_RVT)              0.10       2.56 r
  intadd_3/n7 (net)              1         0.00       2.56 r
  intadd_3/U7/CO (FADDX1_RVT)              0.10       2.66 r
  intadd_3/n6 (net)              1         0.00       2.66 r
  intadd_3/U6/CO (FADDX1_RVT)              0.10       2.76 r
  intadd_3/n5 (net)              1         0.00       2.76 r
  intadd_3/U5/CO (FADDX1_RVT)              0.10       2.85 r
  intadd_3/n4 (net)              1         0.00       2.85 r
  intadd_3/U4/CO (FADDX1_RVT)              0.10       2.95 r
  intadd_3/n3 (net)              1         0.00       2.95 r
  intadd_3/U3/S (FADDX1_RVT)               0.14       3.09 f
  N35 (net)                      1         0.00       3.09 f
  s2_1_reg_15_/D (DFFARX1_RVT)             0.00       3.09 f
  data arrival time                                   3.09

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  s2_1_reg_15_/CLK (DFFARX1_RVT)           0.00       3.71 r
  library setup time                      -0.02       3.69
  data required time                                  3.69
  -----------------------------------------------------------
  data required time                                  3.69
  data arrival time                                  -3.09
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: s2_1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  s2_1_reg_1_/CLK (DFFARX1_RVT)            0.00       1.00 r
  s2_1_reg_1_/Q (DFFARX1_RVT)              0.22       1.22 r
  s2_1[1] (net)                  2         0.00       1.22 r
  U141/Y (OA21X1_RVT)                      0.07       1.29 r
  n31 (net)                      1         0.00       1.29 r
  U142/Y (AO22X1_RVT)                      0.07       1.36 r
  n32 (net)                      2         0.00       1.36 r
  U143/Y (AO222X1_RVT)                     0.12       1.48 r
  n33 (net)                      2         0.00       1.48 r
  U144/Y (AO222X1_RVT)                     0.12       1.60 r
  n34 (net)                      2         0.00       1.60 r
  U145/Y (AO222X1_RVT)                     0.12       1.72 r
  n35 (net)                      2         0.00       1.72 r
  U146/Y (AO222X1_RVT)                     0.12       1.85 r
  n36 (net)                      2         0.00       1.85 r
  U147/Y (AO222X1_RVT)                     0.12       1.97 r
  n37 (net)                      2         0.00       1.97 r
  U148/Y (AO222X1_RVT)                     0.12       2.09 r
  n38 (net)                      2         0.00       2.09 r
  U149/Y (AO222X1_RVT)                     0.13       2.22 r
  intadd_1/CI (net)              1         0.00       2.22 r
  intadd_1/U10/CO (FADDX1_RVT)             0.10       2.32 r
  intadd_1/n9 (net)              1         0.00       2.32 r
  intadd_1/U9/CO (FADDX1_RVT)              0.10       2.41 r
  intadd_1/n8 (net)              1         0.00       2.41 r
  intadd_1/U8/CO (FADDX1_RVT)              0.10       2.51 r
  intadd_1/n7 (net)              1         0.00       2.51 r
  intadd_1/U7/CO (FADDX1_RVT)              0.10       2.60 r
  intadd_1/n6 (net)              1         0.00       2.60 r
  intadd_1/U6/CO (FADDX1_RVT)              0.10       2.70 r
  intadd_1/n5 (net)              1         0.00       2.70 r
  intadd_1/U5/CO (FADDX1_RVT)              0.10       2.79 r
  intadd_1/n4 (net)              1         0.00       2.79 r
  intadd_1/U4/CO (FADDX1_RVT)              0.10       2.89 r
  intadd_1/n3 (net)              1         0.00       2.89 r
  intadd_1/U3/S (FADDX1_RVT)               0.14       3.03 f
  N46 (net)                      1         0.00       3.03 f
  acc_reg_16_/D (DFFARX1_RVT)              0.00       3.03 f
  data arrival time                                   3.03

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  acc_reg_16_/CLK (DFFARX1_RVT)            0.00       3.71 r
  library setup time                      -0.02       3.69
  data required time                                  3.69
  -----------------------------------------------------------
  data required time                                  3.69
  data arrival time                                  -3.03
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: x1_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_0_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  x1_reg_0_/CLK (DFFARX1_RVT)              0.00       1.00 r
  x1_reg_0_/Q (DFFARX1_RVT)                0.22       1.22 r
  x1[0] (net)                    3         0.00       1.22 r
  U133/Y (NAND2X0_RVT)                     0.05       1.27 f
  n30 (net)                      2         0.00       1.27 f
  U79/Y (INVX0_RVT)                        0.04       1.31 r
  intadd_8/CI (net)              1         0.00       1.31 r
  intadd_8/U8/CO (FADDX1_RVT)              0.09       1.40 r
  intadd_8/n7 (net)              1         0.00       1.40 r
  intadd_8/U7/S (FADDX1_RVT)               0.18       1.57 f
  intadd_8/SUM[1] (net)          7         0.00       1.57 f
  U80/Y (INVX0_RVT)                        0.05       1.63 r
  n94 (net)                      3         0.00       1.63 r
  U174/Y (AO22X1_RVT)                      0.08       1.71 r
  n98 (net)                      3         0.00       1.71 r
  U175/Y (INVX0_RVT)                       0.02       1.73 f
  n57 (net)                      1         0.00       1.73 f
  U176/Y (AO22X1_RVT)                      0.06       1.79 f
  n68 (net)                      1         0.00       1.79 f
  U191/S (FADDX1_RVT)                      0.15       1.93 r
  intadd_15/CI (net)             1         0.00       1.93 r
  intadd_15/U5/S (FADDX1_RVT)              0.15       2.08 f
  intadd_15/SUM[0] (net)         1         0.00       2.08 f
  intadd_18/U3/S (FADDX1_RVT)              0.16       2.24 r
  intadd_0/B[5] (net)            1         0.00       2.24 r
  intadd_0/U9/CO (FADDX1_RVT)              0.11       2.35 r
  intadd_0/n8 (net)              1         0.00       2.35 r
  intadd_0/U8/CO (FADDX1_RVT)              0.10       2.45 r
  intadd_0/n7 (net)              1         0.00       2.45 r
  intadd_0/U7/CO (FADDX1_RVT)              0.10       2.54 r
  intadd_0/n6 (net)              1         0.00       2.54 r
  intadd_0/U6/CO (FADDX1_RVT)              0.10       2.64 r
  intadd_0/n5 (net)              1         0.00       2.64 r
  intadd_0/U5/CO (FADDX1_RVT)              0.10       2.74 r
  intadd_0/n4 (net)              1         0.00       2.74 r
  intadd_0/U4/CO (FADDX1_RVT)              0.10       2.83 r
  intadd_0/n3 (net)              1         0.00       2.83 r
  intadd_0/U3/S (FADDX1_RVT)               0.14       2.97 f
  intadd_0/SUM[11] (net)         1         0.00       2.97 f
  U102/Y (INVX0_RVT)                       0.03       3.00 r
  N15 (net)                      1         0.00       3.00 r
  s2_0_reg_12_/D (DFFARX1_RVT)             0.00       3.00 r
  data arrival time                                   3.00

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  s2_0_reg_12_/CLK (DFFARX1_RVT)           0.00       3.71 r
  library setup time                      -0.05       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -3.00
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: s2_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_1_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  s2_1_reg_0_/CLK (DFFARX1_RVT)            0.00       1.00 r
  s2_1_reg_0_/Q (DFFARX1_RVT)              0.22       1.22 r
  s2_1[0] (net)                  4         0.00       1.22 r
  U127/Y (AO22X1_RVT)                      0.11       1.33 r
  intadd_4/B[0] (net)            5         0.00       1.33 r
  U73/Y (INVX0_RVT)                        0.06       1.40 f
  intadd_4/B[1] (net)            4         0.00       1.40 f
  U216/Y (AO22X1_RVT)                      0.10       1.50 f
  n113 (net)                     3         0.00       1.50 f
  U217/SO (HADDX1_RVT)                     0.11       1.61 r
  intadd_13/A[0] (net)           1         0.00       1.61 r
  intadd_13/U5/S (FADDX1_RVT)              0.15       1.76 f
  intadd_4/B[3] (net)            1         0.00       1.76 f
  intadd_4/U6/S (FADDX1_RVT)               0.16       1.92 r
  intadd_4/SUM[3] (net)          1         0.00       1.92 r
  intadd_16/U3/CO (FADDX1_RVT)             0.11       2.03 r
  intadd_16/n2 (net)             1         0.00       2.03 r
  intadd_16/U2/CO (FADDX1_RVT)             0.09       2.12 r
  intadd_16/n1 (net)             1         0.00       2.12 r
  U30/Y (INVX0_RVT)                        0.04       2.16 f
  intadd_3/B[0] (net)            1         0.00       2.16 f
  intadd_3/U9/S (FADDX1_RVT)               0.15       2.30 r
  intadd_3/SUM[0] (net)          1         0.00       2.30 r
  U48/Y (INVX0_RVT)                        0.04       2.34 f
  intadd_2/B[7] (net)            1         0.00       2.34 f
  intadd_2/U2/CO (FADDX1_RVT)              0.08       2.42 f
  intadd_2/n1 (net)              1         0.00       2.42 f
  U93/Y (INVX0_RVT)                        0.04       2.46 r
  intadd_3/B[1] (net)            1         0.00       2.46 r
  intadd_3/U8/CO (FADDX1_RVT)              0.10       2.56 r
  intadd_3/n7 (net)              1         0.00       2.56 r
  intadd_3/U7/CO (FADDX1_RVT)              0.10       2.66 r
  intadd_3/n6 (net)              1         0.00       2.66 r
  intadd_3/U6/CO (FADDX1_RVT)              0.10       2.76 r
  intadd_3/n5 (net)              1         0.00       2.76 r
  intadd_3/U5/CO (FADDX1_RVT)              0.10       2.85 r
  intadd_3/n4 (net)              1         0.00       2.85 r
  intadd_3/U4/S (FADDX1_RVT)               0.14       2.99 f
  N34 (net)                      1         0.00       2.99 f
  s2_1_reg_14_/D (DFFARX1_RVT)             0.00       2.99 f
  data arrival time                                   2.99

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  s2_1_reg_14_/CLK (DFFARX1_RVT)           0.00       3.71 r
  library setup time                      -0.02       3.69
  data required time                                  3.69
  -----------------------------------------------------------
  data required time                                  3.69
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: s2_1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  s2_1_reg_1_/CLK (DFFARX1_RVT)            0.00       1.00 r
  s2_1_reg_1_/Q (DFFARX1_RVT)              0.22       1.22 r
  s2_1[1] (net)                  2         0.00       1.22 r
  U141/Y (OA21X1_RVT)                      0.07       1.29 r
  n31 (net)                      1         0.00       1.29 r
  U142/Y (AO22X1_RVT)                      0.07       1.36 r
  n32 (net)                      2         0.00       1.36 r
  U143/Y (AO222X1_RVT)                     0.12       1.48 r
  n33 (net)                      2         0.00       1.48 r
  U144/Y (AO222X1_RVT)                     0.12       1.60 r
  n34 (net)                      2         0.00       1.60 r
  U145/Y (AO222X1_RVT)                     0.12       1.72 r
  n35 (net)                      2         0.00       1.72 r
  U146/Y (AO222X1_RVT)                     0.12       1.85 r
  n36 (net)                      2         0.00       1.85 r
  U147/Y (AO222X1_RVT)                     0.12       1.97 r
  n37 (net)                      2         0.00       1.97 r
  U148/Y (AO222X1_RVT)                     0.12       2.09 r
  n38 (net)                      2         0.00       2.09 r
  U149/Y (AO222X1_RVT)                     0.13       2.22 r
  intadd_1/CI (net)              1         0.00       2.22 r
  intadd_1/U10/CO (FADDX1_RVT)             0.10       2.32 r
  intadd_1/n9 (net)              1         0.00       2.32 r
  intadd_1/U9/CO (FADDX1_RVT)              0.10       2.41 r
  intadd_1/n8 (net)              1         0.00       2.41 r
  intadd_1/U8/CO (FADDX1_RVT)              0.10       2.51 r
  intadd_1/n7 (net)              1         0.00       2.51 r
  intadd_1/U7/CO (FADDX1_RVT)              0.10       2.60 r
  intadd_1/n6 (net)              1         0.00       2.60 r
  intadd_1/U6/CO (FADDX1_RVT)              0.10       2.70 r
  intadd_1/n5 (net)              1         0.00       2.70 r
  intadd_1/U5/CO (FADDX1_RVT)              0.10       2.79 r
  intadd_1/n4 (net)              1         0.00       2.79 r
  intadd_1/U4/S (FADDX1_RVT)               0.14       2.93 f
  N45 (net)                      1         0.00       2.93 f
  acc_reg_15_/D (DFFARX1_RVT)              0.00       2.93 f
  data arrival time                                   2.93

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  acc_reg_15_/CLK (DFFARX1_RVT)            0.00       3.71 r
  library setup time                      -0.02       3.69
  data required time                                  3.69
  -----------------------------------------------------------
  data required time                                  3.69
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: x1_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_0_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  x1_reg_0_/CLK (DFFARX1_RVT)              0.00       1.00 r
  x1_reg_0_/Q (DFFARX1_RVT)                0.22       1.22 r
  x1[0] (net)                    3         0.00       1.22 r
  U133/Y (NAND2X0_RVT)                     0.05       1.27 f
  n30 (net)                      2         0.00       1.27 f
  U79/Y (INVX0_RVT)                        0.04       1.31 r
  intadd_8/CI (net)              1         0.00       1.31 r
  intadd_8/U8/CO (FADDX1_RVT)              0.09       1.40 r
  intadd_8/n7 (net)              1         0.00       1.40 r
  intadd_8/U7/S (FADDX1_RVT)               0.18       1.57 f
  intadd_8/SUM[1] (net)          7         0.00       1.57 f
  U80/Y (INVX0_RVT)                        0.05       1.63 r
  n94 (net)                      3         0.00       1.63 r
  U174/Y (AO22X1_RVT)                      0.08       1.71 r
  n98 (net)                      3         0.00       1.71 r
  U175/Y (INVX0_RVT)                       0.02       1.73 f
  n57 (net)                      1         0.00       1.73 f
  U176/Y (AO22X1_RVT)                      0.06       1.79 f
  n68 (net)                      1         0.00       1.79 f
  U191/S (FADDX1_RVT)                      0.15       1.93 r
  intadd_15/CI (net)             1         0.00       1.93 r
  intadd_15/U5/S (FADDX1_RVT)              0.15       2.08 f
  intadd_15/SUM[0] (net)         1         0.00       2.08 f
  intadd_18/U3/S (FADDX1_RVT)              0.16       2.24 r
  intadd_0/B[5] (net)            1         0.00       2.24 r
  intadd_0/U9/CO (FADDX1_RVT)              0.11       2.35 r
  intadd_0/n8 (net)              1         0.00       2.35 r
  intadd_0/U8/CO (FADDX1_RVT)              0.10       2.45 r
  intadd_0/n7 (net)              1         0.00       2.45 r
  intadd_0/U7/CO (FADDX1_RVT)              0.10       2.54 r
  intadd_0/n6 (net)              1         0.00       2.54 r
  intadd_0/U6/CO (FADDX1_RVT)              0.10       2.64 r
  intadd_0/n5 (net)              1         0.00       2.64 r
  intadd_0/U5/CO (FADDX1_RVT)              0.10       2.74 r
  intadd_0/n4 (net)              1         0.00       2.74 r
  intadd_0/U4/S (FADDX1_RVT)               0.14       2.88 f
  intadd_0/SUM[10] (net)         1         0.00       2.88 f
  U101/Y (INVX0_RVT)                       0.03       2.90 r
  N14 (net)                      1         0.00       2.90 r
  s2_0_reg_11_/D (DFFARX1_RVT)             0.00       2.90 r
  data arrival time                                   2.90

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  s2_0_reg_11_/CLK (DFFARX1_RVT)           0.00       3.71 r
  library setup time                      -0.05       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -2.90
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: s2_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_1_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  s2_1_reg_0_/CLK (DFFARX1_RVT)            0.00       1.00 r
  s2_1_reg_0_/Q (DFFARX1_RVT)              0.22       1.22 r
  s2_1[0] (net)                  4         0.00       1.22 r
  U127/Y (AO22X1_RVT)                      0.11       1.33 r
  intadd_4/B[0] (net)            5         0.00       1.33 r
  U73/Y (INVX0_RVT)                        0.06       1.40 f
  intadd_4/B[1] (net)            4         0.00       1.40 f
  U216/Y (AO22X1_RVT)                      0.10       1.50 f
  n113 (net)                     3         0.00       1.50 f
  U217/SO (HADDX1_RVT)                     0.11       1.61 r
  intadd_13/A[0] (net)           1         0.00       1.61 r
  intadd_13/U5/S (FADDX1_RVT)              0.15       1.76 f
  intadd_4/B[3] (net)            1         0.00       1.76 f
  intadd_4/U6/S (FADDX1_RVT)               0.16       1.92 r
  intadd_4/SUM[3] (net)          1         0.00       1.92 r
  intadd_16/U3/CO (FADDX1_RVT)             0.11       2.03 r
  intadd_16/n2 (net)             1         0.00       2.03 r
  intadd_16/U2/CO (FADDX1_RVT)             0.09       2.12 r
  intadd_16/n1 (net)             1         0.00       2.12 r
  U30/Y (INVX0_RVT)                        0.04       2.16 f
  intadd_3/B[0] (net)            1         0.00       2.16 f
  intadd_3/U9/S (FADDX1_RVT)               0.15       2.30 r
  intadd_3/SUM[0] (net)          1         0.00       2.30 r
  U48/Y (INVX0_RVT)                        0.04       2.34 f
  intadd_2/B[7] (net)            1         0.00       2.34 f
  intadd_2/U2/CO (FADDX1_RVT)              0.08       2.42 f
  intadd_2/n1 (net)              1         0.00       2.42 f
  U93/Y (INVX0_RVT)                        0.04       2.46 r
  intadd_3/B[1] (net)            1         0.00       2.46 r
  intadd_3/U8/CO (FADDX1_RVT)              0.10       2.56 r
  intadd_3/n7 (net)              1         0.00       2.56 r
  intadd_3/U7/CO (FADDX1_RVT)              0.10       2.66 r
  intadd_3/n6 (net)              1         0.00       2.66 r
  intadd_3/U6/CO (FADDX1_RVT)              0.10       2.76 r
  intadd_3/n5 (net)              1         0.00       2.76 r
  intadd_3/U5/S (FADDX1_RVT)               0.14       2.90 f
  N33 (net)                      1         0.00       2.90 f
  s2_1_reg_13_/D (DFFARX1_RVT)             0.00       2.90 f
  data arrival time                                   2.90

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  s2_1_reg_13_/CLK (DFFARX1_RVT)           0.00       3.71 r
  library setup time                      -0.02       3.69
  data required time                                  3.69
  -----------------------------------------------------------
  data required time                                  3.69
  data arrival time                                  -2.90
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: s2_1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  s2_1_reg_1_/CLK (DFFARX1_RVT)            0.00       1.00 r
  s2_1_reg_1_/Q (DFFARX1_RVT)              0.22       1.22 r
  s2_1[1] (net)                  2         0.00       1.22 r
  U141/Y (OA21X1_RVT)                      0.07       1.29 r
  n31 (net)                      1         0.00       1.29 r
  U142/Y (AO22X1_RVT)                      0.07       1.36 r
  n32 (net)                      2         0.00       1.36 r
  U143/Y (AO222X1_RVT)                     0.12       1.48 r
  n33 (net)                      2         0.00       1.48 r
  U144/Y (AO222X1_RVT)                     0.12       1.60 r
  n34 (net)                      2         0.00       1.60 r
  U145/Y (AO222X1_RVT)                     0.12       1.72 r
  n35 (net)                      2         0.00       1.72 r
  U146/Y (AO222X1_RVT)                     0.12       1.85 r
  n36 (net)                      2         0.00       1.85 r
  U147/Y (AO222X1_RVT)                     0.12       1.97 r
  n37 (net)                      2         0.00       1.97 r
  U148/Y (AO222X1_RVT)                     0.12       2.09 r
  n38 (net)                      2         0.00       2.09 r
  U149/Y (AO222X1_RVT)                     0.13       2.22 r
  intadd_1/CI (net)              1         0.00       2.22 r
  intadd_1/U10/CO (FADDX1_RVT)             0.10       2.32 r
  intadd_1/n9 (net)              1         0.00       2.32 r
  intadd_1/U9/CO (FADDX1_RVT)              0.10       2.41 r
  intadd_1/n8 (net)              1         0.00       2.41 r
  intadd_1/U8/CO (FADDX1_RVT)              0.10       2.51 r
  intadd_1/n7 (net)              1         0.00       2.51 r
  intadd_1/U7/CO (FADDX1_RVT)              0.10       2.60 r
  intadd_1/n6 (net)              1         0.00       2.60 r
  intadd_1/U6/CO (FADDX1_RVT)              0.10       2.70 r
  intadd_1/n5 (net)              1         0.00       2.70 r
  intadd_1/U5/S (FADDX1_RVT)               0.14       2.84 f
  N44 (net)                      1         0.00       2.84 f
  acc_reg_14_/D (DFFARX1_RVT)              0.00       2.84 f
  data arrival time                                   2.84

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  acc_reg_14_/CLK (DFFARX1_RVT)            0.00       3.71 r
  library setup time                      -0.02       3.69
  data required time                                  3.69
  -----------------------------------------------------------
  data required time                                  3.69
  data arrival time                                  -2.84
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: x1_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_0_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  x1_reg_0_/CLK (DFFARX1_RVT)              0.00       1.00 r
  x1_reg_0_/Q (DFFARX1_RVT)                0.22       1.22 r
  x1[0] (net)                    3         0.00       1.22 r
  U133/Y (NAND2X0_RVT)                     0.05       1.27 f
  n30 (net)                      2         0.00       1.27 f
  U79/Y (INVX0_RVT)                        0.04       1.31 r
  intadd_8/CI (net)              1         0.00       1.31 r
  intadd_8/U8/CO (FADDX1_RVT)              0.09       1.40 r
  intadd_8/n7 (net)              1         0.00       1.40 r
  intadd_8/U7/S (FADDX1_RVT)               0.18       1.57 f
  intadd_8/SUM[1] (net)          7         0.00       1.57 f
  U80/Y (INVX0_RVT)                        0.05       1.63 r
  n94 (net)                      3         0.00       1.63 r
  U174/Y (AO22X1_RVT)                      0.08       1.71 r
  n98 (net)                      3         0.00       1.71 r
  U175/Y (INVX0_RVT)                       0.02       1.73 f
  n57 (net)                      1         0.00       1.73 f
  U176/Y (AO22X1_RVT)                      0.06       1.79 f
  n68 (net)                      1         0.00       1.79 f
  U191/S (FADDX1_RVT)                      0.15       1.93 r
  intadd_15/CI (net)             1         0.00       1.93 r
  intadd_15/U5/S (FADDX1_RVT)              0.15       2.08 f
  intadd_15/SUM[0] (net)         1         0.00       2.08 f
  intadd_18/U3/S (FADDX1_RVT)              0.16       2.24 r
  intadd_0/B[5] (net)            1         0.00       2.24 r
  intadd_0/U9/CO (FADDX1_RVT)              0.11       2.35 r
  intadd_0/n8 (net)              1         0.00       2.35 r
  intadd_0/U8/CO (FADDX1_RVT)              0.10       2.45 r
  intadd_0/n7 (net)              1         0.00       2.45 r
  intadd_0/U7/CO (FADDX1_RVT)              0.10       2.54 r
  intadd_0/n6 (net)              1         0.00       2.54 r
  intadd_0/U6/CO (FADDX1_RVT)              0.10       2.64 r
  intadd_0/n5 (net)              1         0.00       2.64 r
  intadd_0/U5/S (FADDX1_RVT)               0.14       2.78 f
  intadd_0/SUM[9] (net)          1         0.00       2.78 f
  U100/Y (INVX0_RVT)                       0.03       2.81 r
  N13 (net)                      1         0.00       2.81 r
  s2_0_reg_10_/D (DFFARX1_RVT)             0.00       2.81 r
  data arrival time                                   2.81

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  s2_0_reg_10_/CLK (DFFARX1_RVT)           0.00       3.71 r
  library setup time                      -0.05       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -2.81
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: s2_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_1_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  s2_1_reg_0_/CLK (DFFARX1_RVT)            0.00       1.00 r
  s2_1_reg_0_/Q (DFFARX1_RVT)              0.22       1.22 r
  s2_1[0] (net)                  4         0.00       1.22 r
  U127/Y (AO22X1_RVT)                      0.11       1.33 r
  intadd_4/B[0] (net)            5         0.00       1.33 r
  U73/Y (INVX0_RVT)                        0.06       1.40 f
  intadd_4/B[1] (net)            4         0.00       1.40 f
  U216/Y (AO22X1_RVT)                      0.10       1.50 f
  n113 (net)                     3         0.00       1.50 f
  U217/SO (HADDX1_RVT)                     0.11       1.61 r
  intadd_13/A[0] (net)           1         0.00       1.61 r
  intadd_13/U5/S (FADDX1_RVT)              0.15       1.76 f
  intadd_4/B[3] (net)            1         0.00       1.76 f
  intadd_4/U6/S (FADDX1_RVT)               0.16       1.92 r
  intadd_4/SUM[3] (net)          1         0.00       1.92 r
  intadd_16/U3/CO (FADDX1_RVT)             0.11       2.03 r
  intadd_16/n2 (net)             1         0.00       2.03 r
  intadd_16/U2/CO (FADDX1_RVT)             0.09       2.12 r
  intadd_16/n1 (net)             1         0.00       2.12 r
  U30/Y (INVX0_RVT)                        0.04       2.16 f
  intadd_3/B[0] (net)            1         0.00       2.16 f
  intadd_3/U9/S (FADDX1_RVT)               0.15       2.30 r
  intadd_3/SUM[0] (net)          1         0.00       2.30 r
  U48/Y (INVX0_RVT)                        0.04       2.34 f
  intadd_2/B[7] (net)            1         0.00       2.34 f
  intadd_2/U2/CO (FADDX1_RVT)              0.08       2.42 f
  intadd_2/n1 (net)              1         0.00       2.42 f
  U93/Y (INVX0_RVT)                        0.04       2.46 r
  intadd_3/B[1] (net)            1         0.00       2.46 r
  intadd_3/U8/CO (FADDX1_RVT)              0.10       2.56 r
  intadd_3/n7 (net)              1         0.00       2.56 r
  intadd_3/U7/CO (FADDX1_RVT)              0.10       2.66 r
  intadd_3/n6 (net)              1         0.00       2.66 r
  intadd_3/U6/S (FADDX1_RVT)               0.14       2.80 f
  N32 (net)                      1         0.00       2.80 f
  s2_1_reg_12_/D (DFFARX1_RVT)             0.00       2.80 f
  data arrival time                                   2.80

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  s2_1_reg_12_/CLK (DFFARX1_RVT)           0.00       3.71 r
  library setup time                      -0.02       3.69
  data required time                                  3.69
  -----------------------------------------------------------
  data required time                                  3.69
  data arrival time                                  -2.80
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: x_in[7] (input port clocked by clk)
  Endpoint: x0_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  input external delay                     1.75       2.75 r
  x_in[7] (in)                             0.00       2.75 r
  x_in[7] (net)                  1         0.00       2.75 r
  x0_reg_7_/D (DFFARX1_RVT)                0.00       2.75 r
  data arrival time                                   2.75

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  x0_reg_7_/CLK (DFFARX1_RVT)              0.00       3.71 r
  library setup time                      -0.05       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -2.75
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: x_in[6] (input port clocked by clk)
  Endpoint: x0_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  input external delay                     1.75       2.75 r
  x_in[6] (in)                             0.00       2.75 r
  x_in[6] (net)                  1         0.00       2.75 r
  x0_reg_6_/D (DFFARX1_RVT)                0.00       2.75 r
  data arrival time                                   2.75

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  x0_reg_6_/CLK (DFFARX1_RVT)              0.00       3.71 r
  library setup time                      -0.05       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -2.75
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: x_in[5] (input port clocked by clk)
  Endpoint: x0_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  input external delay                     1.75       2.75 r
  x_in[5] (in)                             0.00       2.75 r
  x_in[5] (net)                  1         0.00       2.75 r
  x0_reg_5_/D (DFFARX1_RVT)                0.00       2.75 r
  data arrival time                                   2.75

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  x0_reg_5_/CLK (DFFARX1_RVT)              0.00       3.71 r
  library setup time                      -0.05       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -2.75
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: x_in[4] (input port clocked by clk)
  Endpoint: x0_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  input external delay                     1.75       2.75 r
  x_in[4] (in)                             0.00       2.75 r
  x_in[4] (net)                  1         0.00       2.75 r
  x0_reg_4_/D (DFFARX1_RVT)                0.00       2.75 r
  data arrival time                                   2.75

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  x0_reg_4_/CLK (DFFARX1_RVT)              0.00       3.71 r
  library setup time                      -0.05       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -2.75
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: x_in[3] (input port clocked by clk)
  Endpoint: x0_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  input external delay                     1.75       2.75 r
  x_in[3] (in)                             0.00       2.75 r
  x_in[3] (net)                  1         0.00       2.75 r
  x0_reg_3_/D (DFFARX1_RVT)                0.00       2.75 r
  data arrival time                                   2.75

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  x0_reg_3_/CLK (DFFARX1_RVT)              0.00       3.71 r
  library setup time                      -0.05       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -2.75
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: x_in[2] (input port clocked by clk)
  Endpoint: x0_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  input external delay                     1.75       2.75 r
  x_in[2] (in)                             0.00       2.75 r
  x_in[2] (net)                  1         0.00       2.75 r
  x0_reg_2_/D (DFFARX1_RVT)                0.00       2.75 r
  data arrival time                                   2.75

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  x0_reg_2_/CLK (DFFARX1_RVT)              0.00       3.71 r
  library setup time                      -0.05       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -2.75
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: x_in[1] (input port clocked by clk)
  Endpoint: x0_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  input external delay                     1.75       2.75 r
  x_in[1] (in)                             0.00       2.75 r
  x_in[1] (net)                  1         0.00       2.75 r
  x0_reg_1_/D (DFFARX1_RVT)                0.00       2.75 r
  data arrival time                                   2.75

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  x0_reg_1_/CLK (DFFARX1_RVT)              0.00       3.71 r
  library setup time                      -0.05       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -2.75
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: x_in[0] (input port clocked by clk)
  Endpoint: x0_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  input external delay                     1.75       2.75 r
  x_in[0] (in)                             0.00       2.75 r
  x_in[0] (net)                  1         0.00       2.75 r
  x0_reg_0_/D (DFFARX1_RVT)                0.00       2.75 r
  data arrival time                                   2.75

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  x0_reg_0_/CLK (DFFARX1_RVT)              0.00       3.71 r
  library setup time                      -0.05       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -2.75
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: s2_1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  s2_1_reg_1_/CLK (DFFARX1_RVT)            0.00       1.00 r
  s2_1_reg_1_/Q (DFFARX1_RVT)              0.22       1.22 r
  s2_1[1] (net)                  2         0.00       1.22 r
  U141/Y (OA21X1_RVT)                      0.07       1.29 r
  n31 (net)                      1         0.00       1.29 r
  U142/Y (AO22X1_RVT)                      0.07       1.36 r
  n32 (net)                      2         0.00       1.36 r
  U143/Y (AO222X1_RVT)                     0.12       1.48 r
  n33 (net)                      2         0.00       1.48 r
  U144/Y (AO222X1_RVT)                     0.12       1.60 r
  n34 (net)                      2         0.00       1.60 r
  U145/Y (AO222X1_RVT)                     0.12       1.72 r
  n35 (net)                      2         0.00       1.72 r
  U146/Y (AO222X1_RVT)                     0.12       1.85 r
  n36 (net)                      2         0.00       1.85 r
  U147/Y (AO222X1_RVT)                     0.12       1.97 r
  n37 (net)                      2         0.00       1.97 r
  U148/Y (AO222X1_RVT)                     0.12       2.09 r
  n38 (net)                      2         0.00       2.09 r
  U149/Y (AO222X1_RVT)                     0.13       2.22 r
  intadd_1/CI (net)              1         0.00       2.22 r
  intadd_1/U10/CO (FADDX1_RVT)             0.10       2.32 r
  intadd_1/n9 (net)              1         0.00       2.32 r
  intadd_1/U9/CO (FADDX1_RVT)              0.10       2.41 r
  intadd_1/n8 (net)              1         0.00       2.41 r
  intadd_1/U8/CO (FADDX1_RVT)              0.10       2.51 r
  intadd_1/n7 (net)              1         0.00       2.51 r
  intadd_1/U7/CO (FADDX1_RVT)              0.10       2.60 r
  intadd_1/n6 (net)              1         0.00       2.60 r
  intadd_1/U6/S (FADDX1_RVT)               0.14       2.74 f
  N43 (net)                      1         0.00       2.74 f
  acc_reg_13_/D (DFFARX1_RVT)              0.00       2.74 f
  data arrival time                                   2.74

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  acc_reg_13_/CLK (DFFARX1_RVT)            0.00       3.71 r
  library setup time                      -0.02       3.69
  data required time                                  3.69
  -----------------------------------------------------------
  data required time                                  3.69
  data arrival time                                  -2.74
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: x1_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_0_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  x1_reg_0_/CLK (DFFARX1_RVT)              0.00       1.00 r
  x1_reg_0_/Q (DFFARX1_RVT)                0.22       1.22 r
  x1[0] (net)                    3         0.00       1.22 r
  U133/Y (NAND2X0_RVT)                     0.05       1.27 f
  n30 (net)                      2         0.00       1.27 f
  U79/Y (INVX0_RVT)                        0.04       1.31 r
  intadd_8/CI (net)              1         0.00       1.31 r
  intadd_8/U8/CO (FADDX1_RVT)              0.09       1.40 r
  intadd_8/n7 (net)              1         0.00       1.40 r
  intadd_8/U7/S (FADDX1_RVT)               0.18       1.57 f
  intadd_8/SUM[1] (net)          7         0.00       1.57 f
  U80/Y (INVX0_RVT)                        0.05       1.63 r
  n94 (net)                      3         0.00       1.63 r
  U174/Y (AO22X1_RVT)                      0.08       1.71 r
  n98 (net)                      3         0.00       1.71 r
  U175/Y (INVX0_RVT)                       0.02       1.73 f
  n57 (net)                      1         0.00       1.73 f
  U176/Y (AO22X1_RVT)                      0.06       1.79 f
  n68 (net)                      1         0.00       1.79 f
  U191/S (FADDX1_RVT)                      0.15       1.93 r
  intadd_15/CI (net)             1         0.00       1.93 r
  intadd_15/U5/S (FADDX1_RVT)              0.15       2.08 f
  intadd_15/SUM[0] (net)         1         0.00       2.08 f
  intadd_18/U3/S (FADDX1_RVT)              0.16       2.24 r
  intadd_0/B[5] (net)            1         0.00       2.24 r
  intadd_0/U9/CO (FADDX1_RVT)              0.11       2.35 r
  intadd_0/n8 (net)              1         0.00       2.35 r
  intadd_0/U8/CO (FADDX1_RVT)              0.10       2.45 r
  intadd_0/n7 (net)              1         0.00       2.45 r
  intadd_0/U7/CO (FADDX1_RVT)              0.10       2.54 r
  intadd_0/n6 (net)              1         0.00       2.54 r
  intadd_0/U6/S (FADDX1_RVT)               0.14       2.68 f
  intadd_0/SUM[8] (net)          1         0.00       2.68 f
  U99/Y (INVX0_RVT)                        0.03       2.71 r
  N12 (net)                      1         0.00       2.71 r
  s2_0_reg_9_/D (DFFARX1_RVT)              0.00       2.71 r
  data arrival time                                   2.71

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  s2_0_reg_9_/CLK (DFFARX1_RVT)            0.00       3.71 r
  library setup time                      -0.05       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: s2_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_1_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  s2_1_reg_0_/CLK (DFFARX1_RVT)            0.00       1.00 r
  s2_1_reg_0_/Q (DFFARX1_RVT)              0.21       1.21 f
  s2_1[0] (net)                  4         0.00       1.21 f
  U127/Y (AO22X1_RVT)                      0.10       1.32 f
  intadd_4/B[0] (net)            5         0.00       1.32 f
  U73/Y (INVX0_RVT)                        0.06       1.38 r
  intadd_4/B[1] (net)            4         0.00       1.38 r
  U216/Y (AO22X1_RVT)                      0.10       1.48 r
  n113 (net)                     3         0.00       1.48 r
  U217/SO (HADDX1_RVT)                     0.11       1.60 f
  intadd_13/A[0] (net)           1         0.00       1.60 f
  intadd_13/U5/S (FADDX1_RVT)              0.15       1.74 r
  intadd_4/B[3] (net)            1         0.00       1.74 r
  intadd_4/U6/CO (FADDX1_RVT)              0.11       1.85 r
  intadd_4/n5 (net)              1         0.00       1.85 r
  intadd_4/U5/S (FADDX1_RVT)               0.15       2.00 f
  intadd_4/SUM[4] (net)          1         0.00       2.00 f
  intadd_16/U2/CO (FADDX1_RVT)             0.09       2.09 f
  intadd_16/n1 (net)             1         0.00       2.09 f
  U30/Y (INVX0_RVT)                        0.04       2.13 r
  intadd_3/B[0] (net)            1         0.00       2.13 r
  intadd_3/U9/S (FADDX1_RVT)               0.15       2.27 f
  intadd_3/SUM[0] (net)          1         0.00       2.27 f
  U48/Y (INVX0_RVT)                        0.04       2.31 r
  intadd_2/B[7] (net)            1         0.00       2.31 r
  intadd_2/U2/CO (FADDX1_RVT)              0.10       2.41 r
  intadd_2/n1 (net)              1         0.00       2.41 r
  U93/Y (INVX0_RVT)                        0.04       2.45 f
  intadd_3/B[1] (net)            1         0.00       2.45 f
  intadd_3/U8/CO (FADDX1_RVT)              0.09       2.54 f
  intadd_3/n7 (net)              1         0.00       2.54 f
  intadd_3/U7/S (FADDX1_RVT)               0.14       2.68 r
  N31 (net)                      1         0.00       2.68 r
  s2_1_reg_11_/D (DFFARX1_RVT)             0.00       2.68 r
  data arrival time                                   2.68

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  s2_1_reg_11_/CLK (DFFARX1_RVT)           0.00       3.71 r
  library setup time                      -0.06       3.65
  data required time                                  3.65
  -----------------------------------------------------------
  data required time                                  3.65
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: s2_1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  s2_1_reg_1_/CLK (DFFARX1_RVT)            0.00       1.00 r
  s2_1_reg_1_/Q (DFFARX1_RVT)              0.22       1.22 r
  s2_1[1] (net)                  2         0.00       1.22 r
  U141/Y (OA21X1_RVT)                      0.07       1.29 r
  n31 (net)                      1         0.00       1.29 r
  U142/Y (AO22X1_RVT)                      0.07       1.36 r
  n32 (net)                      2         0.00       1.36 r
  U143/Y (AO222X1_RVT)                     0.12       1.48 r
  n33 (net)                      2         0.00       1.48 r
  U144/Y (AO222X1_RVT)                     0.12       1.60 r
  n34 (net)                      2         0.00       1.60 r
  U145/Y (AO222X1_RVT)                     0.12       1.72 r
  n35 (net)                      2         0.00       1.72 r
  U146/Y (AO222X1_RVT)                     0.12       1.85 r
  n36 (net)                      2         0.00       1.85 r
  U147/Y (AO222X1_RVT)                     0.12       1.97 r
  n37 (net)                      2         0.00       1.97 r
  U148/Y (AO222X1_RVT)                     0.12       2.09 r
  n38 (net)                      2         0.00       2.09 r
  U149/Y (AO222X1_RVT)                     0.13       2.22 r
  intadd_1/CI (net)              1         0.00       2.22 r
  intadd_1/U10/CO (FADDX1_RVT)             0.10       2.32 r
  intadd_1/n9 (net)              1         0.00       2.32 r
  intadd_1/U9/CO (FADDX1_RVT)              0.10       2.41 r
  intadd_1/n8 (net)              1         0.00       2.41 r
  intadd_1/U8/CO (FADDX1_RVT)              0.10       2.51 r
  intadd_1/n7 (net)              1         0.00       2.51 r
  intadd_1/U7/S (FADDX1_RVT)               0.14       2.65 f
  N42 (net)                      1         0.00       2.65 f
  acc_reg_12_/D (DFFARX1_RVT)              0.00       2.65 f
  data arrival time                                   2.65

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  acc_reg_12_/CLK (DFFARX1_RVT)            0.00       3.71 r
  library setup time                      -0.02       3.69
  data required time                                  3.69
  -----------------------------------------------------------
  data required time                                  3.69
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: x1_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_0_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  x1_reg_0_/CLK (DFFARX1_RVT)              0.00       1.00 r
  x1_reg_0_/Q (DFFARX1_RVT)                0.22       1.22 r
  x1[0] (net)                    3         0.00       1.22 r
  U133/Y (NAND2X0_RVT)                     0.05       1.27 f
  n30 (net)                      2         0.00       1.27 f
  U79/Y (INVX0_RVT)                        0.04       1.31 r
  intadd_8/CI (net)              1         0.00       1.31 r
  intadd_8/U8/CO (FADDX1_RVT)              0.09       1.40 r
  intadd_8/n7 (net)              1         0.00       1.40 r
  intadd_8/U7/S (FADDX1_RVT)               0.18       1.57 f
  intadd_8/SUM[1] (net)          7         0.00       1.57 f
  U80/Y (INVX0_RVT)                        0.05       1.63 r
  n94 (net)                      3         0.00       1.63 r
  U174/Y (AO22X1_RVT)                      0.08       1.71 r
  n98 (net)                      3         0.00       1.71 r
  U175/Y (INVX0_RVT)                       0.02       1.73 f
  n57 (net)                      1         0.00       1.73 f
  U176/Y (AO22X1_RVT)                      0.06       1.79 f
  n68 (net)                      1         0.00       1.79 f
  U191/S (FADDX1_RVT)                      0.15       1.93 r
  intadd_15/CI (net)             1         0.00       1.93 r
  intadd_15/U5/S (FADDX1_RVT)              0.15       2.08 f
  intadd_15/SUM[0] (net)         1         0.00       2.08 f
  intadd_18/U3/S (FADDX1_RVT)              0.16       2.24 r
  intadd_0/B[5] (net)            1         0.00       2.24 r
  intadd_0/U9/CO (FADDX1_RVT)              0.11       2.35 r
  intadd_0/n8 (net)              1         0.00       2.35 r
  intadd_0/U8/CO (FADDX1_RVT)              0.10       2.45 r
  intadd_0/n7 (net)              1         0.00       2.45 r
  intadd_0/U7/S (FADDX1_RVT)               0.14       2.59 f
  intadd_0/SUM[7] (net)          1         0.00       2.59 f
  U98/Y (INVX0_RVT)                        0.03       2.61 r
  N11 (net)                      1         0.00       2.61 r
  s2_0_reg_8_/D (DFFARX1_RVT)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  s2_0_reg_8_/CLK (DFFARX1_RVT)            0.00       3.71 r
  library setup time                      -0.05       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: s2_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_1_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  s2_1_reg_0_/CLK (DFFARX1_RVT)            0.00       1.00 r
  s2_1_reg_0_/Q (DFFARX1_RVT)              0.21       1.21 f
  s2_1[0] (net)                  4         0.00       1.21 f
  U127/Y (AO22X1_RVT)                      0.10       1.32 f
  intadd_4/B[0] (net)            5         0.00       1.32 f
  U73/Y (INVX0_RVT)                        0.06       1.38 r
  intadd_4/B[1] (net)            4         0.00       1.38 r
  U216/Y (AO22X1_RVT)                      0.10       1.48 r
  n113 (net)                     3         0.00       1.48 r
  U217/SO (HADDX1_RVT)                     0.11       1.60 f
  intadd_13/A[0] (net)           1         0.00       1.60 f
  intadd_13/U5/S (FADDX1_RVT)              0.15       1.74 r
  intadd_4/B[3] (net)            1         0.00       1.74 r
  intadd_4/U6/CO (FADDX1_RVT)              0.11       1.85 r
  intadd_4/n5 (net)              1         0.00       1.85 r
  intadd_4/U5/S (FADDX1_RVT)               0.15       2.00 f
  intadd_4/SUM[4] (net)          1         0.00       2.00 f
  intadd_16/U2/CO (FADDX1_RVT)             0.09       2.09 f
  intadd_16/n1 (net)             1         0.00       2.09 f
  U30/Y (INVX0_RVT)                        0.04       2.13 r
  intadd_3/B[0] (net)            1         0.00       2.13 r
  intadd_3/U9/S (FADDX1_RVT)               0.15       2.27 f
  intadd_3/SUM[0] (net)          1         0.00       2.27 f
  U48/Y (INVX0_RVT)                        0.04       2.31 r
  intadd_2/B[7] (net)            1         0.00       2.31 r
  intadd_2/U2/CO (FADDX1_RVT)              0.10       2.41 r
  intadd_2/n1 (net)              1         0.00       2.41 r
  U93/Y (INVX0_RVT)                        0.04       2.45 f
  intadd_3/B[1] (net)            1         0.00       2.45 f
  intadd_3/U8/S (FADDX1_RVT)               0.14       2.59 r
  N30 (net)                      1         0.00       2.59 r
  s2_1_reg_10_/D (DFFARX1_RVT)             0.00       2.59 r
  data arrival time                                   2.59

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  s2_1_reg_10_/CLK (DFFARX1_RVT)           0.00       3.71 r
  library setup time                      -0.06       3.65
  data required time                                  3.65
  -----------------------------------------------------------
  data required time                                  3.65
  data arrival time                                  -2.59
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: s2_1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir13_filter       8000                  saed32rvt_ss0p95v125c

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  s2_1_reg_1_/CLK (DFFARX1_RVT)            0.00       1.00 r
  s2_1_reg_1_/Q (DFFARX1_RVT)              0.22       1.22 r
  s2_1[1] (net)                  2         0.00       1.22 r
  U141/Y (OA21X1_RVT)                      0.07       1.29 r
  n31 (net)                      1         0.00       1.29 r
  U142/Y (AO22X1_RVT)                      0.07       1.36 r
  n32 (net)                      2         0.00       1.36 r
  U143/Y (AO222X1_RVT)                     0.12       1.48 r
  n33 (net)                      2         0.00       1.48 r
  U144/Y (AO222X1_RVT)                     0.12       1.60 r
  n34 (net)                      2         0.00       1.60 r
  U145/Y (AO222X1_RVT)                     0.12       1.72 r
  n35 (net)                      2         0.00       1.72 r
  U146/Y (AO222X1_RVT)                     0.12       1.85 r
  n36 (net)                      2         0.00       1.85 r
  U147/Y (AO222X1_RVT)                     0.12       1.97 r
  n37 (net)                      2         0.00       1.97 r
  U148/Y (AO222X1_RVT)                     0.12       2.09 r
  n38 (net)                      2         0.00       2.09 r
  U149/Y (AO222X1_RVT)                     0.13       2.22 r
  intadd_1/CI (net)              1         0.00       2.22 r
  intadd_1/U10/CO (FADDX1_RVT)             0.10       2.32 r
  intadd_1/n9 (net)              1         0.00       2.32 r
  intadd_1/U9/CO (FADDX1_RVT)              0.10       2.41 r
  intadd_1/n8 (net)              1         0.00       2.41 r
  intadd_1/U8/S (FADDX1_RVT)               0.14       2.55 f
  N41 (net)                      1         0.00       2.55 f
  acc_reg_11_/D (DFFARX1_RVT)              0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              1.00       3.91
  clock uncertainty                       -0.20       3.71
  acc_reg_11_/CLK (DFFARX1_RVT)            0.00       3.71 r
  library setup time                      -0.02       3.69
  data required time                                  3.69
  -----------------------------------------------------------
  data required time                                  3.69
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                         1.14


1
