INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/RISING_EDGE_DETECTOR/RISING_EDGE_DETECTOR.srcs/sources_1/new/RISING_EDGE_DETECTOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RISING_EDGE_DETECTOR'
