
---------- Begin Simulation Statistics ----------
simSeconds                                   0.020163                       # Number of seconds simulated (Second)
simTicks                                  20163357500                       # Number of ticks simulated (Tick)
finalTick                                 20163357500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     88.42                       # Real time elapsed on the host (Second)
hostTickRate                                228047207                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2276716                       # Number of bytes of host memory used (Byte)
simInsts                                     45935199                       # Number of instructions simulated (Count)
simOps                                       45935256                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   519526                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     519526                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         40326718                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.877905                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.139076                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        47706333                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    20899                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       47360311                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      2                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1791975                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            634081                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               20532                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            40282994                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.175690                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.181149                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  15294753     37.97%     37.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  10888079     27.03%     65.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   7172745     17.81%     82.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   5822969     14.46%     97.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    894519      2.22%     99.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    181233      0.45%     99.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     27278      0.07%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      1418      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              40282994                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha3                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSm4e                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCrc                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDotProd                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   6538     17.36%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 31121     82.64%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Add                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Cmp                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Cvt                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16DotProd              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Mult                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MultAcc              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Bf16Cvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::System                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.issuedInstType_0::No_OpClass           333      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntAlu          30350977     64.09%     64.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntMult          1529459      3.23%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntDiv               845      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatAdd               0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCmp               0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCvt               0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMult              0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMultAcc            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatDiv               0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMisc              0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatSqrt              0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAdd                0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAddAcc             0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAlu                0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCmp                0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCvt                0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMisc               0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMult               0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMultAcc            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMatMultAcc            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShift              0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShiftAcc            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdDiv                0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSqrt               0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAdd            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAlu            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCmp            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCvt            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatDiv            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMisc            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMult            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMultAcc            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatSqrt            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAdd            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAlu            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceCmp            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAes                0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAesMix             0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash2            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash2            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma2            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma3            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha3               0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSm4e               0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCrc                0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdPredAlu            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdDotProd            0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Matrix                 0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixMov              0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixOP               0      0.00%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemRead         10543645     22.26%     89.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemWrite         4935040     10.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemWrite           12      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdExt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdConfig             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Add            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cmp            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Mult            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Bf16Cvt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::System                 0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::total           47360311                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.174415                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               37659                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000795                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                135041253                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                49519204                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        47032196                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        24                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       12                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               12                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    47397625                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           12                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                       15216408                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                  81007707                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         2.01                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       5.32                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.38                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                    206939                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             489                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           43724                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       10592861                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4993458                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2062625                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       515337                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.bac.fetchTargets                         0                       # Number of fetch targets created  (Count)
system.cpu.bac.branches                      11562684                       # Number of branches that BAC encountered (Count)
system.cpu.bac.predTakenBranches              6072413                       # Number of branches that BAC predicted taken. (Count)
system.cpu.bac.branchesNotLastuOp                   0                       # Number of branches that fetch encountered which are not the last uOp within a macrooperation. Jump to itself. (Count)
system.cpu.bac.branchMisspredict               382519                       # Number of mispredicted branches (Count)
system.cpu.bac.noBranchMisspredict                256                       # Number of non-branch instructions mispredicted (Count)
system.cpu.bac.squashBranchDecode              118162                       # Number of branches squashed from decode (Count)
system.cpu.bac.squashBranchCommit              264357                       # Number of branches squashed from commit (Count)
system.cpu.bac.preDecUpdate::NoBranch               0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::Return                 0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallDirect             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallIndirect            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectCond             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectCond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::total                  0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.noHistByType::NoBranch               0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::Return                 0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallDirect             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallIndirect            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectCond             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectCond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::total                  0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.typeMissmatch                        0                       # Number branches where the branch type miss match (Count)
system.cpu.bac.multiBranchInst                      0                       # Number branches because its not the last branch. (Count)
system.cpu.bac.ftSizeDist::samples                  0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::mean                   nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::stdev                  nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::underflows               0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::0-3                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::4-7                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::8-11                     0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::12-15                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::16-19                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::20-23                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::24-27                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::28-31                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::32                       0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::overflows                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::min_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::max_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::total                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftNumber::samples                    0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::mean                     nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::stdev                    nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::underflows                 0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::0                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::1                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::2                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::3                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::4                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::overflows                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::min_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::max_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::total                      0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        165215      1.43%      1.43% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       248268      2.15%      3.58% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        11447      0.10%      3.68% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     10741275     92.90%     96.57% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       364378      3.15%     99.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        32101      0.28%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       11562684                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        40562      2.34%      2.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       124370      7.17%      9.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect        10686      0.62%     10.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      1316397     75.91%     86.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       232165     13.39%     99.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        10023      0.58%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       1734203                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            2      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        34923      9.13%      9.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           42      0.01%      9.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       264280     69.09%     78.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        83239     21.76%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           33      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       382519                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect        34923     29.56%     29.56% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0      0.00%     29.56% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0      0.00%     29.56% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond        83239     70.44%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total       118162                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       124652      1.27%      1.27% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       123898      1.26%      2.53% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          760      0.01%      2.54% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      9424875     95.89%     98.43% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       132213      1.35%     99.78% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.78% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        22078      0.22%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      9828476                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        24353      7.72%      7.72% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           42      0.01%      7.73% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       261831     83.01%     90.75% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        29149      9.24%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           33      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       315408                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond       124242    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total       124242                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect        24353     12.74%     12.74% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           42      0.02%     12.76% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond       137589     71.97%     84.73% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond        29149     15.25%     99.98% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     99.98% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           33      0.02%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total       191166                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      5490271     47.48%     47.48% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      5884423     50.89%     98.37% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       165215      1.43%     99.80% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        22775      0.20%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     11562684                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       318183     83.18%     83.18% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        64334     16.82%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            2      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       382519                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          10741275                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      5860293                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            315408                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss         254025                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups             11562684                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               318108                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 7677191                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.663963                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted          255882                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           43548                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              22775                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            20773                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       165215      1.43%      1.43% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       248268      2.15%      3.58% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        11447      0.10%      3.68% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     10741275     92.90%     96.57% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       364378      3.15%     99.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        32101      0.28%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     11562684                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       165215      4.25%      4.25% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect       115829      2.98%      7.23% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        11447      0.29%      7.53% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      3362401     86.54%     94.07% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond       198500      5.11%     99.17% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.17% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        32101      0.83%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       3885493                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        34923     10.98%     10.98% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     10.98% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       199946     62.85%     73.83% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        83239     26.17%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       318108                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        34923     10.98%     10.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     10.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       199946     62.85%     73.83% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        83239     26.17%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       318108                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  20163357500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        43548                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        22775                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        20773                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           75                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        43623                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               300277                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 300271                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             175618                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 124652                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              124652                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.status::running            40279535     99.99%     99.99% # Number of cycles commit is running (Cycle)
system.cpu.commit.status::idle                      1      0.00%     99.99% # Number of cycles commit is idle (Cycle)
system.cpu.commit.status::trapPending            3458      0.01%    100.00% # Number of cycles commit is processing a trap (Cycle)
system.cpu.commit.commitSquashedInsts         1791901                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             367                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            264357                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     40018381                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.147854                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.262803                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        15119894     37.78%     37.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        14167784     35.40%     73.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4385732     10.96%     84.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2383876      5.96%     90.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         3961095      9.90%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     40018381                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          91                       # Number of memory barriers committed (Count)
system.cpu.commit.committedInstType_0::No_OpClass           91      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     29375113     63.95%     63.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1517033      3.30%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          844      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha3            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSm4e            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCrc            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDotProd            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     67.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     10282354     22.38%     89.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      4759809     10.36%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Add            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Cmp            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Mult            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::System            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     45935256                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3961095                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             45935199                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               45935256                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       45935199                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         45935256                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.numUserInsts         45935199                       # Numbrer of instructions committed in user mode (Count)
system.cpu.commitStats0.numUserOps           45935256                       # Number of ops committed in user mode (Count)
system.cpu.commitStats0.ratioUserInsts              1                       # Ratio of instructions committed in user mode (Ratio)
system.cpu.commitStats0.ratioUserOps                1                       # Ratio of ops committed in user mode (Ratio)
system.cpu.commitStats0.cpi                  0.877905                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.139076                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           15042175                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                 12                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          45833316                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         10282331                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         4759844                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           91      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     29375113     63.95%     63.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      1517033      3.30%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          844      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha3            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSm4e            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCrc            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDotProd            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     67.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     10282354     22.38%     89.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      4759809     10.36%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Add            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cmp            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Mult            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::System            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     45935256                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      9828476                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      9680986                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       147490                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      9424875                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       403601                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       124658                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       124652                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.functionCalls          124658                       # Number of function calls committed (Count)
system.cpu.commitStats0.numCallsReturns        249310                       # Number of function calls and returns committed (Count)
system.cpu.dcache.demandHits::cpu.data       15040007                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          15040007                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      15040007                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         15040007                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       166124                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          166124                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       166124                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         166124                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1568218435                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1568218435                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1568218435                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1568218435                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     15206131                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      15206131                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     15206131                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     15206131                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.010925                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.010925                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.010925                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.010925                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data  9440.047404                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total  9440.047404                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data  9440.047404                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total  9440.047404                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         3613                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           99                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    36.494949                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       144373                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            144373                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        21243                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         21243                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        21243                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        21243                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       144881                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       144881                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       144881                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       144881                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1141455465                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1141455465                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1141455465                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1141455465                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.009528                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.009528                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.009528                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.009528                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data  7878.572518                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total  7878.572518                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data  7878.572518                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total  7878.572518                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 144373                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data        10219                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total        10219                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           24                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           24                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       275000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       275000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data        10243                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total        10243                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.002343                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.002343                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 11458.333333                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 11458.333333                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data           22                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total           22                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        90500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        90500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.000195                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.000195                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        45250                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        45250                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     10298328                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10298328                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       147993                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        147993                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1321464000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1321464000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     10446321                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     10446321                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.014167                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.014167                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data  8929.233139                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total  8929.233139                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        10836                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        10836                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       137157                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       137157                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1028439500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1028439500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.013130                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.013130                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data  7498.264762                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total  7498.264762                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           11                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           11                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           11                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           11                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data           21                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              21                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data        16000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total        16000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           23                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           23                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.086957                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.086957                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data         8000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total         8000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data        14000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total        14000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.086957                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.086957                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data         7000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total         7000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4741679                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4741679                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        18131                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        18131                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    246754435                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    246754435                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4759810                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4759810                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003809                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003809                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 13609.532569                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 13609.532569                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        10407                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        10407                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         7724                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         7724                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    113015965                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    113015965                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001623                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001623                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 14631.792465                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 14631.792465                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20163357500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.231241                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             14418471                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             144373                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              99.869581                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              210000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.231241                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998499                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998499                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           79                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          116                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          209                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          102                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           30577701                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          30577701                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20163357500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.status::Running             2923440      7.26%      7.26% # Number of cycles decode is running (Cycle)
system.cpu.decode.status::Idle                4456733     11.06%     18.32% # Number of cycles decode is idle (Cycle)
system.cpu.decode.status::Squashing            264613      0.66%     18.98% # Number of cycles decode is squashing (Cycle)
system.cpu.decode.status::Blocked            22837281     56.69%     75.67% # Number of cycles decode is blocking (Cycle)
system.cpu.decode.status::Unblocking          9800927     24.33%    100.00% # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.branchResolved              5734088                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                138107                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               49031881                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                237747                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            47153372                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         10079966                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        10513953                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        4930631                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.169284                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses           12                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads             12                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     47038924                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      63821726                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     32177492                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          15444584                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads          508                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.status::running             34465253     84.75%     84.75% # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.status::squashing             765550      1.88%     86.64% # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.status::trapPending             3448      0.01%     86.64% # Number of cycles fetch is waiting for a trap to be processed (Cycle)
system.cpu.fetch.status::icacheWaitResponse      5431500     13.36%    100.00% # Number of cycles fetch is waiting for the Icache to respond (Cycle)
system.cpu.fetch.status::icacheWaitRetry           14      0.00%    100.00% # Number of cycles fetch is waiting for the Icache to retry (Cycle)
system.cpu.fetch.predictedBranches            6072413                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.miscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.cacheLines                   5087896                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 33232                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           40282994                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.331138                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.704507                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 23119186     57.39%     57.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2571908      6.38%     63.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1796538      4.46%     68.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  3724191      9.25%     77.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  9071171     22.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                4                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             40282994                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.ftNumber::samples           34465253                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::mean                     0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::stdev                    0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::underflows               0      0.00%      0.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::0                 34465253    100.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::1                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::2                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::3                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::4                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::overflows                0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::min_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::max_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::total             34465253                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              53603655                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.329234                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           11562684                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.286725                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      5431500                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.ftq.inserts                              0                       # The number of FTQ insertions (Count)
system.cpu.ftq.removals                             0                       # The number of FTQ removals. Not including squashes (Count)
system.cpu.ftq.squashes                             0                       # The number of FTQ squashes (Count)
system.cpu.ftq.locks                                0                       # The number of times the FTQ got locked. (Count)
system.cpu.ftq.occupancy::samples                   0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::mean                    nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::stdev                   nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::underflows                0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::0-3                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::4-7                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::8                         0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::overflows                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::min_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::max_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::total                     0                       # Distribution of the FTQ occupation. (Count)
system.cpu.icache.demandHits::cpu.inst        5087058                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           5087058                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       5087058                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          5087058                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          837                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             837                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          837                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            837                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     47053500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     47053500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     47053500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     47053500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      5087895                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       5087895                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      5087895                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      5087895                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000165                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000165                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000165                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000165                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 56216.845878                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 56216.845878                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 56216.845878                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 56216.845878                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          337                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      56.166667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          289                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               289                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          108                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           108                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          108                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          108                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          729                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          729                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          729                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          729                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     41400000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     41400000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     41400000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     41400000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000143                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000143                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000143                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000143                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 56790.123457                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 56790.123457                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 56790.123457                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 56790.123457                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    289                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      5087058                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         5087058                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          837                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           837                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     47053500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     47053500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      5087895                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      5087895                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000165                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000165                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 56216.845878                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 56216.845878                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          108                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          108                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          729                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          729                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     41400000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     41400000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000143                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000143                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 56790.123457                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 56790.123457                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20163357500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           410.414331                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               633566                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                289                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2192.269896                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   410.414331                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.801590                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.801590                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          440                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          386                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.859375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           10176519                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          10176519                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20163357500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.dispatchStatus::running       40018232     99.34%     99.34% # Number of cycles dispatch is running (Cycle)
system.cpu.iew.dispatchStatus::squashing       264613      0.66%    100.00% # Number of cycles dispatch is squashing (Cycle)
system.cpu.iew.dispatchStatus::unblocking          149      0.00%    100.00% # Number of cycles dispatch is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               47727232                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               318302                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 10592861                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4993458                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 10541                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      150                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          64352                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       220291                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               284643                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 47058723                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                47032208                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  26145016                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  36263354                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.166279                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.720976                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       42114                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  310530                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   9                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 233614                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     96                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           10282331                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::mean              3.356246                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::stdev             2.551465                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::0-9               10134751     98.56%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::10-19               141424      1.38%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::20-29                 3428      0.03%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::30-39                  702      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::40-49                    5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::50-59                    1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::70-79                    1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::100-109                  5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::110-119               1700      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::120-129                 39      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::130-139                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::140-149                189      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::150-159                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::160-169                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::170-179                 29      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::180-189                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::190-199                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::200-209                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::overflows               28      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::max_value              669                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::total             10282331                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.addedLoadsAndStores          15586319                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.lsq0.lqAvgOccupancy                   0.17                       # Average LQ Occupancy (UsedSlots/TotalSlots) (Ratio)
system.cpu.lsq0.sqAvgOccupancy                   0.09                       # Average SQ Occupancy (UsedSlots/TotalSlots) (Ratio)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20163357500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20163357500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  20163357500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.status::Running             4742145     11.77%     11.77% # Number of cycles rename is running (Cycle)
system.cpu.rename.status::Idle                6576888     16.33%     28.10% # Number of cycles rename is idle (Cycle)
system.cpu.rename.status::Squashing            264613      0.66%     28.76% # Number of cycles rename is squashing (Cycle)
system.cpu.rename.status::Blocked            15011449     37.26%     66.02% # Number of cycles rename is blocking (Cycle)
system.cpu.rename.status::Unblocking         13639218     33.86%     99.88% # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.status::SerializeStall        48681      0.12%    100.00% # Number of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.renamedInsts               48495694                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               6090796                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.SQFullEvents                  82763                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            33219594                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    66542696                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 65437496                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        12                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              31501901                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1717693                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   10535                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing               10515                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  34901179                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                31471537                       # count of registers freed and written back to integer free list (Count)
system.cpu.rob.reads                         83781232                       # The number of ROB reads (Count)
system.cpu.rob.writes                        95718927                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 45935199                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   45935256                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs               15042175                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   242                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               137888                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         142848                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean           1814                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                7698                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               7698                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq              729                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          137159                       # Transaction distribution (Count)
system.l2bus.transDist::InvalidateReq              28                       # Transaction distribution (Count)
system.l2bus.transDist::InvalidateResp             28                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1747                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       434143                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   435890                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        65152                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     18510720                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  18575872                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                                 0                       # Total snoops (Count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              145614                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean                      0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev                     0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    145614    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                145614                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  20163357500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            289800000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1093500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           217299500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          290276                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       144662                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                92                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            142866                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               142958                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               92                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           142866                       # number of overall hits (Count)
system.l2cache.overallHits::total              142958                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             637                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            1991                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               2628                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            637                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           1991                       # number of overall misses (Count)
system.l2cache.overallMisses::total              2628                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     39788000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    129580500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     169368500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     39788000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    129580500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    169368500                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           729                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        144857                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           145586                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          729                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       144857                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          145586                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.873800                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.013745                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.018051                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.873800                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.013745                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.018051                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 62461.538462                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 65083.124058                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 64447.678843                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 62461.538462                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 65083.124058                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 64447.678843                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_wbuffers            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.demandMshrMisses::cpu.inst          637                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         1991                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           2628                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          637                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         1991                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          2628                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     36603000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    119625500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    156228500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     36603000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    119625500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    156228500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.873800                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.013745                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.018051                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.873800                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.013745                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.018051                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 57461.538462                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 60083.124058                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 59447.678843                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 57461.538462                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 60083.124058                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 59447.678843                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                         0                       # number of replacements (Count)
system.l2cache.InvalidateReq.hits::cpu.data            4                       # number of InvalidateReq hits (Count)
system.l2cache.InvalidateReq.hits::total            4                       # number of InvalidateReq hits (Count)
system.l2cache.InvalidateReq.misses::cpu.data           24                       # number of InvalidateReq misses (Count)
system.l2cache.InvalidateReq.misses::total           24                       # number of InvalidateReq misses (Count)
system.l2cache.InvalidateReq.accesses::cpu.data           28                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2cache.InvalidateReq.accesses::total           28                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2cache.InvalidateReq.missRate::cpu.data     0.857143                       # miss rate for InvalidateReq accesses (Ratio)
system.l2cache.InvalidateReq.missRate::total     0.857143                       # miss rate for InvalidateReq accesses (Ratio)
system.l2cache.InvalidateReq.mshrMisses::cpu.data           24                       # number of InvalidateReq MSHR misses (Count)
system.l2cache.InvalidateReq.mshrMisses::total           24                       # number of InvalidateReq MSHR misses (Count)
system.l2cache.InvalidateReq.mshrMissLatency::cpu.data       228000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2cache.InvalidateReq.mshrMissLatency::total       228000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2cache.InvalidateReq.mshrMissRate::cpu.data     0.857143                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2cache.InvalidateReq.mshrMissRate::total     0.857143                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2cache.InvalidateReq.avgMshrMissLatency::cpu.data         9500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2cache.InvalidateReq.avgMshrMissLatency::total         9500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.hits::cpu.inst           92                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total            92                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.inst          637                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total          637                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.inst     39788000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total     39788000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.inst          729                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total          729                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.inst     0.873800                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.873800                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 62461.538462                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 62461.538462                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrMisses::cpu.inst          637                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total          637                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     36603000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total     36603000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.873800                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.873800                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 57461.538462                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 57461.538462                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data          6774                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             6774                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data          924                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            924                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     63548500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     63548500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         7698                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         7698                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.120031                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.120031                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 68775.432900                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 68775.432900                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data          924                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          924                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     58928500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     58928500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.120031                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.120031                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 63775.432900                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 63775.432900                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data       136092                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total       136092                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         1067                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         1067                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.data     66032000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     66032000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.data       137159                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       137159                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.007779                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.007779                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 61885.660731                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 61885.660731                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         1067                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         1067                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     60697000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     60697000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.007779                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.007779                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 56885.660731                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 56885.660731                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackClean.hits::writebacks         1814                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total         1814                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks         1814                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total         1814                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks       142848                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       142848                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       142848                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       142848                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  20163357500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             2472.092829                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                     120                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                     4                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                        30                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    21.862470                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   560.772313                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  1889.458045                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.002669                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.068454                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.230647                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.301769                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         2652                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              53                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            2599                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.323730                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               4647072                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              4647072                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20163357500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_cpu.inst::samples       637.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      1991.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000571500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                10378                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         2628                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       2628                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   2628                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2251                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      253                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       97                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       17                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   168192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               8341467.93260993                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    20163128500                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     7672423.33                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        40768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       127424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 2021885.492036730517                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 6319582.440573203377                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          637                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         1991                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     17039000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     58563000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26748.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29413.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        40768                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       127424                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          168192                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        40768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        40768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           637                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          1991                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             2628                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         2021885                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         6319582                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            8341468                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      2021885                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        2021885                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        2021885                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        6319582                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total           8341468                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  2628                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           173                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           151                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           175                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           197                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           182                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           255                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           166                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           152                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           166                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          157                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          225                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          251                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          156                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           72                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           18                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 26327000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               13140000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            75602000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10017.88                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28767.88                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1788                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             68.04                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          833                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   199.068427                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   124.006866                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   259.967706                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          392     47.06%     47.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          289     34.69%     81.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           33      3.96%     85.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           21      2.52%     88.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           23      2.76%     91.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           11      1.32%     92.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            6      0.72%     93.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            1      0.12%     93.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           57      6.84%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          833                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             168192                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten               0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 8.341468                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.07                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.07                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                68.04                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  20163357500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          3948420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          2075865                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        10217340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1591302960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   1307863290                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   6641370720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     9556778595                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    473.967621                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  17253587500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    673140000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   2236630000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          2049180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1085370                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         8546580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1591302960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    633815490                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   7208989920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     9445789500                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    468.463127                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  18735174250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    673140000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    755043250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  20163357500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1704                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                924                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               924                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1704                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             24                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port         5280                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    5280                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       168192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   168192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2652                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2652    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2652                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20163357500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1326000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            7042500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           2652                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
