
ubuntu-preinstalled/ischroot:     file format elf32-littlearm


Disassembly of section .init:

0000062c <.init>:
 62c:	push	{r3, lr}
 630:	bl	8a0 <__lxstat64@plt+0x188>
 634:	pop	{r3, pc}

Disassembly of section .plt:

00000638 <strstr@plt-0x14>:
 638:	push	{lr}		; (str lr, [sp, #-4]!)
 63c:	ldr	lr, [pc, #4]	; 648 <strstr@plt-0x4>
 640:	add	lr, pc, lr
 644:	ldr	pc, [lr, #8]!
 648:	andeq	r1, r1, r0, asr #18

0000064c <strstr@plt>:
 64c:	add	ip, pc, #0, 12
 650:	add	ip, ip, #69632	; 0x11000
 654:	ldr	pc, [ip, #2368]!	; 0x940

00000658 <strcmp@plt>:
 658:	add	ip, pc, #0, 12
 65c:	add	ip, ip, #69632	; 0x11000
 660:	ldr	pc, [ip, #2360]!	; 0x938

00000664 <__cxa_finalize@plt>:
 664:	add	ip, pc, #0, 12
 668:	add	ip, ip, #69632	; 0x11000
 66c:	ldr	pc, [ip, #2352]!	; 0x930

00000670 <read@plt>:
 670:	add	ip, pc, #0, 12
 674:	add	ip, ip, #69632	; 0x11000
 678:	ldr	pc, [ip, #2344]!	; 0x928

0000067c <memcmp@plt>:
 67c:	add	ip, pc, #0, 12
 680:	add	ip, ip, #69632	; 0x11000
 684:	ldr	pc, [ip, #2336]!	; 0x920

00000688 <__stack_chk_fail@plt>:
 688:	add	ip, pc, #0, 12
 68c:	add	ip, ip, #69632	; 0x11000
 690:	ldr	pc, [ip, #2328]!	; 0x918

00000694 <geteuid@plt>:
 694:	add	ip, pc, #0, 12
 698:	add	ip, ip, #69632	; 0x11000
 69c:	ldr	pc, [ip, #2320]!	; 0x910

000006a0 <fwrite@plt>:
 6a0:	add	ip, pc, #0, 12
 6a4:	add	ip, ip, #69632	; 0x11000
 6a8:	ldr	pc, [ip, #2312]!	; 0x908

000006ac <open64@plt>:
 6ac:	add	ip, pc, #0, 12
 6b0:	add	ip, ip, #69632	; 0x11000
 6b4:	ldr	pc, [ip, #2304]!	; 0x900

000006b8 <getenv@plt>:
 6b8:	add	ip, pc, #0, 12
 6bc:	add	ip, ip, #69632	; 0x11000
 6c0:	ldr	pc, [ip, #2296]!	; 0x8f8

000006c4 <__libc_start_main@plt>:
 6c4:	add	ip, pc, #0, 12
 6c8:	add	ip, ip, #69632	; 0x11000
 6cc:	ldr	pc, [ip, #2288]!	; 0x8f0

000006d0 <__gmon_start__@plt>:
 6d0:	add	ip, pc, #0, 12
 6d4:	add	ip, ip, #69632	; 0x11000
 6d8:	ldr	pc, [ip, #2280]!	; 0x8e8

000006dc <getopt_long@plt>:
 6dc:	add	ip, pc, #0, 12
 6e0:	add	ip, ip, #69632	; 0x11000
 6e4:	ldr	pc, [ip, #2272]!	; 0x8e0

000006e8 <exit@plt>:
 6e8:	add	ip, pc, #0, 12
 6ec:	add	ip, ip, #69632	; 0x11000
 6f0:	ldr	pc, [ip, #2264]!	; 0x8d8

000006f4 <__xstat64@plt>:
 6f4:	add	ip, pc, #0, 12
 6f8:	add	ip, ip, #69632	; 0x11000
 6fc:	ldr	pc, [ip, #2256]!	; 0x8d0

00000700 <abort@plt>:
 700:	add	ip, pc, #0, 12
 704:	add	ip, ip, #69632	; 0x11000
 708:	ldr	pc, [ip, #2248]!	; 0x8c8

0000070c <close@plt>:
 70c:	add	ip, pc, #0, 12
 710:	add	ip, ip, #69632	; 0x11000
 714:	ldr	pc, [ip, #2240]!	; 0x8c0

00000718 <__lxstat64@plt>:
 718:	add	ip, pc, #0, 12
 71c:	add	ip, ip, #69632	; 0x11000
 720:	ldr	pc, [ip, #2232]!	; 0x8b8

Disassembly of section .text:

00000724 <.text>:
 724:	blmi	10d3034 <_IO_stdin_used@@Base+0x10d2480>
 728:	push	{r1, r3, r4, r5, r6, sl, lr}
 72c:	strdlt	r4, [r7], r0
 730:	strcs	r5, [r0], #-2259	; 0xfffff72d
 734:	ldrdlt	pc, [r0, -pc]
 738:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
 73c:	movwls	r6, #22555	; 0x581b
 740:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 744:	ldrsbtge	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
 748:	ldrbtmi	r4, [fp], #2877	; 0xb3d
 74c:			; <UNDEFINED> instruction: 0x460744fa
 750:			; <UNDEFINED> instruction: 0x460e447b
 754:	strtmi	r4, [r0], r5, lsr #12
 758:	ldrbmi	r9, [fp], -r3, lsl #6
 75c:			; <UNDEFINED> instruction: 0x46314652
 760:			; <UNDEFINED> instruction: 0xf8cd4638
 764:			; <UNDEFINED> instruction: 0xf8cd9000
 768:			; <UNDEFINED> instruction: 0xf7ff8010
 76c:	mcrrne	15, 11, lr, r3, cr8
 770:	ldmdacc	r6, {r3, r4, ip, lr, pc}^
 774:	ldmdale	r7!, {r1, r2, r3, r4, fp, sp}
 778:			; <UNDEFINED> instruction: 0xf000e8df
 77c:			; <UNDEFINED> instruction: 0x36363634
 780:			; <UNDEFINED> instruction: 0x36363636
 784:			; <UNDEFINED> instruction: 0x36363636
 788:			; <UNDEFINED> instruction: 0x36363636
 78c:			; <UNDEFINED> instruction: 0x36323612
 790:			; <UNDEFINED> instruction: 0x36363636
 794:			; <UNDEFINED> instruction: 0x36363636
 798:	andseq	r3, r0, r6, lsr r6
 79c:	ldrb	r2, [ip, r1, lsl #8]
 7a0:	ldrb	r2, [sl, r1, lsl #10]
 7a4:			; <UNDEFINED> instruction: 0x0604ea15
 7a8:			; <UNDEFINED> instruction: 0xf000d12d
 7ac:	ldrhlt	pc, [r8, #-145]	; 0xffffff6f	; <UNPREDICTABLE>
 7b0:	blmi	813048 <_IO_stdin_used@@Base+0x812494>
 7b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 7b8:	blls	15a828 <_IO_stdin_used@@Base+0x159c74>
 7bc:	qsuble	r4, sl, r0
 7c0:	andlt	r4, r7, r0, lsr r6
 7c4:	svchi	0x00f0e8bd
 7c8:			; <UNDEFINED> instruction: 0xf8cef000
 7cc:	strmi	r2, [r6], -r2, lsl #16
 7d0:	stfcsd	f5, [r0], {238}	; 0xee
 7d4:			; <UNDEFINED> instruction: 0x2600bf18
 7d8:	svclt	0x00182d00
 7dc:	strb	r4, [r7, lr, lsr #12]!
 7e0:			; <UNDEFINED> instruction: 0xf980f000
 7e4:			; <UNDEFINED> instruction: 0xf968f000
 7e8:	eorcs	r9, ip, #768	; 0x300
 7ec:	tstcs	r1, r6, lsl fp
 7f0:	stmiapl	r3!, {r1, r2, r4, fp, lr}^
 7f4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
 7f8:	svc	0x0052f7ff
 7fc:			; <UNDEFINED> instruction: 0xf7ff2001
 800:			; <UNDEFINED> instruction: 0xf7ffef74
 804:	blmi	43c514 <_IO_stdin_used@@Base+0x43b960>
 808:	sfmls	f2, 4, [r3], {38}	; 0x26
 80c:	ldmdami	r0, {r0, r8, sp}
 810:	ldrbtmi	r5, [r8], #-2276	; 0xfffff71c
 814:			; <UNDEFINED> instruction: 0xf7ff6823
 818:	stmdami	lr, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
 81c:	eorcs	r6, ip, #2293760	; 0x230000
 820:	tstcs	r1, r8, ror r4
 824:	svc	0x003cf7ff
 828:			; <UNDEFINED> instruction: 0xf7ff2001
 82c:	svclt	0x0000ef5e
 830:	andeq	r1, r1, ip, asr r8
 834:	andeq	r0, r0, r0, rrx
 838:			; <UNDEFINED> instruction: 0x000118ba
 83c:	muleq	r0, r8, r6
 840:	andeq	r1, r1, r4, lsr r8
 844:	ldrdeq	r1, [r1], -r0
 848:	andeq	r0, r0, r4, rrx
 84c:	strdeq	r0, [r0], -r8
 850:	andeq	r0, r0, sl, lsl #12
 854:	andeq	r0, r0, ip, asr #11
 858:	bleq	3c99c <_IO_stdin_used@@Base+0x3bde8>
 85c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 860:	strbtmi	fp, [sl], -r2, lsl #24
 864:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 868:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 86c:	ldrmi	sl, [sl], #776	; 0x308
 870:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 874:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 878:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 87c:			; <UNDEFINED> instruction: 0xf85a4b06
 880:	stmdami	r6, {r0, r1, ip, sp}
 884:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 888:	svc	0x001cf7ff
 88c:	svc	0x0038f7ff
 890:	strdeq	r1, [r1], -r8
 894:	andeq	r0, r0, r4, asr r0
 898:	andeq	r0, r0, ip, rrx
 89c:	andeq	r0, r0, r0, ror r0
 8a0:	ldr	r3, [pc, #20]	; 8bc <__lxstat64@plt+0x1a4>
 8a4:	ldr	r2, [pc, #20]	; 8c0 <__lxstat64@plt+0x1a8>
 8a8:	add	r3, pc, r3
 8ac:	ldr	r2, [r3, r2]
 8b0:	cmp	r2, #0
 8b4:	bxeq	lr
 8b8:	b	6d0 <__gmon_start__@plt>
 8bc:	ldrdeq	r1, [r1], -r8
 8c0:	andeq	r0, r0, r8, rrx
 8c4:	blmi	1d28e4 <_IO_stdin_used@@Base+0x1d1d30>
 8c8:	bmi	1d1ab0 <_IO_stdin_used@@Base+0x1d0efc>
 8cc:	addmi	r4, r3, #2063597568	; 0x7b000000
 8d0:	andle	r4, r3, sl, ror r4
 8d4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 8d8:	ldrmi	fp, [r8, -r3, lsl #2]
 8dc:	svclt	0x00004770
 8e0:	andeq	r1, r1, ip, lsl #15
 8e4:	andeq	r1, r1, r8, lsl #15
 8e8:			; <UNDEFINED> instruction: 0x000116b4
 8ec:	andeq	r0, r0, ip, asr r0
 8f0:	stmdbmi	r9, {r3, fp, lr}
 8f4:	bmi	251adc <_IO_stdin_used@@Base+0x250f28>
 8f8:	bne	251ae4 <_IO_stdin_used@@Base+0x250f30>
 8fc:	svceq	0x00cb447a
 900:			; <UNDEFINED> instruction: 0x01a1eb03
 904:	andle	r1, r3, r9, asr #32
 908:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 90c:	ldrmi	fp, [r8, -r3, lsl #2]
 910:	svclt	0x00004770
 914:	andeq	r1, r1, r0, ror #14
 918:	andeq	r1, r1, ip, asr r7
 91c:	andeq	r1, r1, r8, lsl #13
 920:	andeq	r0, r0, r4, ror r0
 924:	blmi	2add4c <_IO_stdin_used@@Base+0x2ad198>
 928:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 92c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 930:	blmi	26eee4 <_IO_stdin_used@@Base+0x26e330>
 934:	ldrdlt	r5, [r3, -r3]!
 938:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 93c:			; <UNDEFINED> instruction: 0xf7ff6818
 940:			; <UNDEFINED> instruction: 0xf7ffee92
 944:	blmi	1c0848 <_IO_stdin_used@@Base+0x1bfc94>
 948:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 94c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 950:	andeq	r1, r1, sl, lsr #14
 954:	andeq	r1, r1, r8, asr r6
 958:	andeq	r0, r0, r8, asr r0
 95c:	andeq	r1, r1, r6, asr #13
 960:	andeq	r1, r1, sl, lsl #14
 964:	svclt	0x0000e7c4
 968:	tstcs	r0, ip, asr #20
 96c:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
 970:	push	{r2, r3, r6, fp, lr}
 974:			; <UNDEFINED> instruction: 0xf6ad43f0
 978:	ldmpl	r3, {r2, r5, r6, r7, r8, sl, fp}^
 97c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
 980:	ldmcc	ip, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}^
 984:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 988:	mrc	7, 4, APSR_nzcv, cr0, cr15, {7}
 98c:	strmi	r2, [r6], -r0, lsl #2
 990:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
 994:	mcr	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
 998:	movweq	lr, #2646	; 0xa56
 99c:	strtle	r4, [r1], #-1543	; 0xfffff9f9
 9a0:	ldmibeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
 9a4:	ldmmi	ip, {r0, r2, r3, r9, ip, sp, lr, pc}^
 9a8:	addmi	lr, r4, #10
 9ac:	strtmi	sp, [r2], -r4, asr #2
 9b0:	strbmi	r4, [r8], -r1, asr #12
 9b4:	mcr	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
 9b8:	teqle	sp, r0, lsl #16
 9bc:	stclle	12, cr2, [r1, #-0]
 9c0:	addvs	pc, r0, #1325400064	; 0x4f000000
 9c4:	ldrtmi	r4, [r0], -r9, asr #12
 9c8:	mrc	7, 2, APSR_nzcv, cr2, cr15, {7}
 9cc:	addvs	pc, r0, #1325400064	; 0x4f000000
 9d0:	strmi	r4, [r4], -r1, asr #12
 9d4:			; <UNDEFINED> instruction: 0xf7ff4638
 9d8:	svceq	0x00c2ee4c
 9dc:	ldrbvc	lr, [r4, #2642]	; 0xa52
 9e0:	subs	sp, r0, r3, ror #1
 9e4:	ble	f0c1ec <_IO_stdin_used@@Base+0xf0b638>
 9e8:	ble	13ca9f0 <_IO_stdin_used@@Base+0x13c9e3c>
 9ec:	vstrge.16	s8, [r2, #-94]	; 0xffffffa2	; <UNPREDICTABLE>
 9f0:	ldrbtmi	r2, [r9], #-3
 9f4:			; <UNDEFINED> instruction: 0xf7ff462a
 9f8:			; <UNDEFINED> instruction: 0x4604ee7e
 9fc:	teqle	pc, r0, lsl #16
 a00:			; <UNDEFINED> instruction: 0xf10d492b
 a04:	andcs	r0, r3, r0, ror r8
 a08:			; <UNDEFINED> instruction: 0x46424479
 a0c:			; <UNDEFINED> instruction: 0xf7ff9101
 a10:	stmdbls	r1, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
 a14:	ldmib	r5, {r3, r4, r6, r8, r9, fp, ip, sp, pc}^
 a18:	ldmib	r8, {r8, r9, sl, sp, lr}^
 a1c:	addmi	r0, pc, #0, 2
 a20:	addmi	fp, r6, #8, 30
 a24:	ldmib	r5, {r0, r1, r2, r3, r8, ip, lr, pc}^
 a28:	ldmib	r8, {r3, r4, r8}^
 a2c:	addsmi	r2, r9, #24, 6	; 0x60000000
 a30:	addsmi	fp, r0, #4, 30
 a34:	and	r2, r6, r1, lsl #8
 a38:	ldrtmi	r4, [r0], -ip, lsr #12
 a3c:	mcr	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
 a40:			; <UNDEFINED> instruction: 0xf7ff4638
 a44:	bmi	6fc3dc <_IO_stdin_used@@Base+0x6fb828>
 a48:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
 a4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
 a50:	ldmcc	ip, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
 a54:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
 a58:			; <UNDEFINED> instruction: 0xf60d4620
 a5c:	pop	{r2, r5, r6, r7, r8, sl, fp}
 a60:			; <UNDEFINED> instruction: 0x463083f0
 a64:	mrc	7, 2, APSR_nzcv, cr2, cr15, {7}
 a68:	ble	3cc670 <_IO_stdin_used@@Base+0x3cbabc>
 a6c:			; <UNDEFINED> instruction: 0x4642e7be
 a70:			; <UNDEFINED> instruction: 0xf7ff2003
 a74:	ldmdblt	r8, {r1, r4, r6, r9, sl, fp, sp, lr, pc}
 a78:	mcr	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
 a7c:	rscle	r2, r2, r0, lsl #16
 a80:	strb	r2, [r0, r2, lsl #8]!
 a84:			; <UNDEFINED> instruction: 0x4630b134
 a88:	mcr	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 a8c:			; <UNDEFINED> instruction: 0xf7ff4638
 a90:			; <UNDEFINED> instruction: 0xe7abee3e
 a94:	ldrb	r2, [r0, r1, lsl #8]
 a98:	ldcl	7, cr15, [r6, #1020]!	; 0x3fc
 a9c:	andeq	r1, r1, r6, lsl r6
 aa0:	andeq	r0, r0, r0, rrx
 aa4:	andeq	r0, r0, r8, lsr r2
 aa8:	andeq	r0, r0, r6, lsr r2
 aac:	andeq	r0, r0, lr, ror #3
 ab0:	ldrdeq	r0, [r0], -ip
 ab4:	andeq	r1, r1, sl, lsr r5
 ab8:	adcscs	fp, ip, #8, 10	; 0x2000000
 abc:	tstcs	r1, r6, lsl #22
 ac0:	ldrbtmi	r4, [fp], #-3078	; 0xfffff3fa
 ac4:	ldmdbpl	fp, {r1, r2, fp, lr}
 ac8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
 acc:	stcl	7, cr15, [r8, #1020]!	; 0x3fc
 ad0:			; <UNDEFINED> instruction: 0xf7ff2000
 ad4:	svclt	0x0000ee0a
 ad8:	andeq	r1, r1, r2, asr #9
 adc:	andeq	r0, r0, r4, rrx
 ae0:	andeq	r0, r0, ip, lsr #2
 ae4:	rscscs	fp, r1, #8, 10	; 0x2000000
 ae8:	tstcs	r1, r6, lsl #22
 aec:	ldrbtmi	r4, [fp], #-3078	; 0xfffff3fa
 af0:	ldmdbpl	fp, {r1, r2, fp, lr}
 af4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
 af8:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
 afc:			; <UNDEFINED> instruction: 0xf7ff2000
 b00:	svclt	0x0000edf4
 b04:	muleq	r1, r6, r4
 b08:	andeq	r0, r0, r4, rrx
 b0c:	andeq	r0, r0, r0, asr #3
 b10:	strlt	r4, [r8, #-2064]	; 0xfffff7f0
 b14:			; <UNDEFINED> instruction: 0xf7ff4478
 b18:	ldrdlt	lr, [r8, -r0]!
 b1c:	stmdami	lr, {r0, r9, sl, lr}
 b20:			; <UNDEFINED> instruction: 0xf7ff4478
 b24:			; <UNDEFINED> instruction: 0xb108ed9a
 b28:	stclt	0, cr2, [r8, #-0]
 b2c:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
 b30:	stcl	7, cr15, [r2, #1020]	; 0x3fc
 b34:	rscsle	r2, r7, r0, lsl #16
 b38:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
 b3c:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
 b40:	rscsle	r2, r1, r0, lsl #16
 b44:	ldrbtmi	r4, [r9], #-2311	; 0xfffff6f9
 b48:	stc	7, cr15, [r0, #1020]	; 0x3fc
 b4c:	svclt	0x00183800
 b50:	stclt	0, cr2, [r8, #-4]
 b54:	muleq	r0, r4, r2
 b58:	andeq	r0, r0, ip, lsr r3
 b5c:	andeq	r0, r0, r6, lsl #5
 b60:	andeq	r0, r0, sl, lsl #5
 b64:	andeq	r0, r0, sl, lsl #5
 b68:	mvnsmi	lr, #737280	; 0xb4000
 b6c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 b70:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 b74:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 b78:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
 b7c:	blne	1d91d78 <_IO_stdin_used@@Base+0x1d911c4>
 b80:	strhle	r1, [sl], -r6
 b84:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 b88:	svccc	0x0004f855
 b8c:	strbmi	r3, [sl], -r1, lsl #8
 b90:	ldrtmi	r4, [r8], -r1, asr #12
 b94:	adcmi	r4, r6, #152, 14	; 0x2600000
 b98:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 b9c:	svclt	0x000083f8
 ba0:	andeq	r1, r1, sl, lsl #6
 ba4:	andeq	r1, r1, r0, lsl #6
 ba8:	svclt	0x00004770

Disassembly of section .fini:

00000bac <.fini>:
 bac:	push	{r3, lr}
 bb0:	pop	{r3, pc}
