// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "08/08/2024 17:11:49"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module todo_junto_optimizado (
	Clk_camara,
	Clk_50,
	Start,
	Reset,
	Sda,
	Sca,
	Reset_camara,
	SRAM_CE,
	Trigger,
	Line_valid,
	Frame_valid,
	Pix_clk,
	Pix_data,
	Sw,
	SRAM_DQ,
	SRAM_OE,
	SRAM_WE,
	SRAM_UB,
	SRAM_LB,
	led_errase,
	led_lectura,
	trigger_camara,
	Data_sram,
	SRAM_add);
output 	Clk_camara;
input 	Clk_50;
input 	Start;
input 	Reset;
inout 	Sda;
output 	Sca;
output 	Reset_camara;
output 	SRAM_CE;
input 	Trigger;
input 	Line_valid;
input 	Frame_valid;
input 	Pix_clk;
input 	[7:0] Pix_data;
input 	[17:0] Sw;
inout 	[15:0] SRAM_DQ;
output 	SRAM_OE;
output 	SRAM_WE;
output 	SRAM_UB;
output 	SRAM_LB;
output 	led_errase;
output 	led_lectura;
output 	trigger_camara;
output 	[15:0] Data_sram;
output 	[19:0] SRAM_add;

// Design Ports Information
// Clk_camara	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sca	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset_camara	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_CE	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_OE	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_WE	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_UB	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_LB	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_errase	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_lectura	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// trigger_camara	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[15]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[14]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[13]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[12]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[11]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[10]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[9]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[7]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[6]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[5]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[3]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[2]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_sram[0]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[19]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[18]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[17]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[16]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[15]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[14]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[13]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[12]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[11]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[10]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[9]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[8]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[7]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[6]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[5]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[4]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[3]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[2]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[1]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_add[0]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Pix_data[7]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Pix_data[6]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Pix_data[5]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Pix_data[4]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Pix_data[3]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Pix_data[2]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Pix_data[1]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Pix_data[0]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sda	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[15]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[14]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[13]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[12]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[11]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[10]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[9]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[8]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[7]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[6]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[5]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[4]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[3]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[2]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[1]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[0]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Trigger	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sw[17]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sw[16]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sw[15]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sw[14]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sw[13]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sw[12]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sw[11]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sw[10]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sw[9]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sw[8]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sw[7]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sw[6]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sw[5]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sw[4]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sw[3]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sw[2]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sw[1]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sw[0]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Line_valid	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Frame_valid	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Start	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Pix_clk	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Pix_data[7]~input_o ;
wire \Pix_data[6]~input_o ;
wire \Pix_data[5]~input_o ;
wire \Pix_data[4]~input_o ;
wire \Pix_data[3]~input_o ;
wire \Pix_data[2]~input_o ;
wire \Pix_data[1]~input_o ;
wire \Pix_data[0]~input_o ;
wire \Sca~output_o ;
wire \Sda~output_o ;
wire \SRAM_DQ[15]~output_o ;
wire \SRAM_DQ[14]~output_o ;
wire \SRAM_DQ[13]~output_o ;
wire \SRAM_DQ[12]~output_o ;
wire \SRAM_DQ[11]~output_o ;
wire \SRAM_DQ[10]~output_o ;
wire \SRAM_DQ[9]~output_o ;
wire \SRAM_DQ[8]~output_o ;
wire \SRAM_DQ[7]~output_o ;
wire \SRAM_DQ[6]~output_o ;
wire \SRAM_DQ[5]~output_o ;
wire \SRAM_DQ[4]~output_o ;
wire \SRAM_DQ[3]~output_o ;
wire \SRAM_DQ[2]~output_o ;
wire \SRAM_DQ[1]~output_o ;
wire \SRAM_DQ[0]~output_o ;
wire \Clk_camara~output_o ;
wire \Reset_camara~output_o ;
wire \SRAM_CE~output_o ;
wire \SRAM_OE~output_o ;
wire \SRAM_WE~output_o ;
wire \SRAM_UB~output_o ;
wire \SRAM_LB~output_o ;
wire \led_errase~output_o ;
wire \led_lectura~output_o ;
wire \trigger_camara~output_o ;
wire \Data_sram[15]~output_o ;
wire \Data_sram[14]~output_o ;
wire \Data_sram[13]~output_o ;
wire \Data_sram[12]~output_o ;
wire \Data_sram[11]~output_o ;
wire \Data_sram[10]~output_o ;
wire \Data_sram[9]~output_o ;
wire \Data_sram[8]~output_o ;
wire \Data_sram[7]~output_o ;
wire \Data_sram[6]~output_o ;
wire \Data_sram[5]~output_o ;
wire \Data_sram[4]~output_o ;
wire \Data_sram[3]~output_o ;
wire \Data_sram[2]~output_o ;
wire \Data_sram[1]~output_o ;
wire \Data_sram[0]~output_o ;
wire \SRAM_add[19]~output_o ;
wire \SRAM_add[18]~output_o ;
wire \SRAM_add[17]~output_o ;
wire \SRAM_add[16]~output_o ;
wire \SRAM_add[15]~output_o ;
wire \SRAM_add[14]~output_o ;
wire \SRAM_add[13]~output_o ;
wire \SRAM_add[12]~output_o ;
wire \SRAM_add[11]~output_o ;
wire \SRAM_add[10]~output_o ;
wire \SRAM_add[9]~output_o ;
wire \SRAM_add[8]~output_o ;
wire \SRAM_add[7]~output_o ;
wire \SRAM_add[6]~output_o ;
wire \SRAM_add[5]~output_o ;
wire \SRAM_add[4]~output_o ;
wire \SRAM_add[3]~output_o ;
wire \SRAM_add[2]~output_o ;
wire \SRAM_add[1]~output_o ;
wire \SRAM_add[0]~output_o ;
wire \Clk_50~input_o ;
wire \Clk_50~inputclkctrl_outclk ;
wire \inst2|cuenta[0]~2_combout ;
wire \inst2|cuenta~0_combout ;
wire \inst2|cuenta~1_combout ;
wire \inst2|Equal0~0_combout ;
wire \inst2|enable~q ;
wire \inst2|clk_int~0_combout ;
wire \inst2|clk_int~feeder_combout ;
wire \inst2|clk_int~q ;
wire \inst2|clk_int~clkctrl_outclk ;
wire \inst5|inst|cuenta_int[0]~3_combout ;
wire \inst5|inst|Add0~2_combout ;
wire \inst5|inst|cuenta_int~0_combout ;
wire \inst5|inst|Equal0~0_combout ;
wire \inst5|inst|cuenta_int~2_combout ;
wire \inst5|inst|Add0~3_combout ;
wire \inst5|inst|cuenta_int~1_combout ;
wire \inst5|inst|Add0~0_combout ;
wire \inst5|inst|Add0~1_combout ;
wire \inst5|inst|clk_int~0_combout ;
wire \inst5|inst|clk_int~feeder_combout ;
wire \inst5|inst|clk_int~q ;
wire \inst5|inst|clk_int~clkctrl_outclk ;
wire \inst5|inst|Add1~0_combout ;
wire \inst5|inst|Add1~1 ;
wire \inst5|inst|Add1~2_combout ;
wire \inst5|inst|cuenta_int_2~1_combout ;
wire \inst5|inst|Add1~3 ;
wire \inst5|inst|Add1~4_combout ;
wire \inst5|inst|Add1~5 ;
wire \inst5|inst|Add1~6_combout ;
wire \inst5|inst|Equal1~0_combout ;
wire \inst5|inst|cuenta_int_2~0_combout ;
wire \inst5|inst|Add1~7 ;
wire \inst5|inst|Add1~8_combout ;
wire \inst5|inst|clk_int_2~0_combout ;
wire \inst5|inst|clk_int_2~feeder_combout ;
wire \inst5|inst|clk_int_2~q ;
wire \inst5|inst|clk_int_2~clkctrl_outclk ;
wire \Start~input_o ;
wire \inst5|inst|state.idle~0_combout ;
wire \Reset~input_o ;
wire \Sda~input_o ;
wire \inst5|inst|Selector1~1_combout ;
wire \inst5|inst|state.dp_07~q ;
wire \inst5|inst|Selector2~0_combout ;
wire \inst5|inst|state.dw_07~q ;
wire \inst5|inst|Selector3~0_combout ;
wire \inst5|inst|state.dp_00~q ;
wire \inst5|inst|Selector4~0_combout ;
wire \inst5|inst|state.dw_00~q ;
wire \inst5|inst|Selector5~0_combout ;
wire \inst5|inst|state.dp_02~q ;
wire \inst5|inst|WideOr18~0_combout ;
wire \inst5|inst1|Selector1~1_combout ;
wire \inst5|inst|state.dp_BA_2~feeder_combout ;
wire \inst5|inst|state.dp_BA_2~q ;
wire \inst5|inst1|state.stop_2~q ;
wire \inst5|inst1|Selector0~0_combout ;
wire \inst5|inst1|state.idle~q ;
wire \inst5|inst1|state~22_combout ;
wire \inst5|inst1|state.start~q ;
wire \inst5|inst1|state.start_2~feeder_combout ;
wire \inst5|inst1|state.start_2~q ;
wire \inst5|inst1|Selector14~0_combout ;
wire \inst5|inst1|count[2]~0_combout ;
wire \inst5|inst1|Selector13~0_combout ;
wire \inst5|inst1|Selector12~0_combout ;
wire \inst5|inst1|Selector1~0_combout ;
wire \inst5|inst1|Selector1~2_combout ;
wire \inst5|inst1|state.b_trans~q ;
wire \inst5|inst1|state.b_write_1~q ;
wire \inst5|inst1|state.b_write_2~q ;
wire \inst5|inst1|state.b_write_3~q ;
wire \inst5|inst1|state~21_combout ;
wire \inst5|inst1|state.ack_1~q ;
wire \inst5|inst1|state.ack_2~q ;
wire \inst5|inst1|state.ack_3~q ;
wire \inst5|inst1|state.ack_fin~feeder_combout ;
wire \inst5|inst1|state.ack_fin~q ;
wire \inst5|inst1|state.error~0_combout ;
wire \inst5|inst1|state.error~q ;
wire \inst5|inst|count[1]~0_combout ;
wire \inst5|inst|state.idle~q ;
wire \inst5|inst|Selector0~0_combout ;
wire \inst5|inst|state.dp_BA~q ;
wire \inst5|inst|WideOr18~1_combout ;
wire \inst5|inst|Selector18~2_combout ;
wire \inst5|inst|s_t~0_combout ;
wire \inst5|inst|count[1]~1_combout ;
wire \inst5|inst|Selector17~0_combout ;
wire \inst5|inst|Selector1~0_combout ;
wire \inst5|inst|Selector9~0_combout ;
wire \inst5|inst|state.dp_1E~q ;
wire \inst5|inst|Selector10~0_combout ;
wire \inst5|inst|state.dw_1E~q ;
wire \inst5|inst|Selector11~0_combout ;
wire \inst5|inst|state.dp_81~q ;
wire \inst5|inst|Selector12~0_combout ;
wire \inst5|inst|state.dw_81~q ;
wire \inst5|inst|Selector13~0_combout ;
wire \inst5|inst|state.dp_00_2~q ;
wire \inst5|inst|Selector14~0_combout ;
wire \inst5|inst|state.dw_00_2~q ;
wire \inst5|inst|state.stop_2~feeder_combout ;
wire \inst5|inst|state.stop_2~q ;
wire \inst5|inst1|Selector3~1_combout ;
wire \inst5|inst1|Selector3~0_combout ;
wire \inst5|inst1|Selector3~2_combout ;
wire \inst5|inst1|state.idle_2~q ;
wire \inst5|inst1|buisy~0_combout ;
wire \inst5|inst|Selector6~0_combout ;
wire \inst5|inst|state.dw_02~q ;
wire \inst5|inst|state.stop_1~feeder_combout ;
wire \inst5|inst|state.stop_1~q ;
wire \inst5|inst1|state~23_combout ;
wire \inst5|inst1|state.stop_1~q ;
wire \inst5|inst1|WideOr6~0_combout ;
wire \inst5|inst1|WideOr6~combout ;
wire \inst5|inst|WideOr21~combout ;
wire \inst5|inst1|data[7]~0_combout ;
wire \inst5|inst1|data[7]~1_combout ;
wire \inst5|inst|WideOr22~0_combout ;
wire \inst5|inst|WideOr23~combout ;
wire \inst5|inst|WideOr24~combout ;
wire \inst5|inst1|Mux0~0_combout ;
wire \inst5|inst1|Mux0~1_combout ;
wire \inst5|inst|WideOr19~combout ;
wire \inst5|inst1|Mux0~3_combout ;
wire \inst5|inst1|data[5]~2_combout ;
wire \inst5|inst1|data[5]~3_combout ;
wire \inst5|inst1|Mux0~2_combout ;
wire \inst5|inst1|Mux0~4_combout ;
wire \inst5|inst1|Selector15~1_combout ;
wire \inst5|inst1|Selector15~0_combout ;
wire \inst5|inst1|Selector15~2_combout ;
wire \inst5|inst1|Selector15~3_combout ;
wire \Trigger~input_o ;
wire \inst1|clk_int~0_combout ;
wire \inst1|clk_int~feeder_combout ;
wire \inst1|clk_int~q ;
wire \inst1|clk_int~clkctrl_outclk ;
wire \Pix_clk~input_o ;
wire \Pix_clk~inputclkctrl_outclk ;
wire \inst|count_errase[1]~20_combout ;
wire \Reset~inputclkctrl_outclk ;
wire \inst|Equal0~1_combout ;
wire \inst|Equal0~3_combout ;
wire \inst|Equal0~2_combout ;
wire \inst|Equal0~4_combout ;
wire \inst|Equal0~5_combout ;
wire \inst|count_errase[0]~58_combout ;
wire \inst|count_errase[1]~21 ;
wire \inst|count_errase[2]~22_combout ;
wire \inst|count_errase[2]~23 ;
wire \inst|count_errase[3]~24_combout ;
wire \inst|count_errase[3]~25 ;
wire \inst|count_errase[4]~26_combout ;
wire \inst|count_errase[4]~27 ;
wire \inst|count_errase[5]~28_combout ;
wire \inst|count_errase[5]~29 ;
wire \inst|count_errase[6]~30_combout ;
wire \inst|count_errase[6]~31 ;
wire \inst|count_errase[7]~32_combout ;
wire \inst|count_errase[7]~33 ;
wire \inst|count_errase[8]~34_combout ;
wire \inst|count_errase[8]~35 ;
wire \inst|count_errase[9]~36_combout ;
wire \inst|count_errase[9]~37 ;
wire \inst|count_errase[10]~38_combout ;
wire \inst|count_errase[10]~feeder_combout ;
wire \inst|count_errase[10]~39 ;
wire \inst|count_errase[11]~40_combout ;
wire \inst|count_errase[11]~41 ;
wire \inst|count_errase[12]~42_combout ;
wire \inst|count_errase[12]~43 ;
wire \inst|count_errase[13]~44_combout ;
wire \inst|count_errase[13]~45 ;
wire \inst|count_errase[14]~46_combout ;
wire \inst|count_errase[14]~47 ;
wire \inst|count_errase[15]~48_combout ;
wire \inst|count_errase[15]~49 ;
wire \inst|count_errase[16]~50_combout ;
wire \inst|count_errase[16]~51 ;
wire \inst|count_errase[17]~52_combout ;
wire \inst|count_errase[17]~53 ;
wire \inst|count_errase[18]~54_combout ;
wire \inst|count_errase[18]~55 ;
wire \inst|count_errase[19]~56_combout ;
wire \inst|Equal0~0_combout ;
wire \inst|count_errase[5]~19_combout ;
wire \inst|Selector0~0_combout ;
wire \inst|state.errase~q ;
wire \inst5|inst|state.done~0_combout ;
wire \inst5|inst|state.done~q ;
wire \inst|Selector1~0_combout ;
wire \inst|Selector1~1_combout ;
wire \inst|state.wait_done~q ;
wire \inst|Selector2~0_combout ;
wire \inst|state.trigger_wait~q ;
wire \Frame_valid~input_o ;
wire \Line_valid~input_o ;
wire \inst4|leer~0_combout ;
wire \inst4|pix_count_int[0]~60_combout ;
wire \inst|state~11_combout ;
wire \inst|state.trigger_interno~q ;
wire \inst1|process_1~0_combout ;
wire \inst4|pix_count_int[1]~20_combout ;
wire \inst4|leer~combout ;
wire \inst4|pix_count_int[1]~21 ;
wire \inst4|pix_count_int[2]~22_combout ;
wire \inst4|pix_count_int[2]~23 ;
wire \inst4|pix_count_int[3]~24_combout ;
wire \inst4|pix_count_int[3]~25 ;
wire \inst4|pix_count_int[4]~26_combout ;
wire \inst4|pix_count_int[4]~27 ;
wire \inst4|pix_count_int[5]~28_combout ;
wire \inst4|pix_count_int[5]~29 ;
wire \inst4|pix_count_int[6]~30_combout ;
wire \inst4|pix_count_int[6]~31 ;
wire \inst4|pix_count_int[7]~32_combout ;
wire \inst4|pix_count_int[7]~33 ;
wire \inst4|pix_count_int[8]~34_combout ;
wire \inst4|pix_count_int[8]~35 ;
wire \inst4|pix_count_int[9]~36_combout ;
wire \inst4|pix_count_int[9]~37 ;
wire \inst4|pix_count_int[10]~38_combout ;
wire \inst4|pix_count_int[10]~39 ;
wire \inst4|pix_count_int[11]~40_combout ;
wire \inst4|pix_count_int[11]~41 ;
wire \inst4|pix_count_int[12]~42_combout ;
wire \inst4|pix_count_int[12]~43 ;
wire \inst4|pix_count_int[13]~44_combout ;
wire \inst4|pix_count_int[13]~45 ;
wire \inst4|pix_count_int[14]~46_combout ;
wire \inst4|pix_count_int[14]~47 ;
wire \inst4|pix_count_int[15]~48_combout ;
wire \inst4|pix_count_int[15]~49 ;
wire \inst4|pix_count_int[16]~50_combout ;
wire \inst4|pix_count_int[16]~51 ;
wire \inst4|pix_count_int[17]~52_combout ;
wire \inst4|pix_count_int[17]~53 ;
wire \inst4|pix_count_int[18]~54_combout ;
wire \inst4|pix_count_int[18]~55 ;
wire \inst4|pix_count_int[19]~56_combout ;
wire \inst4|pix_count_int[19]~57 ;
wire \inst4|pix_count_int[20]~58_combout ;
wire \inst1|LessThan0~1_combout ;
wire \inst1|LessThan0~0_combout ;
wire \inst1|LessThan0~2_combout ;
wire \inst1|LessThan0~3_combout ;
wire \inst1|LessThan0~4_combout ;
wire \inst1|LessThan0~5_combout ;
wire \inst1|LessThan0~6_combout ;
wire \inst1|state.final~0_combout ;
wire \inst1|state.final~q ;
wire \inst|cuenta_trigger_camara~0_combout ;
wire \inst|cuenta_trigger_camara~1_combout ;
wire \inst|cuenta_trigger_camara~2_combout ;
wire \inst|LessThan0~0_combout ;
wire \inst|Selector3~0_combout ;
wire \inst|state.trigger_camara~q ;
wire \inst|Selector4~0_combout ;
wire \inst|state.escritura~q ;
wire \inst|Selector5~0_combout ;
wire \inst|state.lectura~q ;
wire \inst3|SRAM_DQ[15]~16_combout ;
wire \inst3|SRAM_DQ[15]~en_q ;
wire \inst3|SRAM_DQ[14]~17_combout ;
wire \inst3|SRAM_DQ[14]~en_q ;
wire \inst3|SRAM_DQ[13]~18_combout ;
wire \inst3|SRAM_DQ[13]~en_q ;
wire \inst3|SRAM_DQ[12]~19_combout ;
wire \inst3|SRAM_DQ[12]~en_q ;
wire \inst3|SRAM_DQ[11]~20_combout ;
wire \inst3|SRAM_DQ[11]~en_q ;
wire \inst3|SRAM_DQ[10]~21_combout ;
wire \inst3|SRAM_DQ[10]~en_q ;
wire \inst3|SRAM_DQ[9]~22_combout ;
wire \inst3|SRAM_DQ[9]~en_q ;
wire \inst3|SRAM_DQ[8]~23_combout ;
wire \inst3|SRAM_DQ[8]~en_q ;
wire \inst3|SRAM_DQ[7]~24_combout ;
wire \inst3|SRAM_DQ[7]~en_q ;
wire \inst3|SRAM_DQ[6]~25_combout ;
wire \inst3|SRAM_DQ[6]~en_q ;
wire \inst3|SRAM_DQ[5]~26_combout ;
wire \inst3|SRAM_DQ[5]~en_q ;
wire \inst3|SRAM_DQ[4]~27_combout ;
wire \inst3|SRAM_DQ[4]~en_q ;
wire \inst3|SRAM_DQ[3]~28_combout ;
wire \inst3|SRAM_DQ[3]~en_q ;
wire \inst3|SRAM_DQ[2]~29_combout ;
wire \inst3|SRAM_DQ[2]~en_q ;
wire \inst3|SRAM_DQ[1]~30_combout ;
wire \inst3|SRAM_DQ[1]~en_q ;
wire \inst3|SRAM_DQ[0]~31_combout ;
wire \inst3|SRAM_DQ[0]~en_q ;
wire \inst3|S_ACTION~0_combout ;
wire \inst3|S_ACTION~q ;
wire \inst3|SRAM_UB_N~feeder_combout ;
wire \inst3|SRAM_UB_N~q ;
wire \inst3|SRAM_LB_N~feeder_combout ;
wire \inst3|SRAM_LB_N~q ;
wire \SRAM_DQ[15]~input_o ;
wire \inst3|DATA_OUT[15]~feeder_combout ;
wire \SRAM_DQ[14]~input_o ;
wire \inst3|DATA_OUT[14]~feeder_combout ;
wire \SRAM_DQ[13]~input_o ;
wire \inst3|DATA_OUT[13]~feeder_combout ;
wire \SRAM_DQ[12]~input_o ;
wire \inst3|DATA_OUT[12]~feeder_combout ;
wire \SRAM_DQ[11]~input_o ;
wire \SRAM_DQ[10]~input_o ;
wire \inst3|DATA_OUT[10]~feeder_combout ;
wire \SRAM_DQ[9]~input_o ;
wire \inst3|DATA_OUT[9]~feeder_combout ;
wire \SRAM_DQ[8]~input_o ;
wire \SRAM_DQ[7]~input_o ;
wire \inst3|DATA_OUT[7]~feeder_combout ;
wire \SRAM_DQ[6]~input_o ;
wire \inst3|DATA_OUT[6]~feeder_combout ;
wire \SRAM_DQ[5]~input_o ;
wire \SRAM_DQ[4]~input_o ;
wire \SRAM_DQ[3]~input_o ;
wire \SRAM_DQ[2]~input_o ;
wire \inst3|DATA_OUT[2]~feeder_combout ;
wire \SRAM_DQ[1]~input_o ;
wire \inst3|DATA_OUT[1]~feeder_combout ;
wire \SRAM_DQ[0]~input_o ;
wire \inst3|DATA_OUT[0]~feeder_combout ;
wire \inst1|state.idle~2_combout ;
wire \inst1|state.idle~q ;
wire \inst1|add_count[0]~58_combout ;
wire \inst1|add_count[1]~19_combout ;
wire \inst1|add_count[19]~57_combout ;
wire \inst1|add_count[1]~20 ;
wire \inst1|add_count[2]~21_combout ;
wire \inst1|add_count[2]~22 ;
wire \inst1|add_count[3]~23_combout ;
wire \inst1|add_count[3]~24 ;
wire \inst1|add_count[4]~25_combout ;
wire \inst1|add_count[4]~26 ;
wire \inst1|add_count[5]~27_combout ;
wire \inst1|add_count[5]~28 ;
wire \inst1|add_count[6]~29_combout ;
wire \inst1|add_count[6]~30 ;
wire \inst1|add_count[7]~31_combout ;
wire \inst1|add_count[7]~32 ;
wire \inst1|add_count[8]~33_combout ;
wire \inst1|add_count[8]~34 ;
wire \inst1|add_count[9]~35_combout ;
wire \inst1|add_count[9]~36 ;
wire \inst1|add_count[10]~37_combout ;
wire \inst1|add_count[10]~38 ;
wire \inst1|add_count[11]~39_combout ;
wire \inst1|add_count[11]~40 ;
wire \inst1|add_count[12]~41_combout ;
wire \inst1|add_count[12]~42 ;
wire \inst1|add_count[13]~43_combout ;
wire \inst1|add_count[13]~44 ;
wire \inst1|add_count[14]~45_combout ;
wire \inst1|add_count[14]~46 ;
wire \inst1|add_count[15]~47_combout ;
wire \inst1|add_count[15]~48 ;
wire \inst1|add_count[16]~49_combout ;
wire \inst1|add_count[16]~50 ;
wire \inst1|add_count[17]~51_combout ;
wire \inst1|add_count[17]~52 ;
wire \inst1|add_count[18]~53_combout ;
wire \inst1|add_count[18]~54 ;
wire \inst1|add_count[19]~55_combout ;
wire \inst|Selector6~0_combout ;
wire \inst|Selector7~0_combout ;
wire \Sw[17]~input_o ;
wire \inst|Selector8~1_combout ;
wire \inst|Selector8~0_combout ;
wire \inst|Selector8~2_combout ;
wire \Sw[16]~input_o ;
wire \inst|Selector9~0_combout ;
wire \inst|Selector9~1_combout ;
wire \Sw[15]~input_o ;
wire \inst|Selector10~0_combout ;
wire \inst|Selector10~1_combout ;
wire \Sw[14]~input_o ;
wire \inst|Selector11~0_combout ;
wire \inst|Selector11~1_combout ;
wire \Sw[13]~input_o ;
wire \inst|Selector12~0_combout ;
wire \inst|Selector12~1_combout ;
wire \Sw[12]~input_o ;
wire \inst|Selector13~0_combout ;
wire \inst|Selector13~1_combout ;
wire \Sw[11]~input_o ;
wire \inst|Selector14~0_combout ;
wire \inst|Selector14~1_combout ;
wire \inst|Selector15~0_combout ;
wire \Sw[10]~input_o ;
wire \inst|Selector15~1_combout ;
wire \Sw[9]~input_o ;
wire \inst|Selector16~0_combout ;
wire \inst|Selector16~1_combout ;
wire \Sw[8]~input_o ;
wire \inst|Selector17~0_combout ;
wire \inst|Selector17~1_combout ;
wire \Sw[7]~input_o ;
wire \inst|Selector18~0_combout ;
wire \inst|Selector18~1_combout ;
wire \Sw[6]~input_o ;
wire \inst|Selector19~0_combout ;
wire \inst|Selector19~1_combout ;
wire \Sw[5]~input_o ;
wire \inst|Selector20~0_combout ;
wire \inst|Selector20~1_combout ;
wire \Sw[4]~input_o ;
wire \inst|Selector21~0_combout ;
wire \inst|Selector21~1_combout ;
wire \Sw[3]~input_o ;
wire \inst|Selector22~0_combout ;
wire \inst|Selector22~1_combout ;
wire \Sw[2]~input_o ;
wire \inst|Selector23~0_combout ;
wire \inst|Selector23~1_combout ;
wire \Sw[1]~input_o ;
wire \inst|Selector24~0_combout ;
wire \inst|Selector24~1_combout ;
wire \Sw[0]~input_o ;
wire \inst|Selector25~0_combout ;
wire \inst|Selector25~1_combout ;
wire [19:0] \inst|count_errase ;
wire [15:0] \inst3|DATA_OUT ;
wire [19:0] \inst1|add_count ;
wire [20:0] \inst4|pix_count_int ;
wire [2:0] \inst5|inst1|count ;
wire [19:0] \inst3|SRAM_ADDR ;
wire [2:0] \inst|cuenta_trigger_camara ;
wire [2:0] \inst2|cuenta ;
wire [7:0] \inst5|inst1|data ;
wire [1:0] \inst5|inst|count ;
wire [4:0] \inst5|inst|cuenta_int ;
wire [4:0] \inst5|inst|cuenta_int_2 ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \Sca~output (
	.i(\inst5|inst1|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sca~output_o ),
	.obar());
// synopsys translate_off
defparam \Sca~output .bus_hold = "false";
defparam \Sca~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \Sda~output (
	.i(\inst5|inst1|Selector15~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sda~output_o ),
	.obar());
// synopsys translate_off
defparam \Sda~output .bus_hold = "false";
defparam \Sda~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \SRAM_DQ[15]~output (
	.i(!\inst3|SRAM_DQ[15]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[15]~output .bus_hold = "false";
defparam \SRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \SRAM_DQ[14]~output (
	.i(!\inst3|SRAM_DQ[14]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[14]~output .bus_hold = "false";
defparam \SRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \SRAM_DQ[13]~output (
	.i(!\inst3|SRAM_DQ[13]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[13]~output .bus_hold = "false";
defparam \SRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \SRAM_DQ[12]~output (
	.i(!\inst3|SRAM_DQ[12]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[12]~output .bus_hold = "false";
defparam \SRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \SRAM_DQ[11]~output (
	.i(!\inst3|SRAM_DQ[11]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[11]~output .bus_hold = "false";
defparam \SRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \SRAM_DQ[10]~output (
	.i(!\inst3|SRAM_DQ[10]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[10]~output .bus_hold = "false";
defparam \SRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \SRAM_DQ[9]~output (
	.i(!\inst3|SRAM_DQ[9]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[9]~output .bus_hold = "false";
defparam \SRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \SRAM_DQ[8]~output (
	.i(!\inst3|SRAM_DQ[8]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[8]~output .bus_hold = "false";
defparam \SRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \SRAM_DQ[7]~output (
	.i(!\inst3|SRAM_DQ[7]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[7]~output .bus_hold = "false";
defparam \SRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \SRAM_DQ[6]~output (
	.i(!\inst3|SRAM_DQ[6]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[6]~output .bus_hold = "false";
defparam \SRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \SRAM_DQ[5]~output (
	.i(!\inst3|SRAM_DQ[5]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[5]~output .bus_hold = "false";
defparam \SRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \SRAM_DQ[4]~output (
	.i(!\inst3|SRAM_DQ[4]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[4]~output .bus_hold = "false";
defparam \SRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \SRAM_DQ[3]~output (
	.i(!\inst3|SRAM_DQ[3]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[3]~output .bus_hold = "false";
defparam \SRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \SRAM_DQ[2]~output (
	.i(!\inst3|SRAM_DQ[2]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[2]~output .bus_hold = "false";
defparam \SRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \SRAM_DQ[1]~output (
	.i(!\inst3|SRAM_DQ[1]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[1]~output .bus_hold = "false";
defparam \SRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \SRAM_DQ[0]~output (
	.i(!\inst3|SRAM_DQ[0]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[0]~output .bus_hold = "false";
defparam \SRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \Clk_camara~output (
	.i(\inst2|clk_int~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Clk_camara~output_o ),
	.obar());
// synopsys translate_off
defparam \Clk_camara~output .bus_hold = "false";
defparam \Clk_camara~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \Reset_camara~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reset_camara~output_o ),
	.obar());
// synopsys translate_off
defparam \Reset_camara~output .bus_hold = "false";
defparam \Reset_camara~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \SRAM_CE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_CE~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_CE~output .bus_hold = "false";
defparam \SRAM_CE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \SRAM_OE~output (
	.i(\inst3|S_ACTION~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_OE~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_OE~output .bus_hold = "false";
defparam \SRAM_OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \SRAM_WE~output (
	.i(!\inst3|S_ACTION~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_WE~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_WE~output .bus_hold = "false";
defparam \SRAM_WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \SRAM_UB~output (
	.i(!\inst3|SRAM_UB_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_UB~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_UB~output .bus_hold = "false";
defparam \SRAM_UB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \SRAM_LB~output (
	.i(!\inst3|SRAM_LB_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_LB~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_LB~output .bus_hold = "false";
defparam \SRAM_LB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \led_errase~output (
	.i(\inst|state.errase~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_errase~output_o ),
	.obar());
// synopsys translate_off
defparam \led_errase~output .bus_hold = "false";
defparam \led_errase~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \led_lectura~output (
	.i(\inst|state.lectura~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_lectura~output_o ),
	.obar());
// synopsys translate_off
defparam \led_lectura~output .bus_hold = "false";
defparam \led_lectura~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \trigger_camara~output (
	.i(\inst|state.trigger_camara~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\trigger_camara~output_o ),
	.obar());
// synopsys translate_off
defparam \trigger_camara~output .bus_hold = "false";
defparam \trigger_camara~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \Data_sram[15]~output (
	.i(\inst3|DATA_OUT [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[15]~output .bus_hold = "false";
defparam \Data_sram[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \Data_sram[14]~output (
	.i(\inst3|DATA_OUT [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[14]~output .bus_hold = "false";
defparam \Data_sram[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \Data_sram[13]~output (
	.i(\inst3|DATA_OUT [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[13]~output .bus_hold = "false";
defparam \Data_sram[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \Data_sram[12]~output (
	.i(\inst3|DATA_OUT [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[12]~output .bus_hold = "false";
defparam \Data_sram[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \Data_sram[11]~output (
	.i(\inst3|DATA_OUT [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[11]~output .bus_hold = "false";
defparam \Data_sram[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \Data_sram[10]~output (
	.i(\inst3|DATA_OUT [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[10]~output .bus_hold = "false";
defparam \Data_sram[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \Data_sram[9]~output (
	.i(\inst3|DATA_OUT [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[9]~output .bus_hold = "false";
defparam \Data_sram[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N23
cycloneive_io_obuf \Data_sram[8]~output (
	.i(\inst3|DATA_OUT [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[8]~output .bus_hold = "false";
defparam \Data_sram[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \Data_sram[7]~output (
	.i(\inst3|DATA_OUT [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[7]~output .bus_hold = "false";
defparam \Data_sram[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \Data_sram[6]~output (
	.i(\inst3|DATA_OUT [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[6]~output .bus_hold = "false";
defparam \Data_sram[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \Data_sram[5]~output (
	.i(\inst3|DATA_OUT [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[5]~output .bus_hold = "false";
defparam \Data_sram[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \Data_sram[4]~output (
	.i(\inst3|DATA_OUT [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[4]~output .bus_hold = "false";
defparam \Data_sram[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \Data_sram[3]~output (
	.i(\inst3|DATA_OUT [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[3]~output .bus_hold = "false";
defparam \Data_sram[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \Data_sram[2]~output (
	.i(\inst3|DATA_OUT [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[2]~output .bus_hold = "false";
defparam \Data_sram[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \Data_sram[1]~output (
	.i(\inst3|DATA_OUT [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[1]~output .bus_hold = "false";
defparam \Data_sram[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \Data_sram[0]~output (
	.i(\inst3|DATA_OUT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_sram[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_sram[0]~output .bus_hold = "false";
defparam \Data_sram[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \SRAM_add[19]~output (
	.i(\inst3|SRAM_ADDR [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[19]~output .bus_hold = "false";
defparam \SRAM_add[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \SRAM_add[18]~output (
	.i(\inst3|SRAM_ADDR [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[18]~output .bus_hold = "false";
defparam \SRAM_add[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \SRAM_add[17]~output (
	.i(\inst3|SRAM_ADDR [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[17]~output .bus_hold = "false";
defparam \SRAM_add[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \SRAM_add[16]~output (
	.i(\inst3|SRAM_ADDR [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[16]~output .bus_hold = "false";
defparam \SRAM_add[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \SRAM_add[15]~output (
	.i(\inst3|SRAM_ADDR [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[15]~output .bus_hold = "false";
defparam \SRAM_add[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \SRAM_add[14]~output (
	.i(\inst3|SRAM_ADDR [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[14]~output .bus_hold = "false";
defparam \SRAM_add[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \SRAM_add[13]~output (
	.i(\inst3|SRAM_ADDR [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[13]~output .bus_hold = "false";
defparam \SRAM_add[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \SRAM_add[12]~output (
	.i(\inst3|SRAM_ADDR [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[12]~output .bus_hold = "false";
defparam \SRAM_add[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \SRAM_add[11]~output (
	.i(\inst3|SRAM_ADDR [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[11]~output .bus_hold = "false";
defparam \SRAM_add[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \SRAM_add[10]~output (
	.i(\inst3|SRAM_ADDR [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[10]~output .bus_hold = "false";
defparam \SRAM_add[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \SRAM_add[9]~output (
	.i(\inst3|SRAM_ADDR [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[9]~output .bus_hold = "false";
defparam \SRAM_add[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \SRAM_add[8]~output (
	.i(\inst3|SRAM_ADDR [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[8]~output .bus_hold = "false";
defparam \SRAM_add[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \SRAM_add[7]~output (
	.i(\inst3|SRAM_ADDR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[7]~output .bus_hold = "false";
defparam \SRAM_add[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \SRAM_add[6]~output (
	.i(\inst3|SRAM_ADDR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[6]~output .bus_hold = "false";
defparam \SRAM_add[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \SRAM_add[5]~output (
	.i(\inst3|SRAM_ADDR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[5]~output .bus_hold = "false";
defparam \SRAM_add[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \SRAM_add[4]~output (
	.i(\inst3|SRAM_ADDR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[4]~output .bus_hold = "false";
defparam \SRAM_add[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \SRAM_add[3]~output (
	.i(\inst3|SRAM_ADDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[3]~output .bus_hold = "false";
defparam \SRAM_add[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \SRAM_add[2]~output (
	.i(\inst3|SRAM_ADDR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[2]~output .bus_hold = "false";
defparam \SRAM_add[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \SRAM_add[1]~output (
	.i(\inst3|SRAM_ADDR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[1]~output .bus_hold = "false";
defparam \SRAM_add[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \SRAM_add[0]~output (
	.i(\inst3|SRAM_ADDR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_add[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_add[0]~output .bus_hold = "false";
defparam \SRAM_add[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk_50~input (
	.i(Clk_50),
	.ibar(gnd),
	.o(\Clk_50~input_o ));
// synopsys translate_off
defparam \Clk_50~input .bus_hold = "false";
defparam \Clk_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk_50~inputclkctrl .clock_type = "global clock";
defparam \Clk_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N12
cycloneive_lcell_comb \inst2|cuenta[0]~2 (
// Equation(s):
// \inst2|cuenta[0]~2_combout  = !\inst2|cuenta [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|cuenta [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|cuenta[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|cuenta[0]~2 .lut_mask = 16'h0F0F;
defparam \inst2|cuenta[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N13
dffeas \inst2|cuenta[0] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst2|cuenta[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|cuenta [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|cuenta[0] .is_wysiwyg = "true";
defparam \inst2|cuenta[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N18
cycloneive_lcell_comb \inst2|cuenta~0 (
// Equation(s):
// \inst2|cuenta~0_combout  = (\inst2|cuenta [2] & ((!\inst2|cuenta [0]))) # (!\inst2|cuenta [2] & (\inst2|cuenta [1] & \inst2|cuenta [0]))

	.dataa(gnd),
	.datab(\inst2|cuenta [1]),
	.datac(\inst2|cuenta [2]),
	.datad(\inst2|cuenta [0]),
	.cin(gnd),
	.combout(\inst2|cuenta~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|cuenta~0 .lut_mask = 16'h0CF0;
defparam \inst2|cuenta~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N19
dffeas \inst2|cuenta[2] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst2|cuenta~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|cuenta [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|cuenta[2] .is_wysiwyg = "true";
defparam \inst2|cuenta[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N4
cycloneive_lcell_comb \inst2|cuenta~1 (
// Equation(s):
// \inst2|cuenta~1_combout  = (\inst2|cuenta [0] & (!\inst2|cuenta [1] & !\inst2|cuenta [2])) # (!\inst2|cuenta [0] & (\inst2|cuenta [1]))

	.dataa(\inst2|cuenta [0]),
	.datab(gnd),
	.datac(\inst2|cuenta [1]),
	.datad(\inst2|cuenta [2]),
	.cin(gnd),
	.combout(\inst2|cuenta~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|cuenta~1 .lut_mask = 16'h505A;
defparam \inst2|cuenta~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N5
dffeas \inst2|cuenta[1] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst2|cuenta~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|cuenta [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|cuenta[1] .is_wysiwyg = "true";
defparam \inst2|cuenta[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N10
cycloneive_lcell_comb \inst2|Equal0~0 (
// Equation(s):
// \inst2|Equal0~0_combout  = (\inst2|cuenta [0] & (!\inst2|cuenta [1] & \inst2|cuenta [2]))

	.dataa(\inst2|cuenta [0]),
	.datab(gnd),
	.datac(\inst2|cuenta [1]),
	.datad(\inst2|cuenta [2]),
	.cin(gnd),
	.combout(\inst2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~0 .lut_mask = 16'h0A00;
defparam \inst2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N11
dffeas \inst2|enable (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst2|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|enable .is_wysiwyg = "true";
defparam \inst2|enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N22
cycloneive_lcell_comb \inst2|clk_int~0 (
// Equation(s):
// \inst2|clk_int~0_combout  = \inst2|clk_int~q  $ (\inst2|enable~q )

	.dataa(\inst2|clk_int~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|enable~q ),
	.cin(gnd),
	.combout(\inst2|clk_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|clk_int~0 .lut_mask = 16'h55AA;
defparam \inst2|clk_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N0
cycloneive_lcell_comb \inst2|clk_int~feeder (
// Equation(s):
// \inst2|clk_int~feeder_combout  = \inst2|clk_int~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|clk_int~0_combout ),
	.cin(gnd),
	.combout(\inst2|clk_int~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|clk_int~feeder .lut_mask = 16'hFF00;
defparam \inst2|clk_int~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N1
dffeas \inst2|clk_int (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst2|clk_int~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|clk_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|clk_int .is_wysiwyg = "true";
defparam \inst2|clk_int .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \inst2|clk_int~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst2|clk_int~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|clk_int~clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|clk_int~clkctrl .clock_type = "global clock";
defparam \inst2|clk_int~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N30
cycloneive_lcell_comb \inst5|inst|cuenta_int[0]~3 (
// Equation(s):
// \inst5|inst|cuenta_int[0]~3_combout  = !\inst5|inst|cuenta_int [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|inst|cuenta_int [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|inst|cuenta_int[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|cuenta_int[0]~3 .lut_mask = 16'h0F0F;
defparam \inst5|inst|cuenta_int[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y37_N31
dffeas \inst5|inst|cuenta_int[0] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|cuenta_int[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|cuenta_int [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|cuenta_int[0] .is_wysiwyg = "true";
defparam \inst5|inst|cuenta_int[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N6
cycloneive_lcell_comb \inst5|inst|Add0~2 (
// Equation(s):
// \inst5|inst|Add0~2_combout  = \inst5|inst|cuenta_int [3] $ (((\inst5|inst|cuenta_int [1] & (\inst5|inst|cuenta_int [0] & \inst5|inst|cuenta_int [2]))))

	.dataa(\inst5|inst|cuenta_int [1]),
	.datab(\inst5|inst|cuenta_int [0]),
	.datac(\inst5|inst|cuenta_int [2]),
	.datad(\inst5|inst|cuenta_int [3]),
	.cin(gnd),
	.combout(\inst5|inst|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Add0~2 .lut_mask = 16'h7F80;
defparam \inst5|inst|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N28
cycloneive_lcell_comb \inst5|inst|cuenta_int~0 (
// Equation(s):
// \inst5|inst|cuenta_int~0_combout  = (\inst5|inst|Add0~2_combout  & ((\inst5|inst|cuenta_int [4] $ (\inst5|inst|Add0~0_combout )) # (!\inst5|inst|Equal0~0_combout )))

	.dataa(\inst5|inst|Add0~2_combout ),
	.datab(\inst5|inst|cuenta_int [4]),
	.datac(\inst5|inst|Add0~0_combout ),
	.datad(\inst5|inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|cuenta_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|cuenta_int~0 .lut_mask = 16'h28AA;
defparam \inst5|inst|cuenta_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N29
dffeas \inst5|inst|cuenta_int[3] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|cuenta_int~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|cuenta_int [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|cuenta_int[3] .is_wysiwyg = "true";
defparam \inst5|inst|cuenta_int[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N16
cycloneive_lcell_comb \inst5|inst|Equal0~0 (
// Equation(s):
// \inst5|inst|Equal0~0_combout  = (\inst5|inst|cuenta_int [2] & (\inst5|inst|cuenta_int [3] & (!\inst5|inst|cuenta_int [1] & \inst5|inst|cuenta_int [0])))

	.dataa(\inst5|inst|cuenta_int [2]),
	.datab(\inst5|inst|cuenta_int [3]),
	.datac(\inst5|inst|cuenta_int [1]),
	.datad(\inst5|inst|cuenta_int [0]),
	.cin(gnd),
	.combout(\inst5|inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Equal0~0 .lut_mask = 16'h0800;
defparam \inst5|inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N8
cycloneive_lcell_comb \inst5|inst|cuenta_int~2 (
// Equation(s):
// \inst5|inst|cuenta_int~2_combout  = (\inst5|inst|Add0~1_combout  & ((\inst5|inst|cuenta_int [1] $ (\inst5|inst|cuenta_int [0])))) # (!\inst5|inst|Add0~1_combout  & (!\inst5|inst|Equal0~0_combout  & (\inst5|inst|cuenta_int [1] $ (\inst5|inst|cuenta_int 
// [0]))))

	.dataa(\inst5|inst|Add0~1_combout ),
	.datab(\inst5|inst|Equal0~0_combout ),
	.datac(\inst5|inst|cuenta_int [1]),
	.datad(\inst5|inst|cuenta_int [0]),
	.cin(gnd),
	.combout(\inst5|inst|cuenta_int~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|cuenta_int~2 .lut_mask = 16'h0BB0;
defparam \inst5|inst|cuenta_int~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N9
dffeas \inst5|inst|cuenta_int[1] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|cuenta_int~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|cuenta_int [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|cuenta_int[1] .is_wysiwyg = "true";
defparam \inst5|inst|cuenta_int[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N10
cycloneive_lcell_comb \inst5|inst|Add0~3 (
// Equation(s):
// \inst5|inst|Add0~3_combout  = \inst5|inst|cuenta_int [2] $ (((\inst5|inst|cuenta_int [1] & \inst5|inst|cuenta_int [0])))

	.dataa(gnd),
	.datab(\inst5|inst|cuenta_int [1]),
	.datac(\inst5|inst|cuenta_int [2]),
	.datad(\inst5|inst|cuenta_int [0]),
	.cin(gnd),
	.combout(\inst5|inst|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Add0~3 .lut_mask = 16'h3CF0;
defparam \inst5|inst|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N30
cycloneive_lcell_comb \inst5|inst|cuenta_int~1 (
// Equation(s):
// \inst5|inst|cuenta_int~1_combout  = (\inst5|inst|Add0~3_combout  & ((\inst5|inst|cuenta_int [4] $ (\inst5|inst|Add0~0_combout )) # (!\inst5|inst|Equal0~0_combout )))

	.dataa(\inst5|inst|Add0~3_combout ),
	.datab(\inst5|inst|cuenta_int [4]),
	.datac(\inst5|inst|Add0~0_combout ),
	.datad(\inst5|inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|cuenta_int~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|cuenta_int~1 .lut_mask = 16'h28AA;
defparam \inst5|inst|cuenta_int~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N31
dffeas \inst5|inst|cuenta_int[2] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|cuenta_int~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|cuenta_int [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|cuenta_int[2] .is_wysiwyg = "true";
defparam \inst5|inst|cuenta_int[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N26
cycloneive_lcell_comb \inst5|inst|Add0~0 (
// Equation(s):
// \inst5|inst|Add0~0_combout  = (\inst5|inst|cuenta_int [2] & (\inst5|inst|cuenta_int [3] & (\inst5|inst|cuenta_int [1] & \inst5|inst|cuenta_int [0])))

	.dataa(\inst5|inst|cuenta_int [2]),
	.datab(\inst5|inst|cuenta_int [3]),
	.datac(\inst5|inst|cuenta_int [1]),
	.datad(\inst5|inst|cuenta_int [0]),
	.cin(gnd),
	.combout(\inst5|inst|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Add0~0 .lut_mask = 16'h8000;
defparam \inst5|inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N12
cycloneive_lcell_comb \inst5|inst|Add0~1 (
// Equation(s):
// \inst5|inst|Add0~1_combout  = \inst5|inst|Add0~0_combout  $ (\inst5|inst|cuenta_int [4])

	.dataa(\inst5|inst|Add0~0_combout ),
	.datab(gnd),
	.datac(\inst5|inst|cuenta_int [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|inst|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Add0~1 .lut_mask = 16'h5A5A;
defparam \inst5|inst|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N13
dffeas \inst5|inst|cuenta_int[4] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|cuenta_int [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|cuenta_int[4] .is_wysiwyg = "true";
defparam \inst5|inst|cuenta_int[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N22
cycloneive_lcell_comb \inst5|inst|clk_int~0 (
// Equation(s):
// \inst5|inst|clk_int~0_combout  = \inst5|inst|clk_int~q  $ (((\inst5|inst|Equal0~0_combout  & (\inst5|inst|cuenta_int [4] $ (!\inst5|inst|Add0~0_combout )))))

	.dataa(\inst5|inst|clk_int~q ),
	.datab(\inst5|inst|cuenta_int [4]),
	.datac(\inst5|inst|Add0~0_combout ),
	.datad(\inst5|inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|clk_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|clk_int~0 .lut_mask = 16'h69AA;
defparam \inst5|inst|clk_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N24
cycloneive_lcell_comb \inst5|inst|clk_int~feeder (
// Equation(s):
// \inst5|inst|clk_int~feeder_combout  = \inst5|inst|clk_int~0_combout 

	.dataa(gnd),
	.datab(\inst5|inst|clk_int~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|inst|clk_int~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|clk_int~feeder .lut_mask = 16'hCCCC;
defparam \inst5|inst|clk_int~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N25
dffeas \inst5|inst|clk_int (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|clk_int~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|clk_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|clk_int .is_wysiwyg = "true";
defparam \inst5|inst|clk_int .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \inst5|inst|clk_int~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst5|inst|clk_int~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst5|inst|clk_int~clkctrl_outclk ));
// synopsys translate_off
defparam \inst5|inst|clk_int~clkctrl .clock_type = "global clock";
defparam \inst5|inst|clk_int~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N0
cycloneive_lcell_comb \inst5|inst|Add1~0 (
// Equation(s):
// \inst5|inst|Add1~0_combout  = \inst5|inst|cuenta_int [0] $ (VCC)
// \inst5|inst|Add1~1  = CARRY(\inst5|inst|cuenta_int [0])

	.dataa(\inst5|inst|cuenta_int [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|inst|Add1~0_combout ),
	.cout(\inst5|inst|Add1~1 ));
// synopsys translate_off
defparam \inst5|inst|Add1~0 .lut_mask = 16'h55AA;
defparam \inst5|inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y37_N3
dffeas \inst5|inst|cuenta_int_2[1] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|cuenta_int_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|cuenta_int_2[1] .is_wysiwyg = "true";
defparam \inst5|inst|cuenta_int_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N2
cycloneive_lcell_comb \inst5|inst|Add1~2 (
// Equation(s):
// \inst5|inst|Add1~2_combout  = (\inst5|inst|cuenta_int_2 [1] & (!\inst5|inst|Add1~1 )) # (!\inst5|inst|cuenta_int_2 [1] & ((\inst5|inst|Add1~1 ) # (GND)))
// \inst5|inst|Add1~3  = CARRY((!\inst5|inst|Add1~1 ) # (!\inst5|inst|cuenta_int_2 [1]))

	.dataa(gnd),
	.datab(\inst5|inst|cuenta_int_2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|inst|Add1~1 ),
	.combout(\inst5|inst|Add1~2_combout ),
	.cout(\inst5|inst|Add1~3 ));
// synopsys translate_off
defparam \inst5|inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst5|inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N26
cycloneive_lcell_comb \inst5|inst|cuenta_int_2~1 (
// Equation(s):
// \inst5|inst|cuenta_int_2~1_combout  = (\inst5|inst|Add1~4_combout  & ((!\inst5|inst|Equal1~0_combout ) # (!\inst5|inst|Add1~8_combout )))

	.dataa(\inst5|inst|Add1~4_combout ),
	.datab(gnd),
	.datac(\inst5|inst|Add1~8_combout ),
	.datad(\inst5|inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|cuenta_int_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|cuenta_int_2~1 .lut_mask = 16'h0AAA;
defparam \inst5|inst|cuenta_int_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y37_N27
dffeas \inst5|inst|cuenta_int_2[2] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|cuenta_int_2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|cuenta_int_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|cuenta_int_2[2] .is_wysiwyg = "true";
defparam \inst5|inst|cuenta_int_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N4
cycloneive_lcell_comb \inst5|inst|Add1~4 (
// Equation(s):
// \inst5|inst|Add1~4_combout  = (\inst5|inst|cuenta_int_2 [2] & (\inst5|inst|Add1~3  $ (GND))) # (!\inst5|inst|cuenta_int_2 [2] & (!\inst5|inst|Add1~3  & VCC))
// \inst5|inst|Add1~5  = CARRY((\inst5|inst|cuenta_int_2 [2] & !\inst5|inst|Add1~3 ))

	.dataa(\inst5|inst|cuenta_int_2 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|inst|Add1~3 ),
	.combout(\inst5|inst|Add1~4_combout ),
	.cout(\inst5|inst|Add1~5 ));
// synopsys translate_off
defparam \inst5|inst|Add1~4 .lut_mask = 16'hA50A;
defparam \inst5|inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y37_N7
dffeas \inst5|inst|cuenta_int_2[3] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|cuenta_int_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|cuenta_int_2[3] .is_wysiwyg = "true";
defparam \inst5|inst|cuenta_int_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N6
cycloneive_lcell_comb \inst5|inst|Add1~6 (
// Equation(s):
// \inst5|inst|Add1~6_combout  = (\inst5|inst|cuenta_int_2 [3] & (!\inst5|inst|Add1~5 )) # (!\inst5|inst|cuenta_int_2 [3] & ((\inst5|inst|Add1~5 ) # (GND)))
// \inst5|inst|Add1~7  = CARRY((!\inst5|inst|Add1~5 ) # (!\inst5|inst|cuenta_int_2 [3]))

	.dataa(gnd),
	.datab(\inst5|inst|cuenta_int_2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|inst|Add1~5 ),
	.combout(\inst5|inst|Add1~6_combout ),
	.cout(\inst5|inst|Add1~7 ));
// synopsys translate_off
defparam \inst5|inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \inst5|inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N28
cycloneive_lcell_comb \inst5|inst|Equal1~0 (
// Equation(s):
// \inst5|inst|Equal1~0_combout  = (!\inst5|inst|Add1~0_combout  & (!\inst5|inst|Add1~2_combout  & (\inst5|inst|Add1~4_combout  & !\inst5|inst|Add1~6_combout )))

	.dataa(\inst5|inst|Add1~0_combout ),
	.datab(\inst5|inst|Add1~2_combout ),
	.datac(\inst5|inst|Add1~4_combout ),
	.datad(\inst5|inst|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Equal1~0 .lut_mask = 16'h0010;
defparam \inst5|inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N18
cycloneive_lcell_comb \inst5|inst|cuenta_int_2~0 (
// Equation(s):
// \inst5|inst|cuenta_int_2~0_combout  = (\inst5|inst|Add1~8_combout  & !\inst5|inst|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|inst|Add1~8_combout ),
	.datad(\inst5|inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|cuenta_int_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|cuenta_int_2~0 .lut_mask = 16'h00F0;
defparam \inst5|inst|cuenta_int_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y37_N19
dffeas \inst5|inst|cuenta_int_2[4] (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|cuenta_int_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|cuenta_int_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|cuenta_int_2[4] .is_wysiwyg = "true";
defparam \inst5|inst|cuenta_int_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N8
cycloneive_lcell_comb \inst5|inst|Add1~8 (
// Equation(s):
// \inst5|inst|Add1~8_combout  = \inst5|inst|Add1~7  $ (!\inst5|inst|cuenta_int_2 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|inst|cuenta_int_2 [4]),
	.cin(\inst5|inst|Add1~7 ),
	.combout(\inst5|inst|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Add1~8 .lut_mask = 16'hF00F;
defparam \inst5|inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N24
cycloneive_lcell_comb \inst5|inst|clk_int_2~0 (
// Equation(s):
// \inst5|inst|clk_int_2~0_combout  = \inst5|inst|clk_int_2~q  $ (((\inst5|inst|Add1~8_combout  & \inst5|inst|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\inst5|inst|Add1~8_combout ),
	.datac(\inst5|inst|clk_int_2~q ),
	.datad(\inst5|inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|clk_int_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|clk_int_2~0 .lut_mask = 16'h3CF0;
defparam \inst5|inst|clk_int_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N22
cycloneive_lcell_comb \inst5|inst|clk_int_2~feeder (
// Equation(s):
// \inst5|inst|clk_int_2~feeder_combout  = \inst5|inst|clk_int_2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|inst|clk_int_2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|inst|clk_int_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|clk_int_2~feeder .lut_mask = 16'hF0F0;
defparam \inst5|inst|clk_int_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y37_N23
dffeas \inst5|inst|clk_int_2 (
	.clk(\inst2|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|clk_int_2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|clk_int_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|clk_int_2 .is_wysiwyg = "true";
defparam \inst5|inst|clk_int_2 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \inst5|inst|clk_int_2~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst5|inst|clk_int_2~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst5|inst|clk_int_2~clkctrl_outclk ));
// synopsys translate_off
defparam \inst5|inst|clk_int_2~clkctrl .clock_type = "global clock";
defparam \inst5|inst|clk_int_2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N1
cycloneive_io_ibuf \Start~input (
	.i(Start),
	.ibar(gnd),
	.o(\Start~input_o ));
// synopsys translate_off
defparam \Start~input .bus_hold = "false";
defparam \Start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X97_Y2_N12
cycloneive_lcell_comb \inst5|inst|state.idle~0 (
// Equation(s):
// \inst5|inst|state.idle~0_combout  = (\inst5|inst|state.idle~q ) # (!\Start~input_o )

	.dataa(gnd),
	.datab(\Start~input_o ),
	.datac(gnd),
	.datad(\inst5|inst|state.idle~q ),
	.cin(gnd),
	.combout(\inst5|inst|state.idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|state.idle~0 .lut_mask = 16'hFF33;
defparam \inst5|inst|state.idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N1
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N22
cycloneive_io_ibuf \Sda~input (
	.i(Sda),
	.ibar(gnd),
	.o(\Sda~input_o ));
// synopsys translate_off
defparam \Sda~input .bus_hold = "false";
defparam \Sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y2_N16
cycloneive_lcell_comb \inst5|inst|Selector1~1 (
// Equation(s):
// \inst5|inst|Selector1~1_combout  = (\inst5|inst|state.dp_BA~q  & ((\inst5|inst1|buisy~0_combout ) # ((\inst5|inst|state.dp_07~q  & \inst5|inst|Selector1~0_combout )))) # (!\inst5|inst|state.dp_BA~q  & (((\inst5|inst|state.dp_07~q  & 
// \inst5|inst|Selector1~0_combout ))))

	.dataa(\inst5|inst|state.dp_BA~q ),
	.datab(\inst5|inst1|buisy~0_combout ),
	.datac(\inst5|inst|state.dp_07~q ),
	.datad(\inst5|inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector1~1 .lut_mask = 16'hF888;
defparam \inst5|inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y2_N17
dffeas \inst5|inst|state.dp_07 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dp_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dp_07 .is_wysiwyg = "true";
defparam \inst5|inst|state.dp_07 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y2_N18
cycloneive_lcell_comb \inst5|inst|Selector2~0 (
// Equation(s):
// \inst5|inst|Selector2~0_combout  = (\inst5|inst1|buisy~0_combout  & (\inst5|inst|state.dp_07~q  & ((!\inst5|inst|Selector1~0_combout )))) # (!\inst5|inst1|buisy~0_combout  & ((\inst5|inst|state.dw_07~q ) # ((\inst5|inst|state.dp_07~q  & 
// !\inst5|inst|Selector1~0_combout ))))

	.dataa(\inst5|inst1|buisy~0_combout ),
	.datab(\inst5|inst|state.dp_07~q ),
	.datac(\inst5|inst|state.dw_07~q ),
	.datad(\inst5|inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector2~0 .lut_mask = 16'h50DC;
defparam \inst5|inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y2_N19
dffeas \inst5|inst|state.dw_07 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dw_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dw_07 .is_wysiwyg = "true";
defparam \inst5|inst|state.dw_07 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y2_N30
cycloneive_lcell_comb \inst5|inst|Selector3~0 (
// Equation(s):
// \inst5|inst|Selector3~0_combout  = (\inst5|inst|state.dw_07~q  & ((\inst5|inst1|buisy~0_combout ) # ((\inst5|inst|state.dp_00~q  & \inst5|inst|Selector1~0_combout )))) # (!\inst5|inst|state.dw_07~q  & (((\inst5|inst|state.dp_00~q  & 
// \inst5|inst|Selector1~0_combout ))))

	.dataa(\inst5|inst|state.dw_07~q ),
	.datab(\inst5|inst1|buisy~0_combout ),
	.datac(\inst5|inst|state.dp_00~q ),
	.datad(\inst5|inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector3~0 .lut_mask = 16'hF888;
defparam \inst5|inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y2_N31
dffeas \inst5|inst|state.dp_00 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dp_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dp_00 .is_wysiwyg = "true";
defparam \inst5|inst|state.dp_00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y2_N0
cycloneive_lcell_comb \inst5|inst|Selector4~0 (
// Equation(s):
// \inst5|inst|Selector4~0_combout  = (\inst5|inst|state.dp_00~q  & (((!\inst5|inst1|buisy~0_combout  & \inst5|inst|state.dw_00~q )) # (!\inst5|inst|Selector1~0_combout ))) # (!\inst5|inst|state.dp_00~q  & (!\inst5|inst1|buisy~0_combout  & 
// (\inst5|inst|state.dw_00~q )))

	.dataa(\inst5|inst|state.dp_00~q ),
	.datab(\inst5|inst1|buisy~0_combout ),
	.datac(\inst5|inst|state.dw_00~q ),
	.datad(\inst5|inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector4~0 .lut_mask = 16'h30BA;
defparam \inst5|inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y2_N1
dffeas \inst5|inst|state.dw_00 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dw_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dw_00 .is_wysiwyg = "true";
defparam \inst5|inst|state.dw_00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y2_N28
cycloneive_lcell_comb \inst5|inst|Selector5~0 (
// Equation(s):
// \inst5|inst|Selector5~0_combout  = (\inst5|inst1|buisy~0_combout  & ((\inst5|inst|state.dw_00~q ) # ((\inst5|inst|state.dp_02~q  & \inst5|inst|Selector1~0_combout )))) # (!\inst5|inst1|buisy~0_combout  & (((\inst5|inst|state.dp_02~q  & 
// \inst5|inst|Selector1~0_combout ))))

	.dataa(\inst5|inst1|buisy~0_combout ),
	.datab(\inst5|inst|state.dw_00~q ),
	.datac(\inst5|inst|state.dp_02~q ),
	.datad(\inst5|inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector5~0 .lut_mask = 16'hF888;
defparam \inst5|inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y2_N29
dffeas \inst5|inst|state.dp_02 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dp_02~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dp_02 .is_wysiwyg = "true";
defparam \inst5|inst|state.dp_02 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y2_N14
cycloneive_lcell_comb \inst5|inst|WideOr18~0 (
// Equation(s):
// \inst5|inst|WideOr18~0_combout  = (!\inst5|inst|state.dp_1E~q  & (!\inst5|inst|state.dp_07~q  & (!\inst5|inst|state.dp_00~q  & !\inst5|inst|state.dp_02~q )))

	.dataa(\inst5|inst|state.dp_1E~q ),
	.datab(\inst5|inst|state.dp_07~q ),
	.datac(\inst5|inst|state.dp_00~q ),
	.datad(\inst5|inst|state.dp_02~q ),
	.cin(gnd),
	.combout(\inst5|inst|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|WideOr18~0 .lut_mask = 16'h0001;
defparam \inst5|inst|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y2_N30
cycloneive_lcell_comb \inst5|inst1|Selector1~1 (
// Equation(s):
// \inst5|inst1|Selector1~1_combout  = (\inst5|inst1|state.idle_2~q  & ((\inst5|inst|state.dp_81~q ) # ((\inst5|inst|state.dp_00_2~q ) # (!\inst5|inst|WideOr18~0_combout ))))

	.dataa(\inst5|inst|state.dp_81~q ),
	.datab(\inst5|inst|state.dp_00_2~q ),
	.datac(\inst5|inst1|state.idle_2~q ),
	.datad(\inst5|inst|WideOr18~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector1~1 .lut_mask = 16'hE0F0;
defparam \inst5|inst1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y2_N28
cycloneive_lcell_comb \inst5|inst|state.dp_BA_2~feeder (
// Equation(s):
// \inst5|inst|state.dp_BA_2~feeder_combout  = \inst5|inst|state.stop_1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|inst|state.stop_1~q ),
	.cin(gnd),
	.combout(\inst5|inst|state.dp_BA_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|state.dp_BA_2~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst|state.dp_BA_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y2_N29
dffeas \inst5|inst|state.dp_BA_2 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|state.dp_BA_2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst1|buisy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dp_BA_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dp_BA_2 .is_wysiwyg = "true";
defparam \inst5|inst|state.dp_BA_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y2_N21
dffeas \inst5|inst1|state.stop_2 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|inst1|state.stop_1~q ),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.stop_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.stop_2 .is_wysiwyg = "true";
defparam \inst5|inst1|state.stop_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y2_N16
cycloneive_lcell_comb \inst5|inst1|Selector0~0 (
// Equation(s):
// \inst5|inst1|Selector0~0_combout  = (!\inst5|inst1|state.stop_2~q  & ((\inst5|inst|state.dp_BA_2~q ) # ((\inst5|inst|state.dp_BA~q ) # (\inst5|inst1|state.idle~q ))))

	.dataa(\inst5|inst|state.dp_BA_2~q ),
	.datab(\inst5|inst|state.dp_BA~q ),
	.datac(\inst5|inst1|state.idle~q ),
	.datad(\inst5|inst1|state.stop_2~q ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector0~0 .lut_mask = 16'h00FE;
defparam \inst5|inst1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y2_N17
dffeas \inst5|inst1|state.idle (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.idle .is_wysiwyg = "true";
defparam \inst5|inst1|state.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y2_N24
cycloneive_lcell_comb \inst5|inst1|state~22 (
// Equation(s):
// \inst5|inst1|state~22_combout  = (!\inst5|inst1|state.idle~q  & ((\inst5|inst|state.dp_BA_2~q ) # (\inst5|inst|state.dp_BA~q )))

	.dataa(gnd),
	.datab(\inst5|inst1|state.idle~q ),
	.datac(\inst5|inst|state.dp_BA_2~q ),
	.datad(\inst5|inst|state.dp_BA~q ),
	.cin(gnd),
	.combout(\inst5|inst1|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|state~22 .lut_mask = 16'h3330;
defparam \inst5|inst1|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y2_N25
dffeas \inst5|inst1|state.start (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|state~22_combout ),
	.asdata(vcc),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.start .is_wysiwyg = "true";
defparam \inst5|inst1|state.start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y2_N24
cycloneive_lcell_comb \inst5|inst1|state.start_2~feeder (
// Equation(s):
// \inst5|inst1|state.start_2~feeder_combout  = \inst5|inst1|state.start~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|inst1|state.start~q ),
	.cin(gnd),
	.combout(\inst5|inst1|state.start_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|state.start_2~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|state.start_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y2_N25
dffeas \inst5|inst1|state.start_2 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|state.start_2~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.start_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.start_2 .is_wysiwyg = "true";
defparam \inst5|inst1|state.start_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y2_N8
cycloneive_lcell_comb \inst5|inst1|Selector14~0 (
// Equation(s):
// \inst5|inst1|Selector14~0_combout  = (!\inst5|inst1|state.b_write_3~q ) # (!\inst5|inst1|count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|inst1|count [0]),
	.datad(\inst5|inst1|state.b_write_3~q ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector14~0 .lut_mask = 16'h0FFF;
defparam \inst5|inst1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y2_N12
cycloneive_lcell_comb \inst5|inst1|count[2]~0 (
// Equation(s):
// \inst5|inst1|count[2]~0_combout  = (\inst5|inst|state.idle~q  & ((\inst5|inst1|state.b_write_3~q ) # (\inst5|inst1|state.start_2~q )))

	.dataa(\inst5|inst1|state.b_write_3~q ),
	.datab(\inst5|inst|state.idle~q ),
	.datac(gnd),
	.datad(\inst5|inst1|state.start_2~q ),
	.cin(gnd),
	.combout(\inst5|inst1|count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|count[2]~0 .lut_mask = 16'hCC88;
defparam \inst5|inst1|count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y2_N9
dffeas \inst5|inst1|count[0] (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst1|count[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|count[0] .is_wysiwyg = "true";
defparam \inst5|inst1|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y2_N22
cycloneive_lcell_comb \inst5|inst1|Selector13~0 (
// Equation(s):
// \inst5|inst1|Selector13~0_combout  = (\inst5|inst1|count [0] $ (!\inst5|inst1|count [1])) # (!\inst5|inst1|state.b_write_3~q )

	.dataa(gnd),
	.datab(\inst5|inst1|count [0]),
	.datac(\inst5|inst1|count [1]),
	.datad(\inst5|inst1|state.b_write_3~q ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector13~0 .lut_mask = 16'hC3FF;
defparam \inst5|inst1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y2_N23
dffeas \inst5|inst1|count[1] (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst1|count[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|count[1] .is_wysiwyg = "true";
defparam \inst5|inst1|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y2_N16
cycloneive_lcell_comb \inst5|inst1|Selector12~0 (
// Equation(s):
// \inst5|inst1|Selector12~0_combout  = (\inst5|inst1|count [2] $ (((!\inst5|inst1|count [0] & !\inst5|inst1|count [1])))) # (!\inst5|inst1|state.b_write_3~q )

	.dataa(\inst5|inst1|state.b_write_3~q ),
	.datab(\inst5|inst1|count [0]),
	.datac(\inst5|inst1|count [2]),
	.datad(\inst5|inst1|count [1]),
	.cin(gnd),
	.combout(\inst5|inst1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector12~0 .lut_mask = 16'hF5D7;
defparam \inst5|inst1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y2_N17
dffeas \inst5|inst1|count[2] (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst1|count[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|count[2] .is_wysiwyg = "true";
defparam \inst5|inst1|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y2_N10
cycloneive_lcell_comb \inst5|inst1|Selector1~0 (
// Equation(s):
// \inst5|inst1|Selector1~0_combout  = (\inst5|inst1|state.b_write_3~q  & ((\inst5|inst1|count [0]) # ((\inst5|inst1|count [1]) # (\inst5|inst1|count [2]))))

	.dataa(\inst5|inst1|state.b_write_3~q ),
	.datab(\inst5|inst1|count [0]),
	.datac(\inst5|inst1|count [1]),
	.datad(\inst5|inst1|count [2]),
	.cin(gnd),
	.combout(\inst5|inst1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector1~0 .lut_mask = 16'hAAA8;
defparam \inst5|inst1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y2_N22
cycloneive_lcell_comb \inst5|inst1|Selector1~2 (
// Equation(s):
// \inst5|inst1|Selector1~2_combout  = (\inst5|inst1|Selector1~1_combout ) # ((\inst5|inst1|state.start_2~q ) # (\inst5|inst1|Selector1~0_combout ))

	.dataa(\inst5|inst1|Selector1~1_combout ),
	.datab(\inst5|inst1|state.start_2~q ),
	.datac(\inst5|inst1|Selector1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|inst1|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector1~2 .lut_mask = 16'hFEFE;
defparam \inst5|inst1|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y2_N23
dffeas \inst5|inst1|state.b_trans (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.b_trans~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.b_trans .is_wysiwyg = "true";
defparam \inst5|inst1|state.b_trans .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y2_N9
dffeas \inst5|inst1|state.b_write_1 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|inst1|state.b_trans~q ),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.b_write_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.b_write_1 .is_wysiwyg = "true";
defparam \inst5|inst1|state.b_write_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y2_N31
dffeas \inst5|inst1|state.b_write_2 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|inst1|state.b_write_1~q ),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.b_write_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.b_write_2 .is_wysiwyg = "true";
defparam \inst5|inst1|state.b_write_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y2_N13
dffeas \inst5|inst1|state.b_write_3 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|inst1|state.b_write_2~q ),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.b_write_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.b_write_3 .is_wysiwyg = "true";
defparam \inst5|inst1|state.b_write_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y2_N0
cycloneive_lcell_comb \inst5|inst1|state~21 (
// Equation(s):
// \inst5|inst1|state~21_combout  = (\inst5|inst1|state.b_write_3~q  & (!\inst5|inst1|count [0] & (!\inst5|inst1|count [1] & !\inst5|inst1|count [2])))

	.dataa(\inst5|inst1|state.b_write_3~q ),
	.datab(\inst5|inst1|count [0]),
	.datac(\inst5|inst1|count [1]),
	.datad(\inst5|inst1|count [2]),
	.cin(gnd),
	.combout(\inst5|inst1|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|state~21 .lut_mask = 16'h0002;
defparam \inst5|inst1|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y2_N5
dffeas \inst5|inst1|state.ack_1 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|inst1|state~21_combout ),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.ack_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.ack_1 .is_wysiwyg = "true";
defparam \inst5|inst1|state.ack_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y2_N15
dffeas \inst5|inst1|state.ack_2 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|inst1|state.ack_1~q ),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.ack_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.ack_2 .is_wysiwyg = "true";
defparam \inst5|inst1|state.ack_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y2_N19
dffeas \inst5|inst1|state.ack_3 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|inst1|state.ack_2~q ),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.ack_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.ack_3 .is_wysiwyg = "true";
defparam \inst5|inst1|state.ack_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y2_N28
cycloneive_lcell_comb \inst5|inst1|state.ack_fin~feeder (
// Equation(s):
// \inst5|inst1|state.ack_fin~feeder_combout  = \inst5|inst1|state.ack_3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|inst1|state.ack_3~q ),
	.cin(gnd),
	.combout(\inst5|inst1|state.ack_fin~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|state.ack_fin~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|state.ack_fin~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y2_N29
dffeas \inst5|inst1|state.ack_fin (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|state.ack_fin~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.ack_fin~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.ack_fin .is_wysiwyg = "true";
defparam \inst5|inst1|state.ack_fin .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y2_N2
cycloneive_lcell_comb \inst5|inst1|state.error~0 (
// Equation(s):
// \inst5|inst1|state.error~0_combout  = (\inst5|inst1|state.error~q ) # ((\Sda~input_o  & \inst5|inst1|state.ack_fin~q ))

	.dataa(gnd),
	.datab(\Sda~input_o ),
	.datac(\inst5|inst1|state.error~q ),
	.datad(\inst5|inst1|state.ack_fin~q ),
	.cin(gnd),
	.combout(\inst5|inst1|state.error~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|state.error~0 .lut_mask = 16'hFCF0;
defparam \inst5|inst1|state.error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y2_N3
dffeas \inst5|inst1|state.error (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|state.error~0_combout ),
	.asdata(vcc),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.error .is_wysiwyg = "true";
defparam \inst5|inst1|state.error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y2_N30
cycloneive_lcell_comb \inst5|inst|count[1]~0 (
// Equation(s):
// \inst5|inst|count[1]~0_combout  = (\inst5|inst1|state.error~q ) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|inst1|state.error~q ),
	.cin(gnd),
	.combout(\inst5|inst|count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|count[1]~0 .lut_mask = 16'hFF55;
defparam \inst5|inst|count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y2_N7
dffeas \inst5|inst|state.idle (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|inst|state.idle~0_combout ),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.idle .is_wysiwyg = "true";
defparam \inst5|inst|state.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y2_N20
cycloneive_lcell_comb \inst5|inst|Selector0~0 (
// Equation(s):
// \inst5|inst|Selector0~0_combout  = (\Start~input_o  & (((\inst5|inst|state.dp_BA~q  & !\inst5|inst1|buisy~0_combout )))) # (!\Start~input_o  & (((\inst5|inst|state.dp_BA~q  & !\inst5|inst1|buisy~0_combout )) # (!\inst5|inst|state.idle~q )))

	.dataa(\Start~input_o ),
	.datab(\inst5|inst|state.idle~q ),
	.datac(\inst5|inst|state.dp_BA~q ),
	.datad(\inst5|inst1|buisy~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector0~0 .lut_mask = 16'h11F1;
defparam \inst5|inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y2_N21
dffeas \inst5|inst|state.dp_BA (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dp_BA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dp_BA .is_wysiwyg = "true";
defparam \inst5|inst|state.dp_BA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y2_N4
cycloneive_lcell_comb \inst5|inst|WideOr18~1 (
// Equation(s):
// \inst5|inst|WideOr18~1_combout  = (!\inst5|inst|state.dp_00_2~q  & (!\inst5|inst|state.dp_81~q  & \inst5|inst|WideOr18~0_combout ))

	.dataa(gnd),
	.datab(\inst5|inst|state.dp_00_2~q ),
	.datac(\inst5|inst|state.dp_81~q ),
	.datad(\inst5|inst|WideOr18~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|WideOr18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|WideOr18~1 .lut_mask = 16'h0300;
defparam \inst5|inst|WideOr18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y2_N6
cycloneive_lcell_comb \inst5|inst|Selector18~2 (
// Equation(s):
// \inst5|inst|Selector18~2_combout  = (\inst5|inst|state.dp_BA~q ) # ((\inst5|inst|state.dp_BA_2~q ) # ((\inst5|inst|WideOr18~1_combout ) # (!\inst5|inst|count [0])))

	.dataa(\inst5|inst|state.dp_BA~q ),
	.datab(\inst5|inst|state.dp_BA_2~q ),
	.datac(\inst5|inst|count [0]),
	.datad(\inst5|inst|WideOr18~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector18~2 .lut_mask = 16'hFFEF;
defparam \inst5|inst|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y2_N26
cycloneive_lcell_comb \inst5|inst|s_t~0 (
// Equation(s):
// \inst5|inst|s_t~0_combout  = (!\inst5|inst|state.dp_BA~q  & !\inst5|inst|state.dp_BA_2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|inst|state.dp_BA~q ),
	.datad(\inst5|inst|state.dp_BA_2~q ),
	.cin(gnd),
	.combout(\inst5|inst|s_t~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|s_t~0 .lut_mask = 16'h000F;
defparam \inst5|inst|s_t~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y2_N14
cycloneive_lcell_comb \inst5|inst|count[1]~1 (
// Equation(s):
// \inst5|inst|count[1]~1_combout  = (!\inst5|inst|count[1]~0_combout  & ((\inst5|inst|s_t~0_combout  & (!\inst5|inst|WideOr18~1_combout )) # (!\inst5|inst|s_t~0_combout  & ((\inst5|inst1|buisy~0_combout )))))

	.dataa(\inst5|inst|count[1]~0_combout ),
	.datab(\inst5|inst|s_t~0_combout ),
	.datac(\inst5|inst|WideOr18~1_combout ),
	.datad(\inst5|inst1|buisy~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|count[1]~1 .lut_mask = 16'h1504;
defparam \inst5|inst|count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y2_N7
dffeas \inst5|inst|count[0] (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|count[0] .is_wysiwyg = "true";
defparam \inst5|inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y2_N24
cycloneive_lcell_comb \inst5|inst|Selector17~0 (
// Equation(s):
// \inst5|inst|Selector17~0_combout  = ((\inst5|inst|WideOr18~1_combout ) # (\inst5|inst|count [0] $ (!\inst5|inst|count [1]))) # (!\inst5|inst|s_t~0_combout )

	.dataa(\inst5|inst|s_t~0_combout ),
	.datab(\inst5|inst|count [0]),
	.datac(\inst5|inst|count [1]),
	.datad(\inst5|inst|WideOr18~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector17~0 .lut_mask = 16'hFFD7;
defparam \inst5|inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y2_N25
dffeas \inst5|inst|count[1] (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|count[1] .is_wysiwyg = "true";
defparam \inst5|inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y2_N28
cycloneive_lcell_comb \inst5|inst|Selector1~0 (
// Equation(s):
// \inst5|inst|Selector1~0_combout  = (\inst5|inst|count [0]) # (\inst5|inst|count [1])

	.dataa(\inst5|inst|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|inst|count [1]),
	.cin(gnd),
	.combout(\inst5|inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector1~0 .lut_mask = 16'hFFAA;
defparam \inst5|inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y2_N12
cycloneive_lcell_comb \inst5|inst|Selector9~0 (
// Equation(s):
// \inst5|inst|Selector9~0_combout  = (\inst5|inst|Selector1~0_combout  & ((\inst5|inst|state.dp_1E~q ) # ((\inst5|inst|state.dp_BA_2~q  & \inst5|inst1|buisy~0_combout )))) # (!\inst5|inst|Selector1~0_combout  & (\inst5|inst|state.dp_BA_2~q  & 
// ((\inst5|inst1|buisy~0_combout ))))

	.dataa(\inst5|inst|Selector1~0_combout ),
	.datab(\inst5|inst|state.dp_BA_2~q ),
	.datac(\inst5|inst|state.dp_1E~q ),
	.datad(\inst5|inst1|buisy~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector9~0 .lut_mask = 16'hECA0;
defparam \inst5|inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y2_N13
dffeas \inst5|inst|state.dp_1E (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dp_1E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dp_1E .is_wysiwyg = "true";
defparam \inst5|inst|state.dp_1E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y2_N22
cycloneive_lcell_comb \inst5|inst|Selector10~0 (
// Equation(s):
// \inst5|inst|Selector10~0_combout  = (\inst5|inst|state.dp_1E~q  & (((!\inst5|inst1|buisy~0_combout  & \inst5|inst|state.dw_1E~q )) # (!\inst5|inst|Selector1~0_combout ))) # (!\inst5|inst|state.dp_1E~q  & (!\inst5|inst1|buisy~0_combout  & 
// (\inst5|inst|state.dw_1E~q )))

	.dataa(\inst5|inst|state.dp_1E~q ),
	.datab(\inst5|inst1|buisy~0_combout ),
	.datac(\inst5|inst|state.dw_1E~q ),
	.datad(\inst5|inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector10~0 .lut_mask = 16'h30BA;
defparam \inst5|inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y2_N23
dffeas \inst5|inst|state.dw_1E (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dw_1E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dw_1E .is_wysiwyg = "true";
defparam \inst5|inst|state.dw_1E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y2_N2
cycloneive_lcell_comb \inst5|inst|Selector11~0 (
// Equation(s):
// \inst5|inst|Selector11~0_combout  = (\inst5|inst|state.dw_1E~q  & ((\inst5|inst1|buisy~0_combout ) # ((\inst5|inst|Selector1~0_combout  & \inst5|inst|state.dp_81~q )))) # (!\inst5|inst|state.dw_1E~q  & (\inst5|inst|Selector1~0_combout  & 
// (\inst5|inst|state.dp_81~q )))

	.dataa(\inst5|inst|state.dw_1E~q ),
	.datab(\inst5|inst|Selector1~0_combout ),
	.datac(\inst5|inst|state.dp_81~q ),
	.datad(\inst5|inst1|buisy~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector11~0 .lut_mask = 16'hEAC0;
defparam \inst5|inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y2_N3
dffeas \inst5|inst|state.dp_81 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dp_81~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dp_81 .is_wysiwyg = "true";
defparam \inst5|inst|state.dp_81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y2_N12
cycloneive_lcell_comb \inst5|inst|Selector12~0 (
// Equation(s):
// \inst5|inst|Selector12~0_combout  = (\inst5|inst1|buisy~0_combout  & (\inst5|inst|state.dp_81~q  & ((!\inst5|inst|Selector1~0_combout )))) # (!\inst5|inst1|buisy~0_combout  & ((\inst5|inst|state.dw_81~q ) # ((\inst5|inst|state.dp_81~q  & 
// !\inst5|inst|Selector1~0_combout ))))

	.dataa(\inst5|inst1|buisy~0_combout ),
	.datab(\inst5|inst|state.dp_81~q ),
	.datac(\inst5|inst|state.dw_81~q ),
	.datad(\inst5|inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector12~0 .lut_mask = 16'h50DC;
defparam \inst5|inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y2_N13
dffeas \inst5|inst|state.dw_81 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dw_81~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dw_81 .is_wysiwyg = "true";
defparam \inst5|inst|state.dw_81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y2_N16
cycloneive_lcell_comb \inst5|inst|Selector13~0 (
// Equation(s):
// \inst5|inst|Selector13~0_combout  = (\inst5|inst|state.dw_81~q  & ((\inst5|inst1|buisy~0_combout ) # ((\inst5|inst|state.dp_00_2~q  & \inst5|inst|Selector1~0_combout )))) # (!\inst5|inst|state.dw_81~q  & (((\inst5|inst|state.dp_00_2~q  & 
// \inst5|inst|Selector1~0_combout ))))

	.dataa(\inst5|inst|state.dw_81~q ),
	.datab(\inst5|inst1|buisy~0_combout ),
	.datac(\inst5|inst|state.dp_00_2~q ),
	.datad(\inst5|inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector13~0 .lut_mask = 16'hF888;
defparam \inst5|inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y2_N17
dffeas \inst5|inst|state.dp_00_2 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dp_00_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dp_00_2 .is_wysiwyg = "true";
defparam \inst5|inst|state.dp_00_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y2_N8
cycloneive_lcell_comb \inst5|inst|Selector14~0 (
// Equation(s):
// \inst5|inst|Selector14~0_combout  = (\inst5|inst1|buisy~0_combout  & (\inst5|inst|state.dp_00_2~q  & ((!\inst5|inst|Selector1~0_combout )))) # (!\inst5|inst1|buisy~0_combout  & ((\inst5|inst|state.dw_00_2~q ) # ((\inst5|inst|state.dp_00_2~q  & 
// !\inst5|inst|Selector1~0_combout ))))

	.dataa(\inst5|inst1|buisy~0_combout ),
	.datab(\inst5|inst|state.dp_00_2~q ),
	.datac(\inst5|inst|state.dw_00_2~q ),
	.datad(\inst5|inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector14~0 .lut_mask = 16'h50DC;
defparam \inst5|inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y2_N9
dffeas \inst5|inst|state.dw_00_2 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dw_00_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dw_00_2 .is_wysiwyg = "true";
defparam \inst5|inst|state.dw_00_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y2_N26
cycloneive_lcell_comb \inst5|inst|state.stop_2~feeder (
// Equation(s):
// \inst5|inst|state.stop_2~feeder_combout  = \inst5|inst|state.dw_00_2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|inst|state.dw_00_2~q ),
	.cin(gnd),
	.combout(\inst5|inst|state.stop_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|state.stop_2~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst|state.stop_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y2_N27
dffeas \inst5|inst|state.stop_2 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|state.stop_2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst1|buisy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.stop_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.stop_2 .is_wysiwyg = "true";
defparam \inst5|inst|state.stop_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y2_N20
cycloneive_lcell_comb \inst5|inst1|Selector3~1 (
// Equation(s):
// \inst5|inst1|Selector3~1_combout  = (!\inst5|inst|state.stop_2~q  & !\inst5|inst|state.stop_1~q )

	.dataa(gnd),
	.datab(\inst5|inst|state.stop_2~q ),
	.datac(gnd),
	.datad(\inst5|inst|state.stop_1~q ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector3~1 .lut_mask = 16'h0033;
defparam \inst5|inst1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y2_N4
cycloneive_lcell_comb \inst5|inst1|Selector3~0 (
// Equation(s):
// \inst5|inst1|Selector3~0_combout  = (!\inst5|inst|state.dp_00_2~q  & (!\inst5|inst|state.dp_81~q  & (\inst5|inst|WideOr18~0_combout  & \inst5|inst1|state.idle_2~q )))

	.dataa(\inst5|inst|state.dp_00_2~q ),
	.datab(\inst5|inst|state.dp_81~q ),
	.datac(\inst5|inst|WideOr18~0_combout ),
	.datad(\inst5|inst1|state.idle_2~q ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector3~0 .lut_mask = 16'h1000;
defparam \inst5|inst1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y2_N10
cycloneive_lcell_comb \inst5|inst1|Selector3~2 (
// Equation(s):
// \inst5|inst1|Selector3~2_combout  = (\inst5|inst1|Selector3~1_combout  & ((\inst5|inst1|Selector3~0_combout ) # ((\inst5|inst1|state.ack_fin~q  & !\Sda~input_o )))) # (!\inst5|inst1|Selector3~1_combout  & (\inst5|inst1|state.ack_fin~q  & (!\Sda~input_o 
// )))

	.dataa(\inst5|inst1|Selector3~1_combout ),
	.datab(\inst5|inst1|state.ack_fin~q ),
	.datac(\Sda~input_o ),
	.datad(\inst5|inst1|Selector3~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector3~2 .lut_mask = 16'hAE0C;
defparam \inst5|inst1|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y2_N11
dffeas \inst5|inst1|state.idle_2 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.idle_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.idle_2 .is_wysiwyg = "true";
defparam \inst5|inst1|state.idle_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y2_N18
cycloneive_lcell_comb \inst5|inst1|buisy~0 (
// Equation(s):
// \inst5|inst1|buisy~0_combout  = (\inst5|inst1|state.idle_2~q ) # (!\inst5|inst1|state.idle~q )

	.dataa(\inst5|inst1|state.idle_2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|inst1|state.idle~q ),
	.cin(gnd),
	.combout(\inst5|inst1|buisy~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|buisy~0 .lut_mask = 16'hAAFF;
defparam \inst5|inst1|buisy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y2_N10
cycloneive_lcell_comb \inst5|inst|Selector6~0 (
// Equation(s):
// \inst5|inst|Selector6~0_combout  = (\inst5|inst1|buisy~0_combout  & (\inst5|inst|state.dp_02~q  & ((!\inst5|inst|Selector1~0_combout )))) # (!\inst5|inst1|buisy~0_combout  & ((\inst5|inst|state.dw_02~q ) # ((\inst5|inst|state.dp_02~q  & 
// !\inst5|inst|Selector1~0_combout ))))

	.dataa(\inst5|inst1|buisy~0_combout ),
	.datab(\inst5|inst|state.dp_02~q ),
	.datac(\inst5|inst|state.dw_02~q ),
	.datad(\inst5|inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|Selector6~0 .lut_mask = 16'h50DC;
defparam \inst5|inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y2_N11
dffeas \inst5|inst|state.dw_02 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.dw_02~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.dw_02 .is_wysiwyg = "true";
defparam \inst5|inst|state.dw_02 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y2_N24
cycloneive_lcell_comb \inst5|inst|state.stop_1~feeder (
// Equation(s):
// \inst5|inst|state.stop_1~feeder_combout  = \inst5|inst|state.dw_02~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|inst|state.dw_02~q ),
	.cin(gnd),
	.combout(\inst5|inst|state.stop_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|state.stop_1~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst|state.stop_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y2_N25
dffeas \inst5|inst|state.stop_1 (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|state.stop_1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst1|buisy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.stop_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.stop_1 .is_wysiwyg = "true";
defparam \inst5|inst|state.stop_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y2_N26
cycloneive_lcell_comb \inst5|inst1|state~23 (
// Equation(s):
// \inst5|inst1|state~23_combout  = (\inst5|inst1|Selector3~0_combout  & ((\inst5|inst|state.stop_1~q ) # (\inst5|inst|state.stop_2~q )))

	.dataa(gnd),
	.datab(\inst5|inst|state.stop_1~q ),
	.datac(\inst5|inst|state.stop_2~q ),
	.datad(\inst5|inst1|Selector3~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst1|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|state~23 .lut_mask = 16'hFC00;
defparam \inst5|inst1|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y2_N27
dffeas \inst5|inst1|state.stop_1 (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|state~23_combout ),
	.asdata(vcc),
	.clrn(\inst5|inst|state.idle~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|state.stop_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|state.stop_1 .is_wysiwyg = "true";
defparam \inst5|inst1|state.stop_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y2_N4
cycloneive_lcell_comb \inst5|inst1|WideOr6~0 (
// Equation(s):
// \inst5|inst1|WideOr6~0_combout  = (\inst5|inst1|state.b_trans~q ) # ((\inst5|inst1|state.start_2~q ) # ((\inst5|inst1|state.ack_1~q ) # (\inst5|inst1|state.b_write_3~q )))

	.dataa(\inst5|inst1|state.b_trans~q ),
	.datab(\inst5|inst1|state.start_2~q ),
	.datac(\inst5|inst1|state.ack_1~q ),
	.datad(\inst5|inst1|state.b_write_3~q ),
	.cin(gnd),
	.combout(\inst5|inst1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|WideOr6~0 .lut_mask = 16'hFFFE;
defparam \inst5|inst1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y2_N6
cycloneive_lcell_comb \inst5|inst1|WideOr6 (
// Equation(s):
// \inst5|inst1|WideOr6~combout  = (!\inst5|inst1|state.stop_1~q  & !\inst5|inst1|WideOr6~0_combout )

	.dataa(\inst5|inst1|state.stop_1~q ),
	.datab(gnd),
	.datac(\inst5|inst1|WideOr6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|inst1|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|WideOr6 .lut_mask = 16'h0505;
defparam \inst5|inst1|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y2_N10
cycloneive_lcell_comb \inst5|inst|WideOr21 (
// Equation(s):
// \inst5|inst|WideOr21~combout  = (\inst5|inst|state.dp_1E~q ) # ((\inst5|inst|state.dw_1E~q ) # ((\inst5|inst|state.dp_BA~q ) # (\inst5|inst|state.dp_BA_2~q )))

	.dataa(\inst5|inst|state.dp_1E~q ),
	.datab(\inst5|inst|state.dw_1E~q ),
	.datac(\inst5|inst|state.dp_BA~q ),
	.datad(\inst5|inst|state.dp_BA_2~q ),
	.cin(gnd),
	.combout(\inst5|inst|WideOr21~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|WideOr21 .lut_mask = 16'hFFFE;
defparam \inst5|inst|WideOr21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y2_N0
cycloneive_lcell_comb \inst5|inst1|data[7]~0 (
// Equation(s):
// \inst5|inst1|data[7]~0_combout  = (!\inst5|inst1|state.idle_2~q  & ((\inst5|inst1|state.idle~q ) # ((!\inst5|inst|state.dp_BA~q  & !\inst5|inst|state.dp_BA_2~q ))))

	.dataa(\inst5|inst|state.dp_BA~q ),
	.datab(\inst5|inst|state.dp_BA_2~q ),
	.datac(\inst5|inst1|state.idle_2~q ),
	.datad(\inst5|inst1|state.idle~q ),
	.cin(gnd),
	.combout(\inst5|inst1|data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|data[7]~0 .lut_mask = 16'h0F01;
defparam \inst5|inst1|data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y2_N2
cycloneive_lcell_comb \inst5|inst1|data[7]~1 (
// Equation(s):
// \inst5|inst1|data[7]~1_combout  = (\inst5|inst|state.idle~q  & (!\inst5|inst1|Selector3~0_combout  & !\inst5|inst1|data[7]~0_combout ))

	.dataa(\inst5|inst|state.idle~q ),
	.datab(\inst5|inst1|Selector3~0_combout ),
	.datac(gnd),
	.datad(\inst5|inst1|data[7]~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst1|data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|data[7]~1 .lut_mask = 16'h0022;
defparam \inst5|inst1|data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y2_N11
dffeas \inst5|inst1|data[3] (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|WideOr21~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst1|data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|data[3] .is_wysiwyg = "true";
defparam \inst5|inst1|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y2_N22
cycloneive_lcell_comb \inst5|inst|WideOr22~0 (
// Equation(s):
// \inst5|inst|WideOr22~0_combout  = (\inst5|inst|state.dp_1E~q ) # ((\inst5|inst|state.dw_1E~q ) # ((\inst5|inst|state.dp_07~q ) # (\inst5|inst|state.dw_07~q )))

	.dataa(\inst5|inst|state.dp_1E~q ),
	.datab(\inst5|inst|state.dw_1E~q ),
	.datac(\inst5|inst|state.dp_07~q ),
	.datad(\inst5|inst|state.dw_07~q ),
	.cin(gnd),
	.combout(\inst5|inst|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|WideOr22~0 .lut_mask = 16'hFFFE;
defparam \inst5|inst|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y2_N3
dffeas \inst5|inst1|data[2] (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|inst|WideOr22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|inst1|data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|data[2] .is_wysiwyg = "true";
defparam \inst5|inst1|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y2_N24
cycloneive_lcell_comb \inst5|inst|WideOr23 (
// Equation(s):
// \inst5|inst|WideOr23~combout  = (\inst5|inst|WideOr22~0_combout ) # ((\inst5|inst|state.dw_02~q ) # ((\inst5|inst|state.dp_02~q ) # (!\inst5|inst|s_t~0_combout )))

	.dataa(\inst5|inst|WideOr22~0_combout ),
	.datab(\inst5|inst|state.dw_02~q ),
	.datac(\inst5|inst|s_t~0_combout ),
	.datad(\inst5|inst|state.dp_02~q ),
	.cin(gnd),
	.combout(\inst5|inst|WideOr23~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|WideOr23 .lut_mask = 16'hFFEF;
defparam \inst5|inst|WideOr23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y2_N25
dffeas \inst5|inst1|data[1] (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|WideOr23~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst1|data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|data[1] .is_wysiwyg = "true";
defparam \inst5|inst1|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y2_N26
cycloneive_lcell_comb \inst5|inst|WideOr24 (
// Equation(s):
// \inst5|inst|WideOr24~combout  = (\inst5|inst|state.dp_81~q ) # ((\inst5|inst|state.dp_07~q ) # ((\inst5|inst|state.dw_81~q ) # (\inst5|inst|state.dw_07~q )))

	.dataa(\inst5|inst|state.dp_81~q ),
	.datab(\inst5|inst|state.dp_07~q ),
	.datac(\inst5|inst|state.dw_81~q ),
	.datad(\inst5|inst|state.dw_07~q ),
	.cin(gnd),
	.combout(\inst5|inst|WideOr24~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|WideOr24 .lut_mask = 16'hFFFE;
defparam \inst5|inst|WideOr24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y2_N27
dffeas \inst5|inst1|data[0] (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|WideOr24~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst1|data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|data[0] .is_wysiwyg = "true";
defparam \inst5|inst1|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y2_N8
cycloneive_lcell_comb \inst5|inst1|Mux0~0 (
// Equation(s):
// \inst5|inst1|Mux0~0_combout  = (\inst5|inst1|count [0] & ((\inst5|inst1|data [1]) # ((\inst5|inst1|count [1])))) # (!\inst5|inst1|count [0] & (((\inst5|inst1|data [0] & !\inst5|inst1|count [1]))))

	.dataa(\inst5|inst1|count [0]),
	.datab(\inst5|inst1|data [1]),
	.datac(\inst5|inst1|data [0]),
	.datad(\inst5|inst1|count [1]),
	.cin(gnd),
	.combout(\inst5|inst1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Mux0~0 .lut_mask = 16'hAAD8;
defparam \inst5|inst1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y2_N20
cycloneive_lcell_comb \inst5|inst1|Mux0~1 (
// Equation(s):
// \inst5|inst1|Mux0~1_combout  = (\inst5|inst1|Mux0~0_combout  & ((\inst5|inst1|data [3]) # ((!\inst5|inst1|count [1])))) # (!\inst5|inst1|Mux0~0_combout  & (((\inst5|inst1|data [2] & \inst5|inst1|count [1]))))

	.dataa(\inst5|inst1|data [3]),
	.datab(\inst5|inst1|data [2]),
	.datac(\inst5|inst1|Mux0~0_combout ),
	.datad(\inst5|inst1|count [1]),
	.cin(gnd),
	.combout(\inst5|inst1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Mux0~1 .lut_mask = 16'hACF0;
defparam \inst5|inst1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y2_N18
cycloneive_lcell_comb \inst5|inst|WideOr19 (
// Equation(s):
// \inst5|inst|WideOr19~combout  = (\inst5|inst|state.dp_81~q ) # ((\inst5|inst|state.dw_81~q ) # ((\inst5|inst|state.dp_BA~q ) # (\inst5|inst|state.dp_BA_2~q )))

	.dataa(\inst5|inst|state.dp_81~q ),
	.datab(\inst5|inst|state.dw_81~q ),
	.datac(\inst5|inst|state.dp_BA~q ),
	.datad(\inst5|inst|state.dp_BA_2~q ),
	.cin(gnd),
	.combout(\inst5|inst|WideOr19~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|WideOr19 .lut_mask = 16'hFFFE;
defparam \inst5|inst|WideOr19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y2_N19
dffeas \inst5|inst1|data[7] (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst|WideOr19~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst1|data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|data[7] .is_wysiwyg = "true";
defparam \inst5|inst1|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y2_N4
cycloneive_lcell_comb \inst5|inst1|Mux0~3 (
// Equation(s):
// \inst5|inst1|Mux0~3_combout  = (\inst5|inst1|data [7] & (\inst5|inst1|count [0] & \inst5|inst1|count [1]))

	.dataa(gnd),
	.datab(\inst5|inst1|data [7]),
	.datac(\inst5|inst1|count [0]),
	.datad(\inst5|inst1|count [1]),
	.cin(gnd),
	.combout(\inst5|inst1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Mux0~3 .lut_mask = 16'hC000;
defparam \inst5|inst1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y2_N10
cycloneive_lcell_comb \inst5|inst1|data[5]~2 (
// Equation(s):
// \inst5|inst1|data[5]~2_combout  = (\inst5|inst|state.idle~q  & ((\inst5|inst1|state.idle~q  & ((\inst5|inst1|Selector1~1_combout ))) # (!\inst5|inst1|state.idle~q  & (!\inst5|inst|s_t~0_combout ))))

	.dataa(\inst5|inst1|state.idle~q ),
	.datab(\inst5|inst|state.idle~q ),
	.datac(\inst5|inst|s_t~0_combout ),
	.datad(\inst5|inst1|Selector1~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst1|data[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|data[5]~2 .lut_mask = 16'h8C04;
defparam \inst5|inst1|data[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y2_N12
cycloneive_lcell_comb \inst5|inst1|data[5]~3 (
// Equation(s):
// \inst5|inst1|data[5]~3_combout  = (\inst5|inst1|data[5]~2_combout  & (((!\inst5|inst1|state.idle~q )) # (!\inst5|inst|s_t~0_combout ))) # (!\inst5|inst1|data[5]~2_combout  & (((\inst5|inst1|data [5]))))

	.dataa(\inst5|inst|s_t~0_combout ),
	.datab(\inst5|inst1|state.idle~q ),
	.datac(\inst5|inst1|data [5]),
	.datad(\inst5|inst1|data[5]~2_combout ),
	.cin(gnd),
	.combout(\inst5|inst1|data[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|data[5]~3 .lut_mask = 16'h77F0;
defparam \inst5|inst1|data[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y2_N13
dffeas \inst5|inst1|data[5] (
	.clk(\inst5|inst|clk_int~clkctrl_outclk ),
	.d(\inst5|inst1|data[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|data[5] .is_wysiwyg = "true";
defparam \inst5|inst1|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y2_N18
cycloneive_lcell_comb \inst5|inst1|Mux0~2 (
// Equation(s):
// \inst5|inst1|Mux0~2_combout  = (!\inst5|inst1|count [1] & ((\inst5|inst1|count [0] & (\inst5|inst1|data [5])) # (!\inst5|inst1|count [0] & ((\inst5|inst1|data [3])))))

	.dataa(\inst5|inst1|data [5]),
	.datab(\inst5|inst1|data [3]),
	.datac(\inst5|inst1|count [0]),
	.datad(\inst5|inst1|count [1]),
	.cin(gnd),
	.combout(\inst5|inst1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Mux0~2 .lut_mask = 16'h00AC;
defparam \inst5|inst1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y2_N2
cycloneive_lcell_comb \inst5|inst1|Mux0~4 (
// Equation(s):
// \inst5|inst1|Mux0~4_combout  = (\inst5|inst1|count [2] & (((\inst5|inst1|Mux0~3_combout ) # (\inst5|inst1|Mux0~2_combout )))) # (!\inst5|inst1|count [2] & (\inst5|inst1|Mux0~1_combout ))

	.dataa(\inst5|inst1|Mux0~1_combout ),
	.datab(\inst5|inst1|Mux0~3_combout ),
	.datac(\inst5|inst1|count [2]),
	.datad(\inst5|inst1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst5|inst1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Mux0~4 .lut_mask = 16'hFACA;
defparam \inst5|inst1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y2_N6
cycloneive_lcell_comb \inst5|inst1|Selector15~1 (
// Equation(s):
// \inst5|inst1|Selector15~1_combout  = (\inst5|inst1|state.error~q ) # ((\inst5|inst1|state.ack_3~q ) # (\inst5|inst1|state.ack_fin~q ))

	.dataa(\inst5|inst1|state.error~q ),
	.datab(\inst5|inst1|state.ack_3~q ),
	.datac(gnd),
	.datad(\inst5|inst1|state.ack_fin~q ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector15~1 .lut_mask = 16'hFFEE;
defparam \inst5|inst1|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y2_N14
cycloneive_lcell_comb \inst5|inst1|Selector15~0 (
// Equation(s):
// \inst5|inst1|Selector15~0_combout  = (\inst5|inst1|state.ack_1~q ) # ((\inst5|inst1|state.idle_2~q ) # ((\inst5|inst1|state.ack_2~q ) # (!\inst5|inst1|state.idle~q )))

	.dataa(\inst5|inst1|state.ack_1~q ),
	.datab(\inst5|inst1|state.idle_2~q ),
	.datac(\inst5|inst1|state.ack_2~q ),
	.datad(\inst5|inst1|state.idle~q ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector15~0 .lut_mask = 16'hFEFF;
defparam \inst5|inst1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y2_N8
cycloneive_lcell_comb \inst5|inst1|Selector15~2 (
// Equation(s):
// \inst5|inst1|Selector15~2_combout  = (\inst5|inst1|state.b_write_2~q ) # ((\inst5|inst1|state.b_trans~q ) # ((\inst5|inst1|state.b_write_1~q ) # (\inst5|inst1|state.b_write_3~q )))

	.dataa(\inst5|inst1|state.b_write_2~q ),
	.datab(\inst5|inst1|state.b_trans~q ),
	.datac(\inst5|inst1|state.b_write_1~q ),
	.datad(\inst5|inst1|state.b_write_3~q ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector15~2 .lut_mask = 16'hFFFE;
defparam \inst5|inst1|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y2_N26
cycloneive_lcell_comb \inst5|inst1|Selector15~3 (
// Equation(s):
// \inst5|inst1|Selector15~3_combout  = (\inst5|inst1|Selector15~1_combout ) # ((\inst5|inst1|Selector15~0_combout ) # ((\inst5|inst1|Mux0~4_combout  & \inst5|inst1|Selector15~2_combout )))

	.dataa(\inst5|inst1|Mux0~4_combout ),
	.datab(\inst5|inst1|Selector15~1_combout ),
	.datac(\inst5|inst1|Selector15~0_combout ),
	.datad(\inst5|inst1|Selector15~2_combout ),
	.cin(gnd),
	.combout(\inst5|inst1|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|Selector15~3 .lut_mask = 16'hFEFC;
defparam \inst5|inst1|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N8
cycloneive_io_ibuf \Trigger~input (
	.i(Trigger),
	.ibar(gnd),
	.o(\Trigger~input_o ));
// synopsys translate_off
defparam \Trigger~input .bus_hold = "false";
defparam \Trigger~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N26
cycloneive_lcell_comb \inst1|clk_int~0 (
// Equation(s):
// \inst1|clk_int~0_combout  = !\inst1|clk_int~q 

	.dataa(gnd),
	.datab(\inst1|clk_int~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|clk_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|clk_int~0 .lut_mask = 16'h3333;
defparam \inst1|clk_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N30
cycloneive_lcell_comb \inst1|clk_int~feeder (
// Equation(s):
// \inst1|clk_int~feeder_combout  = \inst1|clk_int~0_combout 

	.dataa(\inst1|clk_int~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|clk_int~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|clk_int~feeder .lut_mask = 16'hAAAA;
defparam \inst1|clk_int~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N31
dffeas \inst1|clk_int (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst1|clk_int~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|clk_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|clk_int .is_wysiwyg = "true";
defparam \inst1|clk_int .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \inst1|clk_int~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst1|clk_int~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|clk_int~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|clk_int~clkctrl .clock_type = "global clock";
defparam \inst1|clk_int~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \Pix_clk~input (
	.i(Pix_clk),
	.ibar(gnd),
	.o(\Pix_clk~input_o ));
// synopsys translate_off
defparam \Pix_clk~input .bus_hold = "false";
defparam \Pix_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \Pix_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Pix_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Pix_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Pix_clk~inputclkctrl .clock_type = "global clock";
defparam \Pix_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N14
cycloneive_lcell_comb \inst|count_errase[1]~20 (
// Equation(s):
// \inst|count_errase[1]~20_combout  = (\inst|count_errase [0] & (\inst|count_errase [1] $ (VCC))) # (!\inst|count_errase [0] & (\inst|count_errase [1] & VCC))
// \inst|count_errase[1]~21  = CARRY((\inst|count_errase [0] & \inst|count_errase [1]))

	.dataa(\inst|count_errase [0]),
	.datab(\inst|count_errase [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|count_errase[1]~20_combout ),
	.cout(\inst|count_errase[1]~21 ));
// synopsys translate_off
defparam \inst|count_errase[1]~20 .lut_mask = 16'h6688;
defparam \inst|count_errase[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \Reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Reset~inputclkctrl .clock_type = "global clock";
defparam \Reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X79_Y5_N15
dffeas \inst|count_errase[1] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|count_errase[1]~20_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|count_errase[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[1] .is_wysiwyg = "true";
defparam \inst|count_errase[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N6
cycloneive_lcell_comb \inst|Equal0~1 (
// Equation(s):
// \inst|Equal0~1_combout  = (\inst|count_errase [0] & (\inst|count_errase [1] & (\inst|count_errase [2] & \inst|count_errase [3])))

	.dataa(\inst|count_errase [0]),
	.datab(\inst|count_errase [1]),
	.datac(\inst|count_errase [2]),
	.datad(\inst|count_errase [3]),
	.cin(gnd),
	.combout(\inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~1 .lut_mask = 16'h8000;
defparam \inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N2
cycloneive_lcell_comb \inst|Equal0~3 (
// Equation(s):
// \inst|Equal0~3_combout  = (\inst|count_errase [11] & (\inst|count_errase [10] & (\inst|count_errase [9] & \inst|count_errase [8])))

	.dataa(\inst|count_errase [11]),
	.datab(\inst|count_errase [10]),
	.datac(\inst|count_errase [9]),
	.datad(\inst|count_errase [8]),
	.cin(gnd),
	.combout(\inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~3 .lut_mask = 16'h8000;
defparam \inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N8
cycloneive_lcell_comb \inst|Equal0~2 (
// Equation(s):
// \inst|Equal0~2_combout  = (\inst|count_errase [5] & (\inst|count_errase [7] & (\inst|count_errase [4] & \inst|count_errase [6])))

	.dataa(\inst|count_errase [5]),
	.datab(\inst|count_errase [7]),
	.datac(\inst|count_errase [4]),
	.datad(\inst|count_errase [6]),
	.cin(gnd),
	.combout(\inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~2 .lut_mask = 16'h8000;
defparam \inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N26
cycloneive_lcell_comb \inst|Equal0~4 (
// Equation(s):
// \inst|Equal0~4_combout  = (\inst|count_errase [13] & (\inst|count_errase [12] & (\inst|count_errase [14] & \inst|count_errase [15])))

	.dataa(\inst|count_errase [13]),
	.datab(\inst|count_errase [12]),
	.datac(\inst|count_errase [14]),
	.datad(\inst|count_errase [15]),
	.cin(gnd),
	.combout(\inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~4 .lut_mask = 16'h8000;
defparam \inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N0
cycloneive_lcell_comb \inst|Equal0~5 (
// Equation(s):
// \inst|Equal0~5_combout  = (\inst|Equal0~1_combout  & (\inst|Equal0~3_combout  & (\inst|Equal0~2_combout  & \inst|Equal0~4_combout )))

	.dataa(\inst|Equal0~1_combout ),
	.datab(\inst|Equal0~3_combout ),
	.datac(\inst|Equal0~2_combout ),
	.datad(\inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~5 .lut_mask = 16'h8000;
defparam \inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N12
cycloneive_lcell_comb \inst|count_errase[0]~58 (
// Equation(s):
// \inst|count_errase[0]~58_combout  = \inst|count_errase [0] $ (((!\inst|state.errase~q  & ((!\inst|Equal0~5_combout ) # (!\inst|Equal0~0_combout )))))

	.dataa(\inst|state.errase~q ),
	.datab(\inst|Equal0~0_combout ),
	.datac(\inst|count_errase [0]),
	.datad(\inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst|count_errase[0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count_errase[0]~58 .lut_mask = 16'hE1A5;
defparam \inst|count_errase[0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y5_N13
dffeas \inst|count_errase[0] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|count_errase[0]~58_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[0] .is_wysiwyg = "true";
defparam \inst|count_errase[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N16
cycloneive_lcell_comb \inst|count_errase[2]~22 (
// Equation(s):
// \inst|count_errase[2]~22_combout  = (\inst|count_errase [2] & (!\inst|count_errase[1]~21 )) # (!\inst|count_errase [2] & ((\inst|count_errase[1]~21 ) # (GND)))
// \inst|count_errase[2]~23  = CARRY((!\inst|count_errase[1]~21 ) # (!\inst|count_errase [2]))

	.dataa(gnd),
	.datab(\inst|count_errase [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_errase[1]~21 ),
	.combout(\inst|count_errase[2]~22_combout ),
	.cout(\inst|count_errase[2]~23 ));
// synopsys translate_off
defparam \inst|count_errase[2]~22 .lut_mask = 16'h3C3F;
defparam \inst|count_errase[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y5_N17
dffeas \inst|count_errase[2] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|count_errase[2]~22_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|count_errase[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[2] .is_wysiwyg = "true";
defparam \inst|count_errase[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N18
cycloneive_lcell_comb \inst|count_errase[3]~24 (
// Equation(s):
// \inst|count_errase[3]~24_combout  = (\inst|count_errase [3] & (\inst|count_errase[2]~23  $ (GND))) # (!\inst|count_errase [3] & (!\inst|count_errase[2]~23  & VCC))
// \inst|count_errase[3]~25  = CARRY((\inst|count_errase [3] & !\inst|count_errase[2]~23 ))

	.dataa(gnd),
	.datab(\inst|count_errase [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_errase[2]~23 ),
	.combout(\inst|count_errase[3]~24_combout ),
	.cout(\inst|count_errase[3]~25 ));
// synopsys translate_off
defparam \inst|count_errase[3]~24 .lut_mask = 16'hC30C;
defparam \inst|count_errase[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y5_N19
dffeas \inst|count_errase[3] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|count_errase[3]~24_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|count_errase[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[3] .is_wysiwyg = "true";
defparam \inst|count_errase[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N20
cycloneive_lcell_comb \inst|count_errase[4]~26 (
// Equation(s):
// \inst|count_errase[4]~26_combout  = (\inst|count_errase [4] & (!\inst|count_errase[3]~25 )) # (!\inst|count_errase [4] & ((\inst|count_errase[3]~25 ) # (GND)))
// \inst|count_errase[4]~27  = CARRY((!\inst|count_errase[3]~25 ) # (!\inst|count_errase [4]))

	.dataa(gnd),
	.datab(\inst|count_errase [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_errase[3]~25 ),
	.combout(\inst|count_errase[4]~26_combout ),
	.cout(\inst|count_errase[4]~27 ));
// synopsys translate_off
defparam \inst|count_errase[4]~26 .lut_mask = 16'h3C3F;
defparam \inst|count_errase[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y5_N21
dffeas \inst|count_errase[4] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|count_errase[4]~26_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|count_errase[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[4] .is_wysiwyg = "true";
defparam \inst|count_errase[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N22
cycloneive_lcell_comb \inst|count_errase[5]~28 (
// Equation(s):
// \inst|count_errase[5]~28_combout  = (\inst|count_errase [5] & (\inst|count_errase[4]~27  $ (GND))) # (!\inst|count_errase [5] & (!\inst|count_errase[4]~27  & VCC))
// \inst|count_errase[5]~29  = CARRY((\inst|count_errase [5] & !\inst|count_errase[4]~27 ))

	.dataa(\inst|count_errase [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_errase[4]~27 ),
	.combout(\inst|count_errase[5]~28_combout ),
	.cout(\inst|count_errase[5]~29 ));
// synopsys translate_off
defparam \inst|count_errase[5]~28 .lut_mask = 16'hA50A;
defparam \inst|count_errase[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y5_N23
dffeas \inst|count_errase[5] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|count_errase[5]~28_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|count_errase[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[5] .is_wysiwyg = "true";
defparam \inst|count_errase[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N24
cycloneive_lcell_comb \inst|count_errase[6]~30 (
// Equation(s):
// \inst|count_errase[6]~30_combout  = (\inst|count_errase [6] & (!\inst|count_errase[5]~29 )) # (!\inst|count_errase [6] & ((\inst|count_errase[5]~29 ) # (GND)))
// \inst|count_errase[6]~31  = CARRY((!\inst|count_errase[5]~29 ) # (!\inst|count_errase [6]))

	.dataa(gnd),
	.datab(\inst|count_errase [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_errase[5]~29 ),
	.combout(\inst|count_errase[6]~30_combout ),
	.cout(\inst|count_errase[6]~31 ));
// synopsys translate_off
defparam \inst|count_errase[6]~30 .lut_mask = 16'h3C3F;
defparam \inst|count_errase[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y5_N25
dffeas \inst|count_errase[6] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|count_errase[6]~30_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|count_errase[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[6] .is_wysiwyg = "true";
defparam \inst|count_errase[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N26
cycloneive_lcell_comb \inst|count_errase[7]~32 (
// Equation(s):
// \inst|count_errase[7]~32_combout  = (\inst|count_errase [7] & (\inst|count_errase[6]~31  $ (GND))) # (!\inst|count_errase [7] & (!\inst|count_errase[6]~31  & VCC))
// \inst|count_errase[7]~33  = CARRY((\inst|count_errase [7] & !\inst|count_errase[6]~31 ))

	.dataa(gnd),
	.datab(\inst|count_errase [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_errase[6]~31 ),
	.combout(\inst|count_errase[7]~32_combout ),
	.cout(\inst|count_errase[7]~33 ));
// synopsys translate_off
defparam \inst|count_errase[7]~32 .lut_mask = 16'hC30C;
defparam \inst|count_errase[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y5_N27
dffeas \inst|count_errase[7] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|count_errase[7]~32_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|count_errase[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[7] .is_wysiwyg = "true";
defparam \inst|count_errase[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N28
cycloneive_lcell_comb \inst|count_errase[8]~34 (
// Equation(s):
// \inst|count_errase[8]~34_combout  = (\inst|count_errase [8] & (!\inst|count_errase[7]~33 )) # (!\inst|count_errase [8] & ((\inst|count_errase[7]~33 ) # (GND)))
// \inst|count_errase[8]~35  = CARRY((!\inst|count_errase[7]~33 ) # (!\inst|count_errase [8]))

	.dataa(gnd),
	.datab(\inst|count_errase [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_errase[7]~33 ),
	.combout(\inst|count_errase[8]~34_combout ),
	.cout(\inst|count_errase[8]~35 ));
// synopsys translate_off
defparam \inst|count_errase[8]~34 .lut_mask = 16'h3C3F;
defparam \inst|count_errase[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y5_N29
dffeas \inst|count_errase[8] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|count_errase[8]~34_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|count_errase[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[8] .is_wysiwyg = "true";
defparam \inst|count_errase[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N30
cycloneive_lcell_comb \inst|count_errase[9]~36 (
// Equation(s):
// \inst|count_errase[9]~36_combout  = (\inst|count_errase [9] & (\inst|count_errase[8]~35  $ (GND))) # (!\inst|count_errase [9] & (!\inst|count_errase[8]~35  & VCC))
// \inst|count_errase[9]~37  = CARRY((\inst|count_errase [9] & !\inst|count_errase[8]~35 ))

	.dataa(\inst|count_errase [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_errase[8]~35 ),
	.combout(\inst|count_errase[9]~36_combout ),
	.cout(\inst|count_errase[9]~37 ));
// synopsys translate_off
defparam \inst|count_errase[9]~36 .lut_mask = 16'hA50A;
defparam \inst|count_errase[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y5_N31
dffeas \inst|count_errase[9] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|count_errase[9]~36_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|count_errase[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[9] .is_wysiwyg = "true";
defparam \inst|count_errase[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N0
cycloneive_lcell_comb \inst|count_errase[10]~38 (
// Equation(s):
// \inst|count_errase[10]~38_combout  = (\inst|count_errase [10] & (!\inst|count_errase[9]~37 )) # (!\inst|count_errase [10] & ((\inst|count_errase[9]~37 ) # (GND)))
// \inst|count_errase[10]~39  = CARRY((!\inst|count_errase[9]~37 ) # (!\inst|count_errase [10]))

	.dataa(gnd),
	.datab(\inst|count_errase [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_errase[9]~37 ),
	.combout(\inst|count_errase[10]~38_combout ),
	.cout(\inst|count_errase[10]~39 ));
// synopsys translate_off
defparam \inst|count_errase[10]~38 .lut_mask = 16'h3C3F;
defparam \inst|count_errase[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N4
cycloneive_lcell_comb \inst|count_errase[10]~feeder (
// Equation(s):
// \inst|count_errase[10]~feeder_combout  = \inst|count_errase[10]~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|count_errase[10]~38_combout ),
	.cin(gnd),
	.combout(\inst|count_errase[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count_errase[10]~feeder .lut_mask = 16'hFF00;
defparam \inst|count_errase[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y5_N5
dffeas \inst|count_errase[10] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|count_errase[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|count_errase[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[10] .is_wysiwyg = "true";
defparam \inst|count_errase[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N2
cycloneive_lcell_comb \inst|count_errase[11]~40 (
// Equation(s):
// \inst|count_errase[11]~40_combout  = (\inst|count_errase [11] & (\inst|count_errase[10]~39  $ (GND))) # (!\inst|count_errase [11] & (!\inst|count_errase[10]~39  & VCC))
// \inst|count_errase[11]~41  = CARRY((\inst|count_errase [11] & !\inst|count_errase[10]~39 ))

	.dataa(gnd),
	.datab(\inst|count_errase [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_errase[10]~39 ),
	.combout(\inst|count_errase[11]~40_combout ),
	.cout(\inst|count_errase[11]~41 ));
// synopsys translate_off
defparam \inst|count_errase[11]~40 .lut_mask = 16'hC30C;
defparam \inst|count_errase[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y5_N11
dffeas \inst|count_errase[11] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|count_errase[11]~40_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|count_errase[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[11] .is_wysiwyg = "true";
defparam \inst|count_errase[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N4
cycloneive_lcell_comb \inst|count_errase[12]~42 (
// Equation(s):
// \inst|count_errase[12]~42_combout  = (\inst|count_errase [12] & (!\inst|count_errase[11]~41 )) # (!\inst|count_errase [12] & ((\inst|count_errase[11]~41 ) # (GND)))
// \inst|count_errase[12]~43  = CARRY((!\inst|count_errase[11]~41 ) # (!\inst|count_errase [12]))

	.dataa(gnd),
	.datab(\inst|count_errase [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_errase[11]~41 ),
	.combout(\inst|count_errase[12]~42_combout ),
	.cout(\inst|count_errase[12]~43 ));
// synopsys translate_off
defparam \inst|count_errase[12]~42 .lut_mask = 16'h3C3F;
defparam \inst|count_errase[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y4_N5
dffeas \inst|count_errase[12] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|count_errase[12]~42_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|count_errase[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[12] .is_wysiwyg = "true";
defparam \inst|count_errase[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N6
cycloneive_lcell_comb \inst|count_errase[13]~44 (
// Equation(s):
// \inst|count_errase[13]~44_combout  = (\inst|count_errase [13] & (\inst|count_errase[12]~43  $ (GND))) # (!\inst|count_errase [13] & (!\inst|count_errase[12]~43  & VCC))
// \inst|count_errase[13]~45  = CARRY((\inst|count_errase [13] & !\inst|count_errase[12]~43 ))

	.dataa(\inst|count_errase [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_errase[12]~43 ),
	.combout(\inst|count_errase[13]~44_combout ),
	.cout(\inst|count_errase[13]~45 ));
// synopsys translate_off
defparam \inst|count_errase[13]~44 .lut_mask = 16'hA50A;
defparam \inst|count_errase[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y4_N7
dffeas \inst|count_errase[13] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|count_errase[13]~44_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|count_errase[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[13] .is_wysiwyg = "true";
defparam \inst|count_errase[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N8
cycloneive_lcell_comb \inst|count_errase[14]~46 (
// Equation(s):
// \inst|count_errase[14]~46_combout  = (\inst|count_errase [14] & (!\inst|count_errase[13]~45 )) # (!\inst|count_errase [14] & ((\inst|count_errase[13]~45 ) # (GND)))
// \inst|count_errase[14]~47  = CARRY((!\inst|count_errase[13]~45 ) # (!\inst|count_errase [14]))

	.dataa(\inst|count_errase [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_errase[13]~45 ),
	.combout(\inst|count_errase[14]~46_combout ),
	.cout(\inst|count_errase[14]~47 ));
// synopsys translate_off
defparam \inst|count_errase[14]~46 .lut_mask = 16'h5A5F;
defparam \inst|count_errase[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y4_N9
dffeas \inst|count_errase[14] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|count_errase[14]~46_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|count_errase[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[14] .is_wysiwyg = "true";
defparam \inst|count_errase[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N10
cycloneive_lcell_comb \inst|count_errase[15]~48 (
// Equation(s):
// \inst|count_errase[15]~48_combout  = (\inst|count_errase [15] & (\inst|count_errase[14]~47  $ (GND))) # (!\inst|count_errase [15] & (!\inst|count_errase[14]~47  & VCC))
// \inst|count_errase[15]~49  = CARRY((\inst|count_errase [15] & !\inst|count_errase[14]~47 ))

	.dataa(\inst|count_errase [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_errase[14]~47 ),
	.combout(\inst|count_errase[15]~48_combout ),
	.cout(\inst|count_errase[15]~49 ));
// synopsys translate_off
defparam \inst|count_errase[15]~48 .lut_mask = 16'hA50A;
defparam \inst|count_errase[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y4_N11
dffeas \inst|count_errase[15] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|count_errase[15]~48_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|count_errase[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[15] .is_wysiwyg = "true";
defparam \inst|count_errase[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N12
cycloneive_lcell_comb \inst|count_errase[16]~50 (
// Equation(s):
// \inst|count_errase[16]~50_combout  = (\inst|count_errase [16] & (!\inst|count_errase[15]~49 )) # (!\inst|count_errase [16] & ((\inst|count_errase[15]~49 ) # (GND)))
// \inst|count_errase[16]~51  = CARRY((!\inst|count_errase[15]~49 ) # (!\inst|count_errase [16]))

	.dataa(\inst|count_errase [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_errase[15]~49 ),
	.combout(\inst|count_errase[16]~50_combout ),
	.cout(\inst|count_errase[16]~51 ));
// synopsys translate_off
defparam \inst|count_errase[16]~50 .lut_mask = 16'h5A5F;
defparam \inst|count_errase[16]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y4_N13
dffeas \inst|count_errase[16] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|count_errase[16]~50_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|count_errase[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[16] .is_wysiwyg = "true";
defparam \inst|count_errase[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N14
cycloneive_lcell_comb \inst|count_errase[17]~52 (
// Equation(s):
// \inst|count_errase[17]~52_combout  = (\inst|count_errase [17] & (\inst|count_errase[16]~51  $ (GND))) # (!\inst|count_errase [17] & (!\inst|count_errase[16]~51  & VCC))
// \inst|count_errase[17]~53  = CARRY((\inst|count_errase [17] & !\inst|count_errase[16]~51 ))

	.dataa(gnd),
	.datab(\inst|count_errase [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_errase[16]~51 ),
	.combout(\inst|count_errase[17]~52_combout ),
	.cout(\inst|count_errase[17]~53 ));
// synopsys translate_off
defparam \inst|count_errase[17]~52 .lut_mask = 16'hC30C;
defparam \inst|count_errase[17]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y4_N15
dffeas \inst|count_errase[17] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|count_errase[17]~52_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|count_errase[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[17] .is_wysiwyg = "true";
defparam \inst|count_errase[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N16
cycloneive_lcell_comb \inst|count_errase[18]~54 (
// Equation(s):
// \inst|count_errase[18]~54_combout  = (\inst|count_errase [18] & (!\inst|count_errase[17]~53 )) # (!\inst|count_errase [18] & ((\inst|count_errase[17]~53 ) # (GND)))
// \inst|count_errase[18]~55  = CARRY((!\inst|count_errase[17]~53 ) # (!\inst|count_errase [18]))

	.dataa(gnd),
	.datab(\inst|count_errase [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_errase[17]~53 ),
	.combout(\inst|count_errase[18]~54_combout ),
	.cout(\inst|count_errase[18]~55 ));
// synopsys translate_off
defparam \inst|count_errase[18]~54 .lut_mask = 16'h3C3F;
defparam \inst|count_errase[18]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y4_N17
dffeas \inst|count_errase[18] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|count_errase[18]~54_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|count_errase[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[18] .is_wysiwyg = "true";
defparam \inst|count_errase[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N18
cycloneive_lcell_comb \inst|count_errase[19]~56 (
// Equation(s):
// \inst|count_errase[19]~56_combout  = \inst|count_errase [19] $ (!\inst|count_errase[18]~55 )

	.dataa(\inst|count_errase [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|count_errase[18]~55 ),
	.combout(\inst|count_errase[19]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count_errase[19]~56 .lut_mask = 16'hA5A5;
defparam \inst|count_errase[19]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y4_N19
dffeas \inst|count_errase[19] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|count_errase[19]~56_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|count_errase[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_errase [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_errase[19] .is_wysiwyg = "true";
defparam \inst|count_errase[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N24
cycloneive_lcell_comb \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = (\inst|count_errase [16] & (\inst|count_errase [17] & (\inst|count_errase [19] & \inst|count_errase [18])))

	.dataa(\inst|count_errase [16]),
	.datab(\inst|count_errase [17]),
	.datac(\inst|count_errase [19]),
	.datad(\inst|count_errase [18]),
	.cin(gnd),
	.combout(\inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~0 .lut_mask = 16'h8000;
defparam \inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N10
cycloneive_lcell_comb \inst|count_errase[5]~19 (
// Equation(s):
// \inst|count_errase[5]~19_combout  = (!\inst|state.errase~q  & ((!\inst|Equal0~5_combout ) # (!\inst|Equal0~0_combout )))

	.dataa(\inst|state.errase~q ),
	.datab(\inst|Equal0~0_combout ),
	.datac(gnd),
	.datad(\inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst|count_errase[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count_errase[5]~19 .lut_mask = 16'h1155;
defparam \inst|count_errase[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N4
cycloneive_lcell_comb \inst|Selector0~0 (
// Equation(s):
// \inst|Selector0~0_combout  = (!\inst|count_errase[5]~19_combout  & ((\Trigger~input_o ) # (!\inst|state.lectura~q )))

	.dataa(\Trigger~input_o ),
	.datab(gnd),
	.datac(\inst|state.lectura~q ),
	.datad(\inst|count_errase[5]~19_combout ),
	.cin(gnd),
	.combout(\inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~0 .lut_mask = 16'h00AF;
defparam \inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N5
dffeas \inst|state.errase (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.errase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.errase .is_wysiwyg = "true";
defparam \inst|state.errase .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y2_N0
cycloneive_lcell_comb \inst5|inst|state.done~0 (
// Equation(s):
// \inst5|inst|state.done~0_combout  = (\inst5|inst|state.done~q ) # ((\inst5|inst|state.stop_2~q  & ((\inst5|inst1|state.idle_2~q ) # (!\inst5|inst1|state.idle~q ))))

	.dataa(\inst5|inst1|state.idle~q ),
	.datab(\inst5|inst1|state.idle_2~q ),
	.datac(\inst5|inst|state.done~q ),
	.datad(\inst5|inst|state.stop_2~q ),
	.cin(gnd),
	.combout(\inst5|inst|state.done~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst|state.done~0 .lut_mask = 16'hFDF0;
defparam \inst5|inst|state.done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y2_N1
dffeas \inst5|inst|state.done (
	.clk(\inst5|inst|clk_int_2~clkctrl_outclk ),
	.d(\inst5|inst|state.done~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst|count[1]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|state.done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|state.done .is_wysiwyg = "true";
defparam \inst5|inst|state.done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N12
cycloneive_lcell_comb \inst|Selector1~0 (
// Equation(s):
// \inst|Selector1~0_combout  = (\inst|state.wait_done~q  & !\inst5|inst|state.done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|state.wait_done~q ),
	.datad(\inst5|inst|state.done~q ),
	.cin(gnd),
	.combout(\inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~0 .lut_mask = 16'h00F0;
defparam \inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N6
cycloneive_lcell_comb \inst|Selector1~1 (
// Equation(s):
// \inst|Selector1~1_combout  = (\inst|Selector1~0_combout ) # ((!\inst|state.errase~q  & (\inst|Equal0~0_combout  & \inst|Equal0~5_combout )))

	.dataa(\inst|state.errase~q ),
	.datab(\inst|Equal0~0_combout ),
	.datac(\inst|Equal0~5_combout ),
	.datad(\inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~1 .lut_mask = 16'hFF40;
defparam \inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N7
dffeas \inst|state.wait_done (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.wait_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.wait_done .is_wysiwyg = "true";
defparam \inst|state.wait_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N0
cycloneive_lcell_comb \inst|Selector2~0 (
// Equation(s):
// \inst|Selector2~0_combout  = (\Trigger~input_o  & ((\inst|state.trigger_wait~q ) # ((\inst|state.wait_done~q  & \inst5|inst|state.done~q )))) # (!\Trigger~input_o  & (\inst|state.wait_done~q  & ((\inst5|inst|state.done~q ))))

	.dataa(\Trigger~input_o ),
	.datab(\inst|state.wait_done~q ),
	.datac(\inst|state.trigger_wait~q ),
	.datad(\inst5|inst|state.done~q ),
	.cin(gnd),
	.combout(\inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~0 .lut_mask = 16'hECA0;
defparam \inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N1
dffeas \inst|state.trigger_wait (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.trigger_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.trigger_wait .is_wysiwyg = "true";
defparam \inst|state.trigger_wait .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N8
cycloneive_io_ibuf \Frame_valid~input (
	.i(Frame_valid),
	.ibar(gnd),
	.o(\Frame_valid~input_o ));
// synopsys translate_off
defparam \Frame_valid~input .bus_hold = "false";
defparam \Frame_valid~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \Line_valid~input (
	.i(Line_valid),
	.ibar(gnd),
	.o(\Line_valid~input_o ));
// synopsys translate_off
defparam \Line_valid~input .bus_hold = "false";
defparam \Line_valid~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N24
cycloneive_lcell_comb \inst4|leer~0 (
// Equation(s):
// \inst4|leer~0_combout  = (\Frame_valid~input_o  & (\Line_valid~input_o  & (\inst|state.errase~q  & !\inst|state.wait_done~q )))

	.dataa(\Frame_valid~input_o ),
	.datab(\Line_valid~input_o ),
	.datac(\inst|state.errase~q ),
	.datad(\inst|state.wait_done~q ),
	.cin(gnd),
	.combout(\inst4|leer~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|leer~0 .lut_mask = 16'h0080;
defparam \inst4|leer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N16
cycloneive_lcell_comb \inst4|pix_count_int[0]~60 (
// Equation(s):
// \inst4|pix_count_int[0]~60_combout  = \inst4|pix_count_int [0] $ (((!\inst|state.trigger_wait~q  & \inst4|leer~0_combout )))

	.dataa(gnd),
	.datab(\inst|state.trigger_wait~q ),
	.datac(\inst4|pix_count_int [0]),
	.datad(\inst4|leer~0_combout ),
	.cin(gnd),
	.combout(\inst4|pix_count_int[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|pix_count_int[0]~60 .lut_mask = 16'hC3F0;
defparam \inst4|pix_count_int[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N20
cycloneive_lcell_comb \inst|state~11 (
// Equation(s):
// \inst|state~11_combout  = (!\Trigger~input_o  & \inst|state.trigger_wait~q )

	.dataa(\Trigger~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state.trigger_wait~q ),
	.cin(gnd),
	.combout(\inst|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|state~11 .lut_mask = 16'h5500;
defparam \inst|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N21
dffeas \inst|state.trigger_interno (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|state~11_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.trigger_interno~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.trigger_interno .is_wysiwyg = "true";
defparam \inst|state.trigger_interno .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N26
cycloneive_lcell_comb \inst1|process_1~0 (
// Equation(s):
// \inst1|process_1~0_combout  = (\inst|state.trigger_interno~q ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\inst|state.trigger_interno~q ),
	.cin(gnd),
	.combout(\inst1|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|process_1~0 .lut_mask = 16'hFF33;
defparam \inst1|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N17
dffeas \inst4|pix_count_int[0] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[0]~60_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[0] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N12
cycloneive_lcell_comb \inst4|pix_count_int[1]~20 (
// Equation(s):
// \inst4|pix_count_int[1]~20_combout  = (\inst4|pix_count_int [0] & (\inst4|pix_count_int [1] $ (VCC))) # (!\inst4|pix_count_int [0] & (\inst4|pix_count_int [1] & VCC))
// \inst4|pix_count_int[1]~21  = CARRY((\inst4|pix_count_int [0] & \inst4|pix_count_int [1]))

	.dataa(\inst4|pix_count_int [0]),
	.datab(\inst4|pix_count_int [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|pix_count_int[1]~20_combout ),
	.cout(\inst4|pix_count_int[1]~21 ));
// synopsys translate_off
defparam \inst4|pix_count_int[1]~20 .lut_mask = 16'h6688;
defparam \inst4|pix_count_int[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N30
cycloneive_lcell_comb \inst4|leer (
// Equation(s):
// \inst4|leer~combout  = (!\inst|state.trigger_wait~q  & \inst4|leer~0_combout )

	.dataa(gnd),
	.datab(\inst|state.trigger_wait~q ),
	.datac(gnd),
	.datad(\inst4|leer~0_combout ),
	.cin(gnd),
	.combout(\inst4|leer~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|leer .lut_mask = 16'h3300;
defparam \inst4|leer .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y4_N13
dffeas \inst4|pix_count_int[1] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[1]~20_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[1] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N14
cycloneive_lcell_comb \inst4|pix_count_int[2]~22 (
// Equation(s):
// \inst4|pix_count_int[2]~22_combout  = (\inst4|pix_count_int [2] & (!\inst4|pix_count_int[1]~21 )) # (!\inst4|pix_count_int [2] & ((\inst4|pix_count_int[1]~21 ) # (GND)))
// \inst4|pix_count_int[2]~23  = CARRY((!\inst4|pix_count_int[1]~21 ) # (!\inst4|pix_count_int [2]))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[1]~21 ),
	.combout(\inst4|pix_count_int[2]~22_combout ),
	.cout(\inst4|pix_count_int[2]~23 ));
// synopsys translate_off
defparam \inst4|pix_count_int[2]~22 .lut_mask = 16'h3C3F;
defparam \inst4|pix_count_int[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y4_N15
dffeas \inst4|pix_count_int[2] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[2]~22_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[2] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N16
cycloneive_lcell_comb \inst4|pix_count_int[3]~24 (
// Equation(s):
// \inst4|pix_count_int[3]~24_combout  = (\inst4|pix_count_int [3] & (\inst4|pix_count_int[2]~23  $ (GND))) # (!\inst4|pix_count_int [3] & (!\inst4|pix_count_int[2]~23  & VCC))
// \inst4|pix_count_int[3]~25  = CARRY((\inst4|pix_count_int [3] & !\inst4|pix_count_int[2]~23 ))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[2]~23 ),
	.combout(\inst4|pix_count_int[3]~24_combout ),
	.cout(\inst4|pix_count_int[3]~25 ));
// synopsys translate_off
defparam \inst4|pix_count_int[3]~24 .lut_mask = 16'hC30C;
defparam \inst4|pix_count_int[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y4_N17
dffeas \inst4|pix_count_int[3] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[3]~24_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[3] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N18
cycloneive_lcell_comb \inst4|pix_count_int[4]~26 (
// Equation(s):
// \inst4|pix_count_int[4]~26_combout  = (\inst4|pix_count_int [4] & (!\inst4|pix_count_int[3]~25 )) # (!\inst4|pix_count_int [4] & ((\inst4|pix_count_int[3]~25 ) # (GND)))
// \inst4|pix_count_int[4]~27  = CARRY((!\inst4|pix_count_int[3]~25 ) # (!\inst4|pix_count_int [4]))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[3]~25 ),
	.combout(\inst4|pix_count_int[4]~26_combout ),
	.cout(\inst4|pix_count_int[4]~27 ));
// synopsys translate_off
defparam \inst4|pix_count_int[4]~26 .lut_mask = 16'h3C3F;
defparam \inst4|pix_count_int[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y4_N19
dffeas \inst4|pix_count_int[4] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[4]~26_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[4] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N20
cycloneive_lcell_comb \inst4|pix_count_int[5]~28 (
// Equation(s):
// \inst4|pix_count_int[5]~28_combout  = (\inst4|pix_count_int [5] & (\inst4|pix_count_int[4]~27  $ (GND))) # (!\inst4|pix_count_int [5] & (!\inst4|pix_count_int[4]~27  & VCC))
// \inst4|pix_count_int[5]~29  = CARRY((\inst4|pix_count_int [5] & !\inst4|pix_count_int[4]~27 ))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[4]~27 ),
	.combout(\inst4|pix_count_int[5]~28_combout ),
	.cout(\inst4|pix_count_int[5]~29 ));
// synopsys translate_off
defparam \inst4|pix_count_int[5]~28 .lut_mask = 16'hC30C;
defparam \inst4|pix_count_int[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y4_N21
dffeas \inst4|pix_count_int[5] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[5]~28_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[5] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N22
cycloneive_lcell_comb \inst4|pix_count_int[6]~30 (
// Equation(s):
// \inst4|pix_count_int[6]~30_combout  = (\inst4|pix_count_int [6] & (!\inst4|pix_count_int[5]~29 )) # (!\inst4|pix_count_int [6] & ((\inst4|pix_count_int[5]~29 ) # (GND)))
// \inst4|pix_count_int[6]~31  = CARRY((!\inst4|pix_count_int[5]~29 ) # (!\inst4|pix_count_int [6]))

	.dataa(\inst4|pix_count_int [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[5]~29 ),
	.combout(\inst4|pix_count_int[6]~30_combout ),
	.cout(\inst4|pix_count_int[6]~31 ));
// synopsys translate_off
defparam \inst4|pix_count_int[6]~30 .lut_mask = 16'h5A5F;
defparam \inst4|pix_count_int[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y4_N23
dffeas \inst4|pix_count_int[6] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[6]~30_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[6] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N24
cycloneive_lcell_comb \inst4|pix_count_int[7]~32 (
// Equation(s):
// \inst4|pix_count_int[7]~32_combout  = (\inst4|pix_count_int [7] & (\inst4|pix_count_int[6]~31  $ (GND))) # (!\inst4|pix_count_int [7] & (!\inst4|pix_count_int[6]~31  & VCC))
// \inst4|pix_count_int[7]~33  = CARRY((\inst4|pix_count_int [7] & !\inst4|pix_count_int[6]~31 ))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[6]~31 ),
	.combout(\inst4|pix_count_int[7]~32_combout ),
	.cout(\inst4|pix_count_int[7]~33 ));
// synopsys translate_off
defparam \inst4|pix_count_int[7]~32 .lut_mask = 16'hC30C;
defparam \inst4|pix_count_int[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y4_N25
dffeas \inst4|pix_count_int[7] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[7]~32_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[7] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N26
cycloneive_lcell_comb \inst4|pix_count_int[8]~34 (
// Equation(s):
// \inst4|pix_count_int[8]~34_combout  = (\inst4|pix_count_int [8] & (!\inst4|pix_count_int[7]~33 )) # (!\inst4|pix_count_int [8] & ((\inst4|pix_count_int[7]~33 ) # (GND)))
// \inst4|pix_count_int[8]~35  = CARRY((!\inst4|pix_count_int[7]~33 ) # (!\inst4|pix_count_int [8]))

	.dataa(\inst4|pix_count_int [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[7]~33 ),
	.combout(\inst4|pix_count_int[8]~34_combout ),
	.cout(\inst4|pix_count_int[8]~35 ));
// synopsys translate_off
defparam \inst4|pix_count_int[8]~34 .lut_mask = 16'h5A5F;
defparam \inst4|pix_count_int[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y4_N27
dffeas \inst4|pix_count_int[8] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[8]~34_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[8] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N28
cycloneive_lcell_comb \inst4|pix_count_int[9]~36 (
// Equation(s):
// \inst4|pix_count_int[9]~36_combout  = (\inst4|pix_count_int [9] & (\inst4|pix_count_int[8]~35  $ (GND))) # (!\inst4|pix_count_int [9] & (!\inst4|pix_count_int[8]~35  & VCC))
// \inst4|pix_count_int[9]~37  = CARRY((\inst4|pix_count_int [9] & !\inst4|pix_count_int[8]~35 ))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[8]~35 ),
	.combout(\inst4|pix_count_int[9]~36_combout ),
	.cout(\inst4|pix_count_int[9]~37 ));
// synopsys translate_off
defparam \inst4|pix_count_int[9]~36 .lut_mask = 16'hC30C;
defparam \inst4|pix_count_int[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y4_N29
dffeas \inst4|pix_count_int[9] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[9]~36_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[9] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N30
cycloneive_lcell_comb \inst4|pix_count_int[10]~38 (
// Equation(s):
// \inst4|pix_count_int[10]~38_combout  = (\inst4|pix_count_int [10] & (!\inst4|pix_count_int[9]~37 )) # (!\inst4|pix_count_int [10] & ((\inst4|pix_count_int[9]~37 ) # (GND)))
// \inst4|pix_count_int[10]~39  = CARRY((!\inst4|pix_count_int[9]~37 ) # (!\inst4|pix_count_int [10]))

	.dataa(\inst4|pix_count_int [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[9]~37 ),
	.combout(\inst4|pix_count_int[10]~38_combout ),
	.cout(\inst4|pix_count_int[10]~39 ));
// synopsys translate_off
defparam \inst4|pix_count_int[10]~38 .lut_mask = 16'h5A5F;
defparam \inst4|pix_count_int[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y4_N31
dffeas \inst4|pix_count_int[10] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[10]~38_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[10] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N0
cycloneive_lcell_comb \inst4|pix_count_int[11]~40 (
// Equation(s):
// \inst4|pix_count_int[11]~40_combout  = (\inst4|pix_count_int [11] & (\inst4|pix_count_int[10]~39  $ (GND))) # (!\inst4|pix_count_int [11] & (!\inst4|pix_count_int[10]~39  & VCC))
// \inst4|pix_count_int[11]~41  = CARRY((\inst4|pix_count_int [11] & !\inst4|pix_count_int[10]~39 ))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[10]~39 ),
	.combout(\inst4|pix_count_int[11]~40_combout ),
	.cout(\inst4|pix_count_int[11]~41 ));
// synopsys translate_off
defparam \inst4|pix_count_int[11]~40 .lut_mask = 16'hC30C;
defparam \inst4|pix_count_int[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y3_N1
dffeas \inst4|pix_count_int[11] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[11]~40_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[11] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N2
cycloneive_lcell_comb \inst4|pix_count_int[12]~42 (
// Equation(s):
// \inst4|pix_count_int[12]~42_combout  = (\inst4|pix_count_int [12] & (!\inst4|pix_count_int[11]~41 )) # (!\inst4|pix_count_int [12] & ((\inst4|pix_count_int[11]~41 ) # (GND)))
// \inst4|pix_count_int[12]~43  = CARRY((!\inst4|pix_count_int[11]~41 ) # (!\inst4|pix_count_int [12]))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[11]~41 ),
	.combout(\inst4|pix_count_int[12]~42_combout ),
	.cout(\inst4|pix_count_int[12]~43 ));
// synopsys translate_off
defparam \inst4|pix_count_int[12]~42 .lut_mask = 16'h3C3F;
defparam \inst4|pix_count_int[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y3_N3
dffeas \inst4|pix_count_int[12] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[12]~42_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[12] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N4
cycloneive_lcell_comb \inst4|pix_count_int[13]~44 (
// Equation(s):
// \inst4|pix_count_int[13]~44_combout  = (\inst4|pix_count_int [13] & (\inst4|pix_count_int[12]~43  $ (GND))) # (!\inst4|pix_count_int [13] & (!\inst4|pix_count_int[12]~43  & VCC))
// \inst4|pix_count_int[13]~45  = CARRY((\inst4|pix_count_int [13] & !\inst4|pix_count_int[12]~43 ))

	.dataa(\inst4|pix_count_int [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[12]~43 ),
	.combout(\inst4|pix_count_int[13]~44_combout ),
	.cout(\inst4|pix_count_int[13]~45 ));
// synopsys translate_off
defparam \inst4|pix_count_int[13]~44 .lut_mask = 16'hA50A;
defparam \inst4|pix_count_int[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y3_N5
dffeas \inst4|pix_count_int[13] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[13]~44_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[13] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N6
cycloneive_lcell_comb \inst4|pix_count_int[14]~46 (
// Equation(s):
// \inst4|pix_count_int[14]~46_combout  = (\inst4|pix_count_int [14] & (!\inst4|pix_count_int[13]~45 )) # (!\inst4|pix_count_int [14] & ((\inst4|pix_count_int[13]~45 ) # (GND)))
// \inst4|pix_count_int[14]~47  = CARRY((!\inst4|pix_count_int[13]~45 ) # (!\inst4|pix_count_int [14]))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[13]~45 ),
	.combout(\inst4|pix_count_int[14]~46_combout ),
	.cout(\inst4|pix_count_int[14]~47 ));
// synopsys translate_off
defparam \inst4|pix_count_int[14]~46 .lut_mask = 16'h3C3F;
defparam \inst4|pix_count_int[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y3_N7
dffeas \inst4|pix_count_int[14] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[14]~46_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[14] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N8
cycloneive_lcell_comb \inst4|pix_count_int[15]~48 (
// Equation(s):
// \inst4|pix_count_int[15]~48_combout  = (\inst4|pix_count_int [15] & (\inst4|pix_count_int[14]~47  $ (GND))) # (!\inst4|pix_count_int [15] & (!\inst4|pix_count_int[14]~47  & VCC))
// \inst4|pix_count_int[15]~49  = CARRY((\inst4|pix_count_int [15] & !\inst4|pix_count_int[14]~47 ))

	.dataa(\inst4|pix_count_int [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[14]~47 ),
	.combout(\inst4|pix_count_int[15]~48_combout ),
	.cout(\inst4|pix_count_int[15]~49 ));
// synopsys translate_off
defparam \inst4|pix_count_int[15]~48 .lut_mask = 16'hA50A;
defparam \inst4|pix_count_int[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y3_N9
dffeas \inst4|pix_count_int[15] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[15]~48_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[15] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N10
cycloneive_lcell_comb \inst4|pix_count_int[16]~50 (
// Equation(s):
// \inst4|pix_count_int[16]~50_combout  = (\inst4|pix_count_int [16] & (!\inst4|pix_count_int[15]~49 )) # (!\inst4|pix_count_int [16] & ((\inst4|pix_count_int[15]~49 ) # (GND)))
// \inst4|pix_count_int[16]~51  = CARRY((!\inst4|pix_count_int[15]~49 ) # (!\inst4|pix_count_int [16]))

	.dataa(\inst4|pix_count_int [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[15]~49 ),
	.combout(\inst4|pix_count_int[16]~50_combout ),
	.cout(\inst4|pix_count_int[16]~51 ));
// synopsys translate_off
defparam \inst4|pix_count_int[16]~50 .lut_mask = 16'h5A5F;
defparam \inst4|pix_count_int[16]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y3_N11
dffeas \inst4|pix_count_int[16] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[16]~50_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[16] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N12
cycloneive_lcell_comb \inst4|pix_count_int[17]~52 (
// Equation(s):
// \inst4|pix_count_int[17]~52_combout  = (\inst4|pix_count_int [17] & (\inst4|pix_count_int[16]~51  $ (GND))) # (!\inst4|pix_count_int [17] & (!\inst4|pix_count_int[16]~51  & VCC))
// \inst4|pix_count_int[17]~53  = CARRY((\inst4|pix_count_int [17] & !\inst4|pix_count_int[16]~51 ))

	.dataa(\inst4|pix_count_int [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[16]~51 ),
	.combout(\inst4|pix_count_int[17]~52_combout ),
	.cout(\inst4|pix_count_int[17]~53 ));
// synopsys translate_off
defparam \inst4|pix_count_int[17]~52 .lut_mask = 16'hA50A;
defparam \inst4|pix_count_int[17]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y3_N13
dffeas \inst4|pix_count_int[17] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[17]~52_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[17] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N14
cycloneive_lcell_comb \inst4|pix_count_int[18]~54 (
// Equation(s):
// \inst4|pix_count_int[18]~54_combout  = (\inst4|pix_count_int [18] & (!\inst4|pix_count_int[17]~53 )) # (!\inst4|pix_count_int [18] & ((\inst4|pix_count_int[17]~53 ) # (GND)))
// \inst4|pix_count_int[18]~55  = CARRY((!\inst4|pix_count_int[17]~53 ) # (!\inst4|pix_count_int [18]))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[17]~53 ),
	.combout(\inst4|pix_count_int[18]~54_combout ),
	.cout(\inst4|pix_count_int[18]~55 ));
// synopsys translate_off
defparam \inst4|pix_count_int[18]~54 .lut_mask = 16'h3C3F;
defparam \inst4|pix_count_int[18]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y3_N15
dffeas \inst4|pix_count_int[18] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[18]~54_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[18] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N16
cycloneive_lcell_comb \inst4|pix_count_int[19]~56 (
// Equation(s):
// \inst4|pix_count_int[19]~56_combout  = (\inst4|pix_count_int [19] & (\inst4|pix_count_int[18]~55  $ (GND))) # (!\inst4|pix_count_int [19] & (!\inst4|pix_count_int[18]~55  & VCC))
// \inst4|pix_count_int[19]~57  = CARRY((\inst4|pix_count_int [19] & !\inst4|pix_count_int[18]~55 ))

	.dataa(gnd),
	.datab(\inst4|pix_count_int [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|pix_count_int[18]~55 ),
	.combout(\inst4|pix_count_int[19]~56_combout ),
	.cout(\inst4|pix_count_int[19]~57 ));
// synopsys translate_off
defparam \inst4|pix_count_int[19]~56 .lut_mask = 16'hC30C;
defparam \inst4|pix_count_int[19]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y3_N17
dffeas \inst4|pix_count_int[19] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[19]~56_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[19] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N18
cycloneive_lcell_comb \inst4|pix_count_int[20]~58 (
// Equation(s):
// \inst4|pix_count_int[20]~58_combout  = \inst4|pix_count_int[19]~57  $ (\inst4|pix_count_int [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|pix_count_int [20]),
	.cin(\inst4|pix_count_int[19]~57 ),
	.combout(\inst4|pix_count_int[20]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|pix_count_int[20]~58 .lut_mask = 16'h0FF0;
defparam \inst4|pix_count_int[20]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y3_N19
dffeas \inst4|pix_count_int[20] (
	.clk(!\Pix_clk~inputclkctrl_outclk ),
	.d(\inst4|pix_count_int[20]~58_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|leer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_count_int [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_count_int[20] .is_wysiwyg = "true";
defparam \inst4|pix_count_int[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N2
cycloneive_lcell_comb \inst1|LessThan0~1 (
// Equation(s):
// \inst1|LessThan0~1_combout  = (((!\inst4|pix_count_int [4]) # (!\inst4|pix_count_int [7])) # (!\inst4|pix_count_int [5])) # (!\inst4|pix_count_int [6])

	.dataa(\inst4|pix_count_int [6]),
	.datab(\inst4|pix_count_int [5]),
	.datac(\inst4|pix_count_int [7]),
	.datad(\inst4|pix_count_int [4]),
	.cin(gnd),
	.combout(\inst1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \inst1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N4
cycloneive_lcell_comb \inst1|LessThan0~0 (
// Equation(s):
// \inst1|LessThan0~0_combout  = (((!\inst4|pix_count_int [3]) # (!\inst4|pix_count_int [0])) # (!\inst4|pix_count_int [2])) # (!\inst4|pix_count_int [1])

	.dataa(\inst4|pix_count_int [1]),
	.datab(\inst4|pix_count_int [2]),
	.datac(\inst4|pix_count_int [0]),
	.datad(\inst4|pix_count_int [3]),
	.cin(gnd),
	.combout(\inst1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \inst1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N4
cycloneive_lcell_comb \inst1|LessThan0~2 (
// Equation(s):
// \inst1|LessThan0~2_combout  = (((!\inst4|pix_count_int [10]) # (!\inst4|pix_count_int [11])) # (!\inst4|pix_count_int [9])) # (!\inst4|pix_count_int [8])

	.dataa(\inst4|pix_count_int [8]),
	.datab(\inst4|pix_count_int [9]),
	.datac(\inst4|pix_count_int [11]),
	.datad(\inst4|pix_count_int [10]),
	.cin(gnd),
	.combout(\inst1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~2 .lut_mask = 16'h7FFF;
defparam \inst1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N22
cycloneive_lcell_comb \inst1|LessThan0~3 (
// Equation(s):
// \inst1|LessThan0~3_combout  = (((!\inst4|pix_count_int [13]) # (!\inst4|pix_count_int [15])) # (!\inst4|pix_count_int [12])) # (!\inst4|pix_count_int [14])

	.dataa(\inst4|pix_count_int [14]),
	.datab(\inst4|pix_count_int [12]),
	.datac(\inst4|pix_count_int [15]),
	.datad(\inst4|pix_count_int [13]),
	.cin(gnd),
	.combout(\inst1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~3 .lut_mask = 16'h7FFF;
defparam \inst1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N10
cycloneive_lcell_comb \inst1|LessThan0~4 (
// Equation(s):
// \inst1|LessThan0~4_combout  = (\inst1|LessThan0~1_combout ) # ((\inst1|LessThan0~0_combout ) # ((\inst1|LessThan0~2_combout ) # (\inst1|LessThan0~3_combout )))

	.dataa(\inst1|LessThan0~1_combout ),
	.datab(\inst1|LessThan0~0_combout ),
	.datac(\inst1|LessThan0~2_combout ),
	.datad(\inst1|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \inst1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N12
cycloneive_lcell_comb \inst1|LessThan0~5 (
// Equation(s):
// \inst1|LessThan0~5_combout  = (\inst4|pix_count_int [16] & (\inst4|pix_count_int [17] & !\inst1|LessThan0~4_combout ))

	.dataa(\inst4|pix_count_int [16]),
	.datab(gnd),
	.datac(\inst4|pix_count_int [17]),
	.datad(\inst1|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~5 .lut_mask = 16'h00A0;
defparam \inst1|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N6
cycloneive_lcell_comb \inst1|LessThan0~6 (
// Equation(s):
// \inst1|LessThan0~6_combout  = ((!\inst4|pix_count_int [19] & (!\inst4|pix_count_int [18] & !\inst1|LessThan0~5_combout ))) # (!\inst4|pix_count_int [20])

	.dataa(\inst4|pix_count_int [20]),
	.datab(\inst4|pix_count_int [19]),
	.datac(\inst4|pix_count_int [18]),
	.datad(\inst1|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~6 .lut_mask = 16'h5557;
defparam \inst1|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N8
cycloneive_lcell_comb \inst1|state.final~0 (
// Equation(s):
// \inst1|state.final~0_combout  = (\inst1|state.final~q ) # (!\inst1|LessThan0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|state.final~q ),
	.datad(\inst1|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\inst1|state.final~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|state.final~0 .lut_mask = 16'hF0FF;
defparam \inst1|state.final~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y4_N9
dffeas \inst1|state.final (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|state.final~0_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state.final~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state.final .is_wysiwyg = "true";
defparam \inst1|state.final .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N28
cycloneive_lcell_comb \inst|cuenta_trigger_camara~0 (
// Equation(s):
// \inst|cuenta_trigger_camara~0_combout  = (\inst|cuenta_trigger_camara [0] & (!\inst|cuenta_trigger_camara [2] & \inst|cuenta_trigger_camara [1])) # (!\inst|cuenta_trigger_camara [0] & (\inst|cuenta_trigger_camara [2] & !\inst|cuenta_trigger_camara [1]))

	.dataa(\inst|cuenta_trigger_camara [0]),
	.datab(gnd),
	.datac(\inst|cuenta_trigger_camara [2]),
	.datad(\inst|cuenta_trigger_camara [1]),
	.cin(gnd),
	.combout(\inst|cuenta_trigger_camara~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cuenta_trigger_camara~0 .lut_mask = 16'h0A50;
defparam \inst|cuenta_trigger_camara~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N29
dffeas \inst|cuenta_trigger_camara[2] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|cuenta_trigger_camara~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state.trigger_camara~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cuenta_trigger_camara [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cuenta_trigger_camara[2] .is_wysiwyg = "true";
defparam \inst|cuenta_trigger_camara[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N18
cycloneive_lcell_comb \inst|cuenta_trigger_camara~1 (
// Equation(s):
// \inst|cuenta_trigger_camara~1_combout  = (!\inst|cuenta_trigger_camara [2] & (\inst|cuenta_trigger_camara [0] $ (\inst|cuenta_trigger_camara [1])))

	.dataa(\inst|cuenta_trigger_camara [0]),
	.datab(gnd),
	.datac(\inst|cuenta_trigger_camara [1]),
	.datad(\inst|cuenta_trigger_camara [2]),
	.cin(gnd),
	.combout(\inst|cuenta_trigger_camara~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cuenta_trigger_camara~1 .lut_mask = 16'h005A;
defparam \inst|cuenta_trigger_camara~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N19
dffeas \inst|cuenta_trigger_camara[1] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|cuenta_trigger_camara~1_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state.trigger_camara~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cuenta_trigger_camara [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cuenta_trigger_camara[1] .is_wysiwyg = "true";
defparam \inst|cuenta_trigger_camara[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N12
cycloneive_lcell_comb \inst|cuenta_trigger_camara~2 (
// Equation(s):
// \inst|cuenta_trigger_camara~2_combout  = (!\inst|cuenta_trigger_camara [0] & ((!\inst|cuenta_trigger_camara [2]) # (!\inst|cuenta_trigger_camara [1])))

	.dataa(gnd),
	.datab(\inst|cuenta_trigger_camara [1]),
	.datac(\inst|cuenta_trigger_camara [0]),
	.datad(\inst|cuenta_trigger_camara [2]),
	.cin(gnd),
	.combout(\inst|cuenta_trigger_camara~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cuenta_trigger_camara~2 .lut_mask = 16'h030F;
defparam \inst|cuenta_trigger_camara~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N13
dffeas \inst|cuenta_trigger_camara[0] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|cuenta_trigger_camara~2_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state.trigger_camara~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cuenta_trigger_camara [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cuenta_trigger_camara[0] .is_wysiwyg = "true";
defparam \inst|cuenta_trigger_camara[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N26
cycloneive_lcell_comb \inst|LessThan0~0 (
// Equation(s):
// \inst|LessThan0~0_combout  = (\inst|cuenta_trigger_camara [2] & ((\inst|cuenta_trigger_camara [0]) # (\inst|cuenta_trigger_camara [1])))

	.dataa(\inst|cuenta_trigger_camara [0]),
	.datab(\inst|cuenta_trigger_camara [1]),
	.datac(gnd),
	.datad(\inst|cuenta_trigger_camara [2]),
	.cin(gnd),
	.combout(\inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~0 .lut_mask = 16'hEE00;
defparam \inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N8
cycloneive_lcell_comb \inst|Selector3~0 (
// Equation(s):
// \inst|Selector3~0_combout  = (\inst|state.trigger_interno~q ) # ((\inst|state.trigger_camara~q  & !\inst|LessThan0~0_combout ))

	.dataa(\inst|state.trigger_interno~q ),
	.datab(gnd),
	.datac(\inst|state.trigger_camara~q ),
	.datad(\inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~0 .lut_mask = 16'hAAFA;
defparam \inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N9
dffeas \inst|state.trigger_camara (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.trigger_camara~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.trigger_camara .is_wysiwyg = "true";
defparam \inst|state.trigger_camara .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N10
cycloneive_lcell_comb \inst|Selector4~0 (
// Equation(s):
// \inst|Selector4~0_combout  = (\inst|state.trigger_camara~q  & ((\inst|LessThan0~0_combout ) # ((!\inst1|state.final~q  & \inst|state.escritura~q )))) # (!\inst|state.trigger_camara~q  & (!\inst1|state.final~q  & (\inst|state.escritura~q )))

	.dataa(\inst|state.trigger_camara~q ),
	.datab(\inst1|state.final~q ),
	.datac(\inst|state.escritura~q ),
	.datad(\inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~0 .lut_mask = 16'hBA30;
defparam \inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N11
dffeas \inst|state.escritura (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.escritura~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.escritura .is_wysiwyg = "true";
defparam \inst|state.escritura .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N22
cycloneive_lcell_comb \inst|Selector5~0 (
// Equation(s):
// \inst|Selector5~0_combout  = (\Trigger~input_o  & ((\inst|state.lectura~q ) # ((\inst1|state.final~q  & \inst|state.escritura~q )))) # (!\Trigger~input_o  & (\inst1|state.final~q  & ((\inst|state.escritura~q ))))

	.dataa(\Trigger~input_o ),
	.datab(\inst1|state.final~q ),
	.datac(\inst|state.lectura~q ),
	.datad(\inst|state.escritura~q ),
	.cin(gnd),
	.combout(\inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~0 .lut_mask = 16'hECA0;
defparam \inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N23
dffeas \inst|state.lectura (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.lectura~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.lectura .is_wysiwyg = "true";
defparam \inst|state.lectura .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N26
cycloneive_lcell_comb \inst3|SRAM_DQ[15]~16 (
// Equation(s):
// \inst3|SRAM_DQ[15]~16_combout  = !\inst|state.lectura~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state.lectura~q ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[15]~16 .lut_mask = 16'h00FF;
defparam \inst3|SRAM_DQ[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N27
dffeas \inst3|SRAM_DQ[15]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[15]~16_combout ),
	.asdata(vcc),
	.clrn(!\inst|state.escritura~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[15]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[15]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[15]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N24
cycloneive_lcell_comb \inst3|SRAM_DQ[14]~17 (
// Equation(s):
// \inst3|SRAM_DQ[14]~17_combout  = !\inst|state.lectura~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state.lectura~q ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[14]~17 .lut_mask = 16'h00FF;
defparam \inst3|SRAM_DQ[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N25
dffeas \inst3|SRAM_DQ[14]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[14]~17_combout ),
	.asdata(vcc),
	.clrn(!\inst|state.escritura~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[14]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[14]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[14]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N16
cycloneive_lcell_comb \inst3|SRAM_DQ[13]~18 (
// Equation(s):
// \inst3|SRAM_DQ[13]~18_combout  = !\inst|state.lectura~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state.lectura~q ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[13]~18 .lut_mask = 16'h00FF;
defparam \inst3|SRAM_DQ[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y4_N17
dffeas \inst3|SRAM_DQ[13]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\inst|state.escritura~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[13]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[13]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[13]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N30
cycloneive_lcell_comb \inst3|SRAM_DQ[12]~19 (
// Equation(s):
// \inst3|SRAM_DQ[12]~19_combout  = !\inst|state.lectura~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state.lectura~q ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[12]~19 .lut_mask = 16'h00FF;
defparam \inst3|SRAM_DQ[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N31
dffeas \inst3|SRAM_DQ[12]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[12]~19_combout ),
	.asdata(vcc),
	.clrn(!\inst|state.escritura~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[12]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[12]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[12]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N4
cycloneive_lcell_comb \inst3|SRAM_DQ[11]~20 (
// Equation(s):
// \inst3|SRAM_DQ[11]~20_combout  = !\inst|state.lectura~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state.lectura~q ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[11]~20 .lut_mask = 16'h00FF;
defparam \inst3|SRAM_DQ[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N5
dffeas \inst3|SRAM_DQ[11]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[11]~20_combout ),
	.asdata(vcc),
	.clrn(!\inst|state.escritura~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[11]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[11]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[11]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N10
cycloneive_lcell_comb \inst3|SRAM_DQ[10]~21 (
// Equation(s):
// \inst3|SRAM_DQ[10]~21_combout  = !\inst|state.lectura~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state.lectura~q ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[10]~21 .lut_mask = 16'h00FF;
defparam \inst3|SRAM_DQ[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N11
dffeas \inst3|SRAM_DQ[10]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[10]~21_combout ),
	.asdata(vcc),
	.clrn(!\inst|state.escritura~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[10]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[10]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[10]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N0
cycloneive_lcell_comb \inst3|SRAM_DQ[9]~22 (
// Equation(s):
// \inst3|SRAM_DQ[9]~22_combout  = !\inst|state.lectura~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state.lectura~q ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[9]~22 .lut_mask = 16'h00FF;
defparam \inst3|SRAM_DQ[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N1
dffeas \inst3|SRAM_DQ[9]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[9]~22_combout ),
	.asdata(vcc),
	.clrn(!\inst|state.escritura~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[9]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[9]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[9]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N6
cycloneive_lcell_comb \inst3|SRAM_DQ[8]~23 (
// Equation(s):
// \inst3|SRAM_DQ[8]~23_combout  = !\inst|state.lectura~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state.lectura~q ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[8]~23 .lut_mask = 16'h00FF;
defparam \inst3|SRAM_DQ[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N7
dffeas \inst3|SRAM_DQ[8]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[8]~23_combout ),
	.asdata(vcc),
	.clrn(!\inst|state.escritura~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[8]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[8]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[8]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N12
cycloneive_lcell_comb \inst3|SRAM_DQ[7]~24 (
// Equation(s):
// \inst3|SRAM_DQ[7]~24_combout  = !\inst|state.lectura~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state.lectura~q ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[7]~24 .lut_mask = 16'h00FF;
defparam \inst3|SRAM_DQ[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N13
dffeas \inst3|SRAM_DQ[7]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\inst|state.escritura~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[7]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[7]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[7]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N2
cycloneive_lcell_comb \inst3|SRAM_DQ[6]~25 (
// Equation(s):
// \inst3|SRAM_DQ[6]~25_combout  = !\inst|state.lectura~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|state.lectura~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[6]~25 .lut_mask = 16'h0F0F;
defparam \inst3|SRAM_DQ[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y4_N11
dffeas \inst3|SRAM_DQ[6]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|SRAM_DQ[6]~25_combout ),
	.clrn(!\inst|state.escritura~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[6]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[6]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[6]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N18
cycloneive_lcell_comb \inst3|SRAM_DQ[5]~26 (
// Equation(s):
// \inst3|SRAM_DQ[5]~26_combout  = !\inst|state.lectura~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state.lectura~q ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[5]~26 .lut_mask = 16'h00FF;
defparam \inst3|SRAM_DQ[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N19
dffeas \inst3|SRAM_DQ[5]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[5]~26_combout ),
	.asdata(vcc),
	.clrn(!\inst|state.escritura~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[5]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[5]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[5]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N28
cycloneive_lcell_comb \inst3|SRAM_DQ[4]~27 (
// Equation(s):
// \inst3|SRAM_DQ[4]~27_combout  = !\inst|state.lectura~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|state.lectura~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[4]~27 .lut_mask = 16'h0F0F;
defparam \inst3|SRAM_DQ[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y4_N9
dffeas \inst3|SRAM_DQ[4]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|SRAM_DQ[4]~27_combout ),
	.clrn(!\inst|state.escritura~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[4]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[4]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[4]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N26
cycloneive_lcell_comb \inst3|SRAM_DQ[3]~28 (
// Equation(s):
// \inst3|SRAM_DQ[3]~28_combout  = !\inst|state.lectura~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state.lectura~q ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[3]~28 .lut_mask = 16'h00FF;
defparam \inst3|SRAM_DQ[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y4_N27
dffeas \inst3|SRAM_DQ[3]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[3]~28_combout ),
	.asdata(vcc),
	.clrn(!\inst|state.escritura~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[3]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[3]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[3]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N16
cycloneive_lcell_comb \inst3|SRAM_DQ[2]~29 (
// Equation(s):
// \inst3|SRAM_DQ[2]~29_combout  = !\inst|state.lectura~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state.lectura~q ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[2]~29 .lut_mask = 16'h00FF;
defparam \inst3|SRAM_DQ[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N17
dffeas \inst3|SRAM_DQ[2]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[2]~29_combout ),
	.asdata(vcc),
	.clrn(!\inst|state.escritura~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[2]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[2]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[2]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N26
cycloneive_lcell_comb \inst3|SRAM_DQ[1]~30 (
// Equation(s):
// \inst3|SRAM_DQ[1]~30_combout  = !\inst|state.lectura~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state.lectura~q ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[1]~30 .lut_mask = 16'h00FF;
defparam \inst3|SRAM_DQ[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y4_N27
dffeas \inst3|SRAM_DQ[1]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[1]~30_combout ),
	.asdata(vcc),
	.clrn(!\inst|state.escritura~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[1]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[1]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[1]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N12
cycloneive_lcell_comb \inst3|SRAM_DQ[0]~31 (
// Equation(s):
// \inst3|SRAM_DQ[0]~31_combout  = !\inst|state.lectura~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state.lectura~q ),
	.cin(gnd),
	.combout(\inst3|SRAM_DQ[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_DQ[0]~31 .lut_mask = 16'h00FF;
defparam \inst3|SRAM_DQ[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y4_N13
dffeas \inst3|SRAM_DQ[0]~en (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_DQ[0]~31_combout ),
	.asdata(vcc),
	.clrn(!\inst|state.escritura~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_DQ[0]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_DQ[0]~en .is_wysiwyg = "true";
defparam \inst3|SRAM_DQ[0]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N28
cycloneive_lcell_comb \inst3|S_ACTION~0 (
// Equation(s):
// \inst3|S_ACTION~0_combout  = !\inst|state.lectura~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state.lectura~q ),
	.cin(gnd),
	.combout(\inst3|S_ACTION~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|S_ACTION~0 .lut_mask = 16'h00FF;
defparam \inst3|S_ACTION~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N29
dffeas \inst3|S_ACTION (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|S_ACTION~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|state.escritura~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|S_ACTION~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|S_ACTION .is_wysiwyg = "true";
defparam \inst3|S_ACTION .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N0
cycloneive_lcell_comb \inst3|SRAM_UB_N~feeder (
// Equation(s):
// \inst3|SRAM_UB_N~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_UB_N~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_UB_N~feeder .lut_mask = 16'hFFFF;
defparam \inst3|SRAM_UB_N~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y4_N1
dffeas \inst3|SRAM_UB_N (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_UB_N~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|state.escritura~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_UB_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_UB_N .is_wysiwyg = "true";
defparam \inst3|SRAM_UB_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N6
cycloneive_lcell_comb \inst3|SRAM_LB_N~feeder (
// Equation(s):
// \inst3|SRAM_LB_N~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|SRAM_LB_N~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|SRAM_LB_N~feeder .lut_mask = 16'hFFFF;
defparam \inst3|SRAM_LB_N~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y4_N7
dffeas \inst3|SRAM_LB_N (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|SRAM_LB_N~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|state.escritura~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_LB_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_LB_N .is_wysiwyg = "true";
defparam \inst3|SRAM_LB_N .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[15]~input (
	.i(SRAM_DQ[15]),
	.ibar(gnd),
	.o(\SRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[15]~input .bus_hold = "false";
defparam \SRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N12
cycloneive_lcell_comb \inst3|DATA_OUT[15]~feeder (
// Equation(s):
// \inst3|DATA_OUT[15]~feeder_combout  = \SRAM_DQ[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[15]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[15]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y4_N13
dffeas \inst3|DATA_OUT[15] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state.lectura~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[15] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[14]~input (
	.i(SRAM_DQ[14]),
	.ibar(gnd),
	.o(\SRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[14]~input .bus_hold = "false";
defparam \SRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N4
cycloneive_lcell_comb \inst3|DATA_OUT[14]~feeder (
// Equation(s):
// \inst3|DATA_OUT[14]~feeder_combout  = \SRAM_DQ[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[14]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[14]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N5
dffeas \inst3|DATA_OUT[14] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state.lectura~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[14] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[13]~input (
	.i(SRAM_DQ[13]),
	.ibar(gnd),
	.o(\SRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[13]~input .bus_hold = "false";
defparam \SRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N2
cycloneive_lcell_comb \inst3|DATA_OUT[13]~feeder (
// Equation(s):
// \inst3|DATA_OUT[13]~feeder_combout  = \SRAM_DQ[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[13]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[13]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N3
dffeas \inst3|DATA_OUT[13] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state.lectura~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[13] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[12]~input (
	.i(SRAM_DQ[12]),
	.ibar(gnd),
	.o(\SRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[12]~input .bus_hold = "false";
defparam \SRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N24
cycloneive_lcell_comb \inst3|DATA_OUT[12]~feeder (
// Equation(s):
// \inst3|DATA_OUT[12]~feeder_combout  = \SRAM_DQ[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[12]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[12]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y4_N25
dffeas \inst3|DATA_OUT[12] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state.lectura~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[12] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[11]~input (
	.i(SRAM_DQ[11]),
	.ibar(gnd),
	.o(\SRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[11]~input .bus_hold = "false";
defparam \SRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y4_N19
dffeas \inst3|DATA_OUT[11] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|state.lectura~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[11] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[10]~input (
	.i(SRAM_DQ[10]),
	.ibar(gnd),
	.o(\SRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[10]~input .bus_hold = "false";
defparam \SRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y1_N28
cycloneive_lcell_comb \inst3|DATA_OUT[10]~feeder (
// Equation(s):
// \inst3|DATA_OUT[10]~feeder_combout  = \SRAM_DQ[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[10]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[10]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y1_N29
dffeas \inst3|DATA_OUT[10] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state.lectura~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[10] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[9]~input (
	.i(SRAM_DQ[9]),
	.ibar(gnd),
	.o(\SRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[9]~input .bus_hold = "false";
defparam \SRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y1_N4
cycloneive_lcell_comb \inst3|DATA_OUT[9]~feeder (
// Equation(s):
// \inst3|DATA_OUT[9]~feeder_combout  = \SRAM_DQ[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[9]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[9]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y1_N5
dffeas \inst3|DATA_OUT[9] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state.lectura~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[9] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[8]~input (
	.i(SRAM_DQ[8]),
	.ibar(gnd),
	.o(\SRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[8]~input .bus_hold = "false";
defparam \SRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y4_N25
dffeas \inst3|DATA_OUT[8] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|state.lectura~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[8] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[7]~input (
	.i(SRAM_DQ[7]),
	.ibar(gnd),
	.o(\SRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[7]~input .bus_hold = "false";
defparam \SRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N4
cycloneive_lcell_comb \inst3|DATA_OUT[7]~feeder (
// Equation(s):
// \inst3|DATA_OUT[7]~feeder_combout  = \SRAM_DQ[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[7]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y4_N5
dffeas \inst3|DATA_OUT[7] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state.lectura~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[7] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[6]~input (
	.i(SRAM_DQ[6]),
	.ibar(gnd),
	.o(\SRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[6]~input .bus_hold = "false";
defparam \SRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N10
cycloneive_lcell_comb \inst3|DATA_OUT[6]~feeder (
// Equation(s):
// \inst3|DATA_OUT[6]~feeder_combout  = \SRAM_DQ[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[6]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[6]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y4_N11
dffeas \inst3|DATA_OUT[6] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state.lectura~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[6] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[5]~input (
	.i(SRAM_DQ[5]),
	.ibar(gnd),
	.o(\SRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[5]~input .bus_hold = "false";
defparam \SRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y4_N31
dffeas \inst3|DATA_OUT[5] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|state.lectura~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[5] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[4]~input (
	.i(SRAM_DQ[4]),
	.ibar(gnd),
	.o(\SRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[4]~input .bus_hold = "false";
defparam \SRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y4_N13
dffeas \inst3|DATA_OUT[4] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|state.lectura~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[4] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[3]~input (
	.i(SRAM_DQ[3]),
	.ibar(gnd),
	.o(\SRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[3]~input .bus_hold = "false";
defparam \SRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y4_N7
dffeas \inst3|DATA_OUT[3] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|state.lectura~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[3] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[2]~input (
	.i(SRAM_DQ[2]),
	.ibar(gnd),
	.o(\SRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[2]~input .bus_hold = "false";
defparam \SRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N24
cycloneive_lcell_comb \inst3|DATA_OUT[2]~feeder (
// Equation(s):
// \inst3|DATA_OUT[2]~feeder_combout  = \SRAM_DQ[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[2]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[2]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y4_N25
dffeas \inst3|DATA_OUT[2] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state.lectura~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[2] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[1]~input (
	.i(SRAM_DQ[1]),
	.ibar(gnd),
	.o(\SRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[1]~input .bus_hold = "false";
defparam \SRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N12
cycloneive_lcell_comb \inst3|DATA_OUT[1]~feeder (
// Equation(s):
// \inst3|DATA_OUT[1]~feeder_combout  = \SRAM_DQ[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[1]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[1]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N13
dffeas \inst3|DATA_OUT[1] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state.lectura~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[1] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[0]~input (
	.i(SRAM_DQ[0]),
	.ibar(gnd),
	.o(\SRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[0]~input .bus_hold = "false";
defparam \SRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N26
cycloneive_lcell_comb \inst3|DATA_OUT[0]~feeder (
// Equation(s):
// \inst3|DATA_OUT[0]~feeder_combout  = \SRAM_DQ[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|DATA_OUT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|DATA_OUT[0]~feeder .lut_mask = 16'hFF00;
defparam \inst3|DATA_OUT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N27
dffeas \inst3|DATA_OUT[0] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst3|DATA_OUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|state.lectura~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|DATA_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|DATA_OUT[0] .is_wysiwyg = "true";
defparam \inst3|DATA_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N28
cycloneive_lcell_comb \inst1|state.idle~2 (
// Equation(s):
// \inst1|state.idle~2_combout  = (\inst1|state.idle~q ) # (((!\inst|state.trigger_wait~q  & \inst4|leer~0_combout )) # (!\inst1|LessThan0~6_combout ))

	.dataa(\inst|state.trigger_wait~q ),
	.datab(\inst4|leer~0_combout ),
	.datac(\inst1|state.idle~q ),
	.datad(\inst1|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\inst1|state.idle~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|state.idle~2 .lut_mask = 16'hF4FF;
defparam \inst1|state.idle~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y3_N29
dffeas \inst1|state.idle (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|state.idle~2_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state.idle .is_wysiwyg = "true";
defparam \inst1|state.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N26
cycloneive_lcell_comb \inst1|add_count[0]~58 (
// Equation(s):
// \inst1|add_count[0]~58_combout  = \inst1|add_count [0] $ (((!\inst1|state.idle~q  & (\inst4|leer~combout  & \inst1|LessThan0~6_combout ))))

	.dataa(\inst1|state.idle~q ),
	.datab(\inst4|leer~combout ),
	.datac(\inst1|add_count [0]),
	.datad(\inst1|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\inst1|add_count[0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|add_count[0]~58 .lut_mask = 16'hB4F0;
defparam \inst1|add_count[0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y3_N27
dffeas \inst1|add_count[0] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[0]~58_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[0] .is_wysiwyg = "true";
defparam \inst1|add_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N14
cycloneive_lcell_comb \inst1|add_count[1]~19 (
// Equation(s):
// \inst1|add_count[1]~19_combout  = (\inst1|add_count [1] & (\inst1|add_count [0] $ (VCC))) # (!\inst1|add_count [1] & (\inst1|add_count [0] & VCC))
// \inst1|add_count[1]~20  = CARRY((\inst1|add_count [1] & \inst1|add_count [0]))

	.dataa(\inst1|add_count [1]),
	.datab(\inst1|add_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|add_count[1]~19_combout ),
	.cout(\inst1|add_count[1]~20 ));
// synopsys translate_off
defparam \inst1|add_count[1]~19 .lut_mask = 16'h6688;
defparam \inst1|add_count[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N0
cycloneive_lcell_comb \inst1|add_count[19]~57 (
// Equation(s):
// \inst1|add_count[19]~57_combout  = (!\inst1|state.idle~q  & (!\inst|state.trigger_wait~q  & (\inst4|leer~0_combout  & \inst1|LessThan0~6_combout )))

	.dataa(\inst1|state.idle~q ),
	.datab(\inst|state.trigger_wait~q ),
	.datac(\inst4|leer~0_combout ),
	.datad(\inst1|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\inst1|add_count[19]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|add_count[19]~57 .lut_mask = 16'h1000;
defparam \inst1|add_count[19]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y4_N15
dffeas \inst1|add_count[1] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[1]~19_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[1] .is_wysiwyg = "true";
defparam \inst1|add_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N16
cycloneive_lcell_comb \inst1|add_count[2]~21 (
// Equation(s):
// \inst1|add_count[2]~21_combout  = (\inst1|add_count [2] & (!\inst1|add_count[1]~20 )) # (!\inst1|add_count [2] & ((\inst1|add_count[1]~20 ) # (GND)))
// \inst1|add_count[2]~22  = CARRY((!\inst1|add_count[1]~20 ) # (!\inst1|add_count [2]))

	.dataa(gnd),
	.datab(\inst1|add_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[1]~20 ),
	.combout(\inst1|add_count[2]~21_combout ),
	.cout(\inst1|add_count[2]~22 ));
// synopsys translate_off
defparam \inst1|add_count[2]~21 .lut_mask = 16'h3C3F;
defparam \inst1|add_count[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y4_N17
dffeas \inst1|add_count[2] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[2]~21_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[2] .is_wysiwyg = "true";
defparam \inst1|add_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N18
cycloneive_lcell_comb \inst1|add_count[3]~23 (
// Equation(s):
// \inst1|add_count[3]~23_combout  = (\inst1|add_count [3] & (\inst1|add_count[2]~22  $ (GND))) # (!\inst1|add_count [3] & (!\inst1|add_count[2]~22  & VCC))
// \inst1|add_count[3]~24  = CARRY((\inst1|add_count [3] & !\inst1|add_count[2]~22 ))

	.dataa(gnd),
	.datab(\inst1|add_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[2]~22 ),
	.combout(\inst1|add_count[3]~23_combout ),
	.cout(\inst1|add_count[3]~24 ));
// synopsys translate_off
defparam \inst1|add_count[3]~23 .lut_mask = 16'hC30C;
defparam \inst1|add_count[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y4_N19
dffeas \inst1|add_count[3] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[3]~23_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[3] .is_wysiwyg = "true";
defparam \inst1|add_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N20
cycloneive_lcell_comb \inst1|add_count[4]~25 (
// Equation(s):
// \inst1|add_count[4]~25_combout  = (\inst1|add_count [4] & (!\inst1|add_count[3]~24 )) # (!\inst1|add_count [4] & ((\inst1|add_count[3]~24 ) # (GND)))
// \inst1|add_count[4]~26  = CARRY((!\inst1|add_count[3]~24 ) # (!\inst1|add_count [4]))

	.dataa(gnd),
	.datab(\inst1|add_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[3]~24 ),
	.combout(\inst1|add_count[4]~25_combout ),
	.cout(\inst1|add_count[4]~26 ));
// synopsys translate_off
defparam \inst1|add_count[4]~25 .lut_mask = 16'h3C3F;
defparam \inst1|add_count[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y4_N21
dffeas \inst1|add_count[4] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[4]~25_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[4] .is_wysiwyg = "true";
defparam \inst1|add_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N22
cycloneive_lcell_comb \inst1|add_count[5]~27 (
// Equation(s):
// \inst1|add_count[5]~27_combout  = (\inst1|add_count [5] & (\inst1|add_count[4]~26  $ (GND))) # (!\inst1|add_count [5] & (!\inst1|add_count[4]~26  & VCC))
// \inst1|add_count[5]~28  = CARRY((\inst1|add_count [5] & !\inst1|add_count[4]~26 ))

	.dataa(\inst1|add_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[4]~26 ),
	.combout(\inst1|add_count[5]~27_combout ),
	.cout(\inst1|add_count[5]~28 ));
// synopsys translate_off
defparam \inst1|add_count[5]~27 .lut_mask = 16'hA50A;
defparam \inst1|add_count[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y4_N23
dffeas \inst1|add_count[5] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[5] .is_wysiwyg = "true";
defparam \inst1|add_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N24
cycloneive_lcell_comb \inst1|add_count[6]~29 (
// Equation(s):
// \inst1|add_count[6]~29_combout  = (\inst1|add_count [6] & (!\inst1|add_count[5]~28 )) # (!\inst1|add_count [6] & ((\inst1|add_count[5]~28 ) # (GND)))
// \inst1|add_count[6]~30  = CARRY((!\inst1|add_count[5]~28 ) # (!\inst1|add_count [6]))

	.dataa(gnd),
	.datab(\inst1|add_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[5]~28 ),
	.combout(\inst1|add_count[6]~29_combout ),
	.cout(\inst1|add_count[6]~30 ));
// synopsys translate_off
defparam \inst1|add_count[6]~29 .lut_mask = 16'h3C3F;
defparam \inst1|add_count[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y4_N25
dffeas \inst1|add_count[6] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[6]~29_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[6] .is_wysiwyg = "true";
defparam \inst1|add_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N26
cycloneive_lcell_comb \inst1|add_count[7]~31 (
// Equation(s):
// \inst1|add_count[7]~31_combout  = (\inst1|add_count [7] & (\inst1|add_count[6]~30  $ (GND))) # (!\inst1|add_count [7] & (!\inst1|add_count[6]~30  & VCC))
// \inst1|add_count[7]~32  = CARRY((\inst1|add_count [7] & !\inst1|add_count[6]~30 ))

	.dataa(\inst1|add_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[6]~30 ),
	.combout(\inst1|add_count[7]~31_combout ),
	.cout(\inst1|add_count[7]~32 ));
// synopsys translate_off
defparam \inst1|add_count[7]~31 .lut_mask = 16'hA50A;
defparam \inst1|add_count[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y4_N27
dffeas \inst1|add_count[7] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[7]~31_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[7] .is_wysiwyg = "true";
defparam \inst1|add_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N28
cycloneive_lcell_comb \inst1|add_count[8]~33 (
// Equation(s):
// \inst1|add_count[8]~33_combout  = (\inst1|add_count [8] & (!\inst1|add_count[7]~32 )) # (!\inst1|add_count [8] & ((\inst1|add_count[7]~32 ) # (GND)))
// \inst1|add_count[8]~34  = CARRY((!\inst1|add_count[7]~32 ) # (!\inst1|add_count [8]))

	.dataa(gnd),
	.datab(\inst1|add_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[7]~32 ),
	.combout(\inst1|add_count[8]~33_combout ),
	.cout(\inst1|add_count[8]~34 ));
// synopsys translate_off
defparam \inst1|add_count[8]~33 .lut_mask = 16'h3C3F;
defparam \inst1|add_count[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y4_N29
dffeas \inst1|add_count[8] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[8]~33_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[8] .is_wysiwyg = "true";
defparam \inst1|add_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N30
cycloneive_lcell_comb \inst1|add_count[9]~35 (
// Equation(s):
// \inst1|add_count[9]~35_combout  = (\inst1|add_count [9] & (\inst1|add_count[8]~34  $ (GND))) # (!\inst1|add_count [9] & (!\inst1|add_count[8]~34  & VCC))
// \inst1|add_count[9]~36  = CARRY((\inst1|add_count [9] & !\inst1|add_count[8]~34 ))

	.dataa(\inst1|add_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[8]~34 ),
	.combout(\inst1|add_count[9]~35_combout ),
	.cout(\inst1|add_count[9]~36 ));
// synopsys translate_off
defparam \inst1|add_count[9]~35 .lut_mask = 16'hA50A;
defparam \inst1|add_count[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y4_N31
dffeas \inst1|add_count[9] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[9]~35_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[9] .is_wysiwyg = "true";
defparam \inst1|add_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N0
cycloneive_lcell_comb \inst1|add_count[10]~37 (
// Equation(s):
// \inst1|add_count[10]~37_combout  = (\inst1|add_count [10] & (!\inst1|add_count[9]~36 )) # (!\inst1|add_count [10] & ((\inst1|add_count[9]~36 ) # (GND)))
// \inst1|add_count[10]~38  = CARRY((!\inst1|add_count[9]~36 ) # (!\inst1|add_count [10]))

	.dataa(gnd),
	.datab(\inst1|add_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[9]~36 ),
	.combout(\inst1|add_count[10]~37_combout ),
	.cout(\inst1|add_count[10]~38 ));
// synopsys translate_off
defparam \inst1|add_count[10]~37 .lut_mask = 16'h3C3F;
defparam \inst1|add_count[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y3_N1
dffeas \inst1|add_count[10] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[10]~37_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[10] .is_wysiwyg = "true";
defparam \inst1|add_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N2
cycloneive_lcell_comb \inst1|add_count[11]~39 (
// Equation(s):
// \inst1|add_count[11]~39_combout  = (\inst1|add_count [11] & (\inst1|add_count[10]~38  $ (GND))) # (!\inst1|add_count [11] & (!\inst1|add_count[10]~38  & VCC))
// \inst1|add_count[11]~40  = CARRY((\inst1|add_count [11] & !\inst1|add_count[10]~38 ))

	.dataa(\inst1|add_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[10]~38 ),
	.combout(\inst1|add_count[11]~39_combout ),
	.cout(\inst1|add_count[11]~40 ));
// synopsys translate_off
defparam \inst1|add_count[11]~39 .lut_mask = 16'hA50A;
defparam \inst1|add_count[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y3_N3
dffeas \inst1|add_count[11] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[11]~39_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[11] .is_wysiwyg = "true";
defparam \inst1|add_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N4
cycloneive_lcell_comb \inst1|add_count[12]~41 (
// Equation(s):
// \inst1|add_count[12]~41_combout  = (\inst1|add_count [12] & (!\inst1|add_count[11]~40 )) # (!\inst1|add_count [12] & ((\inst1|add_count[11]~40 ) # (GND)))
// \inst1|add_count[12]~42  = CARRY((!\inst1|add_count[11]~40 ) # (!\inst1|add_count [12]))

	.dataa(gnd),
	.datab(\inst1|add_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[11]~40 ),
	.combout(\inst1|add_count[12]~41_combout ),
	.cout(\inst1|add_count[12]~42 ));
// synopsys translate_off
defparam \inst1|add_count[12]~41 .lut_mask = 16'h3C3F;
defparam \inst1|add_count[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y3_N5
dffeas \inst1|add_count[12] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[12]~41_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[12] .is_wysiwyg = "true";
defparam \inst1|add_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N6
cycloneive_lcell_comb \inst1|add_count[13]~43 (
// Equation(s):
// \inst1|add_count[13]~43_combout  = (\inst1|add_count [13] & (\inst1|add_count[12]~42  $ (GND))) # (!\inst1|add_count [13] & (!\inst1|add_count[12]~42  & VCC))
// \inst1|add_count[13]~44  = CARRY((\inst1|add_count [13] & !\inst1|add_count[12]~42 ))

	.dataa(gnd),
	.datab(\inst1|add_count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[12]~42 ),
	.combout(\inst1|add_count[13]~43_combout ),
	.cout(\inst1|add_count[13]~44 ));
// synopsys translate_off
defparam \inst1|add_count[13]~43 .lut_mask = 16'hC30C;
defparam \inst1|add_count[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y3_N7
dffeas \inst1|add_count[13] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[13]~43_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[13] .is_wysiwyg = "true";
defparam \inst1|add_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N8
cycloneive_lcell_comb \inst1|add_count[14]~45 (
// Equation(s):
// \inst1|add_count[14]~45_combout  = (\inst1|add_count [14] & (!\inst1|add_count[13]~44 )) # (!\inst1|add_count [14] & ((\inst1|add_count[13]~44 ) # (GND)))
// \inst1|add_count[14]~46  = CARRY((!\inst1|add_count[13]~44 ) # (!\inst1|add_count [14]))

	.dataa(\inst1|add_count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[13]~44 ),
	.combout(\inst1|add_count[14]~45_combout ),
	.cout(\inst1|add_count[14]~46 ));
// synopsys translate_off
defparam \inst1|add_count[14]~45 .lut_mask = 16'h5A5F;
defparam \inst1|add_count[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y3_N9
dffeas \inst1|add_count[14] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[14]~45_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[14] .is_wysiwyg = "true";
defparam \inst1|add_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N10
cycloneive_lcell_comb \inst1|add_count[15]~47 (
// Equation(s):
// \inst1|add_count[15]~47_combout  = (\inst1|add_count [15] & (\inst1|add_count[14]~46  $ (GND))) # (!\inst1|add_count [15] & (!\inst1|add_count[14]~46  & VCC))
// \inst1|add_count[15]~48  = CARRY((\inst1|add_count [15] & !\inst1|add_count[14]~46 ))

	.dataa(\inst1|add_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[14]~46 ),
	.combout(\inst1|add_count[15]~47_combout ),
	.cout(\inst1|add_count[15]~48 ));
// synopsys translate_off
defparam \inst1|add_count[15]~47 .lut_mask = 16'hA50A;
defparam \inst1|add_count[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y3_N11
dffeas \inst1|add_count[15] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[15]~47_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[15] .is_wysiwyg = "true";
defparam \inst1|add_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N12
cycloneive_lcell_comb \inst1|add_count[16]~49 (
// Equation(s):
// \inst1|add_count[16]~49_combout  = (\inst1|add_count [16] & (!\inst1|add_count[15]~48 )) # (!\inst1|add_count [16] & ((\inst1|add_count[15]~48 ) # (GND)))
// \inst1|add_count[16]~50  = CARRY((!\inst1|add_count[15]~48 ) # (!\inst1|add_count [16]))

	.dataa(\inst1|add_count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[15]~48 ),
	.combout(\inst1|add_count[16]~49_combout ),
	.cout(\inst1|add_count[16]~50 ));
// synopsys translate_off
defparam \inst1|add_count[16]~49 .lut_mask = 16'h5A5F;
defparam \inst1|add_count[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y3_N13
dffeas \inst1|add_count[16] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[16]~49_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[16] .is_wysiwyg = "true";
defparam \inst1|add_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N14
cycloneive_lcell_comb \inst1|add_count[17]~51 (
// Equation(s):
// \inst1|add_count[17]~51_combout  = (\inst1|add_count [17] & (\inst1|add_count[16]~50  $ (GND))) # (!\inst1|add_count [17] & (!\inst1|add_count[16]~50  & VCC))
// \inst1|add_count[17]~52  = CARRY((\inst1|add_count [17] & !\inst1|add_count[16]~50 ))

	.dataa(gnd),
	.datab(\inst1|add_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[16]~50 ),
	.combout(\inst1|add_count[17]~51_combout ),
	.cout(\inst1|add_count[17]~52 ));
// synopsys translate_off
defparam \inst1|add_count[17]~51 .lut_mask = 16'hC30C;
defparam \inst1|add_count[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y3_N15
dffeas \inst1|add_count[17] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[17]~51_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[17] .is_wysiwyg = "true";
defparam \inst1|add_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N16
cycloneive_lcell_comb \inst1|add_count[18]~53 (
// Equation(s):
// \inst1|add_count[18]~53_combout  = (\inst1|add_count [18] & (!\inst1|add_count[17]~52 )) # (!\inst1|add_count [18] & ((\inst1|add_count[17]~52 ) # (GND)))
// \inst1|add_count[18]~54  = CARRY((!\inst1|add_count[17]~52 ) # (!\inst1|add_count [18]))

	.dataa(gnd),
	.datab(\inst1|add_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|add_count[17]~52 ),
	.combout(\inst1|add_count[18]~53_combout ),
	.cout(\inst1|add_count[18]~54 ));
// synopsys translate_off
defparam \inst1|add_count[18]~53 .lut_mask = 16'h3C3F;
defparam \inst1|add_count[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y3_N17
dffeas \inst1|add_count[18] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[18]~53_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[18] .is_wysiwyg = "true";
defparam \inst1|add_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N18
cycloneive_lcell_comb \inst1|add_count[19]~55 (
// Equation(s):
// \inst1|add_count[19]~55_combout  = \inst1|add_count [19] $ (!\inst1|add_count[18]~54 )

	.dataa(\inst1|add_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|add_count[18]~54 ),
	.combout(\inst1|add_count[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|add_count[19]~55 .lut_mask = 16'hA5A5;
defparam \inst1|add_count[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y3_N19
dffeas \inst1|add_count[19] (
	.clk(\inst1|clk_int~clkctrl_outclk ),
	.d(\inst1|add_count[19]~55_combout ),
	.asdata(vcc),
	.clrn(!\inst1|process_1~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|add_count[19]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|add_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|add_count[19] .is_wysiwyg = "true";
defparam \inst1|add_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N20
cycloneive_lcell_comb \inst|Selector6~0 (
// Equation(s):
// \inst|Selector6~0_combout  = (\inst1|add_count [19] & ((\inst|state.escritura~q ) # ((\inst|count_errase [19] & !\inst|state.errase~q )))) # (!\inst1|add_count [19] & (\inst|count_errase [19] & ((!\inst|state.errase~q ))))

	.dataa(\inst1|add_count [19]),
	.datab(\inst|count_errase [19]),
	.datac(\inst|state.escritura~q ),
	.datad(\inst|state.errase~q ),
	.cin(gnd),
	.combout(\inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~0 .lut_mask = 16'hA0EC;
defparam \inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y3_N21
dffeas \inst3|SRAM_ADDR[19] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[19] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N30
cycloneive_lcell_comb \inst|Selector7~0 (
// Equation(s):
// \inst|Selector7~0_combout  = (\inst|count_errase [18] & (((\inst|state.escritura~q  & \inst1|add_count [18])) # (!\inst|state.errase~q ))) # (!\inst|count_errase [18] & (\inst|state.escritura~q  & (\inst1|add_count [18])))

	.dataa(\inst|count_errase [18]),
	.datab(\inst|state.escritura~q ),
	.datac(\inst1|add_count [18]),
	.datad(\inst|state.errase~q ),
	.cin(gnd),
	.combout(\inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~0 .lut_mask = 16'hC0EA;
defparam \inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y3_N31
dffeas \inst3|SRAM_ADDR[18] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[18] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N1
cycloneive_io_ibuf \Sw[17]~input (
	.i(Sw[17]),
	.ibar(gnd),
	.o(\Sw[17]~input_o ));
// synopsys translate_off
defparam \Sw[17]~input .bus_hold = "false";
defparam \Sw[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N18
cycloneive_lcell_comb \inst|Selector8~1 (
// Equation(s):
// \inst|Selector8~1_combout  = (\inst|state.lectura~q ) # ((\inst|state.errase~q  & !\inst|state.escritura~q ))

	.dataa(\inst|state.lectura~q ),
	.datab(gnd),
	.datac(\inst|state.errase~q ),
	.datad(\inst|state.escritura~q ),
	.cin(gnd),
	.combout(\inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~1 .lut_mask = 16'hAAFA;
defparam \inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N24
cycloneive_lcell_comb \inst|Selector8~0 (
// Equation(s):
// \inst|Selector8~0_combout  = (\inst|state.escritura~q  & ((\inst1|add_count [17]))) # (!\inst|state.escritura~q  & (\inst|count_errase [17]))

	.dataa(\inst|count_errase [17]),
	.datab(\inst|state.escritura~q ),
	.datac(gnd),
	.datad(\inst1|add_count [17]),
	.cin(gnd),
	.combout(\inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~0 .lut_mask = 16'hEE22;
defparam \inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N0
cycloneive_lcell_comb \inst|Selector8~2 (
// Equation(s):
// \inst|Selector8~2_combout  = (\Sw[17]~input_o  & ((\inst|state.lectura~q ) # ((!\inst|Selector8~1_combout  & \inst|Selector8~0_combout )))) # (!\Sw[17]~input_o  & (((!\inst|Selector8~1_combout  & \inst|Selector8~0_combout ))))

	.dataa(\Sw[17]~input_o ),
	.datab(\inst|state.lectura~q ),
	.datac(\inst|Selector8~1_combout ),
	.datad(\inst|Selector8~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~2 .lut_mask = 16'h8F88;
defparam \inst|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y4_N1
dffeas \inst3|SRAM_ADDR[17] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[17] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N22
cycloneive_io_ibuf \Sw[16]~input (
	.i(Sw[16]),
	.ibar(gnd),
	.o(\Sw[16]~input_o ));
// synopsys translate_off
defparam \Sw[16]~input .bus_hold = "false";
defparam \Sw[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N8
cycloneive_lcell_comb \inst|Selector9~0 (
// Equation(s):
// \inst|Selector9~0_combout  = (\inst|state.escritura~q  & ((\inst1|add_count [16]))) # (!\inst|state.escritura~q  & (\inst|count_errase [16]))

	.dataa(\inst|state.escritura~q ),
	.datab(\inst|count_errase [16]),
	.datac(gnd),
	.datad(\inst1|add_count [16]),
	.cin(gnd),
	.combout(\inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~0 .lut_mask = 16'hEE44;
defparam \inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N22
cycloneive_lcell_comb \inst|Selector9~1 (
// Equation(s):
// \inst|Selector9~1_combout  = (\inst|Selector8~1_combout  & (\inst|state.lectura~q  & (\Sw[16]~input_o ))) # (!\inst|Selector8~1_combout  & ((\inst|Selector9~0_combout ) # ((\inst|state.lectura~q  & \Sw[16]~input_o ))))

	.dataa(\inst|Selector8~1_combout ),
	.datab(\inst|state.lectura~q ),
	.datac(\Sw[16]~input_o ),
	.datad(\inst|Selector9~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~1 .lut_mask = 16'hD5C0;
defparam \inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N23
dffeas \inst3|SRAM_ADDR[16] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[16] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N15
cycloneive_io_ibuf \Sw[15]~input (
	.i(Sw[15]),
	.ibar(gnd),
	.o(\Sw[15]~input_o ));
// synopsys translate_off
defparam \Sw[15]~input .bus_hold = "false";
defparam \Sw[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N24
cycloneive_lcell_comb \inst|Selector10~0 (
// Equation(s):
// \inst|Selector10~0_combout  = (\inst|state.escritura~q  & (\inst1|add_count [15])) # (!\inst|state.escritura~q  & ((\inst|count_errase [15])))

	.dataa(\inst|state.escritura~q ),
	.datab(gnd),
	.datac(\inst1|add_count [15]),
	.datad(\inst|count_errase [15]),
	.cin(gnd),
	.combout(\inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~0 .lut_mask = 16'hF5A0;
defparam \inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N20
cycloneive_lcell_comb \inst|Selector10~1 (
// Equation(s):
// \inst|Selector10~1_combout  = (\inst|state.lectura~q  & ((\Sw[15]~input_o ) # ((!\inst|Selector8~1_combout  & \inst|Selector10~0_combout )))) # (!\inst|state.lectura~q  & (((!\inst|Selector8~1_combout  & \inst|Selector10~0_combout ))))

	.dataa(\inst|state.lectura~q ),
	.datab(\Sw[15]~input_o ),
	.datac(\inst|Selector8~1_combout ),
	.datad(\inst|Selector10~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~1 .lut_mask = 16'h8F88;
defparam \inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N21
dffeas \inst3|SRAM_ADDR[15] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[15] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N8
cycloneive_io_ibuf \Sw[14]~input (
	.i(Sw[14]),
	.ibar(gnd),
	.o(\Sw[14]~input_o ));
// synopsys translate_off
defparam \Sw[14]~input .bus_hold = "false";
defparam \Sw[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N20
cycloneive_lcell_comb \inst|Selector11~0 (
// Equation(s):
// \inst|Selector11~0_combout  = (\inst|state.escritura~q  & ((\inst1|add_count [14]))) # (!\inst|state.escritura~q  & (\inst|count_errase [14]))

	.dataa(\inst|count_errase [14]),
	.datab(\inst|state.escritura~q ),
	.datac(gnd),
	.datad(\inst1|add_count [14]),
	.cin(gnd),
	.combout(\inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~0 .lut_mask = 16'hEE22;
defparam \inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N28
cycloneive_lcell_comb \inst|Selector11~1 (
// Equation(s):
// \inst|Selector11~1_combout  = (\inst|state.lectura~q  & ((\Sw[14]~input_o ) # ((!\inst|Selector8~1_combout  & \inst|Selector11~0_combout )))) # (!\inst|state.lectura~q  & (((!\inst|Selector8~1_combout  & \inst|Selector11~0_combout ))))

	.dataa(\inst|state.lectura~q ),
	.datab(\Sw[14]~input_o ),
	.datac(\inst|Selector8~1_combout ),
	.datad(\inst|Selector11~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~1 .lut_mask = 16'h8F88;
defparam \inst|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y4_N29
dffeas \inst3|SRAM_ADDR[14] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[14] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N1
cycloneive_io_ibuf \Sw[13]~input (
	.i(Sw[13]),
	.ibar(gnd),
	.o(\Sw[13]~input_o ));
// synopsys translate_off
defparam \Sw[13]~input .bus_hold = "false";
defparam \Sw[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N28
cycloneive_lcell_comb \inst|Selector12~0 (
// Equation(s):
// \inst|Selector12~0_combout  = (\inst|state.escritura~q  & (\inst1|add_count [13])) # (!\inst|state.escritura~q  & ((\inst|count_errase [13])))

	.dataa(gnd),
	.datab(\inst|state.escritura~q ),
	.datac(\inst1|add_count [13]),
	.datad(\inst|count_errase [13]),
	.cin(gnd),
	.combout(\inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~0 .lut_mask = 16'hF3C0;
defparam \inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N24
cycloneive_lcell_comb \inst|Selector12~1 (
// Equation(s):
// \inst|Selector12~1_combout  = (\inst|Selector8~1_combout  & (\inst|state.lectura~q  & (\Sw[13]~input_o ))) # (!\inst|Selector8~1_combout  & ((\inst|Selector12~0_combout ) # ((\inst|state.lectura~q  & \Sw[13]~input_o ))))

	.dataa(\inst|Selector8~1_combout ),
	.datab(\inst|state.lectura~q ),
	.datac(\Sw[13]~input_o ),
	.datad(\inst|Selector12~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~1 .lut_mask = 16'hD5C0;
defparam \inst|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y3_N25
dffeas \inst3|SRAM_ADDR[13] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[13] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N8
cycloneive_io_ibuf \Sw[12]~input (
	.i(Sw[12]),
	.ibar(gnd),
	.o(\Sw[12]~input_o ));
// synopsys translate_off
defparam \Sw[12]~input .bus_hold = "false";
defparam \Sw[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N12
cycloneive_lcell_comb \inst|Selector13~0 (
// Equation(s):
// \inst|Selector13~0_combout  = (\inst|state.escritura~q  & (\inst1|add_count [12])) # (!\inst|state.escritura~q  & ((\inst|count_errase [12])))

	.dataa(gnd),
	.datab(\inst|state.escritura~q ),
	.datac(\inst1|add_count [12]),
	.datad(\inst|count_errase [12]),
	.cin(gnd),
	.combout(\inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector13~0 .lut_mask = 16'hF3C0;
defparam \inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N28
cycloneive_lcell_comb \inst|Selector13~1 (
// Equation(s):
// \inst|Selector13~1_combout  = (\inst|state.lectura~q  & ((\Sw[12]~input_o ) # ((!\inst|Selector8~1_combout  & \inst|Selector13~0_combout )))) # (!\inst|state.lectura~q  & (((!\inst|Selector8~1_combout  & \inst|Selector13~0_combout ))))

	.dataa(\inst|state.lectura~q ),
	.datab(\Sw[12]~input_o ),
	.datac(\inst|Selector8~1_combout ),
	.datad(\inst|Selector13~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector13~1 .lut_mask = 16'h8F88;
defparam \inst|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y3_N29
dffeas \inst3|SRAM_ADDR[12] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[12] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \Sw[11]~input (
	.i(Sw[11]),
	.ibar(gnd),
	.o(\Sw[11]~input_o ));
// synopsys translate_off
defparam \Sw[11]~input .bus_hold = "false";
defparam \Sw[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N10
cycloneive_lcell_comb \inst|Selector14~0 (
// Equation(s):
// \inst|Selector14~0_combout  = (\inst|state.escritura~q  & ((\inst1|add_count [11]))) # (!\inst|state.escritura~q  & (\inst|count_errase [11]))

	.dataa(\inst|state.escritura~q ),
	.datab(\inst|count_errase [11]),
	.datac(gnd),
	.datad(\inst1|add_count [11]),
	.cin(gnd),
	.combout(\inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector14~0 .lut_mask = 16'hEE44;
defparam \inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N20
cycloneive_lcell_comb \inst|Selector14~1 (
// Equation(s):
// \inst|Selector14~1_combout  = (\inst|Selector8~1_combout  & (\inst|state.lectura~q  & (\Sw[11]~input_o ))) # (!\inst|Selector8~1_combout  & ((\inst|Selector14~0_combout ) # ((\inst|state.lectura~q  & \Sw[11]~input_o ))))

	.dataa(\inst|Selector8~1_combout ),
	.datab(\inst|state.lectura~q ),
	.datac(\Sw[11]~input_o ),
	.datad(\inst|Selector14~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector14~1 .lut_mask = 16'hD5C0;
defparam \inst|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N21
dffeas \inst3|SRAM_ADDR[11] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[11] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N22
cycloneive_lcell_comb \inst|Selector15~0 (
// Equation(s):
// \inst|Selector15~0_combout  = (\inst|state.escritura~q  & ((\inst1|add_count [10]))) # (!\inst|state.escritura~q  & (\inst|count_errase [10]))

	.dataa(gnd),
	.datab(\inst|state.escritura~q ),
	.datac(\inst|count_errase [10]),
	.datad(\inst1|add_count [10]),
	.cin(gnd),
	.combout(\inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~0 .lut_mask = 16'hFC30;
defparam \inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X105_Y0_N8
cycloneive_io_ibuf \Sw[10]~input (
	.i(Sw[10]),
	.ibar(gnd),
	.o(\Sw[10]~input_o ));
// synopsys translate_off
defparam \Sw[10]~input .bus_hold = "false";
defparam \Sw[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N30
cycloneive_lcell_comb \inst|Selector15~1 (
// Equation(s):
// \inst|Selector15~1_combout  = (\inst|state.lectura~q  & ((\Sw[10]~input_o ) # ((!\inst|Selector8~1_combout  & \inst|Selector15~0_combout )))) # (!\inst|state.lectura~q  & (!\inst|Selector8~1_combout  & (\inst|Selector15~0_combout )))

	.dataa(\inst|state.lectura~q ),
	.datab(\inst|Selector8~1_combout ),
	.datac(\inst|Selector15~0_combout ),
	.datad(\Sw[10]~input_o ),
	.cin(gnd),
	.combout(\inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~1 .lut_mask = 16'hBA30;
defparam \inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y4_N31
dffeas \inst3|SRAM_ADDR[10] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[10] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N1
cycloneive_io_ibuf \Sw[9]~input (
	.i(Sw[9]),
	.ibar(gnd),
	.o(\Sw[9]~input_o ));
// synopsys translate_off
defparam \Sw[9]~input .bus_hold = "false";
defparam \Sw[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N2
cycloneive_lcell_comb \inst|Selector16~0 (
// Equation(s):
// \inst|Selector16~0_combout  = (\inst|state.escritura~q  & ((\inst1|add_count [9]))) # (!\inst|state.escritura~q  & (\inst|count_errase [9]))

	.dataa(\inst|count_errase [9]),
	.datab(gnd),
	.datac(\inst1|add_count [9]),
	.datad(\inst|state.escritura~q ),
	.cin(gnd),
	.combout(\inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector16~0 .lut_mask = 16'hF0AA;
defparam \inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N14
cycloneive_lcell_comb \inst|Selector16~1 (
// Equation(s):
// \inst|Selector16~1_combout  = (\Sw[9]~input_o  & ((\inst|state.lectura~q ) # ((!\inst|Selector8~1_combout  & \inst|Selector16~0_combout )))) # (!\Sw[9]~input_o  & (((!\inst|Selector8~1_combout  & \inst|Selector16~0_combout ))))

	.dataa(\Sw[9]~input_o ),
	.datab(\inst|state.lectura~q ),
	.datac(\inst|Selector8~1_combout ),
	.datad(\inst|Selector16~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector16~1 .lut_mask = 16'h8F88;
defparam \inst|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y4_N15
dffeas \inst3|SRAM_ADDR[9] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[9] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneive_io_ibuf \Sw[8]~input (
	.i(Sw[8]),
	.ibar(gnd),
	.o(\Sw[8]~input_o ));
// synopsys translate_off
defparam \Sw[8]~input .bus_hold = "false";
defparam \Sw[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N30
cycloneive_lcell_comb \inst|Selector17~0 (
// Equation(s):
// \inst|Selector17~0_combout  = (\inst|state.escritura~q  & ((\inst1|add_count [8]))) # (!\inst|state.escritura~q  & (\inst|count_errase [8]))

	.dataa(\inst|state.escritura~q ),
	.datab(\inst|count_errase [8]),
	.datac(gnd),
	.datad(\inst1|add_count [8]),
	.cin(gnd),
	.combout(\inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector17~0 .lut_mask = 16'hEE44;
defparam \inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N4
cycloneive_lcell_comb \inst|Selector17~1 (
// Equation(s):
// \inst|Selector17~1_combout  = (\Sw[8]~input_o  & ((\inst|state.lectura~q ) # ((!\inst|Selector8~1_combout  & \inst|Selector17~0_combout )))) # (!\Sw[8]~input_o  & (!\inst|Selector8~1_combout  & (\inst|Selector17~0_combout )))

	.dataa(\Sw[8]~input_o ),
	.datab(\inst|Selector8~1_combout ),
	.datac(\inst|Selector17~0_combout ),
	.datad(\inst|state.lectura~q ),
	.cin(gnd),
	.combout(\inst|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector17~1 .lut_mask = 16'hBA30;
defparam \inst|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y4_N5
dffeas \inst3|SRAM_ADDR[8] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[8] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y0_N22
cycloneive_io_ibuf \Sw[7]~input (
	.i(Sw[7]),
	.ibar(gnd),
	.o(\Sw[7]~input_o ));
// synopsys translate_off
defparam \Sw[7]~input .bus_hold = "false";
defparam \Sw[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N6
cycloneive_lcell_comb \inst|Selector18~0 (
// Equation(s):
// \inst|Selector18~0_combout  = (\inst|state.escritura~q  & (\inst1|add_count [7])) # (!\inst|state.escritura~q  & ((\inst|count_errase [7])))

	.dataa(\inst1|add_count [7]),
	.datab(\inst|state.escritura~q ),
	.datac(gnd),
	.datad(\inst|count_errase [7]),
	.cin(gnd),
	.combout(\inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector18~0 .lut_mask = 16'hBB88;
defparam \inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N2
cycloneive_lcell_comb \inst|Selector18~1 (
// Equation(s):
// \inst|Selector18~1_combout  = (\inst|state.lectura~q  & ((\Sw[7]~input_o ) # ((!\inst|Selector8~1_combout  & \inst|Selector18~0_combout )))) # (!\inst|state.lectura~q  & (!\inst|Selector8~1_combout  & ((\inst|Selector18~0_combout ))))

	.dataa(\inst|state.lectura~q ),
	.datab(\inst|Selector8~1_combout ),
	.datac(\Sw[7]~input_o ),
	.datad(\inst|Selector18~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector18~1 .lut_mask = 16'hB3A0;
defparam \inst|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y4_N3
dffeas \inst3|SRAM_ADDR[7] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[7] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N8
cycloneive_io_ibuf \Sw[6]~input (
	.i(Sw[6]),
	.ibar(gnd),
	.o(\Sw[6]~input_o ));
// synopsys translate_off
defparam \Sw[6]~input .bus_hold = "false";
defparam \Sw[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N16
cycloneive_lcell_comb \inst|Selector19~0 (
// Equation(s):
// \inst|Selector19~0_combout  = (\inst|state.escritura~q  & ((\inst1|add_count [6]))) # (!\inst|state.escritura~q  & (\inst|count_errase [6]))

	.dataa(\inst|count_errase [6]),
	.datab(gnd),
	.datac(\inst|state.escritura~q ),
	.datad(\inst1|add_count [6]),
	.cin(gnd),
	.combout(\inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~0 .lut_mask = 16'hFA0A;
defparam \inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N20
cycloneive_lcell_comb \inst|Selector19~1 (
// Equation(s):
// \inst|Selector19~1_combout  = (\inst|state.lectura~q  & ((\Sw[6]~input_o ) # ((!\inst|Selector8~1_combout  & \inst|Selector19~0_combout )))) # (!\inst|state.lectura~q  & (((!\inst|Selector8~1_combout  & \inst|Selector19~0_combout ))))

	.dataa(\inst|state.lectura~q ),
	.datab(\Sw[6]~input_o ),
	.datac(\inst|Selector8~1_combout ),
	.datad(\inst|Selector19~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~1 .lut_mask = 16'h8F88;
defparam \inst|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y4_N21
dffeas \inst3|SRAM_ADDR[6] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[6] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N15
cycloneive_io_ibuf \Sw[5]~input (
	.i(Sw[5]),
	.ibar(gnd),
	.o(\Sw[5]~input_o ));
// synopsys translate_off
defparam \Sw[5]~input .bus_hold = "false";
defparam \Sw[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N12
cycloneive_lcell_comb \inst|Selector20~0 (
// Equation(s):
// \inst|Selector20~0_combout  = (\inst|state.escritura~q  & ((\inst1|add_count [5]))) # (!\inst|state.escritura~q  & (\inst|count_errase [5]))

	.dataa(\inst|count_errase [5]),
	.datab(\inst|state.escritura~q ),
	.datac(gnd),
	.datad(\inst1|add_count [5]),
	.cin(gnd),
	.combout(\inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~0 .lut_mask = 16'hEE22;
defparam \inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N10
cycloneive_lcell_comb \inst|Selector20~1 (
// Equation(s):
// \inst|Selector20~1_combout  = (\Sw[5]~input_o  & ((\inst|state.lectura~q ) # ((!\inst|Selector8~1_combout  & \inst|Selector20~0_combout )))) # (!\Sw[5]~input_o  & (((!\inst|Selector8~1_combout  & \inst|Selector20~0_combout ))))

	.dataa(\Sw[5]~input_o ),
	.datab(\inst|state.lectura~q ),
	.datac(\inst|Selector8~1_combout ),
	.datad(\inst|Selector20~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~1 .lut_mask = 16'h8F88;
defparam \inst|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y4_N11
dffeas \inst3|SRAM_ADDR[5] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[5] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N1
cycloneive_io_ibuf \Sw[4]~input (
	.i(Sw[4]),
	.ibar(gnd),
	.o(\Sw[4]~input_o ));
// synopsys translate_off
defparam \Sw[4]~input .bus_hold = "false";
defparam \Sw[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N18
cycloneive_lcell_comb \inst|Selector21~0 (
// Equation(s):
// \inst|Selector21~0_combout  = (\inst|state.escritura~q  & ((\inst1|add_count [4]))) # (!\inst|state.escritura~q  & (\inst|count_errase [4]))

	.dataa(gnd),
	.datab(\inst|state.escritura~q ),
	.datac(\inst|count_errase [4]),
	.datad(\inst1|add_count [4]),
	.cin(gnd),
	.combout(\inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~0 .lut_mask = 16'hFC30;
defparam \inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N26
cycloneive_lcell_comb \inst|Selector21~1 (
// Equation(s):
// \inst|Selector21~1_combout  = (\inst|state.lectura~q  & ((\Sw[4]~input_o ) # ((!\inst|Selector8~1_combout  & \inst|Selector21~0_combout )))) # (!\inst|state.lectura~q  & (((!\inst|Selector8~1_combout  & \inst|Selector21~0_combout ))))

	.dataa(\inst|state.lectura~q ),
	.datab(\Sw[4]~input_o ),
	.datac(\inst|Selector8~1_combout ),
	.datad(\inst|Selector21~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~1 .lut_mask = 16'h8F88;
defparam \inst|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y3_N27
dffeas \inst3|SRAM_ADDR[4] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[4] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N1
cycloneive_io_ibuf \Sw[3]~input (
	.i(Sw[3]),
	.ibar(gnd),
	.o(\Sw[3]~input_o ));
// synopsys translate_off
defparam \Sw[3]~input .bus_hold = "false";
defparam \Sw[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N18
cycloneive_lcell_comb \inst|Selector22~0 (
// Equation(s):
// \inst|Selector22~0_combout  = (\inst|state.escritura~q  & ((\inst1|add_count [3]))) # (!\inst|state.escritura~q  & (\inst|count_errase [3]))

	.dataa(\inst|state.escritura~q ),
	.datab(gnd),
	.datac(\inst|count_errase [3]),
	.datad(\inst1|add_count [3]),
	.cin(gnd),
	.combout(\inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector22~0 .lut_mask = 16'hFA50;
defparam \inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N28
cycloneive_lcell_comb \inst|Selector22~1 (
// Equation(s):
// \inst|Selector22~1_combout  = (\inst|state.lectura~q  & ((\Sw[3]~input_o ) # ((!\inst|Selector8~1_combout  & \inst|Selector22~0_combout )))) # (!\inst|state.lectura~q  & (!\inst|Selector8~1_combout  & ((\inst|Selector22~0_combout ))))

	.dataa(\inst|state.lectura~q ),
	.datab(\inst|Selector8~1_combout ),
	.datac(\Sw[3]~input_o ),
	.datad(\inst|Selector22~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector22~1 .lut_mask = 16'hB3A0;
defparam \inst|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y4_N29
dffeas \inst3|SRAM_ADDR[3] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[3] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \Sw[2]~input (
	.i(Sw[2]),
	.ibar(gnd),
	.o(\Sw[2]~input_o ));
// synopsys translate_off
defparam \Sw[2]~input .bus_hold = "false";
defparam \Sw[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N26
cycloneive_lcell_comb \inst|Selector23~0 (
// Equation(s):
// \inst|Selector23~0_combout  = (\inst|state.escritura~q  & ((\inst1|add_count [2]))) # (!\inst|state.escritura~q  & (\inst|count_errase [2]))

	.dataa(gnd),
	.datab(\inst|count_errase [2]),
	.datac(\inst|state.escritura~q ),
	.datad(\inst1|add_count [2]),
	.cin(gnd),
	.combout(\inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector23~0 .lut_mask = 16'hFC0C;
defparam \inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N22
cycloneive_lcell_comb \inst|Selector23~1 (
// Equation(s):
// \inst|Selector23~1_combout  = (\Sw[2]~input_o  & ((\inst|state.lectura~q ) # ((\inst|Selector23~0_combout  & !\inst|Selector8~1_combout )))) # (!\Sw[2]~input_o  & (((\inst|Selector23~0_combout  & !\inst|Selector8~1_combout ))))

	.dataa(\Sw[2]~input_o ),
	.datab(\inst|state.lectura~q ),
	.datac(\inst|Selector23~0_combout ),
	.datad(\inst|Selector8~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector23~1 .lut_mask = 16'h88F8;
defparam \inst|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y3_N23
dffeas \inst3|SRAM_ADDR[2] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[2] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N8
cycloneive_io_ibuf \Sw[1]~input (
	.i(Sw[1]),
	.ibar(gnd),
	.o(\Sw[1]~input_o ));
// synopsys translate_off
defparam \Sw[1]~input .bus_hold = "false";
defparam \Sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N8
cycloneive_lcell_comb \inst|Selector24~0 (
// Equation(s):
// \inst|Selector24~0_combout  = (\inst|state.escritura~q  & ((\inst1|add_count [1]))) # (!\inst|state.escritura~q  & (\inst|count_errase [1]))

	.dataa(\inst|state.escritura~q ),
	.datab(gnd),
	.datac(\inst|count_errase [1]),
	.datad(\inst1|add_count [1]),
	.cin(gnd),
	.combout(\inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector24~0 .lut_mask = 16'hFA50;
defparam \inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N22
cycloneive_lcell_comb \inst|Selector24~1 (
// Equation(s):
// \inst|Selector24~1_combout  = (\Sw[1]~input_o  & ((\inst|state.lectura~q ) # ((!\inst|Selector8~1_combout  & \inst|Selector24~0_combout )))) # (!\Sw[1]~input_o  & (!\inst|Selector8~1_combout  & (\inst|Selector24~0_combout )))

	.dataa(\Sw[1]~input_o ),
	.datab(\inst|Selector8~1_combout ),
	.datac(\inst|Selector24~0_combout ),
	.datad(\inst|state.lectura~q ),
	.cin(gnd),
	.combout(\inst|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector24~1 .lut_mask = 16'hBA30;
defparam \inst|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y4_N23
dffeas \inst3|SRAM_ADDR[1] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[1] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \Sw[0]~input (
	.i(Sw[0]),
	.ibar(gnd),
	.o(\Sw[0]~input_o ));
// synopsys translate_off
defparam \Sw[0]~input .bus_hold = "false";
defparam \Sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N20
cycloneive_lcell_comb \inst|Selector25~0 (
// Equation(s):
// \inst|Selector25~0_combout  = (\inst|state.escritura~q  & ((\inst1|add_count [0]))) # (!\inst|state.escritura~q  & (\inst|count_errase [0]))

	.dataa(\inst|state.escritura~q ),
	.datab(gnd),
	.datac(\inst|count_errase [0]),
	.datad(\inst1|add_count [0]),
	.cin(gnd),
	.combout(\inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector25~0 .lut_mask = 16'hFA50;
defparam \inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N30
cycloneive_lcell_comb \inst|Selector25~1 (
// Equation(s):
// \inst|Selector25~1_combout  = (\inst|Selector8~1_combout  & (\Sw[0]~input_o  & ((\inst|state.lectura~q )))) # (!\inst|Selector8~1_combout  & ((\inst|Selector25~0_combout ) # ((\Sw[0]~input_o  & \inst|state.lectura~q ))))

	.dataa(\inst|Selector8~1_combout ),
	.datab(\Sw[0]~input_o ),
	.datac(\inst|Selector25~0_combout ),
	.datad(\inst|state.lectura~q ),
	.cin(gnd),
	.combout(\inst|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector25~1 .lut_mask = 16'hDC50;
defparam \inst|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N31
dffeas \inst3|SRAM_ADDR[0] (
	.clk(\Clk_50~inputclkctrl_outclk ),
	.d(\inst|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|SRAM_ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|SRAM_ADDR[0] .is_wysiwyg = "true";
defparam \inst3|SRAM_ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \Pix_data[7]~input (
	.i(Pix_data[7]),
	.ibar(gnd),
	.o(\Pix_data[7]~input_o ));
// synopsys translate_off
defparam \Pix_data[7]~input .bus_hold = "false";
defparam \Pix_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \Pix_data[6]~input (
	.i(Pix_data[6]),
	.ibar(gnd),
	.o(\Pix_data[6]~input_o ));
// synopsys translate_off
defparam \Pix_data[6]~input .bus_hold = "false";
defparam \Pix_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N15
cycloneive_io_ibuf \Pix_data[5]~input (
	.i(Pix_data[5]),
	.ibar(gnd),
	.o(\Pix_data[5]~input_o ));
// synopsys translate_off
defparam \Pix_data[5]~input .bus_hold = "false";
defparam \Pix_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N22
cycloneive_io_ibuf \Pix_data[4]~input (
	.i(Pix_data[4]),
	.ibar(gnd),
	.o(\Pix_data[4]~input_o ));
// synopsys translate_off
defparam \Pix_data[4]~input .bus_hold = "false";
defparam \Pix_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y22_N15
cycloneive_io_ibuf \Pix_data[3]~input (
	.i(Pix_data[3]),
	.ibar(gnd),
	.o(\Pix_data[3]~input_o ));
// synopsys translate_off
defparam \Pix_data[3]~input .bus_hold = "false";
defparam \Pix_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y54_N8
cycloneive_io_ibuf \Pix_data[2]~input (
	.i(Pix_data[2]),
	.ibar(gnd),
	.o(\Pix_data[2]~input_o ));
// synopsys translate_off
defparam \Pix_data[2]~input .bus_hold = "false";
defparam \Pix_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N22
cycloneive_io_ibuf \Pix_data[1]~input (
	.i(Pix_data[1]),
	.ibar(gnd),
	.o(\Pix_data[1]~input_o ));
// synopsys translate_off
defparam \Pix_data[1]~input .bus_hold = "false";
defparam \Pix_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N1
cycloneive_io_ibuf \Pix_data[0]~input (
	.i(Pix_data[0]),
	.ibar(gnd),
	.o(\Pix_data[0]~input_o ));
// synopsys translate_off
defparam \Pix_data[0]~input .bus_hold = "false";
defparam \Pix_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

assign Clk_camara = \Clk_camara~output_o ;

assign Sca = \Sca~output_o ;

assign Reset_camara = \Reset_camara~output_o ;

assign SRAM_CE = \SRAM_CE~output_o ;

assign SRAM_OE = \SRAM_OE~output_o ;

assign SRAM_WE = \SRAM_WE~output_o ;

assign SRAM_UB = \SRAM_UB~output_o ;

assign SRAM_LB = \SRAM_LB~output_o ;

assign led_errase = \led_errase~output_o ;

assign led_lectura = \led_lectura~output_o ;

assign trigger_camara = \trigger_camara~output_o ;

assign Data_sram[15] = \Data_sram[15]~output_o ;

assign Data_sram[14] = \Data_sram[14]~output_o ;

assign Data_sram[13] = \Data_sram[13]~output_o ;

assign Data_sram[12] = \Data_sram[12]~output_o ;

assign Data_sram[11] = \Data_sram[11]~output_o ;

assign Data_sram[10] = \Data_sram[10]~output_o ;

assign Data_sram[9] = \Data_sram[9]~output_o ;

assign Data_sram[8] = \Data_sram[8]~output_o ;

assign Data_sram[7] = \Data_sram[7]~output_o ;

assign Data_sram[6] = \Data_sram[6]~output_o ;

assign Data_sram[5] = \Data_sram[5]~output_o ;

assign Data_sram[4] = \Data_sram[4]~output_o ;

assign Data_sram[3] = \Data_sram[3]~output_o ;

assign Data_sram[2] = \Data_sram[2]~output_o ;

assign Data_sram[1] = \Data_sram[1]~output_o ;

assign Data_sram[0] = \Data_sram[0]~output_o ;

assign SRAM_add[19] = \SRAM_add[19]~output_o ;

assign SRAM_add[18] = \SRAM_add[18]~output_o ;

assign SRAM_add[17] = \SRAM_add[17]~output_o ;

assign SRAM_add[16] = \SRAM_add[16]~output_o ;

assign SRAM_add[15] = \SRAM_add[15]~output_o ;

assign SRAM_add[14] = \SRAM_add[14]~output_o ;

assign SRAM_add[13] = \SRAM_add[13]~output_o ;

assign SRAM_add[12] = \SRAM_add[12]~output_o ;

assign SRAM_add[11] = \SRAM_add[11]~output_o ;

assign SRAM_add[10] = \SRAM_add[10]~output_o ;

assign SRAM_add[9] = \SRAM_add[9]~output_o ;

assign SRAM_add[8] = \SRAM_add[8]~output_o ;

assign SRAM_add[7] = \SRAM_add[7]~output_o ;

assign SRAM_add[6] = \SRAM_add[6]~output_o ;

assign SRAM_add[5] = \SRAM_add[5]~output_o ;

assign SRAM_add[4] = \SRAM_add[4]~output_o ;

assign SRAM_add[3] = \SRAM_add[3]~output_o ;

assign SRAM_add[2] = \SRAM_add[2]~output_o ;

assign SRAM_add[1] = \SRAM_add[1]~output_o ;

assign SRAM_add[0] = \SRAM_add[0]~output_o ;

assign Sda = \Sda~output_o ;

assign SRAM_DQ[15] = \SRAM_DQ[15]~output_o ;

assign SRAM_DQ[14] = \SRAM_DQ[14]~output_o ;

assign SRAM_DQ[13] = \SRAM_DQ[13]~output_o ;

assign SRAM_DQ[12] = \SRAM_DQ[12]~output_o ;

assign SRAM_DQ[11] = \SRAM_DQ[11]~output_o ;

assign SRAM_DQ[10] = \SRAM_DQ[10]~output_o ;

assign SRAM_DQ[9] = \SRAM_DQ[9]~output_o ;

assign SRAM_DQ[8] = \SRAM_DQ[8]~output_o ;

assign SRAM_DQ[7] = \SRAM_DQ[7]~output_o ;

assign SRAM_DQ[6] = \SRAM_DQ[6]~output_o ;

assign SRAM_DQ[5] = \SRAM_DQ[5]~output_o ;

assign SRAM_DQ[4] = \SRAM_DQ[4]~output_o ;

assign SRAM_DQ[3] = \SRAM_DQ[3]~output_o ;

assign SRAM_DQ[2] = \SRAM_DQ[2]~output_o ;

assign SRAM_DQ[1] = \SRAM_DQ[1]~output_o ;

assign SRAM_DQ[0] = \SRAM_DQ[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
