:=:=:=>HIER
::ign;::gen;::variants;::parent;::inst;::lang;::entity;::config;::comment;::mdeparent;::mdeinst;::mdeentity
;;;testbench;inst_t;VHDL;inst_t_e;inst_t_e_rtl_conf;;testbench;sda9500_i1;sda9500
;;;inst_t;inst_a;VHDL;inst_a_e;inst_a_e_rtl_conf;;sda9500_i1;sda9500_ad_cvbs_i1;sda9500_ad_cvbs
;;;inst_t;inst_b;VHDL;inst_b_e;inst_b_e_rtl_conf;;sda9500_i1;sda9500_dac_yc_i1;sda9500_dac_yc
;;;inst_t;inst_c;VHDL;inst_c_e;inst_c_e_rtl_conf;;sda9500_i1;sda9500_dac_rgba_i1;sda9500_dac_rgba
;;;inst_t;inst_d;VHDL;inst_d_e;inst_d_e_rtl_conf;;sda9500_i1;sda9500_cadc_i1;sda9500_cadc
;;;inst_t;inst_e;VHDL;inst_e_e;inst_e_e_rtl_conf;;sda9500_i1;i58_core_i1;i58_core
;;;inst_e;inst_ea;VHDL;inst_ea_e;inst_ea_e_rtl_conf;;i58_core_i1;egi_i1;egi
;;;inst_e;inst_eb;VHDL;inst_eb_e;inst_eb_e_rtl_conf;;i58_core_i1;vio_i1;vio
;;;inst_e;inst_ec;VHDL;inst_ec_e;inst_ec_e_rtl_conf;;i58_core_i1;tpm_i1;tpm
;;;inst_e;inst_ed;VHDL;inst_ed_e;inst_ed_e_rtl_conf;;i58_core_i1;cgu_i1;cgu
;;;inst_e;inst_ee;Verilog;inst_ee_e;inst_ee_e_rtl_conf;;i58_core_i1;i58_io_logic_i1;i58_io_logic
;;;inst_e;inst_ef;Verilog;inst_ef_e;inst_ef_e_rtl_conf;;i58_core_i1;cpu_i1;cpu
;;;inst_e;inst_eg;Verilog;inst_eg_e;inst_eg_e_rtl_conf;;i58_core_i1;adp58_i1;adp58
;;;inst_ea;inst_eaa;VHDL;inst_eaa_e;inst_eaa_e_rtl_conf;;egi_i1;ga_i1;ga
;;;inst_ea;inst_eab;Verilog;inst_eab_e;inst_eab_e_rtl_conf;;egi_i1;ema_i1;ema
;;;inst_ea;inst_eac;Verilog;inst_eac_e;inst_eac_e_rtl_conf;;egi_i1;ifu_top_i1;ifu_top
;;;inst_eb;inst_eba;VHDL;inst_eba_e;inst_eba_e_rtl_conf;;vio_i1;cvi_i1;cvi
;;;inst_eb;inst_ebb;VHDL;inst_ebb_e;inst_ebb_e_rtl_conf;;vio_i1;vpu_i1;vpu
;;;inst_eb;inst_ebc;Verilog;inst_ebc_e;inst_ebc_e_rtl_conf;;vio_i1;vid_enc_i1;vid_enc
;;;inst_ec;inst_eca;Verilog;inst_eca_e;inst_eca_e_rtl_conf;;tpm_i1;mcu_i1;mcu
;;;inst_ec;inst_ecb;Verilog;inst_ecb_e;inst_ecb_e_rtl_conf;;tpm_i1;pdu_i1;pdu
;;;inst_ec;inst_ecc;Verilog;inst_ecc_e;inst_ecc_e_rtl_conf;;tpm_i1;tsd_top_i1;tsd_top
;;;inst_ed;inst_eda;Verilog;inst_eda_e;inst_eda_e_rtl_conf;;cgu_i1;cgu_macro_i1;cgu_macro
;;;inst_ed;inst_edb;Verilog;inst_edb_e;inst_edb_e_rtl_conf;;cgu_i1;cgu_logic_i1;cgu_logic
:=:=:=>HIER_VHDL
::ign;::gen;::variants;::parent;::inst;::lang;::entity;::config;::comment;::mdeparent;::mdeinst;::mdeentity
;;;testbench;inst_t;VHDL;inst_t_e;inst_t_e_rtl_conf;;testbench;sda9500_i1;sda9500
;;;inst_t;inst_a;VHDL;inst_a_e;inst_a_e_rtl_conf;;sda9500_i1;sda9500_ad_cvbs_i1;sda9500_ad_cvbs
;;;inst_t;inst_b;VHDL;inst_b_e;inst_b_e_rtl_conf;;sda9500_i1;sda9500_dac_yc_i1;sda9500_dac_yc
;;;inst_t;inst_c;VHDL;inst_c_e;inst_c_e_rtl_conf;;sda9500_i1;sda9500_dac_rgba_i1;sda9500_dac_rgba
;;;inst_t;inst_d;VHDL;inst_d_e;inst_d_e_rtl_conf;;sda9500_i1;sda9500_cadc_i1;sda9500_cadc
;;;inst_t;inst_e;VHDL;inst_e_e;inst_e_e_rtl_conf;;sda9500_i1;i58_core_i1;i58_core
;;;inst_e;inst_ea;VHDL;inst_ea_e;inst_ea_e_rtl_conf;;i58_core_i1;egi_i1;egi
;;;inst_e;inst_eb;VHDL;inst_eb_e;inst_eb_e_rtl_conf;;i58_core_i1;vio_i1;vio
;;;inst_e;inst_ec;VHDL;inst_ec_e;inst_ec_e_rtl_conf;;i58_core_i1;tpm_i1;tpm
;;;inst_e;inst_ed;VHDL;inst_ed_e;inst_ed_e_rtl_conf;;i58_core_i1;cgu_i1;cgu
;;;inst_e;inst_ee;%LANGUAGE%;inst_ee_e;inst_ee_e_rtl_conf;;i58_core_i1;i58_io_logic_i1;i58_io_logic
;;;inst_e;inst_ef;%LANGUAGE%;inst_ef_e;inst_ef_e_rtl_conf;;i58_core_i1;cpu_i1;cpu
;;;inst_e;inst_eg;%LANGUAGE%;inst_eg_e;inst_eg_e_rtl_conf;;i58_core_i1;adp58_i1;adp58
;;;inst_ea;inst_eaa;VHDL;inst_eaa_e;inst_eaa_e_rtl_conf;;egi_i1;ga_i1;ga
;;;inst_ea;inst_eab;%LANGUAGE%;inst_eab_e;inst_eab_e_rtl_conf;;egi_i1;ema_i1;ema
;;;inst_ea;inst_eac;%LANGUAGE%;inst_eac_e;inst_eac_e_rtl_conf;;egi_i1;ifu_top_i1;ifu_top
;;;inst_eb;inst_eba;VHDL;inst_eba_e;inst_eba_e_rtl_conf;;vio_i1;cvi_i1;cvi
;;;inst_eb;inst_ebb;VHDL;inst_ebb_e;inst_ebb_e_rtl_conf;;vio_i1;vpu_i1;vpu
;;;inst_eb;inst_ebc;%LANGUAGE%;inst_ebc_e;inst_ebc_e_rtl_conf;;vio_i1;vid_enc_i1;vid_enc
;;;inst_ec;inst_eca;%LANGUAGE%;inst_eca_e;inst_eca_e_rtl_conf;;tpm_i1;mcu_i1;mcu
;;;inst_ec;inst_ecb;%LANGUAGE%;inst_ecb_e;inst_ecb_e_rtl_conf;;tpm_i1;pdu_i1;pdu
;;;inst_ec;inst_ecc;%LANGUAGE%;inst_ecc_e;inst_ecc_e_rtl_conf;;tpm_i1;tsd_top_i1;tsd_top
;;;inst_ed;inst_eda;%LANGUAGE%;inst_eda_e;inst_eda_e_rtl_conf;;cgu_i1;cgu_macro_i1;cgu_macro
;;;inst_ed;inst_edb;%LANGUAGE%;inst_edb_e;inst_edb_e_rtl_conf;;cgu_i1;cgu_logic_i1;cgu_logic
:=:=:=>CONN_NRESET
::ign;::gen;::bundle;::class;::clock;::type;::high;::low;::mode;::name;::out;::in;::descr;::mdeout;::mdein
# Error nreset;;;;;;;;;;;;;;
;;I58CORE;Reset;clk;std_ulogic;;;O;nreset;inst_eda/nreset;"inst_ee/nreset
inst_ecc/nreset
inst_eca/nreset
inst_eba/reset_n
inst_ebc/nreset
inst_eaa/reset_n
inst_eab/nreset
inst_eac/nreset
inst_edb/nreset
inst_ef/nreset
inst_eg/nreset
inst_ebb/reset_n
inst_ecb/nreset";GlobalRESET(Verilogmacro);cgu_macro_i1/nreset;"i58_io_logic_i1/nreset
tsd_top_i1/nreset
mcu_i1/nreset
cvi_i1/reset_n
vid_enc_i1/nreset
ga_i1/reset_n
ema_i1/nreset
ifu_top_i1/nreset
cgu_logic_i1/nreset
cpu_i1/nreset
adp58_i1/nreset
vpu_i1/reset_n
pdu_i1/nreset"
;;;# Same, but S mode instead of O;;;;;;;;;;;
;;I58CORE;Reset;clk;std_ulogic;;;S;nreset_s;inst_eda/nreset_s;"inst_ee/nreset_s
inst_ecc/nreset_s
inst_eca/nreset_s
inst_eba/reset_n_s
inst_ebc/nreset_s
inst_eaa/reset_n_s
inst_eab/nreset_s
inst_eac/nreset_s
inst_edb/nreset_s
inst_ef/nreset_s
inst_eg/nreset_s
inst_ebb/reset_n_s
inst_ecb/nreset_s";GlobalRESET(Verilogmacro);cgu_macro_i1/nreset;
;;;;;;;;;;;;;;
# gpio_int;;;;;;;;;;;;;;
#;;IFUTOP;;;std_ulogic_vector;4;0;S;gpio_int;ifu_top_i1/gpio_int;;GPIO;;
#;;CGU;;;std_ulogic_vector;4;0;S;gpio_int;;"cgu_logic_i1/ifu_gpio0_wkup=(0),
cgu_logic_i1/ifu_gpio1_wkup=(1),
cgu_logic_i1/ifu_gpio2_wkup=(2)";WakeUPSignals;;
#;;CPU;;;std_ulogic_vector;4;0;S;gpio_int;;"cpu_i1/int23=(0),
cpu_i1/int24=(1),
cpu_i1/int25=(2),
cpu_i1/int26=(3),
cpu_i1/int27=(4)";Interruptinputs;;
;;IFUTOP;;;std_ulogic_vector;4;0;S;gpio_int;inst_eac/gpio_int;;GPIO;;
;;CGU;;;std_ulogic_vector;4;0;S;gpio_int;;"inst_edb/ifu_gpio0_wkup=(0),
inst_edb/ifu_gpio1_wkup=(1),
inst_edb/ifu_gpio2_wkup=(2)";WakeUPSignals;;
;;CPU;;;std_ulogic_vector;4;0;S;gpio_int;;"inst_ef/int23=(0),
inst_ef/int24=(1),
inst_ef/int25=(2),
inst_ef/int26=(3),
inst_ef/int27=(4)";Interruptinputs;;
;;;;;;;;;;;;;;
# tmi_scano, itm_scani;;;;;;;;;;;;;;
#;;I58IOLOGIC;;;std_ulogic_vector;70;0;S;tmi_scano;"vio_i1/vio_scano=(70:40),
cpu_i1/cpu_scano=(39:32),
egi_i1/egi_scano=(31:21),
tpm_i1/tpm_scano=(20:8),
adp58_i1/adp_scano=(7:1),
cgu_logic_i1/cgu_scano=(0)";i58_io_logic_i1/tmi_scano;;;
#;;I58IOLOGIC;;;std_ulogic_vector;70;0;S;itm_scani;i58_io_logic_i1/itm_scani;"vio_i1/vio_scani=(70:40),
cpu_i1/cpu_scani=(39:32),
egi_i1/egi_scani=(31:21),
tpm_i1/tpm_scani=(20:8),
adp58_i1/adp_scani=(7:1),
cgu_logic_i1/cgu_scani=(0)";;;
;;I58IOLOGIC;;;std_ulogic_vector;70;0;S;tmi_scano;"inst_eb/vio_scano=(70:40),
inst_ef/cpu_scano=(39:32),
inst_ea/egi_scano=(31:21),
inst_ec/tpm_scano=(20:8),
inst_eg/adp_scano=(7:1),
inst_edb/cgu_scano=(0)";inst_ee/tmi_scano;;;
;;I58IOLOGIC;;;std_ulogic_vector;70;0;S;itm_scani;inst_ee/itm_scani;"inst_eb/vio_scani=(70:40),
inst_ef/cpu_scani=(39:32),
inst_ea/egi_scani=(31:21),
inst_ec/tpm_scani=(20:8),
inst_eg/adp_scani=(7:1),
inst_edb/cgu_scani=(0)";;;
;;;;;;;;;;;;;;
# vselect;;;;;;;;;;;;;;
#;;EMA;;;std_ulogic_vector;5;0;S;v_select;;ema_i1/v_select(2)=(2),ema_i1/v_select(5)=(5);VPUinterface;;
#;;EMA;;;std_ulogic;;;;%LOW%;;ema_i1/v_select(0), ema_i1/v_select(1), ema_i1/v_select(3), ema_i1/v_select(4);;;
#;;MCU;;;std_ulogic_vector;5;0;S;v_select;;mcu_i1/v_select;RequestBusinterface:RequestBus#6(VPU);;
#;;VPU;;;std_ulogic_vector;5;0;S;v_select;vpu_i1/req_select_o;;requestbusinterfaceforcgpandcgclientserver;;
;;EMA;;;std_ulogic_vector;5;0;S;v_select;;"inst_eab/v_select(2)=(2),
inst_eab/v_select(5)=(5)";VPUinterface;;
;;EMA;;;std_ulogic;;;;%LOW%;;"inst_eab/v_select(0),
inst_eab/v_select(1),
inst_eab/v_select(3),
inst_eab/v_select(4)";;;
;;MCU;;;std_ulogic_vector;5;0;S;v_select;;inst_eca/v_select;RequestBusinterface:RequestBus#6(VPU);;
;;VPU;;;std_ulogic_vector;5;0;S;v_select;inst_ebb/req_select_o;;requestbusinterfaceforcgpandcgclientserver;;
# tmu_dac_reset;;;;;;;;;;;;;;
#;;IFUTOP;;;std_ulogic;;;S;tmu_dac_reset;ifu_top_i1/tmu_dac_reset;;CADCTestMode;;
#;;I58CORE;;;std_ulogic;;;O;tmu_dac_reset;i58_core_i1/tmu_dac_reset;;RGBADAC;;
;;IFUTOP;;;std_ulogic;;;S;tmu_dac_reset;inst_eac/tmu_dac_reset;;CADCTestMode;;
;;I58CORE;;;std_ulogic;;;O;tmu_dac_reset;inst_e/tmu_dac_reset;;RGBADAC;;
;;;;;;;;;;;;;;
#cp_lcmd;;;;;;;;;;;;;;
#;;IFUTOP;;;std_ulogic_vector;6;0;S;cp_lcmd;cpu_i1/cp_lcmd;ifu_top_i1/cp_lcmd(6)=(6);GuestBusLBC(memorymappedI/O)Interface;;
#;;IFUTOP;;;std_ulogic_vector;5;0;S;%LOW_BUS%;;ifu_top_i1/cp_lcmd(5:0)=(5:0);;;
#cp_laddr;;;;;;;;;;;;;;
#;;IFUTOP;;;std_ulogic;;;S;%LOW%;;ifu_top_i1/cp_laddr(0);GuestBusLBC(memorymappedI/O)Interface;;
#;;IFUTOP;;;std_ulogic_vector;31;0;S;cp_laddr;;ifu_top_i1/cp_laddr(31:1)=(31:1);GuestBusLBC(memorymappedI/O)Interface;;
#;;CPU;;;std_ulogic_vector;31;0;S;cp_laddr;cpu_i1/cp_laddro;;LBCinterfacetobeusecurrentlybyGuestBus;;
;;;;;;;;;;;;;;
;;IFUTOP;;;std_ulogic_vector;6;0;S;cp_lcmd;inst_ef/cp_lcmd;inst_eac/cp_lcmd(6)=(6);GuestBusLBC(memorymappedI/O)Interface;;
;;IFUTOP;;;std_ulogic_vector;5;0;S;%LOW_BUS%;;inst_eac/cp_lcmd(5:0)=(5:0);;;
;;;;;;;;;;;;;;
;;IFUTOP;;;std_ulogic;;;S;%LOW%;;inst_eac/cp_laddr(0);GuestBusLBC(memorymappedI/O)Interface;;
;;IFUTOP;;;std_ulogic_vector;31;0;S;cp_laddr;;inst_eac/cp_laddr(31:1)=(31:1);GuestBusLBC(memorymappedI/O)Interface;;
;;CPU;;;std_ulogic_vector;31;0;S;cp_laddr;inst_ef/cp_laddro;;LBCinterfacetobeusecurrentlybyGuestBus;;
;;;;;;;;;;;;;;
#acg_systime_init;;;;;;;;;;;;;;
#;;CGU;;;std_ulogic_vector;30;0;S;acg_systime_init;;cgu_logic_i1/acg_systime_init;ADPinterface;;
#;;ADP58;;;std_ulogic_vector;30;0;S;acg_systime_init;adp58_i1/acg_systime_init;;Scan;;
;;;;;;;;;;;;;;
;;CGU;;;std_ulogic_vector;30;0;S;acg_systime_init;;inst_edb/acg_systime_init;ADPinterface;;
;;ADP58;;;std_ulogic_vector;30;0;S;acg_systime_init;inst_eg/acg_systime_init;;Scan;;
;;;;;;;;;;;;;;
# cgs_ramclk;;;;;;;;;;;;;;
#;;CGU;;;std_ulogic;;;S;cgs_ramclk;cgu_macro_i1/cgs_ramclk;;ClockSignals;;
#;;I58CORE;;;std_ulogic;;;O;cgs_ramclk;i58_core_i1/cgs_ramclk;;ESDRAMInterface;;
#;;I58IOLOGIC;;;std_ulogic;;;S;cgs_ramclk;;i58_io_logic_i1/cgs_ramclk;;;
;;CGU;;;std_ulogic;;;S;cgs_ramclk;inst_eda/cgs_ramclk;;ClockSignals;;
;;I58CORE;;;std_ulogic;;;O;cgs_ramclk;inst_e/cgs_ramclk;;ESDRAMInterface;;
;;I58IOLOGIC;;;std_ulogic;;;S;cgs_ramclk;;inst_ee/cgs_ramclk;;;
;;;;;;;;;;;;;;
;;;;;;;;;;;;;;
# vclkl27;;;;;;;;;;;;;;
#;;CGU;;;std_ulogic;;;S;vclkl27;cgu_macro_i1/vclkl27;cgu_logic_i1/vclkl27;ClockSignals;;
#;;I58CORE;Clock;vclkl27;std_ulogic;;;O;vclkl27;i58_core_i1/vclkl27;;ClocksforMacros;;
#;;VPU;;;std_ulogic;;;S;vclkl27;;vpu_i1/vclkl27;globalsignaldefinitons;;
#;;CVI;;;std_ulogic;;;S;vclkl27;;cvi_i1/vclkl27,vid_enc_i1/vclkl27;clock,reset&powerdown;;
;;CGU;;;std_ulogic;;;S;vclkl27;inst_eda/vclkl27;inst_edb/vclkl27;ClockSignals;;
;;I58CORE;Clock;vclkl27;std_ulogic;;;O;vclkl27;inst_e/vclkl27;;ClocksforMacros;;
;;VPU;;;std_ulogic;;;S;vclkl27;;inst_ebb/vclkl27;globalsignaldefinitons;;
;;CVI;;;std_ulogic;;;S;vclkl27;;inst_eba/vclkl27,inst_eb/vclkl27;clock,reset&powerdown;;
;;;;;;;;;;;;;;
#tap_reset_n_o;;;;;;;;;;;;;;
#;;CPU;;;std_ulogic;;;S;tap_reset_n_o;cpu_i1/tap_reset_n_o;cpu_i1/tap_reset_n;RESETports;;
;;CPU;;;std_ulogic;;;S;tap_reset_n_o;inst_ef/tap_reset_n_o;inst_ef/tap_reset_n;RESETports;;
;;;;;;;;;;;;;;
#si_vclkx2;;;;;;;;;;;;;;
#;;I58IOLOGIC;;;std_ulogic;;;S;si_vclkx2;;i58_io_logic_i1/si_vclkx2;;;
#;;I58CORE;;;std_ulogic;;;I;si_vclkx2;;i58_core_i1/si_vclkx2;DigitalVideoPort;;
;;;;;;;;;;;;;;
;;I58IOLOGIC;;;std_ulogic;;;S;si_vclkx2;;inst_ee/si_vclkx2;;;
;;I58CORE;;;std_ulogic;;;I;si_vclkx2;;inst_e/si_vclkx2;DigitalVideoPort;;
;;;;;;;;;;;;;;
#tmi_sbist_fail;;;;;;;;;;;;;;
#;;I58IOLOGIC;;;std_ulogic_vector;12;0;S;tmi_sbist_fail;vpu_i1/mbist_sum_fail_o=(12),cvi_i1/mbist_vcd_fail_o=(11),cvi_i1/mbist_aci_fail_o=(10),ga_i1/mbist_fifo_fail_o=(9),ga_i1/mbist_clut_fail_o=(8),ifu_top_i1/ema_bist_fail=(7),ifu_top_i1/ifu_bist_fail=(6),ifu_top_i1/tsd_bist_fail=(5),ifu_top_i1/pdu_bist_fail1=(4),ifu_top_i1/pdu_bist_fail0=(3),ifu_top_i1/mcu_bist_fail=(2),ifu_top_i1/cpu_bist_fail=(1),ifu_top_i1/adp_bist_fail=(0);i58_io_logic_i1/tmi_sbist_fail, ifu_top_i1/cvi_sbist_fail0=(10), ifu_top_i1/cvi_sbist_fail1=(11), ifu_top_i1/ga_sbist_fail1=(9), ifu_top_i1/ga_sbist_fail0=(8);;;
;;;;;;;;;;;;;;
;;I58IOLOGIC;;;std_ulogic_vector;12;0;S;tmi_sbist_fail;"inst_ebb/mbist_sum_fail_o=(12),
inst_eba/mbist_vcd_fail_o=(11),
inst_eba/mbist_aci_fail_o=(10),
inst_eaa/mbist_fifo_fail_o=(9),
inst_eaa/mbist_clut_fail_o=(8),
inst_eac/ema_bist_fail=(7),
inst_eac/ifu_bist_fail=(6),
inst_eac/tsd_bist_fail=(5),
inst_eac/pdu_bist_fail1=(4),
inst_eac/pdu_bist_fail0=(3),
inst_eac/mcu_bist_fail=(2),
inst_eac/cpu_bist_fail=(1),
inst_eac/adp_bist_fail=(0)";"inst_ee/tmi_sbist_fail, 
inst_eac/cvi_sbist_fail0=(10), 
inst_eac/cvi_sbist_fail1=(11), 
inst_eac/ga_sbist_fail1=(9),
inst_eac/ga_sbist_fail0=(8)";;;
