
Lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a44  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08003cdc  08003cdc  00004cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003d10  08003d10  00004d10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003d18  08003d18  00004d18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08003d1c  08003d1c  00004d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000002c  24000000  08003d20  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000000cc  2400002c  08003d4c  0000502c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240000f8  08003d4c  000050f8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000502c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000f365  00000000  00000000  0000505a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00001d8d  00000000  00000000  000143bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000a70  00000000  00000000  00016150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000800  00000000  00000000  00016bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003658d  00000000  00000000  000173c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000e397  00000000  00000000  0004d94d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00159b7f  00000000  00000000  0005bce4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001b5863  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002a5c  00000000  00000000  001b58a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005e  00000000  00000000  001b8304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400002c 	.word	0x2400002c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08003cc4 	.word	0x08003cc4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000030 	.word	0x24000030
 80002d4:	08003cc4 	.word	0x08003cc4

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000608:	f000 fc58 	bl	8000ebc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060c:	f000 f836 	bl	800067c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000610:	f000 f8b0 	bl	8000774 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_BLUE);
 8000614:	2001      	movs	r0, #1
 8000616:	f000 fa5f 	bl	8000ad8 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 800061a:	2002      	movs	r0, #2
 800061c:	f000 fa5c 	bl	8000ad8 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000620:	2101      	movs	r1, #1
 8000622:	2000      	movs	r0, #0
 8000624:	f000 faf8 	bl	8000c18 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000628:	4b12      	ldr	r3, [pc, #72]	@ (8000674 <main+0x70>)
 800062a:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800062e:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000630:	4b10      	ldr	r3, [pc, #64]	@ (8000674 <main+0x70>)
 8000632:	2200      	movs	r2, #0
 8000634:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000636:	4b0f      	ldr	r3, [pc, #60]	@ (8000674 <main+0x70>)
 8000638:	2200      	movs	r2, #0
 800063a:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 800063c:	4b0d      	ldr	r3, [pc, #52]	@ (8000674 <main+0x70>)
 800063e:	2200      	movs	r2, #0
 8000640:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000642:	4b0c      	ldr	r3, [pc, #48]	@ (8000674 <main+0x70>)
 8000644:	2200      	movs	r2, #0
 8000646:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000648:	490a      	ldr	r1, [pc, #40]	@ (8000674 <main+0x70>)
 800064a:	2000      	movs	r0, #0
 800064c:	f000 fb74 	bl	8000d38 <BSP_COM_Init>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <main+0x56>
  {
    Error_Handler();
 8000656:	f000 f905 	bl	8000864 <Error_Handler>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin (GPIOB, GPIO_PIN_0);
 800065a:	2101      	movs	r1, #1
 800065c:	4806      	ldr	r0, [pc, #24]	@ (8000678 <main+0x74>)
 800065e:	f001 f82a 	bl	80016b6 <HAL_GPIO_TogglePin>
	  BSP_LED_Toggle(LED_RED);
 8000662:	2002      	movs	r0, #2
 8000664:	f000 faae 	bl	8000bc4 <BSP_LED_Toggle>
	  HAL_Delay (1000);   /* Insert delay 100 ms */
 8000668:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800066c:	f000 fcb8 	bl	8000fe0 <HAL_Delay>
	  HAL_GPIO_TogglePin (GPIOB, GPIO_PIN_0);
 8000670:	bf00      	nop
 8000672:	e7f2      	b.n	800065a <main+0x56>
 8000674:	24000048 	.word	0x24000048
 8000678:	58020400 	.word	0x58020400

0800067c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b09c      	sub	sp, #112	@ 0x70
 8000680:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000682:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000686:	224c      	movs	r2, #76	@ 0x4c
 8000688:	2100      	movs	r1, #0
 800068a:	4618      	mov	r0, r3
 800068c:	f003 faee 	bl	8003c6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000690:	1d3b      	adds	r3, r7, #4
 8000692:	2220      	movs	r2, #32
 8000694:	2100      	movs	r1, #0
 8000696:	4618      	mov	r0, r3
 8000698:	f003 fae8 	bl	8003c6c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800069c:	2002      	movs	r0, #2
 800069e:	f001 f825 	bl	80016ec <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80006a2:	2300      	movs	r3, #0
 80006a4:	603b      	str	r3, [r7, #0]
 80006a6:	4b31      	ldr	r3, [pc, #196]	@ (800076c <SystemClock_Config+0xf0>)
 80006a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006aa:	4a30      	ldr	r2, [pc, #192]	@ (800076c <SystemClock_Config+0xf0>)
 80006ac:	f023 0301 	bic.w	r3, r3, #1
 80006b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80006b2:	4b2e      	ldr	r3, [pc, #184]	@ (800076c <SystemClock_Config+0xf0>)
 80006b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006b6:	f003 0301 	and.w	r3, r3, #1
 80006ba:	603b      	str	r3, [r7, #0]
 80006bc:	4b2c      	ldr	r3, [pc, #176]	@ (8000770 <SystemClock_Config+0xf4>)
 80006be:	699b      	ldr	r3, [r3, #24]
 80006c0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006c4:	4a2a      	ldr	r2, [pc, #168]	@ (8000770 <SystemClock_Config+0xf4>)
 80006c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006ca:	6193      	str	r3, [r2, #24]
 80006cc:	4b28      	ldr	r3, [pc, #160]	@ (8000770 <SystemClock_Config+0xf4>)
 80006ce:	699b      	ldr	r3, [r3, #24]
 80006d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006d4:	603b      	str	r3, [r7, #0]
 80006d6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80006d8:	bf00      	nop
 80006da:	4b25      	ldr	r3, [pc, #148]	@ (8000770 <SystemClock_Config+0xf4>)
 80006dc:	699b      	ldr	r3, [r3, #24]
 80006de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80006e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80006e6:	d1f8      	bne.n	80006da <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006e8:	2302      	movs	r3, #2
 80006ea:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80006ec:	2301      	movs	r3, #1
 80006ee:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f0:	2340      	movs	r3, #64	@ 0x40
 80006f2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f4:	2302      	movs	r3, #2
 80006f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006f8:	2300      	movs	r3, #0
 80006fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006fc:	2304      	movs	r3, #4
 80006fe:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000700:	230a      	movs	r3, #10
 8000702:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000704:	2302      	movs	r3, #2
 8000706:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000708:	2304      	movs	r3, #4
 800070a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800070c:	2302      	movs	r3, #2
 800070e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000710:	230c      	movs	r3, #12
 8000712:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000714:	2302      	movs	r3, #2
 8000716:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000718:	2300      	movs	r3, #0
 800071a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800071c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000720:	4618      	mov	r0, r3
 8000722:	f001 f81d 	bl	8001760 <HAL_RCC_OscConfig>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800072c:	f000 f89a 	bl	8000864 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000730:	233f      	movs	r3, #63	@ 0x3f
 8000732:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000734:	2303      	movs	r3, #3
 8000736:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000738:	2300      	movs	r3, #0
 800073a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800073c:	2300      	movs	r3, #0
 800073e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000740:	2300      	movs	r3, #0
 8000742:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000744:	2300      	movs	r3, #0
 8000746:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000748:	2300      	movs	r3, #0
 800074a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800074c:	2300      	movs	r3, #0
 800074e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000750:	1d3b      	adds	r3, r7, #4
 8000752:	2101      	movs	r1, #1
 8000754:	4618      	mov	r0, r3
 8000756:	f001 fc5d 	bl	8002014 <HAL_RCC_ClockConfig>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000760:	f000 f880 	bl	8000864 <Error_Handler>
  }
}
 8000764:	bf00      	nop
 8000766:	3770      	adds	r7, #112	@ 0x70
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	58000400 	.word	0x58000400
 8000770:	58024800 	.word	0x58024800

08000774 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b08a      	sub	sp, #40	@ 0x28
 8000778:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800077a:	f107 0314 	add.w	r3, r7, #20
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	605a      	str	r2, [r3, #4]
 8000784:	609a      	str	r2, [r3, #8]
 8000786:	60da      	str	r2, [r3, #12]
 8000788:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800078a:	4b33      	ldr	r3, [pc, #204]	@ (8000858 <MX_GPIO_Init+0xe4>)
 800078c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000790:	4a31      	ldr	r2, [pc, #196]	@ (8000858 <MX_GPIO_Init+0xe4>)
 8000792:	f043 0304 	orr.w	r3, r3, #4
 8000796:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800079a:	4b2f      	ldr	r3, [pc, #188]	@ (8000858 <MX_GPIO_Init+0xe4>)
 800079c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007a0:	f003 0304 	and.w	r3, r3, #4
 80007a4:	613b      	str	r3, [r7, #16]
 80007a6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007a8:	4b2b      	ldr	r3, [pc, #172]	@ (8000858 <MX_GPIO_Init+0xe4>)
 80007aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007ae:	4a2a      	ldr	r2, [pc, #168]	@ (8000858 <MX_GPIO_Init+0xe4>)
 80007b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007b8:	4b27      	ldr	r3, [pc, #156]	@ (8000858 <MX_GPIO_Init+0xe4>)
 80007ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007c2:	60fb      	str	r3, [r7, #12]
 80007c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007c6:	4b24      	ldr	r3, [pc, #144]	@ (8000858 <MX_GPIO_Init+0xe4>)
 80007c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007cc:	4a22      	ldr	r2, [pc, #136]	@ (8000858 <MX_GPIO_Init+0xe4>)
 80007ce:	f043 0302 	orr.w	r3, r3, #2
 80007d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007d6:	4b20      	ldr	r3, [pc, #128]	@ (8000858 <MX_GPIO_Init+0xe4>)
 80007d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007dc:	f003 0302 	and.w	r3, r3, #2
 80007e0:	60bb      	str	r3, [r7, #8]
 80007e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007e4:	4b1c      	ldr	r3, [pc, #112]	@ (8000858 <MX_GPIO_Init+0xe4>)
 80007e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007ea:	4a1b      	ldr	r2, [pc, #108]	@ (8000858 <MX_GPIO_Init+0xe4>)
 80007ec:	f043 0310 	orr.w	r3, r3, #16
 80007f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007f4:	4b18      	ldr	r3, [pc, #96]	@ (8000858 <MX_GPIO_Init+0xe4>)
 80007f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007fa:	f003 0310 	and.w	r3, r3, #16
 80007fe:	607b      	str	r3, [r7, #4]
 8000800:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8000802:	2200      	movs	r2, #0
 8000804:	2101      	movs	r1, #1
 8000806:	4815      	ldr	r0, [pc, #84]	@ (800085c <MX_GPIO_Init+0xe8>)
 8000808:	f000 ff3c 	bl	8001684 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Green_LED_GPIO_Port, Green_LED_Pin, GPIO_PIN_RESET);
 800080c:	2200      	movs	r2, #0
 800080e:	2102      	movs	r1, #2
 8000810:	4813      	ldr	r0, [pc, #76]	@ (8000860 <MX_GPIO_Init+0xec>)
 8000812:	f000 ff37 	bl	8001684 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RED_LED_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin;
 8000816:	2301      	movs	r3, #1
 8000818:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800081a:	2301      	movs	r3, #1
 800081c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081e:	2300      	movs	r3, #0
 8000820:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000822:	2303      	movs	r3, #3
 8000824:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RED_LED_GPIO_Port, &GPIO_InitStruct);
 8000826:	f107 0314 	add.w	r3, r7, #20
 800082a:	4619      	mov	r1, r3
 800082c:	480b      	ldr	r0, [pc, #44]	@ (800085c <MX_GPIO_Init+0xe8>)
 800082e:	f000 fd79 	bl	8001324 <HAL_GPIO_Init>

  /*Configure GPIO pin : Green_LED_Pin */
  GPIO_InitStruct.Pin = Green_LED_Pin;
 8000832:	2302      	movs	r3, #2
 8000834:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000836:	2301      	movs	r3, #1
 8000838:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800083e:	2303      	movs	r3, #3
 8000840:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Green_LED_GPIO_Port, &GPIO_InitStruct);
 8000842:	f107 0314 	add.w	r3, r7, #20
 8000846:	4619      	mov	r1, r3
 8000848:	4805      	ldr	r0, [pc, #20]	@ (8000860 <MX_GPIO_Init+0xec>)
 800084a:	f000 fd6b 	bl	8001324 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800084e:	bf00      	nop
 8000850:	3728      	adds	r7, #40	@ 0x28
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	58024400 	.word	0x58024400
 800085c:	58020400 	.word	0x58020400
 8000860:	58021000 	.word	0x58021000

08000864 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000868:	b672      	cpsid	i
}
 800086a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800086c:	bf00      	nop
 800086e:	e7fd      	b.n	800086c <Error_Handler+0x8>

08000870 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000876:	4b0a      	ldr	r3, [pc, #40]	@ (80008a0 <HAL_MspInit+0x30>)
 8000878:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800087c:	4a08      	ldr	r2, [pc, #32]	@ (80008a0 <HAL_MspInit+0x30>)
 800087e:	f043 0302 	orr.w	r3, r3, #2
 8000882:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000886:	4b06      	ldr	r3, [pc, #24]	@ (80008a0 <HAL_MspInit+0x30>)
 8000888:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800088c:	f003 0302 	and.w	r3, r3, #2
 8000890:	607b      	str	r3, [r7, #4]
 8000892:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000894:	bf00      	nop
 8000896:	370c      	adds	r7, #12
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr
 80008a0:	58024400 	.word	0x58024400

080008a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008a8:	bf00      	nop
 80008aa:	e7fd      	b.n	80008a8 <NMI_Handler+0x4>

080008ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008b0:	bf00      	nop
 80008b2:	e7fd      	b.n	80008b0 <HardFault_Handler+0x4>

080008b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008b8:	bf00      	nop
 80008ba:	e7fd      	b.n	80008b8 <MemManage_Handler+0x4>

080008bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008c0:	bf00      	nop
 80008c2:	e7fd      	b.n	80008c0 <BusFault_Handler+0x4>

080008c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008c8:	bf00      	nop
 80008ca:	e7fd      	b.n	80008c8 <UsageFault_Handler+0x4>

080008cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008d0:	bf00      	nop
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr

080008da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008da:	b480      	push	{r7}
 80008dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008de:	bf00      	nop
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr

080008e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008ec:	bf00      	nop
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr

080008f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008f6:	b580      	push	{r7, lr}
 80008f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008fa:	f000 fb51 	bl	8000fa0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008fe:	bf00      	nop
 8000900:	bd80      	pop	{r7, pc}

08000902 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000902:	b580      	push	{r7, lr}
 8000904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000906:	2000      	movs	r0, #0
 8000908:	f000 f9f8 	bl	8000cfc <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800090c:	bf00      	nop
 800090e:	bd80      	pop	{r7, pc}

08000910 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000914:	4b43      	ldr	r3, [pc, #268]	@ (8000a24 <SystemInit+0x114>)
 8000916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800091a:	4a42      	ldr	r2, [pc, #264]	@ (8000a24 <SystemInit+0x114>)
 800091c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000920:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000924:	4b40      	ldr	r3, [pc, #256]	@ (8000a28 <SystemInit+0x118>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	f003 030f 	and.w	r3, r3, #15
 800092c:	2b06      	cmp	r3, #6
 800092e:	d807      	bhi.n	8000940 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000930:	4b3d      	ldr	r3, [pc, #244]	@ (8000a28 <SystemInit+0x118>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	f023 030f 	bic.w	r3, r3, #15
 8000938:	4a3b      	ldr	r2, [pc, #236]	@ (8000a28 <SystemInit+0x118>)
 800093a:	f043 0307 	orr.w	r3, r3, #7
 800093e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000940:	4b3a      	ldr	r3, [pc, #232]	@ (8000a2c <SystemInit+0x11c>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a39      	ldr	r2, [pc, #228]	@ (8000a2c <SystemInit+0x11c>)
 8000946:	f043 0301 	orr.w	r3, r3, #1
 800094a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800094c:	4b37      	ldr	r3, [pc, #220]	@ (8000a2c <SystemInit+0x11c>)
 800094e:	2200      	movs	r2, #0
 8000950:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000952:	4b36      	ldr	r3, [pc, #216]	@ (8000a2c <SystemInit+0x11c>)
 8000954:	681a      	ldr	r2, [r3, #0]
 8000956:	4935      	ldr	r1, [pc, #212]	@ (8000a2c <SystemInit+0x11c>)
 8000958:	4b35      	ldr	r3, [pc, #212]	@ (8000a30 <SystemInit+0x120>)
 800095a:	4013      	ands	r3, r2
 800095c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800095e:	4b32      	ldr	r3, [pc, #200]	@ (8000a28 <SystemInit+0x118>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	f003 0308 	and.w	r3, r3, #8
 8000966:	2b00      	cmp	r3, #0
 8000968:	d007      	beq.n	800097a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800096a:	4b2f      	ldr	r3, [pc, #188]	@ (8000a28 <SystemInit+0x118>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	f023 030f 	bic.w	r3, r3, #15
 8000972:	4a2d      	ldr	r2, [pc, #180]	@ (8000a28 <SystemInit+0x118>)
 8000974:	f043 0307 	orr.w	r3, r3, #7
 8000978:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800097a:	4b2c      	ldr	r3, [pc, #176]	@ (8000a2c <SystemInit+0x11c>)
 800097c:	2200      	movs	r2, #0
 800097e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000980:	4b2a      	ldr	r3, [pc, #168]	@ (8000a2c <SystemInit+0x11c>)
 8000982:	2200      	movs	r2, #0
 8000984:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000986:	4b29      	ldr	r3, [pc, #164]	@ (8000a2c <SystemInit+0x11c>)
 8000988:	2200      	movs	r2, #0
 800098a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800098c:	4b27      	ldr	r3, [pc, #156]	@ (8000a2c <SystemInit+0x11c>)
 800098e:	4a29      	ldr	r2, [pc, #164]	@ (8000a34 <SystemInit+0x124>)
 8000990:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000992:	4b26      	ldr	r3, [pc, #152]	@ (8000a2c <SystemInit+0x11c>)
 8000994:	4a28      	ldr	r2, [pc, #160]	@ (8000a38 <SystemInit+0x128>)
 8000996:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000998:	4b24      	ldr	r3, [pc, #144]	@ (8000a2c <SystemInit+0x11c>)
 800099a:	4a28      	ldr	r2, [pc, #160]	@ (8000a3c <SystemInit+0x12c>)
 800099c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800099e:	4b23      	ldr	r3, [pc, #140]	@ (8000a2c <SystemInit+0x11c>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80009a4:	4b21      	ldr	r3, [pc, #132]	@ (8000a2c <SystemInit+0x11c>)
 80009a6:	4a25      	ldr	r2, [pc, #148]	@ (8000a3c <SystemInit+0x12c>)
 80009a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80009aa:	4b20      	ldr	r3, [pc, #128]	@ (8000a2c <SystemInit+0x11c>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80009b0:	4b1e      	ldr	r3, [pc, #120]	@ (8000a2c <SystemInit+0x11c>)
 80009b2:	4a22      	ldr	r2, [pc, #136]	@ (8000a3c <SystemInit+0x12c>)
 80009b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80009b6:	4b1d      	ldr	r3, [pc, #116]	@ (8000a2c <SystemInit+0x11c>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80009bc:	4b1b      	ldr	r3, [pc, #108]	@ (8000a2c <SystemInit+0x11c>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a1a      	ldr	r2, [pc, #104]	@ (8000a2c <SystemInit+0x11c>)
 80009c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80009c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80009c8:	4b18      	ldr	r3, [pc, #96]	@ (8000a2c <SystemInit+0x11c>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80009ce:	4b1c      	ldr	r3, [pc, #112]	@ (8000a40 <SystemInit+0x130>)
 80009d0:	681a      	ldr	r2, [r3, #0]
 80009d2:	4b1c      	ldr	r3, [pc, #112]	@ (8000a44 <SystemInit+0x134>)
 80009d4:	4013      	ands	r3, r2
 80009d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80009da:	d202      	bcs.n	80009e2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80009dc:	4b1a      	ldr	r3, [pc, #104]	@ (8000a48 <SystemInit+0x138>)
 80009de:	2201      	movs	r2, #1
 80009e0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80009e2:	4b12      	ldr	r3, [pc, #72]	@ (8000a2c <SystemInit+0x11c>)
 80009e4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80009e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d113      	bne.n	8000a18 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80009f0:	4b0e      	ldr	r3, [pc, #56]	@ (8000a2c <SystemInit+0x11c>)
 80009f2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80009f6:	4a0d      	ldr	r2, [pc, #52]	@ (8000a2c <SystemInit+0x11c>)
 80009f8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80009fc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000a00:	4b12      	ldr	r3, [pc, #72]	@ (8000a4c <SystemInit+0x13c>)
 8000a02:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000a06:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000a08:	4b08      	ldr	r3, [pc, #32]	@ (8000a2c <SystemInit+0x11c>)
 8000a0a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a0e:	4a07      	ldr	r2, [pc, #28]	@ (8000a2c <SystemInit+0x11c>)
 8000a10:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000a14:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000a18:	bf00      	nop
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop
 8000a24:	e000ed00 	.word	0xe000ed00
 8000a28:	52002000 	.word	0x52002000
 8000a2c:	58024400 	.word	0x58024400
 8000a30:	eaf6ed7f 	.word	0xeaf6ed7f
 8000a34:	02020200 	.word	0x02020200
 8000a38:	01ff0000 	.word	0x01ff0000
 8000a3c:	01010280 	.word	0x01010280
 8000a40:	5c001000 	.word	0x5c001000
 8000a44:	ffff0000 	.word	0xffff0000
 8000a48:	51008108 	.word	0x51008108
 8000a4c:	52004000 	.word	0x52004000

08000a50 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000a54:	4b09      	ldr	r3, [pc, #36]	@ (8000a7c <ExitRun0Mode+0x2c>)
 8000a56:	68db      	ldr	r3, [r3, #12]
 8000a58:	4a08      	ldr	r2, [pc, #32]	@ (8000a7c <ExitRun0Mode+0x2c>)
 8000a5a:	f043 0302 	orr.w	r3, r3, #2
 8000a5e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000a60:	bf00      	nop
 8000a62:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <ExitRun0Mode+0x2c>)
 8000a64:	685b      	ldr	r3, [r3, #4]
 8000a66:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d0f9      	beq.n	8000a62 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000a6e:	bf00      	nop
 8000a70:	bf00      	nop
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	58024800 	.word	0x58024800

08000a80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000a80:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000abc <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000a84:	f7ff ffe4 	bl	8000a50 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a88:	f7ff ff42 	bl	8000910 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a8c:	480c      	ldr	r0, [pc, #48]	@ (8000ac0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a8e:	490d      	ldr	r1, [pc, #52]	@ (8000ac4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a90:	4a0d      	ldr	r2, [pc, #52]	@ (8000ac8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a94:	e002      	b.n	8000a9c <LoopCopyDataInit>

08000a96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a9a:	3304      	adds	r3, #4

08000a9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000aa0:	d3f9      	bcc.n	8000a96 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aa2:	4a0a      	ldr	r2, [pc, #40]	@ (8000acc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000aa4:	4c0a      	ldr	r4, [pc, #40]	@ (8000ad0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000aa6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000aa8:	e001      	b.n	8000aae <LoopFillZerobss>

08000aaa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aaa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000aac:	3204      	adds	r2, #4

08000aae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ab0:	d3fb      	bcc.n	8000aaa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ab2:	f003 f8e3 	bl	8003c7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ab6:	f7ff fda5 	bl	8000604 <main>
  bx  lr
 8000aba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000abc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000ac0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000ac4:	2400002c 	.word	0x2400002c
  ldr r2, =_sidata
 8000ac8:	08003d20 	.word	0x08003d20
  ldr r2, =_sbss
 8000acc:	2400002c 	.word	0x2400002c
  ldr r4, =_ebss
 8000ad0:	240000f8 	.word	0x240000f8

08000ad4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ad4:	e7fe      	b.n	8000ad4 <ADC3_IRQHandler>
	...

08000ad8 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b08c      	sub	sp, #48	@ 0x30
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000ae6:	79fb      	ldrb	r3, [r7, #7]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d009      	beq.n	8000b00 <BSP_LED_Init+0x28>
 8000aec:	79fb      	ldrb	r3, [r7, #7]
 8000aee:	2b01      	cmp	r3, #1
 8000af0:	d006      	beq.n	8000b00 <BSP_LED_Init+0x28>
 8000af2:	79fb      	ldrb	r3, [r7, #7]
 8000af4:	2b02      	cmp	r3, #2
 8000af6:	d003      	beq.n	8000b00 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000af8:	f06f 0301 	mvn.w	r3, #1
 8000afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000afe:	e055      	b.n	8000bac <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000b00:	79fb      	ldrb	r3, [r7, #7]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d10f      	bne.n	8000b26 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000b06:	4b2c      	ldr	r3, [pc, #176]	@ (8000bb8 <BSP_LED_Init+0xe0>)
 8000b08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b0c:	4a2a      	ldr	r2, [pc, #168]	@ (8000bb8 <BSP_LED_Init+0xe0>)
 8000b0e:	f043 0302 	orr.w	r3, r3, #2
 8000b12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b16:	4b28      	ldr	r3, [pc, #160]	@ (8000bb8 <BSP_LED_Init+0xe0>)
 8000b18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b1c:	f003 0302 	and.w	r3, r3, #2
 8000b20:	617b      	str	r3, [r7, #20]
 8000b22:	697b      	ldr	r3, [r7, #20]
 8000b24:	e021      	b.n	8000b6a <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d10f      	bne.n	8000b4c <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000b2c:	4b22      	ldr	r3, [pc, #136]	@ (8000bb8 <BSP_LED_Init+0xe0>)
 8000b2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b32:	4a21      	ldr	r2, [pc, #132]	@ (8000bb8 <BSP_LED_Init+0xe0>)
 8000b34:	f043 0302 	orr.w	r3, r3, #2
 8000b38:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b3c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bb8 <BSP_LED_Init+0xe0>)
 8000b3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b42:	f003 0302 	and.w	r3, r3, #2
 8000b46:	613b      	str	r3, [r7, #16]
 8000b48:	693b      	ldr	r3, [r7, #16]
 8000b4a:	e00e      	b.n	8000b6a <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000b4c:	4b1a      	ldr	r3, [pc, #104]	@ (8000bb8 <BSP_LED_Init+0xe0>)
 8000b4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b52:	4a19      	ldr	r2, [pc, #100]	@ (8000bb8 <BSP_LED_Init+0xe0>)
 8000b54:	f043 0302 	orr.w	r3, r3, #2
 8000b58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b5c:	4b16      	ldr	r3, [pc, #88]	@ (8000bb8 <BSP_LED_Init+0xe0>)
 8000b5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b62:	f003 0302 	and.w	r3, r3, #2
 8000b66:	60fb      	str	r3, [r7, #12]
 8000b68:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000b6a:	79fb      	ldrb	r3, [r7, #7]
 8000b6c:	4a13      	ldr	r2, [pc, #76]	@ (8000bbc <BSP_LED_Init+0xe4>)
 8000b6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b72:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000b74:	2301      	movs	r3, #1
 8000b76:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b7c:	2303      	movs	r3, #3
 8000b7e:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000b80:	79fb      	ldrb	r3, [r7, #7]
 8000b82:	4a0f      	ldr	r2, [pc, #60]	@ (8000bc0 <BSP_LED_Init+0xe8>)
 8000b84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b88:	f107 0218 	add.w	r2, r7, #24
 8000b8c:	4611      	mov	r1, r2
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f000 fbc8 	bl	8001324 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000b94:	79fb      	ldrb	r3, [r7, #7]
 8000b96:	4a0a      	ldr	r2, [pc, #40]	@ (8000bc0 <BSP_LED_Init+0xe8>)
 8000b98:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000b9c:	79fb      	ldrb	r3, [r7, #7]
 8000b9e:	4a07      	ldr	r2, [pc, #28]	@ (8000bbc <BSP_LED_Init+0xe4>)
 8000ba0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	f000 fd6c 	bl	8001684 <HAL_GPIO_WritePin>
  }

  return ret;
 8000bac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3730      	adds	r7, #48	@ 0x30
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	58024400 	.word	0x58024400
 8000bbc:	08003cec 	.word	0x08003cec
 8000bc0:	2400000c 	.word	0x2400000c

08000bc4 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b084      	sub	sp, #16
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	4603      	mov	r3, r0
 8000bcc:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d009      	beq.n	8000bec <BSP_LED_Toggle+0x28>
 8000bd8:	79fb      	ldrb	r3, [r7, #7]
 8000bda:	2b01      	cmp	r3, #1
 8000bdc:	d006      	beq.n	8000bec <BSP_LED_Toggle+0x28>
 8000bde:	79fb      	ldrb	r3, [r7, #7]
 8000be0:	2b02      	cmp	r3, #2
 8000be2:	d003      	beq.n	8000bec <BSP_LED_Toggle+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000be4:	f06f 0301 	mvn.w	r3, #1
 8000be8:	60fb      	str	r3, [r7, #12]
 8000bea:	e00b      	b.n	8000c04 <BSP_LED_Toggle+0x40>
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8000bec:	79fb      	ldrb	r3, [r7, #7]
 8000bee:	4a08      	ldr	r2, [pc, #32]	@ (8000c10 <BSP_LED_Toggle+0x4c>)
 8000bf0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000bf4:	79fb      	ldrb	r3, [r7, #7]
 8000bf6:	4907      	ldr	r1, [pc, #28]	@ (8000c14 <BSP_LED_Toggle+0x50>)
 8000bf8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	4610      	mov	r0, r2
 8000c00:	f000 fd59 	bl	80016b6 <HAL_GPIO_TogglePin>
  }

  return ret;
 8000c04:	68fb      	ldr	r3, [r7, #12]
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	3710      	adds	r7, #16
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	2400000c 	.word	0x2400000c
 8000c14:	08003cec 	.word	0x08003cec

08000c18 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b088      	sub	sp, #32
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4603      	mov	r3, r0
 8000c20:	460a      	mov	r2, r1
 8000c22:	71fb      	strb	r3, [r7, #7]
 8000c24:	4613      	mov	r3, r2
 8000c26:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000c28:	4b2e      	ldr	r3, [pc, #184]	@ (8000ce4 <BSP_PB_Init+0xcc>)
 8000c2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c2e:	4a2d      	ldr	r2, [pc, #180]	@ (8000ce4 <BSP_PB_Init+0xcc>)
 8000c30:	f043 0304 	orr.w	r3, r3, #4
 8000c34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c38:	4b2a      	ldr	r3, [pc, #168]	@ (8000ce4 <BSP_PB_Init+0xcc>)
 8000c3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c3e:	f003 0304 	and.w	r3, r3, #4
 8000c42:	60bb      	str	r3, [r7, #8]
 8000c44:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8000c46:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c4a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000c4c:	2302      	movs	r3, #2
 8000c4e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c50:	2302      	movs	r3, #2
 8000c52:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000c54:	79bb      	ldrb	r3, [r7, #6]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d10c      	bne.n	8000c74 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8000c5e:	79fb      	ldrb	r3, [r7, #7]
 8000c60:	4a21      	ldr	r2, [pc, #132]	@ (8000ce8 <BSP_PB_Init+0xd0>)
 8000c62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c66:	f107 020c 	add.w	r2, r7, #12
 8000c6a:	4611      	mov	r1, r2
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f000 fb59 	bl	8001324 <HAL_GPIO_Init>
 8000c72:	e031      	b.n	8000cd8 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000c74:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c78:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000c7a:	79fb      	ldrb	r3, [r7, #7]
 8000c7c:	4a1a      	ldr	r2, [pc, #104]	@ (8000ce8 <BSP_PB_Init+0xd0>)
 8000c7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c82:	f107 020c 	add.w	r2, r7, #12
 8000c86:	4611      	mov	r1, r2
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f000 fb4b 	bl	8001324 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000c8e:	79fb      	ldrb	r3, [r7, #7]
 8000c90:	00db      	lsls	r3, r3, #3
 8000c92:	4a16      	ldr	r2, [pc, #88]	@ (8000cec <BSP_PB_Init+0xd4>)
 8000c94:	441a      	add	r2, r3
 8000c96:	79fb      	ldrb	r3, [r7, #7]
 8000c98:	4915      	ldr	r1, [pc, #84]	@ (8000cf0 <BSP_PB_Init+0xd8>)
 8000c9a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4610      	mov	r0, r2
 8000ca2:	f000 fafb 	bl	800129c <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000ca6:	79fb      	ldrb	r3, [r7, #7]
 8000ca8:	00db      	lsls	r3, r3, #3
 8000caa:	4a10      	ldr	r2, [pc, #64]	@ (8000cec <BSP_PB_Init+0xd4>)
 8000cac:	1898      	adds	r0, r3, r2
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	4a10      	ldr	r2, [pc, #64]	@ (8000cf4 <BSP_PB_Init+0xdc>)
 8000cb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	2100      	movs	r1, #0
 8000cba:	f000 fad0 	bl	800125e <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000cbe:	2028      	movs	r0, #40	@ 0x28
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
 8000cc2:	4a0d      	ldr	r2, [pc, #52]	@ (8000cf8 <BSP_PB_Init+0xe0>)
 8000cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cc8:	2200      	movs	r2, #0
 8000cca:	4619      	mov	r1, r3
 8000ccc:	f000 fa93 	bl	80011f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000cd0:	2328      	movs	r3, #40	@ 0x28
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f000 faa9 	bl	800122a <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000cd8:	2300      	movs	r3, #0
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3720      	adds	r7, #32
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	58024400 	.word	0x58024400
 8000ce8:	24000018 	.word	0x24000018
 8000cec:	24000058 	.word	0x24000058
 8000cf0:	08003cf4 	.word	0x08003cf4
 8000cf4:	2400001c 	.word	0x2400001c
 8000cf8:	24000020 	.word	0x24000020

08000cfc <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000d06:	79fb      	ldrb	r3, [r7, #7]
 8000d08:	00db      	lsls	r3, r3, #3
 8000d0a:	4a04      	ldr	r2, [pc, #16]	@ (8000d1c <BSP_PB_IRQHandler+0x20>)
 8000d0c:	4413      	add	r3, r2
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f000 fad8 	bl	80012c4 <HAL_EXTI_IRQHandler>
}
 8000d14:	bf00      	nop
 8000d16:	3708      	adds	r7, #8
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	24000058 	.word	0x24000058

08000d20 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	4603      	mov	r3, r0
 8000d28:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000d2a:	bf00      	nop
 8000d2c:	370c      	adds	r7, #12
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
	...

08000d38 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	4603      	mov	r3, r0
 8000d40:	6039      	str	r1, [r7, #0]
 8000d42:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000d44:	2300      	movs	r3, #0
 8000d46:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8000d48:	79fb      	ldrb	r3, [r7, #7]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d003      	beq.n	8000d56 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000d4e:	f06f 0301 	mvn.w	r3, #1
 8000d52:	60fb      	str	r3, [r7, #12]
 8000d54:	e018      	b.n	8000d88 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	2294      	movs	r2, #148	@ 0x94
 8000d5a:	fb02 f303 	mul.w	r3, r2, r3
 8000d5e:	4a0d      	ldr	r2, [pc, #52]	@ (8000d94 <BSP_COM_Init+0x5c>)
 8000d60:	4413      	add	r3, r2
 8000d62:	4618      	mov	r0, r3
 8000d64:	f000 f852 	bl	8000e0c <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000d68:	79fb      	ldrb	r3, [r7, #7]
 8000d6a:	2294      	movs	r2, #148	@ 0x94
 8000d6c:	fb02 f303 	mul.w	r3, r2, r3
 8000d70:	4a08      	ldr	r2, [pc, #32]	@ (8000d94 <BSP_COM_Init+0x5c>)
 8000d72:	4413      	add	r3, r2
 8000d74:	6839      	ldr	r1, [r7, #0]
 8000d76:	4618      	mov	r0, r3
 8000d78:	f000 f80e 	bl	8000d98 <MX_USART3_Init>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d002      	beq.n	8000d88 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8000d82:	f06f 0303 	mvn.w	r3, #3
 8000d86:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000d88:	68fb      	ldr	r3, [r7, #12]
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	3710      	adds	r7, #16
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	24000060 	.word	0x24000060

08000d98 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8000da2:	4b15      	ldr	r3, [pc, #84]	@ (8000df8 <MX_USART3_Init+0x60>)
 8000da4:	681a      	ldr	r2, [r3, #0]
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	220c      	movs	r2, #12
 8000db6:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	895b      	ldrh	r3, [r3, #10]
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	685a      	ldr	r2, [r3, #4]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	891b      	ldrh	r3, [r3, #8]
 8000dce:	461a      	mov	r2, r3
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	899b      	ldrh	r3, [r3, #12]
 8000dd8:	461a      	mov	r2, r3
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000de4:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f001 ff5e 	bl	8002ca8 <HAL_UART_Init>
 8000dec:	4603      	mov	r3, r0
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	24000008 	.word	0x24000008

08000dfc <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8000e00:	2000      	movs	r0, #0
 8000e02:	f7ff ff8d 	bl	8000d20 <BSP_PB_Callback>
}
 8000e06:	bf00      	nop
 8000e08:	bd80      	pop	{r7, pc}
	...

08000e0c <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b08a      	sub	sp, #40	@ 0x28
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000e14:	4b27      	ldr	r3, [pc, #156]	@ (8000eb4 <COM1_MspInit+0xa8>)
 8000e16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e1a:	4a26      	ldr	r2, [pc, #152]	@ (8000eb4 <COM1_MspInit+0xa8>)
 8000e1c:	f043 0308 	orr.w	r3, r3, #8
 8000e20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e24:	4b23      	ldr	r3, [pc, #140]	@ (8000eb4 <COM1_MspInit+0xa8>)
 8000e26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e2a:	f003 0308 	and.w	r3, r3, #8
 8000e2e:	613b      	str	r3, [r7, #16]
 8000e30:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8000e32:	4b20      	ldr	r3, [pc, #128]	@ (8000eb4 <COM1_MspInit+0xa8>)
 8000e34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e38:	4a1e      	ldr	r2, [pc, #120]	@ (8000eb4 <COM1_MspInit+0xa8>)
 8000e3a:	f043 0308 	orr.w	r3, r3, #8
 8000e3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e42:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb4 <COM1_MspInit+0xa8>)
 8000e44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e48:	f003 0308 	and.w	r3, r3, #8
 8000e4c:	60fb      	str	r3, [r7, #12]
 8000e4e:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8000e50:	4b18      	ldr	r3, [pc, #96]	@ (8000eb4 <COM1_MspInit+0xa8>)
 8000e52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e56:	4a17      	ldr	r2, [pc, #92]	@ (8000eb4 <COM1_MspInit+0xa8>)
 8000e58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e5c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000e60:	4b14      	ldr	r3, [pc, #80]	@ (8000eb4 <COM1_MspInit+0xa8>)
 8000e62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e66:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e6a:	60bb      	str	r3, [r7, #8]
 8000e6c:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8000e6e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e72:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000e74:	2302      	movs	r3, #2
 8000e76:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e78:	2302      	movs	r3, #2
 8000e7a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000e80:	2307      	movs	r3, #7
 8000e82:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000e84:	f107 0314 	add.w	r3, r7, #20
 8000e88:	4619      	mov	r1, r3
 8000e8a:	480b      	ldr	r0, [pc, #44]	@ (8000eb8 <COM1_MspInit+0xac>)
 8000e8c:	f000 fa4a 	bl	8001324 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8000e90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e94:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000e96:	2302      	movs	r3, #2
 8000e98:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000e9a:	2307      	movs	r3, #7
 8000e9c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000e9e:	f107 0314 	add.w	r3, r7, #20
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	4804      	ldr	r0, [pc, #16]	@ (8000eb8 <COM1_MspInit+0xac>)
 8000ea6:	f000 fa3d 	bl	8001324 <HAL_GPIO_Init>
}
 8000eaa:	bf00      	nop
 8000eac:	3728      	adds	r7, #40	@ 0x28
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	58024400 	.word	0x58024400
 8000eb8:	58020c00 	.word	0x58020c00

08000ebc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ec2:	2003      	movs	r0, #3
 8000ec4:	f000 f98c 	bl	80011e0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000ec8:	f001 fa5a 	bl	8002380 <HAL_RCC_GetSysClockFreq>
 8000ecc:	4602      	mov	r2, r0
 8000ece:	4b15      	ldr	r3, [pc, #84]	@ (8000f24 <HAL_Init+0x68>)
 8000ed0:	699b      	ldr	r3, [r3, #24]
 8000ed2:	0a1b      	lsrs	r3, r3, #8
 8000ed4:	f003 030f 	and.w	r3, r3, #15
 8000ed8:	4913      	ldr	r1, [pc, #76]	@ (8000f28 <HAL_Init+0x6c>)
 8000eda:	5ccb      	ldrb	r3, [r1, r3]
 8000edc:	f003 031f 	and.w	r3, r3, #31
 8000ee0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ee4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000ee6:	4b0f      	ldr	r3, [pc, #60]	@ (8000f24 <HAL_Init+0x68>)
 8000ee8:	699b      	ldr	r3, [r3, #24]
 8000eea:	f003 030f 	and.w	r3, r3, #15
 8000eee:	4a0e      	ldr	r2, [pc, #56]	@ (8000f28 <HAL_Init+0x6c>)
 8000ef0:	5cd3      	ldrb	r3, [r2, r3]
 8000ef2:	f003 031f 	and.w	r3, r3, #31
 8000ef6:	687a      	ldr	r2, [r7, #4]
 8000ef8:	fa22 f303 	lsr.w	r3, r2, r3
 8000efc:	4a0b      	ldr	r2, [pc, #44]	@ (8000f2c <HAL_Init+0x70>)
 8000efe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000f00:	4a0b      	ldr	r2, [pc, #44]	@ (8000f30 <HAL_Init+0x74>)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f06:	2000      	movs	r0, #0
 8000f08:	f000 f814 	bl	8000f34 <HAL_InitTick>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000f12:	2301      	movs	r3, #1
 8000f14:	e002      	b.n	8000f1c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000f16:	f7ff fcab 	bl	8000870 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f1a:	2300      	movs	r3, #0
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	3708      	adds	r7, #8
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	58024400 	.word	0x58024400
 8000f28:	08003cdc 	.word	0x08003cdc
 8000f2c:	24000004 	.word	0x24000004
 8000f30:	24000000 	.word	0x24000000

08000f34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000f3c:	4b15      	ldr	r3, [pc, #84]	@ (8000f94 <HAL_InitTick+0x60>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d101      	bne.n	8000f48 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000f44:	2301      	movs	r3, #1
 8000f46:	e021      	b.n	8000f8c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000f48:	4b13      	ldr	r3, [pc, #76]	@ (8000f98 <HAL_InitTick+0x64>)
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	4b11      	ldr	r3, [pc, #68]	@ (8000f94 <HAL_InitTick+0x60>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	4619      	mov	r1, r3
 8000f52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f56:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f000 f971 	bl	8001246 <HAL_SYSTICK_Config>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e00e      	b.n	8000f8c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2b0f      	cmp	r3, #15
 8000f72:	d80a      	bhi.n	8000f8a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f74:	2200      	movs	r2, #0
 8000f76:	6879      	ldr	r1, [r7, #4]
 8000f78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f7c:	f000 f93b 	bl	80011f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f80:	4a06      	ldr	r2, [pc, #24]	@ (8000f9c <HAL_InitTick+0x68>)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f86:	2300      	movs	r3, #0
 8000f88:	e000      	b.n	8000f8c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000f8a:	2301      	movs	r3, #1
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	24000028 	.word	0x24000028
 8000f98:	24000000 	.word	0x24000000
 8000f9c:	24000024 	.word	0x24000024

08000fa0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000fa4:	4b06      	ldr	r3, [pc, #24]	@ (8000fc0 <HAL_IncTick+0x20>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	461a      	mov	r2, r3
 8000faa:	4b06      	ldr	r3, [pc, #24]	@ (8000fc4 <HAL_IncTick+0x24>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4413      	add	r3, r2
 8000fb0:	4a04      	ldr	r2, [pc, #16]	@ (8000fc4 <HAL_IncTick+0x24>)
 8000fb2:	6013      	str	r3, [r2, #0]
}
 8000fb4:	bf00      	nop
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	24000028 	.word	0x24000028
 8000fc4:	240000f4 	.word	0x240000f4

08000fc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  return uwTick;
 8000fcc:	4b03      	ldr	r3, [pc, #12]	@ (8000fdc <HAL_GetTick+0x14>)
 8000fce:	681b      	ldr	r3, [r3, #0]
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	240000f4 	.word	0x240000f4

08000fe0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fe8:	f7ff ffee 	bl	8000fc8 <HAL_GetTick>
 8000fec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000ff8:	d005      	beq.n	8001006 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8001024 <HAL_Delay+0x44>)
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	461a      	mov	r2, r3
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	4413      	add	r3, r2
 8001004:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001006:	bf00      	nop
 8001008:	f7ff ffde 	bl	8000fc8 <HAL_GetTick>
 800100c:	4602      	mov	r2, r0
 800100e:	68bb      	ldr	r3, [r7, #8]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	68fa      	ldr	r2, [r7, #12]
 8001014:	429a      	cmp	r2, r3
 8001016:	d8f7      	bhi.n	8001008 <HAL_Delay+0x28>
  {
  }
}
 8001018:	bf00      	nop
 800101a:	bf00      	nop
 800101c:	3710      	adds	r7, #16
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	24000028 	.word	0x24000028

08001028 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800102c:	4b03      	ldr	r3, [pc, #12]	@ (800103c <HAL_GetREVID+0x14>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	0c1b      	lsrs	r3, r3, #16
}
 8001032:	4618      	mov	r0, r3
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	5c001000 	.word	0x5c001000

08001040 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001040:	b480      	push	{r7}
 8001042:	b085      	sub	sp, #20
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	f003 0307 	and.w	r3, r3, #7
 800104e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001050:	4b0b      	ldr	r3, [pc, #44]	@ (8001080 <__NVIC_SetPriorityGrouping+0x40>)
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001056:	68ba      	ldr	r2, [r7, #8]
 8001058:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800105c:	4013      	ands	r3, r2
 800105e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001068:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <__NVIC_SetPriorityGrouping+0x44>)
 800106a:	4313      	orrs	r3, r2
 800106c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800106e:	4a04      	ldr	r2, [pc, #16]	@ (8001080 <__NVIC_SetPriorityGrouping+0x40>)
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	60d3      	str	r3, [r2, #12]
}
 8001074:	bf00      	nop
 8001076:	3714      	adds	r7, #20
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	e000ed00 	.word	0xe000ed00
 8001084:	05fa0000 	.word	0x05fa0000

08001088 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800108c:	4b04      	ldr	r3, [pc, #16]	@ (80010a0 <__NVIC_GetPriorityGrouping+0x18>)
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	0a1b      	lsrs	r3, r3, #8
 8001092:	f003 0307 	and.w	r3, r3, #7
}
 8001096:	4618      	mov	r0, r3
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	e000ed00 	.word	0xe000ed00

080010a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80010ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	db0b      	blt.n	80010ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010b6:	88fb      	ldrh	r3, [r7, #6]
 80010b8:	f003 021f 	and.w	r2, r3, #31
 80010bc:	4907      	ldr	r1, [pc, #28]	@ (80010dc <__NVIC_EnableIRQ+0x38>)
 80010be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010c2:	095b      	lsrs	r3, r3, #5
 80010c4:	2001      	movs	r0, #1
 80010c6:	fa00 f202 	lsl.w	r2, r0, r2
 80010ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010ce:	bf00      	nop
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	e000e100 	.word	0xe000e100

080010e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	6039      	str	r1, [r7, #0]
 80010ea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80010ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	db0a      	blt.n	800110a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	b2da      	uxtb	r2, r3
 80010f8:	490c      	ldr	r1, [pc, #48]	@ (800112c <__NVIC_SetPriority+0x4c>)
 80010fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010fe:	0112      	lsls	r2, r2, #4
 8001100:	b2d2      	uxtb	r2, r2
 8001102:	440b      	add	r3, r1
 8001104:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001108:	e00a      	b.n	8001120 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	b2da      	uxtb	r2, r3
 800110e:	4908      	ldr	r1, [pc, #32]	@ (8001130 <__NVIC_SetPriority+0x50>)
 8001110:	88fb      	ldrh	r3, [r7, #6]
 8001112:	f003 030f 	and.w	r3, r3, #15
 8001116:	3b04      	subs	r3, #4
 8001118:	0112      	lsls	r2, r2, #4
 800111a:	b2d2      	uxtb	r2, r2
 800111c:	440b      	add	r3, r1
 800111e:	761a      	strb	r2, [r3, #24]
}
 8001120:	bf00      	nop
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	e000e100 	.word	0xe000e100
 8001130:	e000ed00 	.word	0xe000ed00

08001134 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001134:	b480      	push	{r7}
 8001136:	b089      	sub	sp, #36	@ 0x24
 8001138:	af00      	add	r7, sp, #0
 800113a:	60f8      	str	r0, [r7, #12]
 800113c:	60b9      	str	r1, [r7, #8]
 800113e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	f003 0307 	and.w	r3, r3, #7
 8001146:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	f1c3 0307 	rsb	r3, r3, #7
 800114e:	2b04      	cmp	r3, #4
 8001150:	bf28      	it	cs
 8001152:	2304      	movcs	r3, #4
 8001154:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	3304      	adds	r3, #4
 800115a:	2b06      	cmp	r3, #6
 800115c:	d902      	bls.n	8001164 <NVIC_EncodePriority+0x30>
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	3b03      	subs	r3, #3
 8001162:	e000      	b.n	8001166 <NVIC_EncodePriority+0x32>
 8001164:	2300      	movs	r3, #0
 8001166:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001168:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800116c:	69bb      	ldr	r3, [r7, #24]
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	43da      	mvns	r2, r3
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	401a      	ands	r2, r3
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800117c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	fa01 f303 	lsl.w	r3, r1, r3
 8001186:	43d9      	mvns	r1, r3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800118c:	4313      	orrs	r3, r2
         );
}
 800118e:	4618      	mov	r0, r3
 8001190:	3724      	adds	r7, #36	@ 0x24
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
	...

0800119c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	3b01      	subs	r3, #1
 80011a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011ac:	d301      	bcc.n	80011b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011ae:	2301      	movs	r3, #1
 80011b0:	e00f      	b.n	80011d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011b2:	4a0a      	ldr	r2, [pc, #40]	@ (80011dc <SysTick_Config+0x40>)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	3b01      	subs	r3, #1
 80011b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011ba:	210f      	movs	r1, #15
 80011bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80011c0:	f7ff ff8e 	bl	80010e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011c4:	4b05      	ldr	r3, [pc, #20]	@ (80011dc <SysTick_Config+0x40>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011ca:	4b04      	ldr	r3, [pc, #16]	@ (80011dc <SysTick_Config+0x40>)
 80011cc:	2207      	movs	r2, #7
 80011ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011d0:	2300      	movs	r3, #0
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	e000e010 	.word	0xe000e010

080011e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f7ff ff29 	bl	8001040 <__NVIC_SetPriorityGrouping>
}
 80011ee:	bf00      	nop
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b086      	sub	sp, #24
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	4603      	mov	r3, r0
 80011fe:	60b9      	str	r1, [r7, #8]
 8001200:	607a      	str	r2, [r7, #4]
 8001202:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001204:	f7ff ff40 	bl	8001088 <__NVIC_GetPriorityGrouping>
 8001208:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	68b9      	ldr	r1, [r7, #8]
 800120e:	6978      	ldr	r0, [r7, #20]
 8001210:	f7ff ff90 	bl	8001134 <NVIC_EncodePriority>
 8001214:	4602      	mov	r2, r0
 8001216:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800121a:	4611      	mov	r1, r2
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff ff5f 	bl	80010e0 <__NVIC_SetPriority>
}
 8001222:	bf00      	nop
 8001224:	3718      	adds	r7, #24
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	b082      	sub	sp, #8
 800122e:	af00      	add	r7, sp, #0
 8001230:	4603      	mov	r3, r0
 8001232:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001234:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff ff33 	bl	80010a4 <__NVIC_EnableIRQ>
}
 800123e:	bf00      	nop
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001246:	b580      	push	{r7, lr}
 8001248:	b082      	sub	sp, #8
 800124a:	af00      	add	r7, sp, #0
 800124c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f7ff ffa4 	bl	800119c <SysTick_Config>
 8001254:	4603      	mov	r3, r0
}
 8001256:	4618      	mov	r0, r3
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}

0800125e <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800125e:	b480      	push	{r7}
 8001260:	b087      	sub	sp, #28
 8001262:	af00      	add	r7, sp, #0
 8001264:	60f8      	str	r0, [r7, #12]
 8001266:	460b      	mov	r3, r1
 8001268:	607a      	str	r2, [r7, #4]
 800126a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800126c:	2300      	movs	r3, #0
 800126e:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d101      	bne.n	800127a <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8001276:	2301      	movs	r3, #1
 8001278:	e00a      	b.n	8001290 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 800127a:	7afb      	ldrb	r3, [r7, #11]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d103      	bne.n	8001288 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	687a      	ldr	r2, [r7, #4]
 8001284:	605a      	str	r2, [r3, #4]
      break;
 8001286:	e002      	b.n	800128e <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	75fb      	strb	r3, [r7, #23]
      break;
 800128c:	bf00      	nop
  }

  return status;
 800128e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001290:	4618      	mov	r0, r3
 8001292:	371c      	adds	r7, #28
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr

0800129c <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d101      	bne.n	80012b0 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80012ac:	2301      	movs	r3, #1
 80012ae:	e003      	b.n	80012b8 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	683a      	ldr	r2, [r7, #0]
 80012b4:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80012b6:	2300      	movs	r3, #0
  }
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	370c      	adds	r7, #12
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr

080012c4 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	0c1b      	lsrs	r3, r3, #16
 80012d2:	f003 0303 	and.w	r3, r3, #3
 80012d6:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f003 031f 	and.w	r3, r3, #31
 80012e0:	2201      	movs	r2, #1
 80012e2:	fa02 f303 	lsl.w	r3, r2, r3
 80012e6:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	011a      	lsls	r2, r3, #4
 80012ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001320 <HAL_EXTI_IRQHandler+0x5c>)
 80012ee:	4413      	add	r3, r2
 80012f0:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	693a      	ldr	r2, [r7, #16]
 80012f8:	4013      	ands	r3, r2
 80012fa:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d009      	beq.n	8001316 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	693a      	ldr	r2, [r7, #16]
 8001306:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d002      	beq.n	8001316 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	4798      	blx	r3
    }
  }
}
 8001316:	bf00      	nop
 8001318:	3718      	adds	r7, #24
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	58000088 	.word	0x58000088

08001324 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001324:	b480      	push	{r7}
 8001326:	b089      	sub	sp, #36	@ 0x24
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800132e:	2300      	movs	r3, #0
 8001330:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001332:	4b89      	ldr	r3, [pc, #548]	@ (8001558 <HAL_GPIO_Init+0x234>)
 8001334:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001336:	e194      	b.n	8001662 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	2101      	movs	r1, #1
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	fa01 f303 	lsl.w	r3, r1, r3
 8001344:	4013      	ands	r3, r2
 8001346:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	2b00      	cmp	r3, #0
 800134c:	f000 8186 	beq.w	800165c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f003 0303 	and.w	r3, r3, #3
 8001358:	2b01      	cmp	r3, #1
 800135a:	d005      	beq.n	8001368 <HAL_GPIO_Init+0x44>
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f003 0303 	and.w	r3, r3, #3
 8001364:	2b02      	cmp	r3, #2
 8001366:	d130      	bne.n	80013ca <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	2203      	movs	r2, #3
 8001374:	fa02 f303 	lsl.w	r3, r2, r3
 8001378:	43db      	mvns	r3, r3
 800137a:	69ba      	ldr	r2, [r7, #24]
 800137c:	4013      	ands	r3, r2
 800137e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	68da      	ldr	r2, [r3, #12]
 8001384:	69fb      	ldr	r3, [r7, #28]
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	fa02 f303 	lsl.w	r3, r2, r3
 800138c:	69ba      	ldr	r2, [r7, #24]
 800138e:	4313      	orrs	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800139e:	2201      	movs	r2, #1
 80013a0:	69fb      	ldr	r3, [r7, #28]
 80013a2:	fa02 f303 	lsl.w	r3, r2, r3
 80013a6:	43db      	mvns	r3, r3
 80013a8:	69ba      	ldr	r2, [r7, #24]
 80013aa:	4013      	ands	r3, r2
 80013ac:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	091b      	lsrs	r3, r3, #4
 80013b4:	f003 0201 	and.w	r2, r3, #1
 80013b8:	69fb      	ldr	r3, [r7, #28]
 80013ba:	fa02 f303 	lsl.w	r3, r2, r3
 80013be:	69ba      	ldr	r2, [r7, #24]
 80013c0:	4313      	orrs	r3, r2
 80013c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	69ba      	ldr	r2, [r7, #24]
 80013c8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f003 0303 	and.w	r3, r3, #3
 80013d2:	2b03      	cmp	r3, #3
 80013d4:	d017      	beq.n	8001406 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	68db      	ldr	r3, [r3, #12]
 80013da:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	2203      	movs	r2, #3
 80013e2:	fa02 f303 	lsl.w	r3, r2, r3
 80013e6:	43db      	mvns	r3, r3
 80013e8:	69ba      	ldr	r2, [r7, #24]
 80013ea:	4013      	ands	r3, r2
 80013ec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	689a      	ldr	r2, [r3, #8]
 80013f2:	69fb      	ldr	r3, [r7, #28]
 80013f4:	005b      	lsls	r3, r3, #1
 80013f6:	fa02 f303 	lsl.w	r3, r2, r3
 80013fa:	69ba      	ldr	r2, [r7, #24]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	69ba      	ldr	r2, [r7, #24]
 8001404:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f003 0303 	and.w	r3, r3, #3
 800140e:	2b02      	cmp	r3, #2
 8001410:	d123      	bne.n	800145a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	08da      	lsrs	r2, r3, #3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	3208      	adds	r2, #8
 800141a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800141e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001420:	69fb      	ldr	r3, [r7, #28]
 8001422:	f003 0307 	and.w	r3, r3, #7
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	220f      	movs	r2, #15
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	43db      	mvns	r3, r3
 8001430:	69ba      	ldr	r2, [r7, #24]
 8001432:	4013      	ands	r3, r2
 8001434:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	691a      	ldr	r2, [r3, #16]
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	f003 0307 	and.w	r3, r3, #7
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	fa02 f303 	lsl.w	r3, r2, r3
 8001446:	69ba      	ldr	r2, [r7, #24]
 8001448:	4313      	orrs	r3, r2
 800144a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800144c:	69fb      	ldr	r3, [r7, #28]
 800144e:	08da      	lsrs	r2, r3, #3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	3208      	adds	r2, #8
 8001454:	69b9      	ldr	r1, [r7, #24]
 8001456:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001460:	69fb      	ldr	r3, [r7, #28]
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	2203      	movs	r2, #3
 8001466:	fa02 f303 	lsl.w	r3, r2, r3
 800146a:	43db      	mvns	r3, r3
 800146c:	69ba      	ldr	r2, [r7, #24]
 800146e:	4013      	ands	r3, r2
 8001470:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f003 0203 	and.w	r2, r3, #3
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	005b      	lsls	r3, r3, #1
 800147e:	fa02 f303 	lsl.w	r3, r2, r3
 8001482:	69ba      	ldr	r2, [r7, #24]
 8001484:	4313      	orrs	r3, r2
 8001486:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	69ba      	ldr	r2, [r7, #24]
 800148c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001496:	2b00      	cmp	r3, #0
 8001498:	f000 80e0 	beq.w	800165c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800149c:	4b2f      	ldr	r3, [pc, #188]	@ (800155c <HAL_GPIO_Init+0x238>)
 800149e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80014a2:	4a2e      	ldr	r2, [pc, #184]	@ (800155c <HAL_GPIO_Init+0x238>)
 80014a4:	f043 0302 	orr.w	r3, r3, #2
 80014a8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80014ac:	4b2b      	ldr	r3, [pc, #172]	@ (800155c <HAL_GPIO_Init+0x238>)
 80014ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014ba:	4a29      	ldr	r2, [pc, #164]	@ (8001560 <HAL_GPIO_Init+0x23c>)
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	089b      	lsrs	r3, r3, #2
 80014c0:	3302      	adds	r3, #2
 80014c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	f003 0303 	and.w	r3, r3, #3
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	220f      	movs	r2, #15
 80014d2:	fa02 f303 	lsl.w	r3, r2, r3
 80014d6:	43db      	mvns	r3, r3
 80014d8:	69ba      	ldr	r2, [r7, #24]
 80014da:	4013      	ands	r3, r2
 80014dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	4a20      	ldr	r2, [pc, #128]	@ (8001564 <HAL_GPIO_Init+0x240>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d052      	beq.n	800158c <HAL_GPIO_Init+0x268>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4a1f      	ldr	r2, [pc, #124]	@ (8001568 <HAL_GPIO_Init+0x244>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d031      	beq.n	8001552 <HAL_GPIO_Init+0x22e>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4a1e      	ldr	r2, [pc, #120]	@ (800156c <HAL_GPIO_Init+0x248>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d02b      	beq.n	800154e <HAL_GPIO_Init+0x22a>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4a1d      	ldr	r2, [pc, #116]	@ (8001570 <HAL_GPIO_Init+0x24c>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d025      	beq.n	800154a <HAL_GPIO_Init+0x226>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4a1c      	ldr	r2, [pc, #112]	@ (8001574 <HAL_GPIO_Init+0x250>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d01f      	beq.n	8001546 <HAL_GPIO_Init+0x222>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4a1b      	ldr	r2, [pc, #108]	@ (8001578 <HAL_GPIO_Init+0x254>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d019      	beq.n	8001542 <HAL_GPIO_Init+0x21e>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4a1a      	ldr	r2, [pc, #104]	@ (800157c <HAL_GPIO_Init+0x258>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d013      	beq.n	800153e <HAL_GPIO_Init+0x21a>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4a19      	ldr	r2, [pc, #100]	@ (8001580 <HAL_GPIO_Init+0x25c>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d00d      	beq.n	800153a <HAL_GPIO_Init+0x216>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4a18      	ldr	r2, [pc, #96]	@ (8001584 <HAL_GPIO_Init+0x260>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d007      	beq.n	8001536 <HAL_GPIO_Init+0x212>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4a17      	ldr	r2, [pc, #92]	@ (8001588 <HAL_GPIO_Init+0x264>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d101      	bne.n	8001532 <HAL_GPIO_Init+0x20e>
 800152e:	2309      	movs	r3, #9
 8001530:	e02d      	b.n	800158e <HAL_GPIO_Init+0x26a>
 8001532:	230a      	movs	r3, #10
 8001534:	e02b      	b.n	800158e <HAL_GPIO_Init+0x26a>
 8001536:	2308      	movs	r3, #8
 8001538:	e029      	b.n	800158e <HAL_GPIO_Init+0x26a>
 800153a:	2307      	movs	r3, #7
 800153c:	e027      	b.n	800158e <HAL_GPIO_Init+0x26a>
 800153e:	2306      	movs	r3, #6
 8001540:	e025      	b.n	800158e <HAL_GPIO_Init+0x26a>
 8001542:	2305      	movs	r3, #5
 8001544:	e023      	b.n	800158e <HAL_GPIO_Init+0x26a>
 8001546:	2304      	movs	r3, #4
 8001548:	e021      	b.n	800158e <HAL_GPIO_Init+0x26a>
 800154a:	2303      	movs	r3, #3
 800154c:	e01f      	b.n	800158e <HAL_GPIO_Init+0x26a>
 800154e:	2302      	movs	r3, #2
 8001550:	e01d      	b.n	800158e <HAL_GPIO_Init+0x26a>
 8001552:	2301      	movs	r3, #1
 8001554:	e01b      	b.n	800158e <HAL_GPIO_Init+0x26a>
 8001556:	bf00      	nop
 8001558:	58000080 	.word	0x58000080
 800155c:	58024400 	.word	0x58024400
 8001560:	58000400 	.word	0x58000400
 8001564:	58020000 	.word	0x58020000
 8001568:	58020400 	.word	0x58020400
 800156c:	58020800 	.word	0x58020800
 8001570:	58020c00 	.word	0x58020c00
 8001574:	58021000 	.word	0x58021000
 8001578:	58021400 	.word	0x58021400
 800157c:	58021800 	.word	0x58021800
 8001580:	58021c00 	.word	0x58021c00
 8001584:	58022000 	.word	0x58022000
 8001588:	58022400 	.word	0x58022400
 800158c:	2300      	movs	r3, #0
 800158e:	69fa      	ldr	r2, [r7, #28]
 8001590:	f002 0203 	and.w	r2, r2, #3
 8001594:	0092      	lsls	r2, r2, #2
 8001596:	4093      	lsls	r3, r2
 8001598:	69ba      	ldr	r2, [r7, #24]
 800159a:	4313      	orrs	r3, r2
 800159c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800159e:	4938      	ldr	r1, [pc, #224]	@ (8001680 <HAL_GPIO_Init+0x35c>)
 80015a0:	69fb      	ldr	r3, [r7, #28]
 80015a2:	089b      	lsrs	r3, r3, #2
 80015a4:	3302      	adds	r3, #2
 80015a6:	69ba      	ldr	r2, [r7, #24]
 80015a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80015ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80015b4:	693b      	ldr	r3, [r7, #16]
 80015b6:	43db      	mvns	r3, r3
 80015b8:	69ba      	ldr	r2, [r7, #24]
 80015ba:	4013      	ands	r3, r2
 80015bc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d003      	beq.n	80015d2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80015ca:	69ba      	ldr	r2, [r7, #24]
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	4313      	orrs	r3, r2
 80015d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80015d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80015d6:	69bb      	ldr	r3, [r7, #24]
 80015d8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80015da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	43db      	mvns	r3, r3
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	4013      	ands	r3, r2
 80015ea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d003      	beq.n	8001600 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80015f8:	69ba      	ldr	r2, [r7, #24]
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001600:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001604:	69bb      	ldr	r3, [r7, #24]
 8001606:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	43db      	mvns	r3, r3
 8001612:	69ba      	ldr	r2, [r7, #24]
 8001614:	4013      	ands	r3, r2
 8001616:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001620:	2b00      	cmp	r3, #0
 8001622:	d003      	beq.n	800162c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001624:	69ba      	ldr	r2, [r7, #24]
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	4313      	orrs	r3, r2
 800162a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	69ba      	ldr	r2, [r7, #24]
 8001630:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	43db      	mvns	r3, r3
 800163c:	69ba      	ldr	r2, [r7, #24]
 800163e:	4013      	ands	r3, r2
 8001640:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800164a:	2b00      	cmp	r3, #0
 800164c:	d003      	beq.n	8001656 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800164e:	69ba      	ldr	r2, [r7, #24]
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	4313      	orrs	r3, r2
 8001654:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	69ba      	ldr	r2, [r7, #24]
 800165a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	3301      	adds	r3, #1
 8001660:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	69fb      	ldr	r3, [r7, #28]
 8001668:	fa22 f303 	lsr.w	r3, r2, r3
 800166c:	2b00      	cmp	r3, #0
 800166e:	f47f ae63 	bne.w	8001338 <HAL_GPIO_Init+0x14>
  }
}
 8001672:	bf00      	nop
 8001674:	bf00      	nop
 8001676:	3724      	adds	r7, #36	@ 0x24
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	58000400 	.word	0x58000400

08001684 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	460b      	mov	r3, r1
 800168e:	807b      	strh	r3, [r7, #2]
 8001690:	4613      	mov	r3, r2
 8001692:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001694:	787b      	ldrb	r3, [r7, #1]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d003      	beq.n	80016a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800169a:	887a      	ldrh	r2, [r7, #2]
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80016a0:	e003      	b.n	80016aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80016a2:	887b      	ldrh	r3, [r7, #2]
 80016a4:	041a      	lsls	r2, r3, #16
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	619a      	str	r2, [r3, #24]
}
 80016aa:	bf00      	nop
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr

080016b6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80016b6:	b480      	push	{r7}
 80016b8:	b085      	sub	sp, #20
 80016ba:	af00      	add	r7, sp, #0
 80016bc:	6078      	str	r0, [r7, #4]
 80016be:	460b      	mov	r3, r1
 80016c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	695b      	ldr	r3, [r3, #20]
 80016c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80016c8:	887a      	ldrh	r2, [r7, #2]
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	4013      	ands	r3, r2
 80016ce:	041a      	lsls	r2, r3, #16
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	43d9      	mvns	r1, r3
 80016d4:	887b      	ldrh	r3, [r7, #2]
 80016d6:	400b      	ands	r3, r1
 80016d8:	431a      	orrs	r2, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	619a      	str	r2, [r3, #24]
}
 80016de:	bf00      	nop
 80016e0:	3714      	adds	r7, #20
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
	...

080016ec <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80016f4:	4b19      	ldr	r3, [pc, #100]	@ (800175c <HAL_PWREx_ConfigSupply+0x70>)
 80016f6:	68db      	ldr	r3, [r3, #12]
 80016f8:	f003 0304 	and.w	r3, r3, #4
 80016fc:	2b04      	cmp	r3, #4
 80016fe:	d00a      	beq.n	8001716 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001700:	4b16      	ldr	r3, [pc, #88]	@ (800175c <HAL_PWREx_ConfigSupply+0x70>)
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	f003 0307 	and.w	r3, r3, #7
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	429a      	cmp	r2, r3
 800170c:	d001      	beq.n	8001712 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e01f      	b.n	8001752 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001712:	2300      	movs	r3, #0
 8001714:	e01d      	b.n	8001752 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001716:	4b11      	ldr	r3, [pc, #68]	@ (800175c <HAL_PWREx_ConfigSupply+0x70>)
 8001718:	68db      	ldr	r3, [r3, #12]
 800171a:	f023 0207 	bic.w	r2, r3, #7
 800171e:	490f      	ldr	r1, [pc, #60]	@ (800175c <HAL_PWREx_ConfigSupply+0x70>)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	4313      	orrs	r3, r2
 8001724:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001726:	f7ff fc4f 	bl	8000fc8 <HAL_GetTick>
 800172a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800172c:	e009      	b.n	8001742 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800172e:	f7ff fc4b 	bl	8000fc8 <HAL_GetTick>
 8001732:	4602      	mov	r2, r0
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	1ad3      	subs	r3, r2, r3
 8001738:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800173c:	d901      	bls.n	8001742 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e007      	b.n	8001752 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001742:	4b06      	ldr	r3, [pc, #24]	@ (800175c <HAL_PWREx_ConfigSupply+0x70>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800174a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800174e:	d1ee      	bne.n	800172e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001750:	2300      	movs	r3, #0
}
 8001752:	4618      	mov	r0, r3
 8001754:	3710      	adds	r7, #16
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	58024800 	.word	0x58024800

08001760 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b08c      	sub	sp, #48	@ 0x30
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d102      	bne.n	8001774 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	f000 bc48 	b.w	8002004 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0301 	and.w	r3, r3, #1
 800177c:	2b00      	cmp	r3, #0
 800177e:	f000 8088 	beq.w	8001892 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001782:	4b99      	ldr	r3, [pc, #612]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 8001784:	691b      	ldr	r3, [r3, #16]
 8001786:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800178a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800178c:	4b96      	ldr	r3, [pc, #600]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 800178e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001790:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001794:	2b10      	cmp	r3, #16
 8001796:	d007      	beq.n	80017a8 <HAL_RCC_OscConfig+0x48>
 8001798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800179a:	2b18      	cmp	r3, #24
 800179c:	d111      	bne.n	80017c2 <HAL_RCC_OscConfig+0x62>
 800179e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017a0:	f003 0303 	and.w	r3, r3, #3
 80017a4:	2b02      	cmp	r3, #2
 80017a6:	d10c      	bne.n	80017c2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017a8:	4b8f      	ldr	r3, [pc, #572]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d06d      	beq.n	8001890 <HAL_RCC_OscConfig+0x130>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d169      	bne.n	8001890 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	f000 bc21 	b.w	8002004 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017ca:	d106      	bne.n	80017da <HAL_RCC_OscConfig+0x7a>
 80017cc:	4b86      	ldr	r3, [pc, #536]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a85      	ldr	r2, [pc, #532]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 80017d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017d6:	6013      	str	r3, [r2, #0]
 80017d8:	e02e      	b.n	8001838 <HAL_RCC_OscConfig+0xd8>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d10c      	bne.n	80017fc <HAL_RCC_OscConfig+0x9c>
 80017e2:	4b81      	ldr	r3, [pc, #516]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a80      	ldr	r2, [pc, #512]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 80017e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017ec:	6013      	str	r3, [r2, #0]
 80017ee:	4b7e      	ldr	r3, [pc, #504]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a7d      	ldr	r2, [pc, #500]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 80017f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017f8:	6013      	str	r3, [r2, #0]
 80017fa:	e01d      	b.n	8001838 <HAL_RCC_OscConfig+0xd8>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001804:	d10c      	bne.n	8001820 <HAL_RCC_OscConfig+0xc0>
 8001806:	4b78      	ldr	r3, [pc, #480]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a77      	ldr	r2, [pc, #476]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 800180c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001810:	6013      	str	r3, [r2, #0]
 8001812:	4b75      	ldr	r3, [pc, #468]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a74      	ldr	r2, [pc, #464]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 8001818:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800181c:	6013      	str	r3, [r2, #0]
 800181e:	e00b      	b.n	8001838 <HAL_RCC_OscConfig+0xd8>
 8001820:	4b71      	ldr	r3, [pc, #452]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a70      	ldr	r2, [pc, #448]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 8001826:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800182a:	6013      	str	r3, [r2, #0]
 800182c:	4b6e      	ldr	r3, [pc, #440]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a6d      	ldr	r2, [pc, #436]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 8001832:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001836:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d013      	beq.n	8001868 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001840:	f7ff fbc2 	bl	8000fc8 <HAL_GetTick>
 8001844:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001846:	e008      	b.n	800185a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001848:	f7ff fbbe 	bl	8000fc8 <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	2b64      	cmp	r3, #100	@ 0x64
 8001854:	d901      	bls.n	800185a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e3d4      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800185a:	4b63      	ldr	r3, [pc, #396]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d0f0      	beq.n	8001848 <HAL_RCC_OscConfig+0xe8>
 8001866:	e014      	b.n	8001892 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001868:	f7ff fbae 	bl	8000fc8 <HAL_GetTick>
 800186c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800186e:	e008      	b.n	8001882 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001870:	f7ff fbaa 	bl	8000fc8 <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	2b64      	cmp	r3, #100	@ 0x64
 800187c:	d901      	bls.n	8001882 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800187e:	2303      	movs	r3, #3
 8001880:	e3c0      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001882:	4b59      	ldr	r3, [pc, #356]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d1f0      	bne.n	8001870 <HAL_RCC_OscConfig+0x110>
 800188e:	e000      	b.n	8001892 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001890:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0302 	and.w	r3, r3, #2
 800189a:	2b00      	cmp	r3, #0
 800189c:	f000 80ca 	beq.w	8001a34 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018a0:	4b51      	ldr	r3, [pc, #324]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 80018a2:	691b      	ldr	r3, [r3, #16]
 80018a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80018a8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80018aa:	4b4f      	ldr	r3, [pc, #316]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 80018ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018ae:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80018b0:	6a3b      	ldr	r3, [r7, #32]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d007      	beq.n	80018c6 <HAL_RCC_OscConfig+0x166>
 80018b6:	6a3b      	ldr	r3, [r7, #32]
 80018b8:	2b18      	cmp	r3, #24
 80018ba:	d156      	bne.n	800196a <HAL_RCC_OscConfig+0x20a>
 80018bc:	69fb      	ldr	r3, [r7, #28]
 80018be:	f003 0303 	and.w	r3, r3, #3
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d151      	bne.n	800196a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018c6:	4b48      	ldr	r3, [pc, #288]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0304 	and.w	r3, r3, #4
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d005      	beq.n	80018de <HAL_RCC_OscConfig+0x17e>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	68db      	ldr	r3, [r3, #12]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d101      	bne.n	80018de <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e392      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80018de:	4b42      	ldr	r3, [pc, #264]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f023 0219 	bic.w	r2, r3, #25
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	68db      	ldr	r3, [r3, #12]
 80018ea:	493f      	ldr	r1, [pc, #252]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 80018ec:	4313      	orrs	r3, r2
 80018ee:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018f0:	f7ff fb6a 	bl	8000fc8 <HAL_GetTick>
 80018f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80018f6:	e008      	b.n	800190a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018f8:	f7ff fb66 	bl	8000fc8 <HAL_GetTick>
 80018fc:	4602      	mov	r2, r0
 80018fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	2b02      	cmp	r3, #2
 8001904:	d901      	bls.n	800190a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001906:	2303      	movs	r3, #3
 8001908:	e37c      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800190a:	4b37      	ldr	r3, [pc, #220]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0304 	and.w	r3, r3, #4
 8001912:	2b00      	cmp	r3, #0
 8001914:	d0f0      	beq.n	80018f8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001916:	f7ff fb87 	bl	8001028 <HAL_GetREVID>
 800191a:	4603      	mov	r3, r0
 800191c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001920:	4293      	cmp	r3, r2
 8001922:	d817      	bhi.n	8001954 <HAL_RCC_OscConfig+0x1f4>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	691b      	ldr	r3, [r3, #16]
 8001928:	2b40      	cmp	r3, #64	@ 0x40
 800192a:	d108      	bne.n	800193e <HAL_RCC_OscConfig+0x1de>
 800192c:	4b2e      	ldr	r3, [pc, #184]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001934:	4a2c      	ldr	r2, [pc, #176]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 8001936:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800193a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800193c:	e07a      	b.n	8001a34 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800193e:	4b2a      	ldr	r3, [pc, #168]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	691b      	ldr	r3, [r3, #16]
 800194a:	031b      	lsls	r3, r3, #12
 800194c:	4926      	ldr	r1, [pc, #152]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 800194e:	4313      	orrs	r3, r2
 8001950:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001952:	e06f      	b.n	8001a34 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001954:	4b24      	ldr	r3, [pc, #144]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	691b      	ldr	r3, [r3, #16]
 8001960:	061b      	lsls	r3, r3, #24
 8001962:	4921      	ldr	r1, [pc, #132]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 8001964:	4313      	orrs	r3, r2
 8001966:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001968:	e064      	b.n	8001a34 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	68db      	ldr	r3, [r3, #12]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d047      	beq.n	8001a02 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001972:	4b1d      	ldr	r3, [pc, #116]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f023 0219 	bic.w	r2, r3, #25
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	68db      	ldr	r3, [r3, #12]
 800197e:	491a      	ldr	r1, [pc, #104]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 8001980:	4313      	orrs	r3, r2
 8001982:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001984:	f7ff fb20 	bl	8000fc8 <HAL_GetTick>
 8001988:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800198a:	e008      	b.n	800199e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800198c:	f7ff fb1c 	bl	8000fc8 <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	2b02      	cmp	r3, #2
 8001998:	d901      	bls.n	800199e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	e332      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800199e:	4b12      	ldr	r3, [pc, #72]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0304 	and.w	r3, r3, #4
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d0f0      	beq.n	800198c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019aa:	f7ff fb3d 	bl	8001028 <HAL_GetREVID>
 80019ae:	4603      	mov	r3, r0
 80019b0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d819      	bhi.n	80019ec <HAL_RCC_OscConfig+0x28c>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	691b      	ldr	r3, [r3, #16]
 80019bc:	2b40      	cmp	r3, #64	@ 0x40
 80019be:	d108      	bne.n	80019d2 <HAL_RCC_OscConfig+0x272>
 80019c0:	4b09      	ldr	r3, [pc, #36]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80019c8:	4a07      	ldr	r2, [pc, #28]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 80019ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019ce:	6053      	str	r3, [r2, #4]
 80019d0:	e030      	b.n	8001a34 <HAL_RCC_OscConfig+0x2d4>
 80019d2:	4b05      	ldr	r3, [pc, #20]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	691b      	ldr	r3, [r3, #16]
 80019de:	031b      	lsls	r3, r3, #12
 80019e0:	4901      	ldr	r1, [pc, #4]	@ (80019e8 <HAL_RCC_OscConfig+0x288>)
 80019e2:	4313      	orrs	r3, r2
 80019e4:	604b      	str	r3, [r1, #4]
 80019e6:	e025      	b.n	8001a34 <HAL_RCC_OscConfig+0x2d4>
 80019e8:	58024400 	.word	0x58024400
 80019ec:	4b9a      	ldr	r3, [pc, #616]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	691b      	ldr	r3, [r3, #16]
 80019f8:	061b      	lsls	r3, r3, #24
 80019fa:	4997      	ldr	r1, [pc, #604]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 80019fc:	4313      	orrs	r3, r2
 80019fe:	604b      	str	r3, [r1, #4]
 8001a00:	e018      	b.n	8001a34 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a02:	4b95      	ldr	r3, [pc, #596]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a94      	ldr	r2, [pc, #592]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001a08:	f023 0301 	bic.w	r3, r3, #1
 8001a0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a0e:	f7ff fadb 	bl	8000fc8 <HAL_GetTick>
 8001a12:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001a14:	e008      	b.n	8001a28 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a16:	f7ff fad7 	bl	8000fc8 <HAL_GetTick>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d901      	bls.n	8001a28 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	e2ed      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001a28:	4b8b      	ldr	r3, [pc, #556]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0304 	and.w	r3, r3, #4
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d1f0      	bne.n	8001a16 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f003 0310 	and.w	r3, r3, #16
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	f000 80a9 	beq.w	8001b94 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a42:	4b85      	ldr	r3, [pc, #532]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001a44:	691b      	ldr	r3, [r3, #16]
 8001a46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001a4a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001a4c:	4b82      	ldr	r3, [pc, #520]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001a4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a50:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001a52:	69bb      	ldr	r3, [r7, #24]
 8001a54:	2b08      	cmp	r3, #8
 8001a56:	d007      	beq.n	8001a68 <HAL_RCC_OscConfig+0x308>
 8001a58:	69bb      	ldr	r3, [r7, #24]
 8001a5a:	2b18      	cmp	r3, #24
 8001a5c:	d13a      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x374>
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	f003 0303 	and.w	r3, r3, #3
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	d135      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001a68:	4b7b      	ldr	r3, [pc, #492]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d005      	beq.n	8001a80 <HAL_RCC_OscConfig+0x320>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	69db      	ldr	r3, [r3, #28]
 8001a78:	2b80      	cmp	r3, #128	@ 0x80
 8001a7a:	d001      	beq.n	8001a80 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e2c1      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001a80:	f7ff fad2 	bl	8001028 <HAL_GetREVID>
 8001a84:	4603      	mov	r3, r0
 8001a86:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d817      	bhi.n	8001abe <HAL_RCC_OscConfig+0x35e>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6a1b      	ldr	r3, [r3, #32]
 8001a92:	2b20      	cmp	r3, #32
 8001a94:	d108      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x348>
 8001a96:	4b70      	ldr	r3, [pc, #448]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001a9e:	4a6e      	ldr	r2, [pc, #440]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001aa0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001aa4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001aa6:	e075      	b.n	8001b94 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001aa8:	4b6b      	ldr	r3, [pc, #428]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6a1b      	ldr	r3, [r3, #32]
 8001ab4:	069b      	lsls	r3, r3, #26
 8001ab6:	4968      	ldr	r1, [pc, #416]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001abc:	e06a      	b.n	8001b94 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001abe:	4b66      	ldr	r3, [pc, #408]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001ac0:	68db      	ldr	r3, [r3, #12]
 8001ac2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6a1b      	ldr	r3, [r3, #32]
 8001aca:	061b      	lsls	r3, r3, #24
 8001acc:	4962      	ldr	r1, [pc, #392]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ad2:	e05f      	b.n	8001b94 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	69db      	ldr	r3, [r3, #28]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d042      	beq.n	8001b62 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001adc:	4b5e      	ldr	r3, [pc, #376]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a5d      	ldr	r2, [pc, #372]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001ae2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ae6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ae8:	f7ff fa6e 	bl	8000fc8 <HAL_GetTick>
 8001aec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001aee:	e008      	b.n	8001b02 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001af0:	f7ff fa6a 	bl	8000fc8 <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d901      	bls.n	8001b02 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e280      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001b02:	4b55      	ldr	r3, [pc, #340]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d0f0      	beq.n	8001af0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b0e:	f7ff fa8b 	bl	8001028 <HAL_GetREVID>
 8001b12:	4603      	mov	r3, r0
 8001b14:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d817      	bhi.n	8001b4c <HAL_RCC_OscConfig+0x3ec>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6a1b      	ldr	r3, [r3, #32]
 8001b20:	2b20      	cmp	r3, #32
 8001b22:	d108      	bne.n	8001b36 <HAL_RCC_OscConfig+0x3d6>
 8001b24:	4b4c      	ldr	r3, [pc, #304]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001b2c:	4a4a      	ldr	r2, [pc, #296]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001b2e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001b32:	6053      	str	r3, [r2, #4]
 8001b34:	e02e      	b.n	8001b94 <HAL_RCC_OscConfig+0x434>
 8001b36:	4b48      	ldr	r3, [pc, #288]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6a1b      	ldr	r3, [r3, #32]
 8001b42:	069b      	lsls	r3, r3, #26
 8001b44:	4944      	ldr	r1, [pc, #272]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001b46:	4313      	orrs	r3, r2
 8001b48:	604b      	str	r3, [r1, #4]
 8001b4a:	e023      	b.n	8001b94 <HAL_RCC_OscConfig+0x434>
 8001b4c:	4b42      	ldr	r3, [pc, #264]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6a1b      	ldr	r3, [r3, #32]
 8001b58:	061b      	lsls	r3, r3, #24
 8001b5a:	493f      	ldr	r1, [pc, #252]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	60cb      	str	r3, [r1, #12]
 8001b60:	e018      	b.n	8001b94 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001b62:	4b3d      	ldr	r3, [pc, #244]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a3c      	ldr	r2, [pc, #240]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001b68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b6e:	f7ff fa2b 	bl	8000fc8 <HAL_GetTick>
 8001b72:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001b74:	e008      	b.n	8001b88 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001b76:	f7ff fa27 	bl	8000fc8 <HAL_GetTick>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d901      	bls.n	8001b88 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001b84:	2303      	movs	r3, #3
 8001b86:	e23d      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001b88:	4b33      	ldr	r3, [pc, #204]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d1f0      	bne.n	8001b76 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 0308 	and.w	r3, r3, #8
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d036      	beq.n	8001c0e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	695b      	ldr	r3, [r3, #20]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d019      	beq.n	8001bdc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ba8:	4b2b      	ldr	r3, [pc, #172]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001baa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bac:	4a2a      	ldr	r2, [pc, #168]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001bae:	f043 0301 	orr.w	r3, r3, #1
 8001bb2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bb4:	f7ff fa08 	bl	8000fc8 <HAL_GetTick>
 8001bb8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001bba:	e008      	b.n	8001bce <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bbc:	f7ff fa04 	bl	8000fc8 <HAL_GetTick>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	2b02      	cmp	r3, #2
 8001bc8:	d901      	bls.n	8001bce <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e21a      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001bce:	4b22      	ldr	r3, [pc, #136]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001bd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bd2:	f003 0302 	and.w	r3, r3, #2
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d0f0      	beq.n	8001bbc <HAL_RCC_OscConfig+0x45c>
 8001bda:	e018      	b.n	8001c0e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bdc:	4b1e      	ldr	r3, [pc, #120]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001bde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001be0:	4a1d      	ldr	r2, [pc, #116]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001be2:	f023 0301 	bic.w	r3, r3, #1
 8001be6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001be8:	f7ff f9ee 	bl	8000fc8 <HAL_GetTick>
 8001bec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001bee:	e008      	b.n	8001c02 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bf0:	f7ff f9ea 	bl	8000fc8 <HAL_GetTick>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d901      	bls.n	8001c02 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e200      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001c02:	4b15      	ldr	r3, [pc, #84]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001c04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c06:	f003 0302 	and.w	r3, r3, #2
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d1f0      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f003 0320 	and.w	r3, r3, #32
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d039      	beq.n	8001c8e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	699b      	ldr	r3, [r3, #24]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d01c      	beq.n	8001c5c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001c22:	4b0d      	ldr	r3, [pc, #52]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a0c      	ldr	r2, [pc, #48]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001c28:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c2c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001c2e:	f7ff f9cb 	bl	8000fc8 <HAL_GetTick>
 8001c32:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001c34:	e008      	b.n	8001c48 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c36:	f7ff f9c7 	bl	8000fc8 <HAL_GetTick>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c3e:	1ad3      	subs	r3, r2, r3
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	d901      	bls.n	8001c48 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001c44:	2303      	movs	r3, #3
 8001c46:	e1dd      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001c48:	4b03      	ldr	r3, [pc, #12]	@ (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d0f0      	beq.n	8001c36 <HAL_RCC_OscConfig+0x4d6>
 8001c54:	e01b      	b.n	8001c8e <HAL_RCC_OscConfig+0x52e>
 8001c56:	bf00      	nop
 8001c58:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001c5c:	4b9b      	ldr	r3, [pc, #620]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a9a      	ldr	r2, [pc, #616]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001c62:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001c66:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001c68:	f7ff f9ae 	bl	8000fc8 <HAL_GetTick>
 8001c6c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c6e:	e008      	b.n	8001c82 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c70:	f7ff f9aa 	bl	8000fc8 <HAL_GetTick>
 8001c74:	4602      	mov	r2, r0
 8001c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d901      	bls.n	8001c82 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e1c0      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c82:	4b92      	ldr	r3, [pc, #584]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d1f0      	bne.n	8001c70 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 0304 	and.w	r3, r3, #4
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	f000 8081 	beq.w	8001d9e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001c9c:	4b8c      	ldr	r3, [pc, #560]	@ (8001ed0 <HAL_RCC_OscConfig+0x770>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a8b      	ldr	r2, [pc, #556]	@ (8001ed0 <HAL_RCC_OscConfig+0x770>)
 8001ca2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ca6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001ca8:	f7ff f98e 	bl	8000fc8 <HAL_GetTick>
 8001cac:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001cae:	e008      	b.n	8001cc2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cb0:	f7ff f98a 	bl	8000fc8 <HAL_GetTick>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	2b64      	cmp	r3, #100	@ 0x64
 8001cbc:	d901      	bls.n	8001cc2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	e1a0      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001cc2:	4b83      	ldr	r3, [pc, #524]	@ (8001ed0 <HAL_RCC_OscConfig+0x770>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d0f0      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d106      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x584>
 8001cd6:	4b7d      	ldr	r3, [pc, #500]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001cd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cda:	4a7c      	ldr	r2, [pc, #496]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001cdc:	f043 0301 	orr.w	r3, r3, #1
 8001ce0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ce2:	e02d      	b.n	8001d40 <HAL_RCC_OscConfig+0x5e0>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d10c      	bne.n	8001d06 <HAL_RCC_OscConfig+0x5a6>
 8001cec:	4b77      	ldr	r3, [pc, #476]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001cee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cf0:	4a76      	ldr	r2, [pc, #472]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001cf2:	f023 0301 	bic.w	r3, r3, #1
 8001cf6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cf8:	4b74      	ldr	r3, [pc, #464]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001cfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cfc:	4a73      	ldr	r2, [pc, #460]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001cfe:	f023 0304 	bic.w	r3, r3, #4
 8001d02:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d04:	e01c      	b.n	8001d40 <HAL_RCC_OscConfig+0x5e0>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	2b05      	cmp	r3, #5
 8001d0c:	d10c      	bne.n	8001d28 <HAL_RCC_OscConfig+0x5c8>
 8001d0e:	4b6f      	ldr	r3, [pc, #444]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001d10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d12:	4a6e      	ldr	r2, [pc, #440]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001d14:	f043 0304 	orr.w	r3, r3, #4
 8001d18:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d1a:	4b6c      	ldr	r3, [pc, #432]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001d1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d1e:	4a6b      	ldr	r2, [pc, #428]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001d20:	f043 0301 	orr.w	r3, r3, #1
 8001d24:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d26:	e00b      	b.n	8001d40 <HAL_RCC_OscConfig+0x5e0>
 8001d28:	4b68      	ldr	r3, [pc, #416]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001d2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d2c:	4a67      	ldr	r2, [pc, #412]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001d2e:	f023 0301 	bic.w	r3, r3, #1
 8001d32:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d34:	4b65      	ldr	r3, [pc, #404]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001d36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d38:	4a64      	ldr	r2, [pc, #400]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001d3a:	f023 0304 	bic.w	r3, r3, #4
 8001d3e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d015      	beq.n	8001d74 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d48:	f7ff f93e 	bl	8000fc8 <HAL_GetTick>
 8001d4c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d4e:	e00a      	b.n	8001d66 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d50:	f7ff f93a 	bl	8000fc8 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d901      	bls.n	8001d66 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001d62:	2303      	movs	r3, #3
 8001d64:	e14e      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d66:	4b59      	ldr	r3, [pc, #356]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001d68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d6a:	f003 0302 	and.w	r3, r3, #2
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d0ee      	beq.n	8001d50 <HAL_RCC_OscConfig+0x5f0>
 8001d72:	e014      	b.n	8001d9e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d74:	f7ff f928 	bl	8000fc8 <HAL_GetTick>
 8001d78:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001d7a:	e00a      	b.n	8001d92 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d7c:	f7ff f924 	bl	8000fc8 <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d901      	bls.n	8001d92 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e138      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001d92:	4b4e      	ldr	r3, [pc, #312]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001d94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d96:	f003 0302 	and.w	r3, r3, #2
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d1ee      	bne.n	8001d7c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	f000 812d 	beq.w	8002002 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001da8:	4b48      	ldr	r3, [pc, #288]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001daa:	691b      	ldr	r3, [r3, #16]
 8001dac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001db0:	2b18      	cmp	r3, #24
 8001db2:	f000 80bd 	beq.w	8001f30 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	f040 809e 	bne.w	8001efc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dc0:	4b42      	ldr	r3, [pc, #264]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a41      	ldr	r2, [pc, #260]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001dc6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001dca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dcc:	f7ff f8fc 	bl	8000fc8 <HAL_GetTick>
 8001dd0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001dd2:	e008      	b.n	8001de6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dd4:	f7ff f8f8 	bl	8000fc8 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	d901      	bls.n	8001de6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	e10e      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001de6:	4b39      	ldr	r3, [pc, #228]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d1f0      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001df2:	4b36      	ldr	r3, [pc, #216]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001df4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001df6:	4b37      	ldr	r3, [pc, #220]	@ (8001ed4 <HAL_RCC_OscConfig+0x774>)
 8001df8:	4013      	ands	r3, r2
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001dfe:	687a      	ldr	r2, [r7, #4]
 8001e00:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001e02:	0112      	lsls	r2, r2, #4
 8001e04:	430a      	orrs	r2, r1
 8001e06:	4931      	ldr	r1, [pc, #196]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	628b      	str	r3, [r1, #40]	@ 0x28
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e10:	3b01      	subs	r3, #1
 8001e12:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e1a:	3b01      	subs	r3, #1
 8001e1c:	025b      	lsls	r3, r3, #9
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	431a      	orrs	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e26:	3b01      	subs	r3, #1
 8001e28:	041b      	lsls	r3, r3, #16
 8001e2a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001e2e:	431a      	orrs	r2, r3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e34:	3b01      	subs	r3, #1
 8001e36:	061b      	lsls	r3, r3, #24
 8001e38:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001e3c:	4923      	ldr	r1, [pc, #140]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001e42:	4b22      	ldr	r3, [pc, #136]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e46:	4a21      	ldr	r2, [pc, #132]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001e48:	f023 0301 	bic.w	r3, r3, #1
 8001e4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001e4e:	4b1f      	ldr	r3, [pc, #124]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001e50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e52:	4b21      	ldr	r3, [pc, #132]	@ (8001ed8 <HAL_RCC_OscConfig+0x778>)
 8001e54:	4013      	ands	r3, r2
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001e5a:	00d2      	lsls	r2, r2, #3
 8001e5c:	491b      	ldr	r1, [pc, #108]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001e62:	4b1a      	ldr	r3, [pc, #104]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e66:	f023 020c 	bic.w	r2, r3, #12
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6e:	4917      	ldr	r1, [pc, #92]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001e70:	4313      	orrs	r3, r2
 8001e72:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001e74:	4b15      	ldr	r3, [pc, #84]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e78:	f023 0202 	bic.w	r2, r3, #2
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e80:	4912      	ldr	r1, [pc, #72]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001e82:	4313      	orrs	r3, r2
 8001e84:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001e86:	4b11      	ldr	r3, [pc, #68]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e8a:	4a10      	ldr	r2, [pc, #64]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001e8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e90:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001e92:	4b0e      	ldr	r3, [pc, #56]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e96:	4a0d      	ldr	r2, [pc, #52]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001e98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001e9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ea2:	4a0a      	ldr	r2, [pc, #40]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001ea4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ea8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001eaa:	4b08      	ldr	r3, [pc, #32]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eae:	4a07      	ldr	r2, [pc, #28]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001eb0:	f043 0301 	orr.w	r3, r3, #1
 8001eb4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001eb6:	4b05      	ldr	r3, [pc, #20]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a04      	ldr	r2, [pc, #16]	@ (8001ecc <HAL_RCC_OscConfig+0x76c>)
 8001ebc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ec0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec2:	f7ff f881 	bl	8000fc8 <HAL_GetTick>
 8001ec6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ec8:	e011      	b.n	8001eee <HAL_RCC_OscConfig+0x78e>
 8001eca:	bf00      	nop
 8001ecc:	58024400 	.word	0x58024400
 8001ed0:	58024800 	.word	0x58024800
 8001ed4:	fffffc0c 	.word	0xfffffc0c
 8001ed8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001edc:	f7ff f874 	bl	8000fc8 <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e08a      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001eee:	4b47      	ldr	r3, [pc, #284]	@ (800200c <HAL_RCC_OscConfig+0x8ac>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d0f0      	beq.n	8001edc <HAL_RCC_OscConfig+0x77c>
 8001efa:	e082      	b.n	8002002 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001efc:	4b43      	ldr	r3, [pc, #268]	@ (800200c <HAL_RCC_OscConfig+0x8ac>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a42      	ldr	r2, [pc, #264]	@ (800200c <HAL_RCC_OscConfig+0x8ac>)
 8001f02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f08:	f7ff f85e 	bl	8000fc8 <HAL_GetTick>
 8001f0c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f0e:	e008      	b.n	8001f22 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f10:	f7ff f85a 	bl	8000fc8 <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e070      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f22:	4b3a      	ldr	r3, [pc, #232]	@ (800200c <HAL_RCC_OscConfig+0x8ac>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d1f0      	bne.n	8001f10 <HAL_RCC_OscConfig+0x7b0>
 8001f2e:	e068      	b.n	8002002 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001f30:	4b36      	ldr	r3, [pc, #216]	@ (800200c <HAL_RCC_OscConfig+0x8ac>)
 8001f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f34:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001f36:	4b35      	ldr	r3, [pc, #212]	@ (800200c <HAL_RCC_OscConfig+0x8ac>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d031      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	f003 0203 	and.w	r2, r3, #3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d12a      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	091b      	lsrs	r3, r3, #4
 8001f56:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f5e:	429a      	cmp	r2, r3
 8001f60:	d122      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f6c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d11a      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	0a5b      	lsrs	r3, r3, #9
 8001f76:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f7e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d111      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	0c1b      	lsrs	r3, r3, #16
 8001f88:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f90:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d108      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	0e1b      	lsrs	r3, r3, #24
 8001f9a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fa2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d001      	beq.n	8001fac <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e02b      	b.n	8002004 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001fac:	4b17      	ldr	r3, [pc, #92]	@ (800200c <HAL_RCC_OscConfig+0x8ac>)
 8001fae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fb0:	08db      	lsrs	r3, r3, #3
 8001fb2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001fb6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fbc:	693a      	ldr	r2, [r7, #16]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d01f      	beq.n	8002002 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001fc2:	4b12      	ldr	r3, [pc, #72]	@ (800200c <HAL_RCC_OscConfig+0x8ac>)
 8001fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fc6:	4a11      	ldr	r2, [pc, #68]	@ (800200c <HAL_RCC_OscConfig+0x8ac>)
 8001fc8:	f023 0301 	bic.w	r3, r3, #1
 8001fcc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001fce:	f7fe fffb 	bl	8000fc8 <HAL_GetTick>
 8001fd2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001fd4:	bf00      	nop
 8001fd6:	f7fe fff7 	bl	8000fc8 <HAL_GetTick>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d0f9      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800200c <HAL_RCC_OscConfig+0x8ac>)
 8001fe4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8002010 <HAL_RCC_OscConfig+0x8b0>)
 8001fe8:	4013      	ands	r3, r2
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001fee:	00d2      	lsls	r2, r2, #3
 8001ff0:	4906      	ldr	r1, [pc, #24]	@ (800200c <HAL_RCC_OscConfig+0x8ac>)
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001ff6:	4b05      	ldr	r3, [pc, #20]	@ (800200c <HAL_RCC_OscConfig+0x8ac>)
 8001ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ffa:	4a04      	ldr	r2, [pc, #16]	@ (800200c <HAL_RCC_OscConfig+0x8ac>)
 8001ffc:	f043 0301 	orr.w	r3, r3, #1
 8002000:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002002:	2300      	movs	r3, #0
}
 8002004:	4618      	mov	r0, r3
 8002006:	3730      	adds	r7, #48	@ 0x30
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	58024400 	.word	0x58024400
 8002010:	ffff0007 	.word	0xffff0007

08002014 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b086      	sub	sp, #24
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d101      	bne.n	8002028 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e19c      	b.n	8002362 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002028:	4b8a      	ldr	r3, [pc, #552]	@ (8002254 <HAL_RCC_ClockConfig+0x240>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 030f 	and.w	r3, r3, #15
 8002030:	683a      	ldr	r2, [r7, #0]
 8002032:	429a      	cmp	r2, r3
 8002034:	d910      	bls.n	8002058 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002036:	4b87      	ldr	r3, [pc, #540]	@ (8002254 <HAL_RCC_ClockConfig+0x240>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f023 020f 	bic.w	r2, r3, #15
 800203e:	4985      	ldr	r1, [pc, #532]	@ (8002254 <HAL_RCC_ClockConfig+0x240>)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	4313      	orrs	r3, r2
 8002044:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002046:	4b83      	ldr	r3, [pc, #524]	@ (8002254 <HAL_RCC_ClockConfig+0x240>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 030f 	and.w	r3, r3, #15
 800204e:	683a      	ldr	r2, [r7, #0]
 8002050:	429a      	cmp	r2, r3
 8002052:	d001      	beq.n	8002058 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e184      	b.n	8002362 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0304 	and.w	r3, r3, #4
 8002060:	2b00      	cmp	r3, #0
 8002062:	d010      	beq.n	8002086 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	691a      	ldr	r2, [r3, #16]
 8002068:	4b7b      	ldr	r3, [pc, #492]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 800206a:	699b      	ldr	r3, [r3, #24]
 800206c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002070:	429a      	cmp	r2, r3
 8002072:	d908      	bls.n	8002086 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002074:	4b78      	ldr	r3, [pc, #480]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 8002076:	699b      	ldr	r3, [r3, #24]
 8002078:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	691b      	ldr	r3, [r3, #16]
 8002080:	4975      	ldr	r1, [pc, #468]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 8002082:	4313      	orrs	r3, r2
 8002084:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 0308 	and.w	r3, r3, #8
 800208e:	2b00      	cmp	r3, #0
 8002090:	d010      	beq.n	80020b4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	695a      	ldr	r2, [r3, #20]
 8002096:	4b70      	ldr	r3, [pc, #448]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 8002098:	69db      	ldr	r3, [r3, #28]
 800209a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800209e:	429a      	cmp	r2, r3
 80020a0:	d908      	bls.n	80020b4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80020a2:	4b6d      	ldr	r3, [pc, #436]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 80020a4:	69db      	ldr	r3, [r3, #28]
 80020a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	695b      	ldr	r3, [r3, #20]
 80020ae:	496a      	ldr	r1, [pc, #424]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 80020b0:	4313      	orrs	r3, r2
 80020b2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0310 	and.w	r3, r3, #16
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d010      	beq.n	80020e2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	699a      	ldr	r2, [r3, #24]
 80020c4:	4b64      	ldr	r3, [pc, #400]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 80020c6:	69db      	ldr	r3, [r3, #28]
 80020c8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d908      	bls.n	80020e2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80020d0:	4b61      	ldr	r3, [pc, #388]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 80020d2:	69db      	ldr	r3, [r3, #28]
 80020d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	699b      	ldr	r3, [r3, #24]
 80020dc:	495e      	ldr	r1, [pc, #376]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 80020de:	4313      	orrs	r3, r2
 80020e0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0320 	and.w	r3, r3, #32
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d010      	beq.n	8002110 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	69da      	ldr	r2, [r3, #28]
 80020f2:	4b59      	ldr	r3, [pc, #356]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 80020f4:	6a1b      	ldr	r3, [r3, #32]
 80020f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d908      	bls.n	8002110 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80020fe:	4b56      	ldr	r3, [pc, #344]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 8002100:	6a1b      	ldr	r3, [r3, #32]
 8002102:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	69db      	ldr	r3, [r3, #28]
 800210a:	4953      	ldr	r1, [pc, #332]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 800210c:	4313      	orrs	r3, r2
 800210e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0302 	and.w	r3, r3, #2
 8002118:	2b00      	cmp	r3, #0
 800211a:	d010      	beq.n	800213e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68da      	ldr	r2, [r3, #12]
 8002120:	4b4d      	ldr	r3, [pc, #308]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 8002122:	699b      	ldr	r3, [r3, #24]
 8002124:	f003 030f 	and.w	r3, r3, #15
 8002128:	429a      	cmp	r2, r3
 800212a:	d908      	bls.n	800213e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800212c:	4b4a      	ldr	r3, [pc, #296]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 800212e:	699b      	ldr	r3, [r3, #24]
 8002130:	f023 020f 	bic.w	r2, r3, #15
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	4947      	ldr	r1, [pc, #284]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 800213a:	4313      	orrs	r3, r2
 800213c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0301 	and.w	r3, r3, #1
 8002146:	2b00      	cmp	r3, #0
 8002148:	d055      	beq.n	80021f6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800214a:	4b43      	ldr	r3, [pc, #268]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 800214c:	699b      	ldr	r3, [r3, #24]
 800214e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	4940      	ldr	r1, [pc, #256]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 8002158:	4313      	orrs	r3, r2
 800215a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	2b02      	cmp	r3, #2
 8002162:	d107      	bne.n	8002174 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002164:	4b3c      	ldr	r3, [pc, #240]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800216c:	2b00      	cmp	r3, #0
 800216e:	d121      	bne.n	80021b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	e0f6      	b.n	8002362 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	2b03      	cmp	r3, #3
 800217a:	d107      	bne.n	800218c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800217c:	4b36      	ldr	r3, [pc, #216]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d115      	bne.n	80021b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e0ea      	b.n	8002362 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	2b01      	cmp	r3, #1
 8002192:	d107      	bne.n	80021a4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002194:	4b30      	ldr	r3, [pc, #192]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800219c:	2b00      	cmp	r3, #0
 800219e:	d109      	bne.n	80021b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e0de      	b.n	8002362 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80021a4:	4b2c      	ldr	r3, [pc, #176]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0304 	and.w	r3, r3, #4
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d101      	bne.n	80021b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e0d6      	b.n	8002362 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021b4:	4b28      	ldr	r3, [pc, #160]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 80021b6:	691b      	ldr	r3, [r3, #16]
 80021b8:	f023 0207 	bic.w	r2, r3, #7
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	4925      	ldr	r1, [pc, #148]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 80021c2:	4313      	orrs	r3, r2
 80021c4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021c6:	f7fe feff 	bl	8000fc8 <HAL_GetTick>
 80021ca:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021cc:	e00a      	b.n	80021e4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021ce:	f7fe fefb 	bl	8000fc8 <HAL_GetTick>
 80021d2:	4602      	mov	r2, r0
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021dc:	4293      	cmp	r3, r2
 80021de:	d901      	bls.n	80021e4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80021e0:	2303      	movs	r3, #3
 80021e2:	e0be      	b.n	8002362 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021e4:	4b1c      	ldr	r3, [pc, #112]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 80021e6:	691b      	ldr	r3, [r3, #16]
 80021e8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	00db      	lsls	r3, r3, #3
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d1eb      	bne.n	80021ce <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d010      	beq.n	8002224 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	68da      	ldr	r2, [r3, #12]
 8002206:	4b14      	ldr	r3, [pc, #80]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 8002208:	699b      	ldr	r3, [r3, #24]
 800220a:	f003 030f 	and.w	r3, r3, #15
 800220e:	429a      	cmp	r2, r3
 8002210:	d208      	bcs.n	8002224 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002212:	4b11      	ldr	r3, [pc, #68]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	f023 020f 	bic.w	r2, r3, #15
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	490e      	ldr	r1, [pc, #56]	@ (8002258 <HAL_RCC_ClockConfig+0x244>)
 8002220:	4313      	orrs	r3, r2
 8002222:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002224:	4b0b      	ldr	r3, [pc, #44]	@ (8002254 <HAL_RCC_ClockConfig+0x240>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 030f 	and.w	r3, r3, #15
 800222c:	683a      	ldr	r2, [r7, #0]
 800222e:	429a      	cmp	r2, r3
 8002230:	d214      	bcs.n	800225c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002232:	4b08      	ldr	r3, [pc, #32]	@ (8002254 <HAL_RCC_ClockConfig+0x240>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f023 020f 	bic.w	r2, r3, #15
 800223a:	4906      	ldr	r1, [pc, #24]	@ (8002254 <HAL_RCC_ClockConfig+0x240>)
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	4313      	orrs	r3, r2
 8002240:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002242:	4b04      	ldr	r3, [pc, #16]	@ (8002254 <HAL_RCC_ClockConfig+0x240>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 030f 	and.w	r3, r3, #15
 800224a:	683a      	ldr	r2, [r7, #0]
 800224c:	429a      	cmp	r2, r3
 800224e:	d005      	beq.n	800225c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e086      	b.n	8002362 <HAL_RCC_ClockConfig+0x34e>
 8002254:	52002000 	.word	0x52002000
 8002258:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f003 0304 	and.w	r3, r3, #4
 8002264:	2b00      	cmp	r3, #0
 8002266:	d010      	beq.n	800228a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	691a      	ldr	r2, [r3, #16]
 800226c:	4b3f      	ldr	r3, [pc, #252]	@ (800236c <HAL_RCC_ClockConfig+0x358>)
 800226e:	699b      	ldr	r3, [r3, #24]
 8002270:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002274:	429a      	cmp	r2, r3
 8002276:	d208      	bcs.n	800228a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002278:	4b3c      	ldr	r3, [pc, #240]	@ (800236c <HAL_RCC_ClockConfig+0x358>)
 800227a:	699b      	ldr	r3, [r3, #24]
 800227c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	691b      	ldr	r3, [r3, #16]
 8002284:	4939      	ldr	r1, [pc, #228]	@ (800236c <HAL_RCC_ClockConfig+0x358>)
 8002286:	4313      	orrs	r3, r2
 8002288:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0308 	and.w	r3, r3, #8
 8002292:	2b00      	cmp	r3, #0
 8002294:	d010      	beq.n	80022b8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	695a      	ldr	r2, [r3, #20]
 800229a:	4b34      	ldr	r3, [pc, #208]	@ (800236c <HAL_RCC_ClockConfig+0x358>)
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d208      	bcs.n	80022b8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80022a6:	4b31      	ldr	r3, [pc, #196]	@ (800236c <HAL_RCC_ClockConfig+0x358>)
 80022a8:	69db      	ldr	r3, [r3, #28]
 80022aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	695b      	ldr	r3, [r3, #20]
 80022b2:	492e      	ldr	r1, [pc, #184]	@ (800236c <HAL_RCC_ClockConfig+0x358>)
 80022b4:	4313      	orrs	r3, r2
 80022b6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f003 0310 	and.w	r3, r3, #16
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d010      	beq.n	80022e6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	699a      	ldr	r2, [r3, #24]
 80022c8:	4b28      	ldr	r3, [pc, #160]	@ (800236c <HAL_RCC_ClockConfig+0x358>)
 80022ca:	69db      	ldr	r3, [r3, #28]
 80022cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d208      	bcs.n	80022e6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80022d4:	4b25      	ldr	r3, [pc, #148]	@ (800236c <HAL_RCC_ClockConfig+0x358>)
 80022d6:	69db      	ldr	r3, [r3, #28]
 80022d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	699b      	ldr	r3, [r3, #24]
 80022e0:	4922      	ldr	r1, [pc, #136]	@ (800236c <HAL_RCC_ClockConfig+0x358>)
 80022e2:	4313      	orrs	r3, r2
 80022e4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 0320 	and.w	r3, r3, #32
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d010      	beq.n	8002314 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	69da      	ldr	r2, [r3, #28]
 80022f6:	4b1d      	ldr	r3, [pc, #116]	@ (800236c <HAL_RCC_ClockConfig+0x358>)
 80022f8:	6a1b      	ldr	r3, [r3, #32]
 80022fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022fe:	429a      	cmp	r2, r3
 8002300:	d208      	bcs.n	8002314 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002302:	4b1a      	ldr	r3, [pc, #104]	@ (800236c <HAL_RCC_ClockConfig+0x358>)
 8002304:	6a1b      	ldr	r3, [r3, #32]
 8002306:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	69db      	ldr	r3, [r3, #28]
 800230e:	4917      	ldr	r1, [pc, #92]	@ (800236c <HAL_RCC_ClockConfig+0x358>)
 8002310:	4313      	orrs	r3, r2
 8002312:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002314:	f000 f834 	bl	8002380 <HAL_RCC_GetSysClockFreq>
 8002318:	4602      	mov	r2, r0
 800231a:	4b14      	ldr	r3, [pc, #80]	@ (800236c <HAL_RCC_ClockConfig+0x358>)
 800231c:	699b      	ldr	r3, [r3, #24]
 800231e:	0a1b      	lsrs	r3, r3, #8
 8002320:	f003 030f 	and.w	r3, r3, #15
 8002324:	4912      	ldr	r1, [pc, #72]	@ (8002370 <HAL_RCC_ClockConfig+0x35c>)
 8002326:	5ccb      	ldrb	r3, [r1, r3]
 8002328:	f003 031f 	and.w	r3, r3, #31
 800232c:	fa22 f303 	lsr.w	r3, r2, r3
 8002330:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002332:	4b0e      	ldr	r3, [pc, #56]	@ (800236c <HAL_RCC_ClockConfig+0x358>)
 8002334:	699b      	ldr	r3, [r3, #24]
 8002336:	f003 030f 	and.w	r3, r3, #15
 800233a:	4a0d      	ldr	r2, [pc, #52]	@ (8002370 <HAL_RCC_ClockConfig+0x35c>)
 800233c:	5cd3      	ldrb	r3, [r2, r3]
 800233e:	f003 031f 	and.w	r3, r3, #31
 8002342:	693a      	ldr	r2, [r7, #16]
 8002344:	fa22 f303 	lsr.w	r3, r2, r3
 8002348:	4a0a      	ldr	r2, [pc, #40]	@ (8002374 <HAL_RCC_ClockConfig+0x360>)
 800234a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800234c:	4a0a      	ldr	r2, [pc, #40]	@ (8002378 <HAL_RCC_ClockConfig+0x364>)
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002352:	4b0a      	ldr	r3, [pc, #40]	@ (800237c <HAL_RCC_ClockConfig+0x368>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4618      	mov	r0, r3
 8002358:	f7fe fdec 	bl	8000f34 <HAL_InitTick>
 800235c:	4603      	mov	r3, r0
 800235e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002360:	7bfb      	ldrb	r3, [r7, #15]
}
 8002362:	4618      	mov	r0, r3
 8002364:	3718      	adds	r7, #24
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	58024400 	.word	0x58024400
 8002370:	08003cdc 	.word	0x08003cdc
 8002374:	24000004 	.word	0x24000004
 8002378:	24000000 	.word	0x24000000
 800237c:	24000024 	.word	0x24000024

08002380 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002380:	b480      	push	{r7}
 8002382:	b089      	sub	sp, #36	@ 0x24
 8002384:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002386:	4bb3      	ldr	r3, [pc, #716]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800238e:	2b18      	cmp	r3, #24
 8002390:	f200 8155 	bhi.w	800263e <HAL_RCC_GetSysClockFreq+0x2be>
 8002394:	a201      	add	r2, pc, #4	@ (adr r2, 800239c <HAL_RCC_GetSysClockFreq+0x1c>)
 8002396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800239a:	bf00      	nop
 800239c:	08002401 	.word	0x08002401
 80023a0:	0800263f 	.word	0x0800263f
 80023a4:	0800263f 	.word	0x0800263f
 80023a8:	0800263f 	.word	0x0800263f
 80023ac:	0800263f 	.word	0x0800263f
 80023b0:	0800263f 	.word	0x0800263f
 80023b4:	0800263f 	.word	0x0800263f
 80023b8:	0800263f 	.word	0x0800263f
 80023bc:	08002427 	.word	0x08002427
 80023c0:	0800263f 	.word	0x0800263f
 80023c4:	0800263f 	.word	0x0800263f
 80023c8:	0800263f 	.word	0x0800263f
 80023cc:	0800263f 	.word	0x0800263f
 80023d0:	0800263f 	.word	0x0800263f
 80023d4:	0800263f 	.word	0x0800263f
 80023d8:	0800263f 	.word	0x0800263f
 80023dc:	0800242d 	.word	0x0800242d
 80023e0:	0800263f 	.word	0x0800263f
 80023e4:	0800263f 	.word	0x0800263f
 80023e8:	0800263f 	.word	0x0800263f
 80023ec:	0800263f 	.word	0x0800263f
 80023f0:	0800263f 	.word	0x0800263f
 80023f4:	0800263f 	.word	0x0800263f
 80023f8:	0800263f 	.word	0x0800263f
 80023fc:	08002433 	.word	0x08002433
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002400:	4b94      	ldr	r3, [pc, #592]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0320 	and.w	r3, r3, #32
 8002408:	2b00      	cmp	r3, #0
 800240a:	d009      	beq.n	8002420 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800240c:	4b91      	ldr	r3, [pc, #580]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	08db      	lsrs	r3, r3, #3
 8002412:	f003 0303 	and.w	r3, r3, #3
 8002416:	4a90      	ldr	r2, [pc, #576]	@ (8002658 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002418:	fa22 f303 	lsr.w	r3, r2, r3
 800241c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800241e:	e111      	b.n	8002644 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002420:	4b8d      	ldr	r3, [pc, #564]	@ (8002658 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002422:	61bb      	str	r3, [r7, #24]
      break;
 8002424:	e10e      	b.n	8002644 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002426:	4b8d      	ldr	r3, [pc, #564]	@ (800265c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002428:	61bb      	str	r3, [r7, #24]
      break;
 800242a:	e10b      	b.n	8002644 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800242c:	4b8c      	ldr	r3, [pc, #560]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800242e:	61bb      	str	r3, [r7, #24]
      break;
 8002430:	e108      	b.n	8002644 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002432:	4b88      	ldr	r3, [pc, #544]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002436:	f003 0303 	and.w	r3, r3, #3
 800243a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800243c:	4b85      	ldr	r3, [pc, #532]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800243e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002440:	091b      	lsrs	r3, r3, #4
 8002442:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002446:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002448:	4b82      	ldr	r3, [pc, #520]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800244a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800244c:	f003 0301 	and.w	r3, r3, #1
 8002450:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002452:	4b80      	ldr	r3, [pc, #512]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002454:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002456:	08db      	lsrs	r3, r3, #3
 8002458:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800245c:	68fa      	ldr	r2, [r7, #12]
 800245e:	fb02 f303 	mul.w	r3, r2, r3
 8002462:	ee07 3a90 	vmov	s15, r3
 8002466:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800246a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	2b00      	cmp	r3, #0
 8002472:	f000 80e1 	beq.w	8002638 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	2b02      	cmp	r3, #2
 800247a:	f000 8083 	beq.w	8002584 <HAL_RCC_GetSysClockFreq+0x204>
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	2b02      	cmp	r3, #2
 8002482:	f200 80a1 	bhi.w	80025c8 <HAL_RCC_GetSysClockFreq+0x248>
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d003      	beq.n	8002494 <HAL_RCC_GetSysClockFreq+0x114>
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	2b01      	cmp	r3, #1
 8002490:	d056      	beq.n	8002540 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002492:	e099      	b.n	80025c8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002494:	4b6f      	ldr	r3, [pc, #444]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 0320 	and.w	r3, r3, #32
 800249c:	2b00      	cmp	r3, #0
 800249e:	d02d      	beq.n	80024fc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80024a0:	4b6c      	ldr	r3, [pc, #432]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	08db      	lsrs	r3, r3, #3
 80024a6:	f003 0303 	and.w	r3, r3, #3
 80024aa:	4a6b      	ldr	r2, [pc, #428]	@ (8002658 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80024ac:	fa22 f303 	lsr.w	r3, r2, r3
 80024b0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	ee07 3a90 	vmov	s15, r3
 80024b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	ee07 3a90 	vmov	s15, r3
 80024c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024ca:	4b62      	ldr	r3, [pc, #392]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024d2:	ee07 3a90 	vmov	s15, r3
 80024d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024da:	ed97 6a02 	vldr	s12, [r7, #8]
 80024de:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002664 <HAL_RCC_GetSysClockFreq+0x2e4>
 80024e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80024e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80024ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80024ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80024f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024f6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80024fa:	e087      	b.n	800260c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	ee07 3a90 	vmov	s15, r3
 8002502:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002506:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002668 <HAL_RCC_GetSysClockFreq+0x2e8>
 800250a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800250e:	4b51      	ldr	r3, [pc, #324]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002512:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002516:	ee07 3a90 	vmov	s15, r3
 800251a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800251e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002522:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002664 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002526:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800252a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800252e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002532:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002536:	ee67 7a27 	vmul.f32	s15, s14, s15
 800253a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800253e:	e065      	b.n	800260c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	ee07 3a90 	vmov	s15, r3
 8002546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800254a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800266c <HAL_RCC_GetSysClockFreq+0x2ec>
 800254e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002552:	4b40      	ldr	r3, [pc, #256]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002556:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800255a:	ee07 3a90 	vmov	s15, r3
 800255e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002562:	ed97 6a02 	vldr	s12, [r7, #8]
 8002566:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002664 <HAL_RCC_GetSysClockFreq+0x2e4>
 800256a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800256e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002572:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002576:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800257a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800257e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002582:	e043      	b.n	800260c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	ee07 3a90 	vmov	s15, r3
 800258a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800258e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002670 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002592:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002596:	4b2f      	ldr	r3, [pc, #188]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800259e:	ee07 3a90 	vmov	s15, r3
 80025a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80025aa:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002664 <HAL_RCC_GetSysClockFreq+0x2e4>
 80025ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80025ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025c2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80025c6:	e021      	b.n	800260c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	ee07 3a90 	vmov	s15, r3
 80025ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025d2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800266c <HAL_RCC_GetSysClockFreq+0x2ec>
 80025d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025da:	4b1e      	ldr	r3, [pc, #120]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025e2:	ee07 3a90 	vmov	s15, r3
 80025e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80025ee:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002664 <HAL_RCC_GetSysClockFreq+0x2e4>
 80025f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80025fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002602:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002606:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800260a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800260c:	4b11      	ldr	r3, [pc, #68]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800260e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002610:	0a5b      	lsrs	r3, r3, #9
 8002612:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002616:	3301      	adds	r3, #1
 8002618:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	ee07 3a90 	vmov	s15, r3
 8002620:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002624:	edd7 6a07 	vldr	s13, [r7, #28]
 8002628:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800262c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002630:	ee17 3a90 	vmov	r3, s15
 8002634:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002636:	e005      	b.n	8002644 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002638:	2300      	movs	r3, #0
 800263a:	61bb      	str	r3, [r7, #24]
      break;
 800263c:	e002      	b.n	8002644 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800263e:	4b07      	ldr	r3, [pc, #28]	@ (800265c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002640:	61bb      	str	r3, [r7, #24]
      break;
 8002642:	bf00      	nop
  }

  return sysclockfreq;
 8002644:	69bb      	ldr	r3, [r7, #24]
}
 8002646:	4618      	mov	r0, r3
 8002648:	3724      	adds	r7, #36	@ 0x24
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	58024400 	.word	0x58024400
 8002658:	03d09000 	.word	0x03d09000
 800265c:	003d0900 	.word	0x003d0900
 8002660:	007a1200 	.word	0x007a1200
 8002664:	46000000 	.word	0x46000000
 8002668:	4c742400 	.word	0x4c742400
 800266c:	4a742400 	.word	0x4a742400
 8002670:	4af42400 	.word	0x4af42400

08002674 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800267a:	f7ff fe81 	bl	8002380 <HAL_RCC_GetSysClockFreq>
 800267e:	4602      	mov	r2, r0
 8002680:	4b10      	ldr	r3, [pc, #64]	@ (80026c4 <HAL_RCC_GetHCLKFreq+0x50>)
 8002682:	699b      	ldr	r3, [r3, #24]
 8002684:	0a1b      	lsrs	r3, r3, #8
 8002686:	f003 030f 	and.w	r3, r3, #15
 800268a:	490f      	ldr	r1, [pc, #60]	@ (80026c8 <HAL_RCC_GetHCLKFreq+0x54>)
 800268c:	5ccb      	ldrb	r3, [r1, r3]
 800268e:	f003 031f 	and.w	r3, r3, #31
 8002692:	fa22 f303 	lsr.w	r3, r2, r3
 8002696:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002698:	4b0a      	ldr	r3, [pc, #40]	@ (80026c4 <HAL_RCC_GetHCLKFreq+0x50>)
 800269a:	699b      	ldr	r3, [r3, #24]
 800269c:	f003 030f 	and.w	r3, r3, #15
 80026a0:	4a09      	ldr	r2, [pc, #36]	@ (80026c8 <HAL_RCC_GetHCLKFreq+0x54>)
 80026a2:	5cd3      	ldrb	r3, [r2, r3]
 80026a4:	f003 031f 	and.w	r3, r3, #31
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	fa22 f303 	lsr.w	r3, r2, r3
 80026ae:	4a07      	ldr	r2, [pc, #28]	@ (80026cc <HAL_RCC_GetHCLKFreq+0x58>)
 80026b0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80026b2:	4a07      	ldr	r2, [pc, #28]	@ (80026d0 <HAL_RCC_GetHCLKFreq+0x5c>)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80026b8:	4b04      	ldr	r3, [pc, #16]	@ (80026cc <HAL_RCC_GetHCLKFreq+0x58>)
 80026ba:	681b      	ldr	r3, [r3, #0]
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3708      	adds	r7, #8
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	58024400 	.word	0x58024400
 80026c8:	08003cdc 	.word	0x08003cdc
 80026cc:	24000004 	.word	0x24000004
 80026d0:	24000000 	.word	0x24000000

080026d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80026d8:	f7ff ffcc 	bl	8002674 <HAL_RCC_GetHCLKFreq>
 80026dc:	4602      	mov	r2, r0
 80026de:	4b06      	ldr	r3, [pc, #24]	@ (80026f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	091b      	lsrs	r3, r3, #4
 80026e4:	f003 0307 	and.w	r3, r3, #7
 80026e8:	4904      	ldr	r1, [pc, #16]	@ (80026fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80026ea:	5ccb      	ldrb	r3, [r1, r3]
 80026ec:	f003 031f 	and.w	r3, r3, #31
 80026f0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	58024400 	.word	0x58024400
 80026fc:	08003cdc 	.word	0x08003cdc

08002700 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002704:	f7ff ffb6 	bl	8002674 <HAL_RCC_GetHCLKFreq>
 8002708:	4602      	mov	r2, r0
 800270a:	4b06      	ldr	r3, [pc, #24]	@ (8002724 <HAL_RCC_GetPCLK2Freq+0x24>)
 800270c:	69db      	ldr	r3, [r3, #28]
 800270e:	0a1b      	lsrs	r3, r3, #8
 8002710:	f003 0307 	and.w	r3, r3, #7
 8002714:	4904      	ldr	r1, [pc, #16]	@ (8002728 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002716:	5ccb      	ldrb	r3, [r1, r3]
 8002718:	f003 031f 	and.w	r3, r3, #31
 800271c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002720:	4618      	mov	r0, r3
 8002722:	bd80      	pop	{r7, pc}
 8002724:	58024400 	.word	0x58024400
 8002728:	08003cdc 	.word	0x08003cdc

0800272c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8002730:	f7ff ffa0 	bl	8002674 <HAL_RCC_GetHCLKFreq>
 8002734:	4602      	mov	r2, r0
 8002736:	4b06      	ldr	r3, [pc, #24]	@ (8002750 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8002738:	6a1b      	ldr	r3, [r3, #32]
 800273a:	091b      	lsrs	r3, r3, #4
 800273c:	f003 0307 	and.w	r3, r3, #7
 8002740:	4904      	ldr	r1, [pc, #16]	@ (8002754 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8002742:	5ccb      	ldrb	r3, [r1, r3]
 8002744:	f003 031f 	and.w	r3, r3, #31
 8002748:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800274c:	4618      	mov	r0, r3
 800274e:	bd80      	pop	{r7, pc}
 8002750:	58024400 	.word	0x58024400
 8002754:	08003cdc 	.word	0x08003cdc

08002758 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8002758:	b480      	push	{r7}
 800275a:	b089      	sub	sp, #36	@ 0x24
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002760:	4ba1      	ldr	r3, [pc, #644]	@ (80029e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002764:	f003 0303 	and.w	r3, r3, #3
 8002768:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800276a:	4b9f      	ldr	r3, [pc, #636]	@ (80029e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800276c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800276e:	0b1b      	lsrs	r3, r3, #12
 8002770:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002774:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8002776:	4b9c      	ldr	r3, [pc, #624]	@ (80029e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800277a:	091b      	lsrs	r3, r3, #4
 800277c:	f003 0301 	and.w	r3, r3, #1
 8002780:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8002782:	4b99      	ldr	r3, [pc, #612]	@ (80029e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002784:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002786:	08db      	lsrs	r3, r3, #3
 8002788:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800278c:	693a      	ldr	r2, [r7, #16]
 800278e:	fb02 f303 	mul.w	r3, r2, r3
 8002792:	ee07 3a90 	vmov	s15, r3
 8002796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800279a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	f000 8111 	beq.w	80029c8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80027a6:	69bb      	ldr	r3, [r7, #24]
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	f000 8083 	beq.w	80028b4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	f200 80a1 	bhi.w	80028f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80027b6:	69bb      	ldr	r3, [r7, #24]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d003      	beq.n	80027c4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80027bc:	69bb      	ldr	r3, [r7, #24]
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d056      	beq.n	8002870 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80027c2:	e099      	b.n	80028f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80027c4:	4b88      	ldr	r3, [pc, #544]	@ (80029e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0320 	and.w	r3, r3, #32
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d02d      	beq.n	800282c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80027d0:	4b85      	ldr	r3, [pc, #532]	@ (80029e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	08db      	lsrs	r3, r3, #3
 80027d6:	f003 0303 	and.w	r3, r3, #3
 80027da:	4a84      	ldr	r2, [pc, #528]	@ (80029ec <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80027dc:	fa22 f303 	lsr.w	r3, r2, r3
 80027e0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	ee07 3a90 	vmov	s15, r3
 80027e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	ee07 3a90 	vmov	s15, r3
 80027f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027fa:	4b7b      	ldr	r3, [pc, #492]	@ (80029e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80027fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002802:	ee07 3a90 	vmov	s15, r3
 8002806:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800280a:	ed97 6a03 	vldr	s12, [r7, #12]
 800280e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80029f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002812:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002816:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800281a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800281e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002822:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002826:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800282a:	e087      	b.n	800293c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	ee07 3a90 	vmov	s15, r3
 8002832:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002836:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80029f4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800283a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800283e:	4b6a      	ldr	r3, [pc, #424]	@ (80029e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002840:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002842:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002846:	ee07 3a90 	vmov	s15, r3
 800284a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800284e:	ed97 6a03 	vldr	s12, [r7, #12]
 8002852:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80029f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002856:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800285a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800285e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002862:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002866:	ee67 7a27 	vmul.f32	s15, s14, s15
 800286a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800286e:	e065      	b.n	800293c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	ee07 3a90 	vmov	s15, r3
 8002876:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800287a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80029f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800287e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002882:	4b59      	ldr	r3, [pc, #356]	@ (80029e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002884:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002886:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800288a:	ee07 3a90 	vmov	s15, r3
 800288e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002892:	ed97 6a03 	vldr	s12, [r7, #12]
 8002896:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80029f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800289a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800289e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80028a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80028aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80028b2:	e043      	b.n	800293c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	ee07 3a90 	vmov	s15, r3
 80028ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028be:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80029fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80028c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028c6:	4b48      	ldr	r3, [pc, #288]	@ (80029e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80028c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028ce:	ee07 3a90 	vmov	s15, r3
 80028d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80028da:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80029f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80028de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80028e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80028ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80028ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80028f6:	e021      	b.n	800293c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	ee07 3a90 	vmov	s15, r3
 80028fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002902:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80029f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8002906:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800290a:	4b37      	ldr	r3, [pc, #220]	@ (80029e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800290c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800290e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002912:	ee07 3a90 	vmov	s15, r3
 8002916:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800291a:	ed97 6a03 	vldr	s12, [r7, #12]
 800291e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80029f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002922:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002926:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800292a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800292e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002932:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002936:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800293a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800293c:	4b2a      	ldr	r3, [pc, #168]	@ (80029e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800293e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002940:	0a5b      	lsrs	r3, r3, #9
 8002942:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002946:	ee07 3a90 	vmov	s15, r3
 800294a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800294e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002952:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002956:	edd7 6a07 	vldr	s13, [r7, #28]
 800295a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800295e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002962:	ee17 2a90 	vmov	r2, s15
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800296a:	4b1f      	ldr	r3, [pc, #124]	@ (80029e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800296c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800296e:	0c1b      	lsrs	r3, r3, #16
 8002970:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002974:	ee07 3a90 	vmov	s15, r3
 8002978:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800297c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002980:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002984:	edd7 6a07 	vldr	s13, [r7, #28]
 8002988:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800298c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002990:	ee17 2a90 	vmov	r2, s15
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8002998:	4b13      	ldr	r3, [pc, #76]	@ (80029e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800299a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800299c:	0e1b      	lsrs	r3, r3, #24
 800299e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80029a2:	ee07 3a90 	vmov	s15, r3
 80029a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80029ae:	ee37 7a87 	vadd.f32	s14, s15, s14
 80029b2:	edd7 6a07 	vldr	s13, [r7, #28]
 80029b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029be:	ee17 2a90 	vmov	r2, s15
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80029c6:	e008      	b.n	80029da <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	609a      	str	r2, [r3, #8]
}
 80029da:	bf00      	nop
 80029dc:	3724      	adds	r7, #36	@ 0x24
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	58024400 	.word	0x58024400
 80029ec:	03d09000 	.word	0x03d09000
 80029f0:	46000000 	.word	0x46000000
 80029f4:	4c742400 	.word	0x4c742400
 80029f8:	4a742400 	.word	0x4a742400
 80029fc:	4af42400 	.word	0x4af42400

08002a00 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b089      	sub	sp, #36	@ 0x24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002a08:	4ba1      	ldr	r3, [pc, #644]	@ (8002c90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a0c:	f003 0303 	and.w	r3, r3, #3
 8002a10:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8002a12:	4b9f      	ldr	r3, [pc, #636]	@ (8002c90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a16:	0d1b      	lsrs	r3, r3, #20
 8002a18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a1c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8002a1e:	4b9c      	ldr	r3, [pc, #624]	@ (8002c90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a22:	0a1b      	lsrs	r3, r3, #8
 8002a24:	f003 0301 	and.w	r3, r3, #1
 8002a28:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8002a2a:	4b99      	ldr	r3, [pc, #612]	@ (8002c90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a2e:	08db      	lsrs	r3, r3, #3
 8002a30:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002a34:	693a      	ldr	r2, [r7, #16]
 8002a36:	fb02 f303 	mul.w	r3, r2, r3
 8002a3a:	ee07 3a90 	vmov	s15, r3
 8002a3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a42:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	f000 8111 	beq.w	8002c70 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	f000 8083 	beq.w	8002b5c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8002a56:	69bb      	ldr	r3, [r7, #24]
 8002a58:	2b02      	cmp	r3, #2
 8002a5a:	f200 80a1 	bhi.w	8002ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8002a5e:	69bb      	ldr	r3, [r7, #24]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d003      	beq.n	8002a6c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8002a64:	69bb      	ldr	r3, [r7, #24]
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d056      	beq.n	8002b18 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8002a6a:	e099      	b.n	8002ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002a6c:	4b88      	ldr	r3, [pc, #544]	@ (8002c90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0320 	and.w	r3, r3, #32
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d02d      	beq.n	8002ad4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002a78:	4b85      	ldr	r3, [pc, #532]	@ (8002c90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	08db      	lsrs	r3, r3, #3
 8002a7e:	f003 0303 	and.w	r3, r3, #3
 8002a82:	4a84      	ldr	r2, [pc, #528]	@ (8002c94 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8002a84:	fa22 f303 	lsr.w	r3, r2, r3
 8002a88:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	ee07 3a90 	vmov	s15, r3
 8002a90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	ee07 3a90 	vmov	s15, r3
 8002a9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002aa2:	4b7b      	ldr	r3, [pc, #492]	@ (8002c90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002aaa:	ee07 3a90 	vmov	s15, r3
 8002aae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ab2:	ed97 6a03 	vldr	s12, [r7, #12]
 8002ab6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8002c98 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002aba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002abe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ac2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002ac6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002aca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ace:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8002ad2:	e087      	b.n	8002be4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	ee07 3a90 	vmov	s15, r3
 8002ada:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ade:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8002c9c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8002ae2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ae6:	4b6a      	ldr	r3, [pc, #424]	@ (8002c90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002aee:	ee07 3a90 	vmov	s15, r3
 8002af2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002af6:	ed97 6a03 	vldr	s12, [r7, #12]
 8002afa:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8002c98 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002afe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002b16:	e065      	b.n	8002be4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	ee07 3a90 	vmov	s15, r3
 8002b1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b22:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8002ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8002b26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b2a:	4b59      	ldr	r3, [pc, #356]	@ (8002c90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b32:	ee07 3a90 	vmov	s15, r3
 8002b36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8002b3e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8002c98 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002b42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002b5a:	e043      	b.n	8002be4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	ee07 3a90 	vmov	s15, r3
 8002b62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b66:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8002ca4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8002b6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b6e:	4b48      	ldr	r3, [pc, #288]	@ (8002c90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b76:	ee07 3a90 	vmov	s15, r3
 8002b7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8002b82:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8002c98 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002b86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002b9e:	e021      	b.n	8002be4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	ee07 3a90 	vmov	s15, r3
 8002ba6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002baa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8002ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8002bae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002bb2:	4b37      	ldr	r3, [pc, #220]	@ (8002c90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bba:	ee07 3a90 	vmov	s15, r3
 8002bbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002bc2:	ed97 6a03 	vldr	s12, [r7, #12]
 8002bc6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8002c98 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002bca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002bce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002bd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002bd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002bda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bde:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002be2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8002be4:	4b2a      	ldr	r3, [pc, #168]	@ (8002c90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be8:	0a5b      	lsrs	r3, r3, #9
 8002bea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002bee:	ee07 3a90 	vmov	s15, r3
 8002bf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bf6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002bfa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002bfe:	edd7 6a07 	vldr	s13, [r7, #28]
 8002c02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c0a:	ee17 2a90 	vmov	r2, s15
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8002c12:	4b1f      	ldr	r3, [pc, #124]	@ (8002c90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c16:	0c1b      	lsrs	r3, r3, #16
 8002c18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c1c:	ee07 3a90 	vmov	s15, r3
 8002c20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c24:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002c28:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002c2c:	edd7 6a07 	vldr	s13, [r7, #28]
 8002c30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c38:	ee17 2a90 	vmov	r2, s15
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8002c40:	4b13      	ldr	r3, [pc, #76]	@ (8002c90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c44:	0e1b      	lsrs	r3, r3, #24
 8002c46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c4a:	ee07 3a90 	vmov	s15, r3
 8002c4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002c56:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002c5a:	edd7 6a07 	vldr	s13, [r7, #28]
 8002c5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c66:	ee17 2a90 	vmov	r2, s15
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8002c6e:	e008      	b.n	8002c82 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	609a      	str	r2, [r3, #8]
}
 8002c82:	bf00      	nop
 8002c84:	3724      	adds	r7, #36	@ 0x24
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	58024400 	.word	0x58024400
 8002c94:	03d09000 	.word	0x03d09000
 8002c98:	46000000 	.word	0x46000000
 8002c9c:	4c742400 	.word	0x4c742400
 8002ca0:	4a742400 	.word	0x4a742400
 8002ca4:	4af42400 	.word	0x4af42400

08002ca8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d101      	bne.n	8002cba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e042      	b.n	8002d40 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d106      	bne.n	8002cd2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f000 f83b 	bl	8002d48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2224      	movs	r2, #36	@ 0x24
 8002cd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f022 0201 	bic.w	r2, r2, #1
 8002ce8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d002      	beq.n	8002cf8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f000 fd9a 	bl	800382c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	f000 f82f 	bl	8002d5c <UART_SetConfig>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d101      	bne.n	8002d08 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e01b      	b.n	8002d40 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	685a      	ldr	r2, [r3, #4]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002d16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	689a      	ldr	r2, [r3, #8]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002d26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f042 0201 	orr.w	r2, r2, #1
 8002d36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f000 fe19 	bl	8003970 <UART_CheckIdleState>
 8002d3e:	4603      	mov	r3, r0
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3708      	adds	r7, #8
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8002d50:	bf00      	nop
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr

08002d5c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d60:	b092      	sub	sp, #72	@ 0x48
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d66:	2300      	movs	r3, #0
 8002d68:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	689a      	ldr	r2, [r3, #8]
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	691b      	ldr	r3, [r3, #16]
 8002d74:	431a      	orrs	r2, r3
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	695b      	ldr	r3, [r3, #20]
 8002d7a:	431a      	orrs	r2, r3
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	69db      	ldr	r3, [r3, #28]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	4bbe      	ldr	r3, [pc, #760]	@ (8003084 <UART_SetConfig+0x328>)
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	6812      	ldr	r2, [r2, #0]
 8002d92:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002d94:	430b      	orrs	r3, r1
 8002d96:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	68da      	ldr	r2, [r3, #12]
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	430a      	orrs	r2, r1
 8002dac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	699b      	ldr	r3, [r3, #24]
 8002db2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4ab3      	ldr	r2, [pc, #716]	@ (8003088 <UART_SetConfig+0x32c>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d004      	beq.n	8002dc8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	6a1b      	ldr	r3, [r3, #32]
 8002dc2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	689a      	ldr	r2, [r3, #8]
 8002dce:	4baf      	ldr	r3, [pc, #700]	@ (800308c <UART_SetConfig+0x330>)
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	697a      	ldr	r2, [r7, #20]
 8002dd4:	6812      	ldr	r2, [r2, #0]
 8002dd6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002dd8:	430b      	orrs	r3, r1
 8002dda:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de2:	f023 010f 	bic.w	r1, r3, #15
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	430a      	orrs	r2, r1
 8002df0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4aa6      	ldr	r2, [pc, #664]	@ (8003090 <UART_SetConfig+0x334>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d177      	bne.n	8002eec <UART_SetConfig+0x190>
 8002dfc:	4ba5      	ldr	r3, [pc, #660]	@ (8003094 <UART_SetConfig+0x338>)
 8002dfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e00:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e04:	2b28      	cmp	r3, #40	@ 0x28
 8002e06:	d86d      	bhi.n	8002ee4 <UART_SetConfig+0x188>
 8002e08:	a201      	add	r2, pc, #4	@ (adr r2, 8002e10 <UART_SetConfig+0xb4>)
 8002e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e0e:	bf00      	nop
 8002e10:	08002eb5 	.word	0x08002eb5
 8002e14:	08002ee5 	.word	0x08002ee5
 8002e18:	08002ee5 	.word	0x08002ee5
 8002e1c:	08002ee5 	.word	0x08002ee5
 8002e20:	08002ee5 	.word	0x08002ee5
 8002e24:	08002ee5 	.word	0x08002ee5
 8002e28:	08002ee5 	.word	0x08002ee5
 8002e2c:	08002ee5 	.word	0x08002ee5
 8002e30:	08002ebd 	.word	0x08002ebd
 8002e34:	08002ee5 	.word	0x08002ee5
 8002e38:	08002ee5 	.word	0x08002ee5
 8002e3c:	08002ee5 	.word	0x08002ee5
 8002e40:	08002ee5 	.word	0x08002ee5
 8002e44:	08002ee5 	.word	0x08002ee5
 8002e48:	08002ee5 	.word	0x08002ee5
 8002e4c:	08002ee5 	.word	0x08002ee5
 8002e50:	08002ec5 	.word	0x08002ec5
 8002e54:	08002ee5 	.word	0x08002ee5
 8002e58:	08002ee5 	.word	0x08002ee5
 8002e5c:	08002ee5 	.word	0x08002ee5
 8002e60:	08002ee5 	.word	0x08002ee5
 8002e64:	08002ee5 	.word	0x08002ee5
 8002e68:	08002ee5 	.word	0x08002ee5
 8002e6c:	08002ee5 	.word	0x08002ee5
 8002e70:	08002ecd 	.word	0x08002ecd
 8002e74:	08002ee5 	.word	0x08002ee5
 8002e78:	08002ee5 	.word	0x08002ee5
 8002e7c:	08002ee5 	.word	0x08002ee5
 8002e80:	08002ee5 	.word	0x08002ee5
 8002e84:	08002ee5 	.word	0x08002ee5
 8002e88:	08002ee5 	.word	0x08002ee5
 8002e8c:	08002ee5 	.word	0x08002ee5
 8002e90:	08002ed5 	.word	0x08002ed5
 8002e94:	08002ee5 	.word	0x08002ee5
 8002e98:	08002ee5 	.word	0x08002ee5
 8002e9c:	08002ee5 	.word	0x08002ee5
 8002ea0:	08002ee5 	.word	0x08002ee5
 8002ea4:	08002ee5 	.word	0x08002ee5
 8002ea8:	08002ee5 	.word	0x08002ee5
 8002eac:	08002ee5 	.word	0x08002ee5
 8002eb0:	08002edd 	.word	0x08002edd
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002eba:	e222      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002ebc:	2304      	movs	r3, #4
 8002ebe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ec2:	e21e      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002ec4:	2308      	movs	r3, #8
 8002ec6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002eca:	e21a      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002ecc:	2310      	movs	r3, #16
 8002ece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ed2:	e216      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002ed4:	2320      	movs	r3, #32
 8002ed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002eda:	e212      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002edc:	2340      	movs	r3, #64	@ 0x40
 8002ede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ee2:	e20e      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002ee4:	2380      	movs	r3, #128	@ 0x80
 8002ee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002eea:	e20a      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a69      	ldr	r2, [pc, #420]	@ (8003098 <UART_SetConfig+0x33c>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d130      	bne.n	8002f58 <UART_SetConfig+0x1fc>
 8002ef6:	4b67      	ldr	r3, [pc, #412]	@ (8003094 <UART_SetConfig+0x338>)
 8002ef8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002efa:	f003 0307 	and.w	r3, r3, #7
 8002efe:	2b05      	cmp	r3, #5
 8002f00:	d826      	bhi.n	8002f50 <UART_SetConfig+0x1f4>
 8002f02:	a201      	add	r2, pc, #4	@ (adr r2, 8002f08 <UART_SetConfig+0x1ac>)
 8002f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f08:	08002f21 	.word	0x08002f21
 8002f0c:	08002f29 	.word	0x08002f29
 8002f10:	08002f31 	.word	0x08002f31
 8002f14:	08002f39 	.word	0x08002f39
 8002f18:	08002f41 	.word	0x08002f41
 8002f1c:	08002f49 	.word	0x08002f49
 8002f20:	2300      	movs	r3, #0
 8002f22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f26:	e1ec      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002f28:	2304      	movs	r3, #4
 8002f2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f2e:	e1e8      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002f30:	2308      	movs	r3, #8
 8002f32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f36:	e1e4      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002f38:	2310      	movs	r3, #16
 8002f3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f3e:	e1e0      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002f40:	2320      	movs	r3, #32
 8002f42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f46:	e1dc      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002f48:	2340      	movs	r3, #64	@ 0x40
 8002f4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f4e:	e1d8      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002f50:	2380      	movs	r3, #128	@ 0x80
 8002f52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f56:	e1d4      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a4f      	ldr	r2, [pc, #316]	@ (800309c <UART_SetConfig+0x340>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d130      	bne.n	8002fc4 <UART_SetConfig+0x268>
 8002f62:	4b4c      	ldr	r3, [pc, #304]	@ (8003094 <UART_SetConfig+0x338>)
 8002f64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f66:	f003 0307 	and.w	r3, r3, #7
 8002f6a:	2b05      	cmp	r3, #5
 8002f6c:	d826      	bhi.n	8002fbc <UART_SetConfig+0x260>
 8002f6e:	a201      	add	r2, pc, #4	@ (adr r2, 8002f74 <UART_SetConfig+0x218>)
 8002f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f74:	08002f8d 	.word	0x08002f8d
 8002f78:	08002f95 	.word	0x08002f95
 8002f7c:	08002f9d 	.word	0x08002f9d
 8002f80:	08002fa5 	.word	0x08002fa5
 8002f84:	08002fad 	.word	0x08002fad
 8002f88:	08002fb5 	.word	0x08002fb5
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f92:	e1b6      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002f94:	2304      	movs	r3, #4
 8002f96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f9a:	e1b2      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002f9c:	2308      	movs	r3, #8
 8002f9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fa2:	e1ae      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002fa4:	2310      	movs	r3, #16
 8002fa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002faa:	e1aa      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002fac:	2320      	movs	r3, #32
 8002fae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fb2:	e1a6      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002fb4:	2340      	movs	r3, #64	@ 0x40
 8002fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fba:	e1a2      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002fbc:	2380      	movs	r3, #128	@ 0x80
 8002fbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fc2:	e19e      	b.n	8003302 <UART_SetConfig+0x5a6>
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a35      	ldr	r2, [pc, #212]	@ (80030a0 <UART_SetConfig+0x344>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d130      	bne.n	8003030 <UART_SetConfig+0x2d4>
 8002fce:	4b31      	ldr	r3, [pc, #196]	@ (8003094 <UART_SetConfig+0x338>)
 8002fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fd2:	f003 0307 	and.w	r3, r3, #7
 8002fd6:	2b05      	cmp	r3, #5
 8002fd8:	d826      	bhi.n	8003028 <UART_SetConfig+0x2cc>
 8002fda:	a201      	add	r2, pc, #4	@ (adr r2, 8002fe0 <UART_SetConfig+0x284>)
 8002fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fe0:	08002ff9 	.word	0x08002ff9
 8002fe4:	08003001 	.word	0x08003001
 8002fe8:	08003009 	.word	0x08003009
 8002fec:	08003011 	.word	0x08003011
 8002ff0:	08003019 	.word	0x08003019
 8002ff4:	08003021 	.word	0x08003021
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ffe:	e180      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003000:	2304      	movs	r3, #4
 8003002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003006:	e17c      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003008:	2308      	movs	r3, #8
 800300a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800300e:	e178      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003010:	2310      	movs	r3, #16
 8003012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003016:	e174      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003018:	2320      	movs	r3, #32
 800301a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800301e:	e170      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003020:	2340      	movs	r3, #64	@ 0x40
 8003022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003026:	e16c      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003028:	2380      	movs	r3, #128	@ 0x80
 800302a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800302e:	e168      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a1b      	ldr	r2, [pc, #108]	@ (80030a4 <UART_SetConfig+0x348>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d142      	bne.n	80030c0 <UART_SetConfig+0x364>
 800303a:	4b16      	ldr	r3, [pc, #88]	@ (8003094 <UART_SetConfig+0x338>)
 800303c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800303e:	f003 0307 	and.w	r3, r3, #7
 8003042:	2b05      	cmp	r3, #5
 8003044:	d838      	bhi.n	80030b8 <UART_SetConfig+0x35c>
 8003046:	a201      	add	r2, pc, #4	@ (adr r2, 800304c <UART_SetConfig+0x2f0>)
 8003048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800304c:	08003065 	.word	0x08003065
 8003050:	0800306d 	.word	0x0800306d
 8003054:	08003075 	.word	0x08003075
 8003058:	0800307d 	.word	0x0800307d
 800305c:	080030a9 	.word	0x080030a9
 8003060:	080030b1 	.word	0x080030b1
 8003064:	2300      	movs	r3, #0
 8003066:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800306a:	e14a      	b.n	8003302 <UART_SetConfig+0x5a6>
 800306c:	2304      	movs	r3, #4
 800306e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003072:	e146      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003074:	2308      	movs	r3, #8
 8003076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800307a:	e142      	b.n	8003302 <UART_SetConfig+0x5a6>
 800307c:	2310      	movs	r3, #16
 800307e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003082:	e13e      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003084:	cfff69f3 	.word	0xcfff69f3
 8003088:	58000c00 	.word	0x58000c00
 800308c:	11fff4ff 	.word	0x11fff4ff
 8003090:	40011000 	.word	0x40011000
 8003094:	58024400 	.word	0x58024400
 8003098:	40004400 	.word	0x40004400
 800309c:	40004800 	.word	0x40004800
 80030a0:	40004c00 	.word	0x40004c00
 80030a4:	40005000 	.word	0x40005000
 80030a8:	2320      	movs	r3, #32
 80030aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030ae:	e128      	b.n	8003302 <UART_SetConfig+0x5a6>
 80030b0:	2340      	movs	r3, #64	@ 0x40
 80030b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030b6:	e124      	b.n	8003302 <UART_SetConfig+0x5a6>
 80030b8:	2380      	movs	r3, #128	@ 0x80
 80030ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030be:	e120      	b.n	8003302 <UART_SetConfig+0x5a6>
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4acb      	ldr	r2, [pc, #812]	@ (80033f4 <UART_SetConfig+0x698>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d176      	bne.n	80031b8 <UART_SetConfig+0x45c>
 80030ca:	4bcb      	ldr	r3, [pc, #812]	@ (80033f8 <UART_SetConfig+0x69c>)
 80030cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80030d2:	2b28      	cmp	r3, #40	@ 0x28
 80030d4:	d86c      	bhi.n	80031b0 <UART_SetConfig+0x454>
 80030d6:	a201      	add	r2, pc, #4	@ (adr r2, 80030dc <UART_SetConfig+0x380>)
 80030d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030dc:	08003181 	.word	0x08003181
 80030e0:	080031b1 	.word	0x080031b1
 80030e4:	080031b1 	.word	0x080031b1
 80030e8:	080031b1 	.word	0x080031b1
 80030ec:	080031b1 	.word	0x080031b1
 80030f0:	080031b1 	.word	0x080031b1
 80030f4:	080031b1 	.word	0x080031b1
 80030f8:	080031b1 	.word	0x080031b1
 80030fc:	08003189 	.word	0x08003189
 8003100:	080031b1 	.word	0x080031b1
 8003104:	080031b1 	.word	0x080031b1
 8003108:	080031b1 	.word	0x080031b1
 800310c:	080031b1 	.word	0x080031b1
 8003110:	080031b1 	.word	0x080031b1
 8003114:	080031b1 	.word	0x080031b1
 8003118:	080031b1 	.word	0x080031b1
 800311c:	08003191 	.word	0x08003191
 8003120:	080031b1 	.word	0x080031b1
 8003124:	080031b1 	.word	0x080031b1
 8003128:	080031b1 	.word	0x080031b1
 800312c:	080031b1 	.word	0x080031b1
 8003130:	080031b1 	.word	0x080031b1
 8003134:	080031b1 	.word	0x080031b1
 8003138:	080031b1 	.word	0x080031b1
 800313c:	08003199 	.word	0x08003199
 8003140:	080031b1 	.word	0x080031b1
 8003144:	080031b1 	.word	0x080031b1
 8003148:	080031b1 	.word	0x080031b1
 800314c:	080031b1 	.word	0x080031b1
 8003150:	080031b1 	.word	0x080031b1
 8003154:	080031b1 	.word	0x080031b1
 8003158:	080031b1 	.word	0x080031b1
 800315c:	080031a1 	.word	0x080031a1
 8003160:	080031b1 	.word	0x080031b1
 8003164:	080031b1 	.word	0x080031b1
 8003168:	080031b1 	.word	0x080031b1
 800316c:	080031b1 	.word	0x080031b1
 8003170:	080031b1 	.word	0x080031b1
 8003174:	080031b1 	.word	0x080031b1
 8003178:	080031b1 	.word	0x080031b1
 800317c:	080031a9 	.word	0x080031a9
 8003180:	2301      	movs	r3, #1
 8003182:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003186:	e0bc      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003188:	2304      	movs	r3, #4
 800318a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800318e:	e0b8      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003190:	2308      	movs	r3, #8
 8003192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003196:	e0b4      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003198:	2310      	movs	r3, #16
 800319a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800319e:	e0b0      	b.n	8003302 <UART_SetConfig+0x5a6>
 80031a0:	2320      	movs	r3, #32
 80031a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031a6:	e0ac      	b.n	8003302 <UART_SetConfig+0x5a6>
 80031a8:	2340      	movs	r3, #64	@ 0x40
 80031aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031ae:	e0a8      	b.n	8003302 <UART_SetConfig+0x5a6>
 80031b0:	2380      	movs	r3, #128	@ 0x80
 80031b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031b6:	e0a4      	b.n	8003302 <UART_SetConfig+0x5a6>
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a8f      	ldr	r2, [pc, #572]	@ (80033fc <UART_SetConfig+0x6a0>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d130      	bne.n	8003224 <UART_SetConfig+0x4c8>
 80031c2:	4b8d      	ldr	r3, [pc, #564]	@ (80033f8 <UART_SetConfig+0x69c>)
 80031c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031c6:	f003 0307 	and.w	r3, r3, #7
 80031ca:	2b05      	cmp	r3, #5
 80031cc:	d826      	bhi.n	800321c <UART_SetConfig+0x4c0>
 80031ce:	a201      	add	r2, pc, #4	@ (adr r2, 80031d4 <UART_SetConfig+0x478>)
 80031d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d4:	080031ed 	.word	0x080031ed
 80031d8:	080031f5 	.word	0x080031f5
 80031dc:	080031fd 	.word	0x080031fd
 80031e0:	08003205 	.word	0x08003205
 80031e4:	0800320d 	.word	0x0800320d
 80031e8:	08003215 	.word	0x08003215
 80031ec:	2300      	movs	r3, #0
 80031ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031f2:	e086      	b.n	8003302 <UART_SetConfig+0x5a6>
 80031f4:	2304      	movs	r3, #4
 80031f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031fa:	e082      	b.n	8003302 <UART_SetConfig+0x5a6>
 80031fc:	2308      	movs	r3, #8
 80031fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003202:	e07e      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003204:	2310      	movs	r3, #16
 8003206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800320a:	e07a      	b.n	8003302 <UART_SetConfig+0x5a6>
 800320c:	2320      	movs	r3, #32
 800320e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003212:	e076      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003214:	2340      	movs	r3, #64	@ 0x40
 8003216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800321a:	e072      	b.n	8003302 <UART_SetConfig+0x5a6>
 800321c:	2380      	movs	r3, #128	@ 0x80
 800321e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003222:	e06e      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a75      	ldr	r2, [pc, #468]	@ (8003400 <UART_SetConfig+0x6a4>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d130      	bne.n	8003290 <UART_SetConfig+0x534>
 800322e:	4b72      	ldr	r3, [pc, #456]	@ (80033f8 <UART_SetConfig+0x69c>)
 8003230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003232:	f003 0307 	and.w	r3, r3, #7
 8003236:	2b05      	cmp	r3, #5
 8003238:	d826      	bhi.n	8003288 <UART_SetConfig+0x52c>
 800323a:	a201      	add	r2, pc, #4	@ (adr r2, 8003240 <UART_SetConfig+0x4e4>)
 800323c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003240:	08003259 	.word	0x08003259
 8003244:	08003261 	.word	0x08003261
 8003248:	08003269 	.word	0x08003269
 800324c:	08003271 	.word	0x08003271
 8003250:	08003279 	.word	0x08003279
 8003254:	08003281 	.word	0x08003281
 8003258:	2300      	movs	r3, #0
 800325a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800325e:	e050      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003260:	2304      	movs	r3, #4
 8003262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003266:	e04c      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003268:	2308      	movs	r3, #8
 800326a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800326e:	e048      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003270:	2310      	movs	r3, #16
 8003272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003276:	e044      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003278:	2320      	movs	r3, #32
 800327a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800327e:	e040      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003280:	2340      	movs	r3, #64	@ 0x40
 8003282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003286:	e03c      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003288:	2380      	movs	r3, #128	@ 0x80
 800328a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800328e:	e038      	b.n	8003302 <UART_SetConfig+0x5a6>
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a5b      	ldr	r2, [pc, #364]	@ (8003404 <UART_SetConfig+0x6a8>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d130      	bne.n	80032fc <UART_SetConfig+0x5a0>
 800329a:	4b57      	ldr	r3, [pc, #348]	@ (80033f8 <UART_SetConfig+0x69c>)
 800329c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800329e:	f003 0307 	and.w	r3, r3, #7
 80032a2:	2b05      	cmp	r3, #5
 80032a4:	d826      	bhi.n	80032f4 <UART_SetConfig+0x598>
 80032a6:	a201      	add	r2, pc, #4	@ (adr r2, 80032ac <UART_SetConfig+0x550>)
 80032a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ac:	080032c5 	.word	0x080032c5
 80032b0:	080032cd 	.word	0x080032cd
 80032b4:	080032d5 	.word	0x080032d5
 80032b8:	080032dd 	.word	0x080032dd
 80032bc:	080032e5 	.word	0x080032e5
 80032c0:	080032ed 	.word	0x080032ed
 80032c4:	2302      	movs	r3, #2
 80032c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032ca:	e01a      	b.n	8003302 <UART_SetConfig+0x5a6>
 80032cc:	2304      	movs	r3, #4
 80032ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032d2:	e016      	b.n	8003302 <UART_SetConfig+0x5a6>
 80032d4:	2308      	movs	r3, #8
 80032d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032da:	e012      	b.n	8003302 <UART_SetConfig+0x5a6>
 80032dc:	2310      	movs	r3, #16
 80032de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032e2:	e00e      	b.n	8003302 <UART_SetConfig+0x5a6>
 80032e4:	2320      	movs	r3, #32
 80032e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032ea:	e00a      	b.n	8003302 <UART_SetConfig+0x5a6>
 80032ec:	2340      	movs	r3, #64	@ 0x40
 80032ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032f2:	e006      	b.n	8003302 <UART_SetConfig+0x5a6>
 80032f4:	2380      	movs	r3, #128	@ 0x80
 80032f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032fa:	e002      	b.n	8003302 <UART_SetConfig+0x5a6>
 80032fc:	2380      	movs	r3, #128	@ 0x80
 80032fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a3f      	ldr	r2, [pc, #252]	@ (8003404 <UART_SetConfig+0x6a8>)
 8003308:	4293      	cmp	r3, r2
 800330a:	f040 80f8 	bne.w	80034fe <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800330e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003312:	2b20      	cmp	r3, #32
 8003314:	dc46      	bgt.n	80033a4 <UART_SetConfig+0x648>
 8003316:	2b02      	cmp	r3, #2
 8003318:	f2c0 8082 	blt.w	8003420 <UART_SetConfig+0x6c4>
 800331c:	3b02      	subs	r3, #2
 800331e:	2b1e      	cmp	r3, #30
 8003320:	d87e      	bhi.n	8003420 <UART_SetConfig+0x6c4>
 8003322:	a201      	add	r2, pc, #4	@ (adr r2, 8003328 <UART_SetConfig+0x5cc>)
 8003324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003328:	080033ab 	.word	0x080033ab
 800332c:	08003421 	.word	0x08003421
 8003330:	080033b3 	.word	0x080033b3
 8003334:	08003421 	.word	0x08003421
 8003338:	08003421 	.word	0x08003421
 800333c:	08003421 	.word	0x08003421
 8003340:	080033c3 	.word	0x080033c3
 8003344:	08003421 	.word	0x08003421
 8003348:	08003421 	.word	0x08003421
 800334c:	08003421 	.word	0x08003421
 8003350:	08003421 	.word	0x08003421
 8003354:	08003421 	.word	0x08003421
 8003358:	08003421 	.word	0x08003421
 800335c:	08003421 	.word	0x08003421
 8003360:	080033d3 	.word	0x080033d3
 8003364:	08003421 	.word	0x08003421
 8003368:	08003421 	.word	0x08003421
 800336c:	08003421 	.word	0x08003421
 8003370:	08003421 	.word	0x08003421
 8003374:	08003421 	.word	0x08003421
 8003378:	08003421 	.word	0x08003421
 800337c:	08003421 	.word	0x08003421
 8003380:	08003421 	.word	0x08003421
 8003384:	08003421 	.word	0x08003421
 8003388:	08003421 	.word	0x08003421
 800338c:	08003421 	.word	0x08003421
 8003390:	08003421 	.word	0x08003421
 8003394:	08003421 	.word	0x08003421
 8003398:	08003421 	.word	0x08003421
 800339c:	08003421 	.word	0x08003421
 80033a0:	08003413 	.word	0x08003413
 80033a4:	2b40      	cmp	r3, #64	@ 0x40
 80033a6:	d037      	beq.n	8003418 <UART_SetConfig+0x6bc>
 80033a8:	e03a      	b.n	8003420 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80033aa:	f7ff f9bf 	bl	800272c <HAL_RCCEx_GetD3PCLK1Freq>
 80033ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80033b0:	e03c      	b.n	800342c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80033b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7ff f9ce 	bl	8002758 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80033bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80033c0:	e034      	b.n	800342c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80033c2:	f107 0318 	add.w	r3, r7, #24
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7ff fb1a 	bl	8002a00 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80033d0:	e02c      	b.n	800342c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80033d2:	4b09      	ldr	r3, [pc, #36]	@ (80033f8 <UART_SetConfig+0x69c>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 0320 	and.w	r3, r3, #32
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d016      	beq.n	800340c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80033de:	4b06      	ldr	r3, [pc, #24]	@ (80033f8 <UART_SetConfig+0x69c>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	08db      	lsrs	r3, r3, #3
 80033e4:	f003 0303 	and.w	r3, r3, #3
 80033e8:	4a07      	ldr	r2, [pc, #28]	@ (8003408 <UART_SetConfig+0x6ac>)
 80033ea:	fa22 f303 	lsr.w	r3, r2, r3
 80033ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80033f0:	e01c      	b.n	800342c <UART_SetConfig+0x6d0>
 80033f2:	bf00      	nop
 80033f4:	40011400 	.word	0x40011400
 80033f8:	58024400 	.word	0x58024400
 80033fc:	40007800 	.word	0x40007800
 8003400:	40007c00 	.word	0x40007c00
 8003404:	58000c00 	.word	0x58000c00
 8003408:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800340c:	4b9d      	ldr	r3, [pc, #628]	@ (8003684 <UART_SetConfig+0x928>)
 800340e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003410:	e00c      	b.n	800342c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8003412:	4b9d      	ldr	r3, [pc, #628]	@ (8003688 <UART_SetConfig+0x92c>)
 8003414:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003416:	e009      	b.n	800342c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003418:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800341c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800341e:	e005      	b.n	800342c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8003420:	2300      	movs	r3, #0
 8003422:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800342a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800342c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800342e:	2b00      	cmp	r3, #0
 8003430:	f000 81de 	beq.w	80037f0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003438:	4a94      	ldr	r2, [pc, #592]	@ (800368c <UART_SetConfig+0x930>)
 800343a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800343e:	461a      	mov	r2, r3
 8003440:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003442:	fbb3 f3f2 	udiv	r3, r3, r2
 8003446:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	685a      	ldr	r2, [r3, #4]
 800344c:	4613      	mov	r3, r2
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	4413      	add	r3, r2
 8003452:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003454:	429a      	cmp	r2, r3
 8003456:	d305      	bcc.n	8003464 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800345e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003460:	429a      	cmp	r2, r3
 8003462:	d903      	bls.n	800346c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800346a:	e1c1      	b.n	80037f0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800346c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800346e:	2200      	movs	r2, #0
 8003470:	60bb      	str	r3, [r7, #8]
 8003472:	60fa      	str	r2, [r7, #12]
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003478:	4a84      	ldr	r2, [pc, #528]	@ (800368c <UART_SetConfig+0x930>)
 800347a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800347e:	b29b      	uxth	r3, r3
 8003480:	2200      	movs	r2, #0
 8003482:	603b      	str	r3, [r7, #0]
 8003484:	607a      	str	r2, [r7, #4]
 8003486:	e9d7 2300 	ldrd	r2, r3, [r7]
 800348a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800348e:	f7fc ff23 	bl	80002d8 <__aeabi_uldivmod>
 8003492:	4602      	mov	r2, r0
 8003494:	460b      	mov	r3, r1
 8003496:	4610      	mov	r0, r2
 8003498:	4619      	mov	r1, r3
 800349a:	f04f 0200 	mov.w	r2, #0
 800349e:	f04f 0300 	mov.w	r3, #0
 80034a2:	020b      	lsls	r3, r1, #8
 80034a4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80034a8:	0202      	lsls	r2, r0, #8
 80034aa:	6979      	ldr	r1, [r7, #20]
 80034ac:	6849      	ldr	r1, [r1, #4]
 80034ae:	0849      	lsrs	r1, r1, #1
 80034b0:	2000      	movs	r0, #0
 80034b2:	460c      	mov	r4, r1
 80034b4:	4605      	mov	r5, r0
 80034b6:	eb12 0804 	adds.w	r8, r2, r4
 80034ba:	eb43 0905 	adc.w	r9, r3, r5
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	469a      	mov	sl, r3
 80034c6:	4693      	mov	fp, r2
 80034c8:	4652      	mov	r2, sl
 80034ca:	465b      	mov	r3, fp
 80034cc:	4640      	mov	r0, r8
 80034ce:	4649      	mov	r1, r9
 80034d0:	f7fc ff02 	bl	80002d8 <__aeabi_uldivmod>
 80034d4:	4602      	mov	r2, r0
 80034d6:	460b      	mov	r3, r1
 80034d8:	4613      	mov	r3, r2
 80034da:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80034dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80034e2:	d308      	bcc.n	80034f6 <UART_SetConfig+0x79a>
 80034e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034ea:	d204      	bcs.n	80034f6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80034f2:	60da      	str	r2, [r3, #12]
 80034f4:	e17c      	b.n	80037f0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80034fc:	e178      	b.n	80037f0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	69db      	ldr	r3, [r3, #28]
 8003502:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003506:	f040 80c5 	bne.w	8003694 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800350a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800350e:	2b20      	cmp	r3, #32
 8003510:	dc48      	bgt.n	80035a4 <UART_SetConfig+0x848>
 8003512:	2b00      	cmp	r3, #0
 8003514:	db7b      	blt.n	800360e <UART_SetConfig+0x8b2>
 8003516:	2b20      	cmp	r3, #32
 8003518:	d879      	bhi.n	800360e <UART_SetConfig+0x8b2>
 800351a:	a201      	add	r2, pc, #4	@ (adr r2, 8003520 <UART_SetConfig+0x7c4>)
 800351c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003520:	080035ab 	.word	0x080035ab
 8003524:	080035b3 	.word	0x080035b3
 8003528:	0800360f 	.word	0x0800360f
 800352c:	0800360f 	.word	0x0800360f
 8003530:	080035bb 	.word	0x080035bb
 8003534:	0800360f 	.word	0x0800360f
 8003538:	0800360f 	.word	0x0800360f
 800353c:	0800360f 	.word	0x0800360f
 8003540:	080035cb 	.word	0x080035cb
 8003544:	0800360f 	.word	0x0800360f
 8003548:	0800360f 	.word	0x0800360f
 800354c:	0800360f 	.word	0x0800360f
 8003550:	0800360f 	.word	0x0800360f
 8003554:	0800360f 	.word	0x0800360f
 8003558:	0800360f 	.word	0x0800360f
 800355c:	0800360f 	.word	0x0800360f
 8003560:	080035db 	.word	0x080035db
 8003564:	0800360f 	.word	0x0800360f
 8003568:	0800360f 	.word	0x0800360f
 800356c:	0800360f 	.word	0x0800360f
 8003570:	0800360f 	.word	0x0800360f
 8003574:	0800360f 	.word	0x0800360f
 8003578:	0800360f 	.word	0x0800360f
 800357c:	0800360f 	.word	0x0800360f
 8003580:	0800360f 	.word	0x0800360f
 8003584:	0800360f 	.word	0x0800360f
 8003588:	0800360f 	.word	0x0800360f
 800358c:	0800360f 	.word	0x0800360f
 8003590:	0800360f 	.word	0x0800360f
 8003594:	0800360f 	.word	0x0800360f
 8003598:	0800360f 	.word	0x0800360f
 800359c:	0800360f 	.word	0x0800360f
 80035a0:	08003601 	.word	0x08003601
 80035a4:	2b40      	cmp	r3, #64	@ 0x40
 80035a6:	d02e      	beq.n	8003606 <UART_SetConfig+0x8aa>
 80035a8:	e031      	b.n	800360e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035aa:	f7ff f893 	bl	80026d4 <HAL_RCC_GetPCLK1Freq>
 80035ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80035b0:	e033      	b.n	800361a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80035b2:	f7ff f8a5 	bl	8002700 <HAL_RCC_GetPCLK2Freq>
 80035b6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80035b8:	e02f      	b.n	800361a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80035ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035be:	4618      	mov	r0, r3
 80035c0:	f7ff f8ca 	bl	8002758 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80035c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80035c8:	e027      	b.n	800361a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80035ca:	f107 0318 	add.w	r3, r7, #24
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7ff fa16 	bl	8002a00 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80035d8:	e01f      	b.n	800361a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80035da:	4b2d      	ldr	r3, [pc, #180]	@ (8003690 <UART_SetConfig+0x934>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0320 	and.w	r3, r3, #32
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d009      	beq.n	80035fa <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80035e6:	4b2a      	ldr	r3, [pc, #168]	@ (8003690 <UART_SetConfig+0x934>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	08db      	lsrs	r3, r3, #3
 80035ec:	f003 0303 	and.w	r3, r3, #3
 80035f0:	4a24      	ldr	r2, [pc, #144]	@ (8003684 <UART_SetConfig+0x928>)
 80035f2:	fa22 f303 	lsr.w	r3, r2, r3
 80035f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80035f8:	e00f      	b.n	800361a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80035fa:	4b22      	ldr	r3, [pc, #136]	@ (8003684 <UART_SetConfig+0x928>)
 80035fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80035fe:	e00c      	b.n	800361a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8003600:	4b21      	ldr	r3, [pc, #132]	@ (8003688 <UART_SetConfig+0x92c>)
 8003602:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003604:	e009      	b.n	800361a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003606:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800360a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800360c:	e005      	b.n	800361a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800360e:	2300      	movs	r3, #0
 8003610:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8003618:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800361a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800361c:	2b00      	cmp	r3, #0
 800361e:	f000 80e7 	beq.w	80037f0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003626:	4a19      	ldr	r2, [pc, #100]	@ (800368c <UART_SetConfig+0x930>)
 8003628:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800362c:	461a      	mov	r2, r3
 800362e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003630:	fbb3 f3f2 	udiv	r3, r3, r2
 8003634:	005a      	lsls	r2, r3, #1
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	085b      	lsrs	r3, r3, #1
 800363c:	441a      	add	r2, r3
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	fbb2 f3f3 	udiv	r3, r2, r3
 8003646:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800364a:	2b0f      	cmp	r3, #15
 800364c:	d916      	bls.n	800367c <UART_SetConfig+0x920>
 800364e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003650:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003654:	d212      	bcs.n	800367c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003658:	b29b      	uxth	r3, r3
 800365a:	f023 030f 	bic.w	r3, r3, #15
 800365e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003662:	085b      	lsrs	r3, r3, #1
 8003664:	b29b      	uxth	r3, r3
 8003666:	f003 0307 	and.w	r3, r3, #7
 800366a:	b29a      	uxth	r2, r3
 800366c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800366e:	4313      	orrs	r3, r2
 8003670:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8003678:	60da      	str	r2, [r3, #12]
 800367a:	e0b9      	b.n	80037f0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8003682:	e0b5      	b.n	80037f0 <UART_SetConfig+0xa94>
 8003684:	03d09000 	.word	0x03d09000
 8003688:	003d0900 	.word	0x003d0900
 800368c:	08003cf8 	.word	0x08003cf8
 8003690:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8003694:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003698:	2b20      	cmp	r3, #32
 800369a:	dc49      	bgt.n	8003730 <UART_SetConfig+0x9d4>
 800369c:	2b00      	cmp	r3, #0
 800369e:	db7c      	blt.n	800379a <UART_SetConfig+0xa3e>
 80036a0:	2b20      	cmp	r3, #32
 80036a2:	d87a      	bhi.n	800379a <UART_SetConfig+0xa3e>
 80036a4:	a201      	add	r2, pc, #4	@ (adr r2, 80036ac <UART_SetConfig+0x950>)
 80036a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036aa:	bf00      	nop
 80036ac:	08003737 	.word	0x08003737
 80036b0:	0800373f 	.word	0x0800373f
 80036b4:	0800379b 	.word	0x0800379b
 80036b8:	0800379b 	.word	0x0800379b
 80036bc:	08003747 	.word	0x08003747
 80036c0:	0800379b 	.word	0x0800379b
 80036c4:	0800379b 	.word	0x0800379b
 80036c8:	0800379b 	.word	0x0800379b
 80036cc:	08003757 	.word	0x08003757
 80036d0:	0800379b 	.word	0x0800379b
 80036d4:	0800379b 	.word	0x0800379b
 80036d8:	0800379b 	.word	0x0800379b
 80036dc:	0800379b 	.word	0x0800379b
 80036e0:	0800379b 	.word	0x0800379b
 80036e4:	0800379b 	.word	0x0800379b
 80036e8:	0800379b 	.word	0x0800379b
 80036ec:	08003767 	.word	0x08003767
 80036f0:	0800379b 	.word	0x0800379b
 80036f4:	0800379b 	.word	0x0800379b
 80036f8:	0800379b 	.word	0x0800379b
 80036fc:	0800379b 	.word	0x0800379b
 8003700:	0800379b 	.word	0x0800379b
 8003704:	0800379b 	.word	0x0800379b
 8003708:	0800379b 	.word	0x0800379b
 800370c:	0800379b 	.word	0x0800379b
 8003710:	0800379b 	.word	0x0800379b
 8003714:	0800379b 	.word	0x0800379b
 8003718:	0800379b 	.word	0x0800379b
 800371c:	0800379b 	.word	0x0800379b
 8003720:	0800379b 	.word	0x0800379b
 8003724:	0800379b 	.word	0x0800379b
 8003728:	0800379b 	.word	0x0800379b
 800372c:	0800378d 	.word	0x0800378d
 8003730:	2b40      	cmp	r3, #64	@ 0x40
 8003732:	d02e      	beq.n	8003792 <UART_SetConfig+0xa36>
 8003734:	e031      	b.n	800379a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003736:	f7fe ffcd 	bl	80026d4 <HAL_RCC_GetPCLK1Freq>
 800373a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800373c:	e033      	b.n	80037a6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800373e:	f7fe ffdf 	bl	8002700 <HAL_RCC_GetPCLK2Freq>
 8003742:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003744:	e02f      	b.n	80037a6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003746:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800374a:	4618      	mov	r0, r3
 800374c:	f7ff f804 	bl	8002758 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003754:	e027      	b.n	80037a6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003756:	f107 0318 	add.w	r3, r7, #24
 800375a:	4618      	mov	r0, r3
 800375c:	f7ff f950 	bl	8002a00 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003764:	e01f      	b.n	80037a6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003766:	4b2d      	ldr	r3, [pc, #180]	@ (800381c <UART_SetConfig+0xac0>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0320 	and.w	r3, r3, #32
 800376e:	2b00      	cmp	r3, #0
 8003770:	d009      	beq.n	8003786 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8003772:	4b2a      	ldr	r3, [pc, #168]	@ (800381c <UART_SetConfig+0xac0>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	08db      	lsrs	r3, r3, #3
 8003778:	f003 0303 	and.w	r3, r3, #3
 800377c:	4a28      	ldr	r2, [pc, #160]	@ (8003820 <UART_SetConfig+0xac4>)
 800377e:	fa22 f303 	lsr.w	r3, r2, r3
 8003782:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003784:	e00f      	b.n	80037a6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8003786:	4b26      	ldr	r3, [pc, #152]	@ (8003820 <UART_SetConfig+0xac4>)
 8003788:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800378a:	e00c      	b.n	80037a6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800378c:	4b25      	ldr	r3, [pc, #148]	@ (8003824 <UART_SetConfig+0xac8>)
 800378e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003790:	e009      	b.n	80037a6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003792:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003796:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003798:	e005      	b.n	80037a6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800379a:	2300      	movs	r3, #0
 800379c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80037a4:	bf00      	nop
    }

    if (pclk != 0U)
 80037a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d021      	beq.n	80037f0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b0:	4a1d      	ldr	r2, [pc, #116]	@ (8003828 <UART_SetConfig+0xacc>)
 80037b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037b6:	461a      	mov	r2, r3
 80037b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037ba:	fbb3 f2f2 	udiv	r2, r3, r2
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	085b      	lsrs	r3, r3, #1
 80037c4:	441a      	add	r2, r3
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ce:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037d2:	2b0f      	cmp	r3, #15
 80037d4:	d909      	bls.n	80037ea <UART_SetConfig+0xa8e>
 80037d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037dc:	d205      	bcs.n	80037ea <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80037de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037e0:	b29a      	uxth	r2, r3
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	60da      	str	r2, [r3, #12]
 80037e8:	e002      	b.n	80037f0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	2200      	movs	r2, #0
 8003804:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	2200      	movs	r2, #0
 800380a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800380c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8003810:	4618      	mov	r0, r3
 8003812:	3748      	adds	r7, #72	@ 0x48
 8003814:	46bd      	mov	sp, r7
 8003816:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800381a:	bf00      	nop
 800381c:	58024400 	.word	0x58024400
 8003820:	03d09000 	.word	0x03d09000
 8003824:	003d0900 	.word	0x003d0900
 8003828:	08003cf8 	.word	0x08003cf8

0800382c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800382c:	b480      	push	{r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003838:	f003 0308 	and.w	r3, r3, #8
 800383c:	2b00      	cmp	r3, #0
 800383e:	d00a      	beq.n	8003856 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	430a      	orrs	r2, r1
 8003854:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	2b00      	cmp	r3, #0
 8003860:	d00a      	beq.n	8003878 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	430a      	orrs	r2, r1
 8003876:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d00a      	beq.n	800389a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	430a      	orrs	r2, r1
 8003898:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800389e:	f003 0304 	and.w	r3, r3, #4
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d00a      	beq.n	80038bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	430a      	orrs	r2, r1
 80038ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038c0:	f003 0310 	and.w	r3, r3, #16
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d00a      	beq.n	80038de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	430a      	orrs	r2, r1
 80038dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038e2:	f003 0320 	and.w	r3, r3, #32
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d00a      	beq.n	8003900 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	430a      	orrs	r2, r1
 80038fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003904:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003908:	2b00      	cmp	r3, #0
 800390a:	d01a      	beq.n	8003942 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	430a      	orrs	r2, r1
 8003920:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003926:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800392a:	d10a      	bne.n	8003942 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	430a      	orrs	r2, r1
 8003940:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003946:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00a      	beq.n	8003964 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	430a      	orrs	r2, r1
 8003962:	605a      	str	r2, [r3, #4]
  }
}
 8003964:	bf00      	nop
 8003966:	370c      	adds	r7, #12
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b098      	sub	sp, #96	@ 0x60
 8003974:	af02      	add	r7, sp, #8
 8003976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003980:	f7fd fb22 	bl	8000fc8 <HAL_GetTick>
 8003984:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0308 	and.w	r3, r3, #8
 8003990:	2b08      	cmp	r3, #8
 8003992:	d12f      	bne.n	80039f4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003994:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003998:	9300      	str	r3, [sp, #0]
 800399a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800399c:	2200      	movs	r2, #0
 800399e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f000 f88e 	bl	8003ac4 <UART_WaitOnFlagUntilTimeout>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d022      	beq.n	80039f4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039b6:	e853 3f00 	ldrex	r3, [r3]
 80039ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80039bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80039c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	461a      	mov	r2, r3
 80039ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80039cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80039ce:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80039d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80039d4:	e841 2300 	strex	r3, r2, [r1]
 80039d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80039da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d1e6      	bne.n	80039ae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2220      	movs	r2, #32
 80039e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039f0:	2303      	movs	r3, #3
 80039f2:	e063      	b.n	8003abc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0304 	and.w	r3, r3, #4
 80039fe:	2b04      	cmp	r3, #4
 8003a00:	d149      	bne.n	8003a96 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a02:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003a06:	9300      	str	r3, [sp, #0]
 8003a08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f000 f857 	bl	8003ac4 <UART_WaitOnFlagUntilTimeout>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d03c      	beq.n	8003a96 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a24:	e853 3f00 	ldrex	r3, [r3]
 8003a28:	623b      	str	r3, [r7, #32]
   return(result);
 8003a2a:	6a3b      	ldr	r3, [r7, #32]
 8003a2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	461a      	mov	r2, r3
 8003a38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a3a:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a3c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003a40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a42:	e841 2300 	strex	r3, r2, [r1]
 8003a46:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d1e6      	bne.n	8003a1c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	3308      	adds	r3, #8
 8003a54:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	e853 3f00 	ldrex	r3, [r3]
 8003a5c:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f023 0301 	bic.w	r3, r3, #1
 8003a64:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	3308      	adds	r3, #8
 8003a6c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003a6e:	61fa      	str	r2, [r7, #28]
 8003a70:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a72:	69b9      	ldr	r1, [r7, #24]
 8003a74:	69fa      	ldr	r2, [r7, #28]
 8003a76:	e841 2300 	strex	r3, r2, [r1]
 8003a7a:	617b      	str	r3, [r7, #20]
   return(result);
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d1e5      	bne.n	8003a4e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2220      	movs	r2, #32
 8003a86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e012      	b.n	8003abc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2220      	movs	r2, #32
 8003a9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2220      	movs	r2, #32
 8003aa2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003aba:	2300      	movs	r3, #0
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3758      	adds	r7, #88	@ 0x58
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b084      	sub	sp, #16
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	60b9      	str	r1, [r7, #8]
 8003ace:	603b      	str	r3, [r7, #0]
 8003ad0:	4613      	mov	r3, r2
 8003ad2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ad4:	e04f      	b.n	8003b76 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003adc:	d04b      	beq.n	8003b76 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ade:	f7fd fa73 	bl	8000fc8 <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	69ba      	ldr	r2, [r7, #24]
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d302      	bcc.n	8003af4 <UART_WaitOnFlagUntilTimeout+0x30>
 8003aee:	69bb      	ldr	r3, [r7, #24]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d101      	bne.n	8003af8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e04e      	b.n	8003b96 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0304 	and.w	r3, r3, #4
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d037      	beq.n	8003b76 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	2b80      	cmp	r3, #128	@ 0x80
 8003b0a:	d034      	beq.n	8003b76 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	2b40      	cmp	r3, #64	@ 0x40
 8003b10:	d031      	beq.n	8003b76 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	69db      	ldr	r3, [r3, #28]
 8003b18:	f003 0308 	and.w	r3, r3, #8
 8003b1c:	2b08      	cmp	r3, #8
 8003b1e:	d110      	bne.n	8003b42 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2208      	movs	r2, #8
 8003b26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b28:	68f8      	ldr	r0, [r7, #12]
 8003b2a:	f000 f839 	bl	8003ba0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2208      	movs	r2, #8
 8003b32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e029      	b.n	8003b96 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	69db      	ldr	r3, [r3, #28]
 8003b48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b50:	d111      	bne.n	8003b76 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003b5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f000 f81f 	bl	8003ba0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2220      	movs	r2, #32
 8003b66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003b72:	2303      	movs	r3, #3
 8003b74:	e00f      	b.n	8003b96 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	69da      	ldr	r2, [r3, #28]
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	4013      	ands	r3, r2
 8003b80:	68ba      	ldr	r2, [r7, #8]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	bf0c      	ite	eq
 8003b86:	2301      	moveq	r3, #1
 8003b88:	2300      	movne	r3, #0
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	79fb      	ldrb	r3, [r7, #7]
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d0a0      	beq.n	8003ad6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b94:	2300      	movs	r3, #0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3710      	adds	r7, #16
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
	...

08003ba0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b095      	sub	sp, #84	@ 0x54
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bb0:	e853 3f00 	ldrex	r3, [r3]
 8003bb4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003bbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003bc6:	643b      	str	r3, [r7, #64]	@ 0x40
 8003bc8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003bcc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003bce:	e841 2300 	strex	r3, r2, [r1]
 8003bd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d1e6      	bne.n	8003ba8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	3308      	adds	r3, #8
 8003be0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003be2:	6a3b      	ldr	r3, [r7, #32]
 8003be4:	e853 3f00 	ldrex	r3, [r3]
 8003be8:	61fb      	str	r3, [r7, #28]
   return(result);
 8003bea:	69fa      	ldr	r2, [r7, #28]
 8003bec:	4b1e      	ldr	r3, [pc, #120]	@ (8003c68 <UART_EndRxTransfer+0xc8>)
 8003bee:	4013      	ands	r3, r2
 8003bf0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	3308      	adds	r3, #8
 8003bf8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003bfa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bfe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c02:	e841 2300 	strex	r3, r2, [r1]
 8003c06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d1e5      	bne.n	8003bda <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d118      	bne.n	8003c48 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	e853 3f00 	ldrex	r3, [r3]
 8003c22:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	f023 0310 	bic.w	r3, r3, #16
 8003c2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	461a      	mov	r2, r3
 8003c32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c34:	61bb      	str	r3, [r7, #24]
 8003c36:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c38:	6979      	ldr	r1, [r7, #20]
 8003c3a:	69ba      	ldr	r2, [r7, #24]
 8003c3c:	e841 2300 	strex	r3, r2, [r1]
 8003c40:	613b      	str	r3, [r7, #16]
   return(result);
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d1e6      	bne.n	8003c16 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2220      	movs	r2, #32
 8003c4c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2200      	movs	r2, #0
 8003c54:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003c5c:	bf00      	nop
 8003c5e:	3754      	adds	r7, #84	@ 0x54
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr
 8003c68:	effffffe 	.word	0xeffffffe

08003c6c <memset>:
 8003c6c:	4402      	add	r2, r0
 8003c6e:	4603      	mov	r3, r0
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d100      	bne.n	8003c76 <memset+0xa>
 8003c74:	4770      	bx	lr
 8003c76:	f803 1b01 	strb.w	r1, [r3], #1
 8003c7a:	e7f9      	b.n	8003c70 <memset+0x4>

08003c7c <__libc_init_array>:
 8003c7c:	b570      	push	{r4, r5, r6, lr}
 8003c7e:	4d0d      	ldr	r5, [pc, #52]	@ (8003cb4 <__libc_init_array+0x38>)
 8003c80:	4c0d      	ldr	r4, [pc, #52]	@ (8003cb8 <__libc_init_array+0x3c>)
 8003c82:	1b64      	subs	r4, r4, r5
 8003c84:	10a4      	asrs	r4, r4, #2
 8003c86:	2600      	movs	r6, #0
 8003c88:	42a6      	cmp	r6, r4
 8003c8a:	d109      	bne.n	8003ca0 <__libc_init_array+0x24>
 8003c8c:	4d0b      	ldr	r5, [pc, #44]	@ (8003cbc <__libc_init_array+0x40>)
 8003c8e:	4c0c      	ldr	r4, [pc, #48]	@ (8003cc0 <__libc_init_array+0x44>)
 8003c90:	f000 f818 	bl	8003cc4 <_init>
 8003c94:	1b64      	subs	r4, r4, r5
 8003c96:	10a4      	asrs	r4, r4, #2
 8003c98:	2600      	movs	r6, #0
 8003c9a:	42a6      	cmp	r6, r4
 8003c9c:	d105      	bne.n	8003caa <__libc_init_array+0x2e>
 8003c9e:	bd70      	pop	{r4, r5, r6, pc}
 8003ca0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ca4:	4798      	blx	r3
 8003ca6:	3601      	adds	r6, #1
 8003ca8:	e7ee      	b.n	8003c88 <__libc_init_array+0xc>
 8003caa:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cae:	4798      	blx	r3
 8003cb0:	3601      	adds	r6, #1
 8003cb2:	e7f2      	b.n	8003c9a <__libc_init_array+0x1e>
 8003cb4:	08003d18 	.word	0x08003d18
 8003cb8:	08003d18 	.word	0x08003d18
 8003cbc:	08003d18 	.word	0x08003d18
 8003cc0:	08003d1c 	.word	0x08003d1c

08003cc4 <_init>:
 8003cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cc6:	bf00      	nop
 8003cc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cca:	bc08      	pop	{r3}
 8003ccc:	469e      	mov	lr, r3
 8003cce:	4770      	bx	lr

08003cd0 <_fini>:
 8003cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cd2:	bf00      	nop
 8003cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cd6:	bc08      	pop	{r3}
 8003cd8:	469e      	mov	lr, r3
 8003cda:	4770      	bx	lr
