# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog" \
"../../../../../../Escritorio/PERTE/TFM/tfm_freertos/fifo2axis.v" \
"../../../../../../Escritorio/PERTE/TFM/tfm_freertos/axis2fifo.v" \
"../../../../tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog/bit_reverse_accel_hls_deadlock_idx0_monitor.v" \
"../../../../tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog/bit_reverse_accel_regslice_both.v" \
"../../../../tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog/bit_reverse_accel.v" \
"../../../../tfm_freertos.ip_user_files/bd/design_1/ip/design_1_bit_reverse_accel_0_0/sim/design_1_bit_reverse_accel_0_0.v" \
"../../../../tfm_freertos.ip_user_files/bd/design_1/ip/design_1_fifo2axis_0_0/sim/design_1_fifo2axis_0_0.v" \
"../../../../tfm_freertos.ip_user_files/bd/design_1/ip/design_1_axis2fifo_0_0/sim/design_1_axis2fifo_0_0.v" \
"../../../../tfm_freertos.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../tfm_freertos.srcs/sources_1/imports/hdl/design_1_wrapper.v" \
"../../../../tfm_freertos.srcs/sim_1/new/tb_pipeline_blockdesign.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
