ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r0, [_Z10initializePjm_param_0]
opcode ld a _Z10initializePjm_param_0 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r1, [_Z10initializePjm_param_1 + 8]
opcode ld a _Z10initializePjm_param_1 b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

cvta.to.global.u64 %r2, %r0
opcode cvta a  b  c  d 
*** begin of the data strcture *** 
opcode 36
num_read_regs 1
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 2
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f50
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u32 %r3, %ntid.x
opcode mov a %ntid.x b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 1
num_dest_regs 1
src1 1552
src2 0
src3 0
src4 0
dest1 3
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f58
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u32 %r4, %ctaid.x
opcode mov a %ctaid.x b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 1
num_dest_regs 1
src1 1557
src2 0
src3 0
src4 0
dest1 4
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f60
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u32 %r5, %tid.x
opcode mov a %tid.x b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 1
num_dest_regs 1
src1 1551
src2 0
src3 0
src4 0
dest1 5
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f68
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mad.lo.s32 %r6, %r3, %r4, %r5
opcode mad a  b  c  d 
*** begin of the data strcture *** 
opcode 50
num_read_regs 3
num_dest_regs 1
src1 3
src2 4
src3 5
src4 0
dest1 6
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f70
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.u64.u32 %r7, %r6
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 34
num_read_regs 1
num_dest_regs 1
src1 6
src2 0
src3 0
src4 0
dest1 7
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f78
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

setp.lt.u64 %p8, %r7, %r1
opcode setp a  b  c  d 
*** begin of the data strcture *** 
opcode 96
num_read_regs 2
num_dest_regs 1
src1 7
src2 1
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

@%p8 bra BB_1_4
opcode bra a  b  c  d BB_1_4
*** begin of the data strcture *** 
opcode 21
num_read_regs 1
num_dest_regs 0
src1 8
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 1f88
active_mask ffffffff
br_target_addr 1fa0
reconv_inst_addr/mem_addr 1f90
br_taken_mask ffffffff
mem_addr/reconv_inst_addr 1f90
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

shl.b64 %r9, %r7, 2
opcode shl a  b %rl2 c  d 
*** begin of the data strcture *** 
opcode 100
num_read_regs 1
num_dest_regs 1
src1 7
src2 0
src3 0
src4 0
dest1 9
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fa0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.s64 %r10, %r2, %r9
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 2
src2 9
src3 0
src4 0
dest1 10
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u32 %r11, -256
opcode mov a %r5 b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 11
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e00
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e00
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e04
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e04
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e08
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e08
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e0c
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e0c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e10
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e10
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e14
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e14
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e18
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e18
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e1c
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e1c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e20
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e20
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e24
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e24
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e28
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e28
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e2c
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e2c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e30
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e30
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e34
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e34
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e38
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e38
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e3c
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e3c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e40
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e40
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e44
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e44
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e48
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e48
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e4c
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e4c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e50
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e50
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e54
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e54
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e58
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e58
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e5c
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e5c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e60
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e60
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e64
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e64
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e68
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e68
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e6c
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e6c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e70
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e70
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e74
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e74
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e78
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e78
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.u32 [%r10], %r11
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 11
src2 10
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1eb8e7c
br_taken_mask 0
mem_addr/reconv_inst_addr 1eb8e7c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

bra.uni BB_1_6
opcode bra a  b  c  d BB_1_6
*** begin of the data strcture *** 
opcode 21
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 1fc0
active_mask ffffffff
br_target_addr 1f90
reconv_inst_addr/mem_addr 1f40
br_taken_mask ffffffff
mem_addr/reconv_inst_addr 1f40
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

reconverge
opcode reconverge a  b  c  d 
*** begin of the data strcture *** 
opcode 138
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f90
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

exit
opcode exit a  b  c  d 
*** begin of the data strcture *** 
opcode 40
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 8
is_load 0
inst_size 4
inst_addr 1f98
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

