# CPU Project - RISCV - Verilog

## Usage and Installation

Update tb.sv, ram.sv, and rom.sv files to desired .dat files.

The code is tested and ran on AMD-Vivado Simulator. 

## Progress

The cpu.v module handles I-type instructions with pipelines and with hazard detection and control. 

Currently implementing R-type instructions.
