
---------- Begin Simulation Statistics ----------
simSeconds                                   0.013202                       # Number of seconds simulated (Second)
simTicks                                  13201946500                       # Number of ticks simulated (Tick)
finalTick                                 13201946500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1960.30                       # Real time elapsed on the host (Second)
hostTickRate                                  6734673                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   22485580                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       50000000                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    25506                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      25506                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         26403894                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        83147714                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       84                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       74946820                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 156394                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             33147774                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          18069607                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  27                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            26397363                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.839178                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.793904                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  10683219     40.47%     40.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1064857      4.03%     44.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1041060      3.94%     48.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2266741      8.59%     57.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2528063      9.58%     66.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   3045126     11.54%     78.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2367095      8.97%     87.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1750448      6.63%     93.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1650754      6.25%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              26397363                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  189503     23.91%     23.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   1078      0.14%     24.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                  258030     32.55%     56.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                  2797      0.35%     56.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                  8554      1.08%     58.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                   144      0.02%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    1      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     58.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 327905     41.36%     99.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  4613      0.58%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                53      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               37      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           56      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      47591666     63.50%     63.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        31060      0.04%     63.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         57210      0.08%     63.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       168005      0.22%     63.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        92457      0.12%     63.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        66134      0.09%     64.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult        13937      0.02%     64.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc           50      0.00%     64.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv        24182      0.03%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc          153      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     20826142     27.79%     91.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      5843726      7.80%     99.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       231784      0.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          258      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       74946820                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.838476                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              792715                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.010577                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                176034085                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               114991439                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        70300559                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1206021                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1310019                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           580487                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    75130933                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       608546                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          72427421                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      20040962                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   2512495                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           25338334                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       11032397                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      5297372                       # Number of stores executed (Count)
system.cpu.numRate                           2.743058                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              92                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            6531                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000000                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.528078                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.528078                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.893660                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.893660                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  109968097                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  55073481                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      610666                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     479650                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 481042836                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   259823                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 13201946500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       22086460                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       7072639                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1181580                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       949682                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            835316                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 63                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           63                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     31042806                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     2.756559                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     2.361384                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      8668867     27.93%     27.93% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      2271000      7.32%     35.24% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      4856686     15.65%     50.89% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      2996276      9.65%     60.54% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4      4581124     14.76%     75.30% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5      2938399      9.47%     84.76% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6      2294095      7.39%     92.15% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7      1744231      5.62%     97.77% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       626253      2.02%     99.79% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9        61869      0.20%     99.99% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10         3716      0.01%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11           30      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12          254      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13            4      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14            2      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           14                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     31042806                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        33152126                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            835380                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     21845043                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.288849                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.031557                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         9689837     44.36%     44.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4058445     18.58%     62.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1580761      7.24%     70.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          873875      4.00%     74.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          586426      2.68%     76.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          499532      2.29%     79.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          254015      1.16%     80.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          626262      2.87%     83.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3675890     16.83%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     21845043                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000000                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    17814571                       # Number of memory references committed (Count)
system.cpu.commit.loads                      13583784                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8260343                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     260007                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49876944                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 32327                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           56      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     31952098     63.90%     63.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        25756      0.05%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        25756      0.05%     64.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        64874      0.13%     64.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        64889      0.13%     64.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        32408      0.06%     64.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult         6527      0.01%     64.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc           50      0.00%     64.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv        12890      0.03%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc          125      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     13505750     27.01%     91.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      4230577      8.46%     99.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        78034      0.16%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          210      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000000                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3675890                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       23709882                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          23709882                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      23709882                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         23709882                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       339153                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          339153                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       339153                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         339153                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   9674078500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   9674078500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   9674078500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   9674078500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     24049035                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      24049035                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     24049035                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     24049035                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.014103                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.014103                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.014103                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.014103                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 28524.230952                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 28524.230952                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 28524.230952                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 28524.230952                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           51                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           51                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       126481                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            126481                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       205196                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        205196                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       205196                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       205196                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       133957                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       133957                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       133957                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       133957                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   3130160000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   3130160000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   3130160000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   3130160000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.005570                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.005570                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.005570                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.005570                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 23366.901319                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 23366.901319                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 23366.901319                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 23366.901319                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 131909                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     19751305                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        19751305                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        66946                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         66946                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2703616500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2703616500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     19818251                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     19818251                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.003378                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.003378                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 40385.034207                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 40385.034207                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        60845                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        60845                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         6101                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         6101                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    413064000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    413064000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000308                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000308                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 67704.310769                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 67704.310769                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3958577                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3958577                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       272207                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       272207                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   6970462000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   6970462000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4230784                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4230784                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.064340                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.064340                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 25607.210689                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 25607.210689                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       144351                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       144351                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       127856                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       127856                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2717096000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2717096000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.030220                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.030220                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 21251.220123                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 21251.220123                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2032.839913                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             12922510                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             131909                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              97.965340                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2032.839913                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.992598                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.992598                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          111                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          980                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          718                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          115                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          124                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          192526237                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         192526237                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2554158                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               5942349                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  16135606                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                925873                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 839377                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              9051334                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   769                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               94913346                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2491                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        12755                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        12755                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        12755                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        12755                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         3634                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         3634                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         3634                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         3634                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    229106000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    229106000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    229106000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    229106000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker        16389                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total        16389                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker        16389                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total        16389                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.221734                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.221734                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.221734                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.221734                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 63045.129334                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 63045.129334                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 63045.129334                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 63045.129334                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         3634                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         3634                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         3634                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         3634                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    225472000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    225472000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    225472000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    225472000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.221734                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.221734                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.221734                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.221734                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 62045.129334                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 62045.129334                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 62045.129334                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 62045.129334                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         3618                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        12755                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        12755                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         3634                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         3634                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    229106000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    229106000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker        16389                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total        16389                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.221734                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.221734                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 63045.129334                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 63045.129334                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         3634                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         3634                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    225472000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    225472000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.221734                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.221734                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 62045.129334                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 62045.129334                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.913178                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs        16125                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         3618                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     4.456882                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1601500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.913178                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.994574                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.994574                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        36412                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        36412                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               7827                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       99698789                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     9618226                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            9618226                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      25547656                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1680180                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       1255                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  158                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          377                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   9856656                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   113                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        6                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           26397363                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.776847                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.870771                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4909220     18.60%     18.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3782675     14.33%     32.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1592178      6.03%     38.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2434772      9.22%     48.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1909590      7.23%     55.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  2522097      9.55%     64.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  4284825     16.23%     81.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   226398      0.86%     82.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4735608     17.94%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             26397363                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.364273                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        3.775912                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        9856434                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           9856434                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       9856434                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          9856434                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          219                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             219                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          219                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            219                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     12131497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     12131497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     12131497                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     12131497                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      9856653                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       9856653                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      9856653                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      9856653                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000022                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000022                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000022                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000022                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 55394.963470                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 55394.963470                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 55394.963470                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 55394.963470                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         3369                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           49                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      68.755102                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           46                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            46                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           46                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           46                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          173                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          173                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          173                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          173                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     10338997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     10338997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     10338997                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     10338997                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000018                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000018                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000018                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000018                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 59762.988439                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 59762.988439                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 59762.988439                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 59762.988439                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      9856434                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         9856434                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          219                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           219                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     12131497                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     12131497                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      9856653                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      9856653                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000022                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000022                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 55394.963470                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 55394.963470                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           46                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           46                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          173                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          173                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     10338997                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     10338997                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 59762.988439                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 59762.988439                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           154.503670                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   154.503670                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.075441                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.075441                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          173                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3           45                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          128                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.084473                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           78853397                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          78853397                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    839377                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    3719574                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   256491                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               83147798                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 6813                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 22086460                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 7072639                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    76                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       528                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   256549                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           5991                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         485868                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       480934                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               966802                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 71813700                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                70881046                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  49910031                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  63831843                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.684492                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.781899                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           45                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           45                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           45                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           45                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            9                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            9                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            9                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            9                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       651000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       651000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       651000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       651000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           54                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           54                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           54                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           54                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.166667                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.166667                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.166667                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.166667                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 72333.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 72333.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 72333.333333                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 72333.333333                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            9                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            9                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            9                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            9                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       642000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       642000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       642000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       642000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.166667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.166667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.166667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.166667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 71333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 71333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 71333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 71333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            1                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           45                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           45                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            9                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            9                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       651000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       651000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           54                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           54                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.166667                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.166667                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 72333.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 72333.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            9                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            9                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       642000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       642000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.166667                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.166667                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 71333.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 71333.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     7.740129                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           18                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            1                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs           18                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     7.740129                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.483758                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.483758                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          117                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          117                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      222702                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 8502670                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                29860                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                5991                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2841849                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      1                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           13583784                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.787937                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             8.788869                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               13547212     99.73%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  270      0.00%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  335      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  712      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1235      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 2503      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 3657      0.03%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 3794      0.03%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 6051      0.04%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 6436      0.05%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               2810      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               2251      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                692      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3461      0.03%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                315      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                117      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                202      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 32      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 19      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 15      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 18      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 17      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 31      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 18      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 42      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 46      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 15      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1448      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             3207                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             13583784                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  20040916                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    1118                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              20042034                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  5297675                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                   5780                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              5303455                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      25338591                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                        6898                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  25345489                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   9856634                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      18                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               9856652                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       9856634                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          18                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   9856652                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 839377                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3431525                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 4197437                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          15439                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  16177948                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1735637                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               91003967                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 79243                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  72173                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1580774                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  36979                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            68289979                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   141016296                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                139879968                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    993908                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              37541221                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 30748727                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      67                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  67                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    764835                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        101321278                       # The number of ROB reads (Count)
system.cpu.rob.writes                       170861106                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000000                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                  90867                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     90867                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                 90867                       # number of overall hits (Count)
system.l2.overallHits::total                    90867                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         3634                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            9                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  173                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                43090                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   46906                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         3634                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            9                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 173                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               43090                       # number of overall misses (Count)
system.l2.overallMisses::total                  46906                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    219920000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       628000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        10163000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      2765274500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         2995985500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    219920000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       628000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       10163000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     2765274500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        2995985500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         3634                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            9                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                173                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             133957                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                137773                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         3634                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            9                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               173                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            133957                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               137773                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.321670                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.340459                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.321670                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.340459                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 60517.336269                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 69777.777778                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 58745.664740                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 64174.390810                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    63872.116574                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 60517.336269                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 69777.777778                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 58745.664740                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 64174.390810                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   63872.116574                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                20925                       # number of writebacks (Count)
system.l2.writebacks::total                     20925                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         3634                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            9                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              173                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            43090                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               46906                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         3634                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            9                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             173                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           43090                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              46906                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    212652000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       610000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      9817000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   2679094500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     2902173500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    212652000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       610000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      9817000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   2679094500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    2902173500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.321670                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.340459                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.321670                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.340459                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 58517.336269                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 67777.777778                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 56745.664740                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 62174.390810                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 61872.116574                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 58517.336269                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 67777.777778                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 56745.664740                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 62174.390810                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 61872.116574                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          20925                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         8871                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           8871                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst           173                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              173                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     10163000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     10163000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          173                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            173                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 58745.664740                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 58745.664740                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          173                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          173                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      9817000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      9817000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 56745.664740                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 56745.664740                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              90610                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 90610                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            37246                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               37246                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   2359026000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     2359026000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         127856                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            127856                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.291312                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.291312                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 63336.358267                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 63336.358267                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        37246                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           37246                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   2284534000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   2284534000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.291312                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.291312                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 61336.358267                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 61336.358267                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            257                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               257                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         3634                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            9                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data         5844                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            9487                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    219920000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       628000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    406248500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    626796500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         3634                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            9                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data         6101                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          9744                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.957876                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.973625                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 60517.336269                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 69777.777778                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 69515.485969                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 66068.989143                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         3634                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            9                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data         5844                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         9487                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    212652000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       610000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    394560500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    607822500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.957876                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.973625                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 58517.336269                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 67777.777778                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 67515.485969                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 64068.989143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackDirty.hits::writebacks       126481                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           126481                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       126481                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       126481                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 12422.185341                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       202659                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     111792                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.812822                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                   155424000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   12422.185341                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.758190                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.758190                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14689                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   96                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  957                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 5294                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 8342                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.896545                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2311481                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2311481                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     20925.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      3634.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       173.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     42790.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.007553849652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         1121                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         1121                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              116416                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              19765                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       46906                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      20925                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     46906                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    20925                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    300                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      34.01                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 46906                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                20925                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   22285                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   13965                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   10195                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     119                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   1084                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   1090                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   1115                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   1123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   1139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   1146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   1147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   1325                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   1176                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   1186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                   1207                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   1275                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                   1249                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                   1123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   1121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   1121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   1121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                   1121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         1121                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      41.495094                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    619.494036                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511          1117     99.64%     99.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            3      0.27%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-20991            1      0.09%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          1121                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         1121                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.618198                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.598536                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.850729                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               32      2.85%      2.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                4      0.36%      3.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              492     43.89%     47.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              429     38.27%     85.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              161     14.36%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      0.18%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.09%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          1121                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   19200                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3001984                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1339200                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              227389498.96517152                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              101439586.95787776                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   13199795500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     194598.27                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       232576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        11072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      2738560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1335744                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 17616796.129267755896                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 43629.929874356028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 838664.207584843622                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 207436077.702632695436                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 101177807.378631621599                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         3634                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            9                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          173                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        43090                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        20925                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker     95985402                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       315362                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      4209692                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1273489418                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 412423965202                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     26413.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     35040.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     24333.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29554.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  19709627.97                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       232576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        11072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      2757760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3001984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        11072                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        11072                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1339200                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1339200                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         3634                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          173                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        43090                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           46906                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        20925                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          20925                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     17616796                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        43630                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         838664                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      208890409                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         227389499                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       838664                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        838664                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    101439587                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        101439587                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    101439587                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     17616796                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        43630                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        838664                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     208890409                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        328829086                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                46606                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               20871                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1064                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1236                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1333                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1688                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1951                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         2294                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1217                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1595                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         1875                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         1202                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         1134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         1119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         1280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         1337                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         1368                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         1335                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         1361                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         1579                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         2184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         1047                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         1234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         1930                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         1169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          520                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          830                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          766                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          768                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          768                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          649                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          628                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          675                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          646                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          656                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          489                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          685                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          717                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          616                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          659                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          768                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          770                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          768                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          772                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          817                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          653                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          654                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          479                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          672                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          849                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          520                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               558767722                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             155291192                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1373999874                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11989.18                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29481.18                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               37794                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              18070                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            81.09                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           86.58                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        11611                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   371.923176                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   203.905515                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   373.186384                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         4813     41.45%     41.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1521     13.10%     54.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          811      6.98%     61.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          763      6.57%     68.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          630      5.43%     73.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          389      3.35%     76.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          308      2.65%     79.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          320      2.76%     82.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2056     17.71%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        11611                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               2982784                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            1335744                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              225.935168                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              101.177807                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.70                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.18                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.53                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               82.79                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    18818549.568000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    25014874.046400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   103290315.340799                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  38084839.968000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2348215078.103937                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 6698791459.180819                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 3471137069.568026                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  12703352185.775925                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   962.233273                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5274908218                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    593250000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7333788282                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    17399517.408000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    23128288.982400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   92749285.439998                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  40358730.048000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2348215078.103937                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 7666692555.816016                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 2727439051.814412                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  12915982507.612753                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   978.339255                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4132502070                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    593250000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   8476194430                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                9660                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         20925                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              8871                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              37246                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             37246                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            9660                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       123608                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       123612                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  123612                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      4341184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      4341200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  4341200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              46908                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    46908    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                46908                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy           178843500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          248290760                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          76702                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        29972                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp               9917                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       147406                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             9047                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            127856                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           127856                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            173                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          9744                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          346                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       399827                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           19                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        10886                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 411078                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11072                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     16668048                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       232576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                16912272                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           20925                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1339200                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            158700                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001109                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.033283                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  158524     99.89%     99.89% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     176      0.11%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              158700                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          199893000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            173000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         133958000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              9000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           3634000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        273301                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       135528                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          176                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  13201946500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.013310                       # Number of seconds simulated (Second)
simTicks                                  13309996000                       # Number of ticks simulated (Tick)
finalTick                                 26511942500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2024.28                       # Real time elapsed on the host (Second)
hostTickRate                                  6575164                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   28072524                       # Number of bytes of host memory used (Byte)
simInsts                                    100000002                       # Number of instructions simulated (Count)
simOps                                      100000002                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    49400                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      49400                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         26619992                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        83363241                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       20                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       75094787                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 157794                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             33363265                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          18174985                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            26619992                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.820992                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.792007                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  10854436     40.78%     40.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1073515      4.03%     44.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1062704      3.99%     48.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2262402      8.50%     57.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2544805      9.56%     66.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   3050112     11.46%     78.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2373467      8.92%     87.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1750332      6.58%     93.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1648219      6.19%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              26619992                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  191217     23.58%     23.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   1068      0.13%     23.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                  259622     32.01%     55.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                  2824      0.35%     56.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                  8019      0.99%     57.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                   181      0.02%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     57.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 343343     42.34%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  4632      0.57%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                50      0.01%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               43      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           20      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      47695840     63.51%     63.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        31740      0.04%     63.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         58135      0.08%     63.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       174137      0.23%     63.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        88050      0.12%     63.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        66312      0.09%     64.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult        14298      0.02%     64.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc           47      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv        24100      0.03%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc          148      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     20850607     27.77%     91.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      5850875      7.79%     99.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       240195      0.32%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          283      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       75094787                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.820992                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              810999                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.010800                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                176551918                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               115373188                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        70431911                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1226442                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1359511                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           590435                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    75287079                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       618687                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          72567003                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      20068827                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   2520971                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           25374077                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       11056280                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      5305250                       # Number of stores executed (Count)
system.cpu.numRate                           2.726034                       # Inst execution rate ((Count/Cycle))
system.cpu.committedInsts                    50000002                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000002                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.532400                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.532400                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.878288                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.878288                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  110163501                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  55169897                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      614542                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     493905                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 482876816                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   263601                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 26511942500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       22129988                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       7083857                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1238807                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       951519                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            839654                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           16                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     31200507                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     2.775506                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     2.354984                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      8487171     27.20%     27.20% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      2265899      7.26%     34.46% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      5118642     16.41%     50.87% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      2980474      9.55%     60.42% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4      4623147     14.82%     75.24% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5      2957675      9.48%     84.72% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6      2308970      7.40%     92.12% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7      1740961      5.58%     97.70% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       634352      2.03%     99.73% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9        76686      0.25%     99.98% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10         6077      0.02%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11          130      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12          309      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13            6      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14            8      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           14                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     31200507                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        33367985                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              20                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            839669                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     22035622                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.269053                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.025816                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         9887085     44.87%     44.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4041567     18.34%     63.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1590374      7.22%     70.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          874918      3.97%     74.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          587296      2.67%     77.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          501473      2.28%     79.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          253695      1.15%     80.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          619498      2.81%     83.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3679716     16.70%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     22035622                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000002                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000002                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    17812599                       # Number of memory references committed (Count)
system.cpu.commit.loads                      13580762                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8261247                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     263803                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49875549                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 32686                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           20      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     31950791     63.90%     63.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        26084      0.05%     63.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        26084      0.05%     64.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        65911      0.13%     64.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        65925      0.13%     64.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        32777      0.07%     64.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult         6601      0.01%     64.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc           45      0.00%     64.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv        13052      0.03%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc          113      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     13501585     27.00%     91.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      4231635      8.46%     99.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        79177      0.16%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          202      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000002                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3679716                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       23721655                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          23721655                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      23721655                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         23721655                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       353833                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          353833                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       353833                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         353833                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  10643610500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  10643610500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  10643610500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  10643610500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     24075488                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      24075488                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     24075488                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     24075488                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.014697                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.014697                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.014697                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.014697                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 30080.887029                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 30080.887029                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 30080.887029                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 30080.887029                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       128201                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            128201                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       220329                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        220329                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       220329                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       220329                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       133504                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       133504                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       133504                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       133504                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   3335556500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   3335556500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   3335556500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   3335556500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.005545                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.005545                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.005545                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.005545                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 24984.693343                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 24984.693343                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 24984.693343                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 24984.693343                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 133504                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     19774451                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        19774451                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        69200                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         69200                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2823267000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2823267000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     19843651                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     19843651                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.003487                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.003487                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 40798.656069                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 40798.656069                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        63577                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        63577                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         5623                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         5623                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    387618000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    387618000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000283                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000283                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 68934.376667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 68934.376667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3947204                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3947204                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       284633                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       284633                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   7820343500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   7820343500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4231837                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4231837                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.067260                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.067260                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 27475.182077                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 27475.182077                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       156752                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       156752                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       127881                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       127881                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2947938500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2947938500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.030219                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.030219                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 23052.200874                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 23052.200874                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             34776488                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             135552                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             256.554592                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           96                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          869                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          862                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          146                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          192737408                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         192737408                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2561840                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               6119750                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  16160127                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                934380                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 843895                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              9072988                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   399                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               95171972                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   616                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        12801                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        12801                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        12801                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        12801                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         3402                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         3402                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         3402                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         3402                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    218103500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    218103500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    218103500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    218103500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker        16203                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total        16203                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker        16203                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total        16203                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.209961                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.209961                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.209961                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.209961                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 64110.376249                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 64110.376249                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 64110.376249                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 64110.376249                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         3402                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         3402                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         3402                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         3402                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    214701500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    214701500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    214701500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    214701500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.209961                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.209961                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.209961                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.209961                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 63110.376249                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 63110.376249                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 63110.376249                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 63110.376249                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         3402                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        12801                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        12801                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         3402                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         3402                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    218103500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    218103500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker        16203                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total        16203                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.209961                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.209961                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 64110.376249                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 64110.376249                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         3402                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         3402                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    214701500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    214701500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.209961                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.209961                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 63110.376249                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 63110.376249                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs        16467                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         3418                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     4.817730                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        35808                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        35808                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.insts                      100055026                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     9650245                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            9650245                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      25775741                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1688502                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                   9889869                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     2                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           26619992                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.758642                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.875369                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  5057822     19.00%     19.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3785938     14.22%     33.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1607985      6.04%     39.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2441313      9.17%     48.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1909751      7.17%     55.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  2537670      9.53%     65.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  4298165     16.15%     81.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   237949      0.89%     82.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4743399     17.82%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             26619992                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.362519                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        3.758642                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        9889867                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           9889867                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       9889867                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          9889867                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            2                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               2                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            2                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              2                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst       119500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       119500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst       119500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       119500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      9889869                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       9889869                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      9889869                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      9889869                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst        59750                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total        59750                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst        59750                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total        59750                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            1                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            1                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst            1                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            1                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst        68500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total        68500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst        68500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total        68500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst        68500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total        68500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst        68500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total        68500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      9889867                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         9889867                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            2                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             2                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst       119500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       119500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      9889869                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      9889869                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst        59750                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total        59750                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            1                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            1                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst            1                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            1                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst        68500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total        68500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst        68500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total        68500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           173.408111                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             19746475                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                174                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           113485.488506                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   173.408111                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.084672                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.084672                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          174                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          173                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.084961                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           79118953                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          79118953                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    843895                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    3744831                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   262739                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               83363261                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 7114                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 22129988                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 7083857                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    20                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       397                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   263059                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           6317                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         487300                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       484127                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               971427                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 71955892                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                71022346                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  50004550                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  63985235                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.668008                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.781501                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            8                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           36                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            8                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     4.500000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker            8                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.500000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.500000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      225176                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 8549226                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                30136                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                6317                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2852021                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           13580762                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.800457                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             8.927840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               13541835     99.71%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  366      0.00%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  441      0.00%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  835      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1357      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 2787      0.02%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 3988      0.03%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 4276      0.03%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 6646      0.05%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 6729      0.05%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               2799      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               2177      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                615      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3365      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                321      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                136      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                240      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 48      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 21      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 25      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 25      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 19      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 28      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 29      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 25      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 46      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 38      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 16      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1503      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             2649                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             13580762                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  20068871                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    1013                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              20069884                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  5305529                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                   5801                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              5311330                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      25374400                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                        6814                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  25381214                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   9889869                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               9889869                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       9889869                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   9889869                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 843895                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3445559                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 4244598                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          12283                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  16204460                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1869197                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               91224586                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 99300                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  75793                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1685231                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  61299                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            68453552                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   141331394                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                140158045                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1030816                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              37539622                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 30913934                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      20                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  20                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    819791                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        101723893                       # The number of ROB reads (Count)
system.cpu.rob.writes                       171324769                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000002                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000002                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                  87148                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     87148                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                 87148                       # number of overall hits (Count)
system.l2.overallHits::total                    87148                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         3402                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                    1                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                46356                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   49759                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         3402                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                   1                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               46356                       # number of overall misses (Count)
system.l2.overallMisses::total                  49759                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    209492500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst           67500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      2980593500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         3190153500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    209492500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst          67500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     2980593500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        3190153500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         3402                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                  1                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             133504                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                136907                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         3402                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 1                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            133504                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               136907                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.347226                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.363451                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.347226                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.363451                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 61579.218107                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst        67500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 64297.901027                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    64112.090275                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 61579.218107                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst        67500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 64297.901027                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   64112.090275                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                39822                       # number of writebacks (Count)
system.l2.writebacks::total                     39822                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         3402                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst                1                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            46356                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               49759                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         3402                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst               1                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           46356                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              49759                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    202688500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst        65500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   2887881500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     3090635500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    202688500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst        65500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   2887881500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    3090635500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.347226                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.363451                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.347226                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.363451                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 59579.218107                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst        65500                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 62297.901027                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 62112.090275                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 59579.218107                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst        65500                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 62297.901027                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 62112.090275                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          39822                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         8598                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           8598                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst             1                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total                1                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst        67500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total        67500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total              1                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst        67500                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        67500                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst            1                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total            1                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst        65500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total        65500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst        65500                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total        65500                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              86926                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 86926                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            40955                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               40955                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   2599207000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     2599207000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         127881                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            127881                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.320259                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.320259                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 63464.949335                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 63464.949335                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        40955                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           40955                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   2517297000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   2517297000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.320259                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.320259                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 61464.949335                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 61464.949335                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            222                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               222                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         3402                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data         5401                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            8803                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    209492500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    381386500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    590879000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         3402                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data         5623                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          9025                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.960519                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.975402                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 61579.218107                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 70614.052953                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 67122.458253                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         3402                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data         5401                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         8803                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    202688500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    370584500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    573273000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.960519                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.975402                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 59579.218107                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 68614.052953                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 65122.458253                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks       128201                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           128201                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       128201                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       128201                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 15315.442216                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       230038                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     142890                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.609896                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   15315.442216                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.934780                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.934780                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          15920                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   91                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  821                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 8125                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 6883                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.971680                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2317849                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2317849                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     39822.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      3402.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     45867.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.005746774652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2155                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2155                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              139879                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              37707                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       49759                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      39822                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     49759                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    39822                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    489                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.50                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      58.07                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 49759                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                39822                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   24379                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   15407                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    9382                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      81                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   2013                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   2030                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   2139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   2156                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   2181                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   2186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   2228                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   2504                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   2247                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   2253                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                   2317                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   2449                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                   2327                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                   2156                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   2155                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   2155                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   2155                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                   2155                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2155                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      22.890023                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     68.055254                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31           2045     94.90%     94.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63            81      3.76%     98.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95             9      0.42%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127            4      0.19%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159            2      0.09%     99.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191            2      0.09%     99.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223            2      0.09%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287            1      0.05%     99.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-319            1      0.05%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-351            2      0.09%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::544-575            1      0.05%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-671            1      0.05%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::736-767            1      0.05%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1408-1439            1      0.05%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1600-1631            1      0.05%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1888-1919            1      0.05%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2155                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2155                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.478422                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.453083                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.961117                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              132      6.13%      6.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                7      0.32%      6.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1003     46.54%     52.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              736     34.15%     87.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              272     12.62%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                3      0.14%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.05%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                1      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2155                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   31296                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3184576                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              2548608                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              239261980.24402112                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              191480748.75454509                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   13312043000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     148603.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       217728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      2935488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      2548544                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 16358231.813142543659                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 4808.416170823793                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 220547624.507174909115                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 191475940.338374257088                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         3402                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        46356                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        39822                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker     93548598                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst        31652                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1376365134                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 793513771604                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     27498.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29691.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  19926517.29                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       217728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      2966784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3184576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2548608                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2548608                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         3402                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        46356                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           49759                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        39822                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          39822                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     16358232                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst           4808                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      222898940                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         239261980                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst         4808                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total          4808                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    191480749                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        191480749                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    191480749                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     16358232                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst          4808                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     222898940                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        430742729                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                49270                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               39821                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1557                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1567                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1927                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         2096                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         2130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1766                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1028                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1073                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1146                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1197                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1493                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         1659                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         1439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         1470                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         1463                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         1858                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         1846                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         1725                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         1328                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         1829                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         2018                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         2439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          932                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         1525                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          778                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         2092                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         1310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         1452                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         1472                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         1492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         1536                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1536                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         1354                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1010                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          722                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          997                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          321                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          844                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          473                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         1242                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16         1088                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17         1416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18         1458                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19         1419                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20         1730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21         1668                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22         1517                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23         1161                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24         1789                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25         1543                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26         1515                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          742                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28         1435                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          714                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         1623                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31         1115                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               608114544                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             164167640                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1469945384                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12342.49                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29834.49                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               40062                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              34737                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            81.31                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           87.23                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        14291                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   398.944231                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   226.567625                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   374.872936                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         5235     36.63%     36.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1898     13.28%     49.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1128      7.89%     57.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1018      7.12%     64.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          950      6.65%     71.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          517      3.62%     75.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          453      3.17%     78.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          407      2.85%     81.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2685     18.79%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        14291                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               3153280                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            2548544                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              236.910665                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              191.475940                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.23                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               83.96                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    22021507.872000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    29277312.388800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   99096617.491199                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  67231976.448000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2368995742.511939                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 7288642980.158438                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 3088451836.915222                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  12963717973.785534                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   973.983612                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4687465172                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    598500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   8024030828                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    22551695.712000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    29978043.984000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   108148611.244798                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  82435092.768000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2368995742.511939                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 8004114233.136003                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 2538711213.158416                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  13154934632.515160                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   988.350006                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3843563982                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    598500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   8867932018                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                8804                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         39822                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              8598                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              40955                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             40955                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            8804                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       147938                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       147938                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  147938                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      5733184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      5733184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  5733184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              49759                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    49759    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                49759                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy           282174000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          263859100                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          98179                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        48527                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp               9026                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       168023                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             8705                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            127881                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           127881                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq              1                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          9025                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port            2                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       400512                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        10206                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 410720                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           64                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     16749120                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       217728                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                16966912                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           39822                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   2548608                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            176729                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000605                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.024598                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  176622     99.94%     99.94% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     107      0.06%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              176729                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          201007000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy              1000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         133504000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           3402000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        273813                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       136906                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          107                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  13309996000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
