
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'duazel' on host 'duazel-portable' (Linux_x86_64 version 4.15.0-33-generic) on Fri Aug 31 22:23:13 CEST 2018
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d'
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj'.
INFO: [HLS 200-10] Adding design file 'fdtd-2d.cpp' to the project
INFO: [HLS 200-10] Adding design file 'fdtd-2d.h' to the project
INFO: [HLS 200-10] Adding design file 'polybench.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'fdtd-2d.cpp' ... 
WARNING: [HLS 200-40] In file included from fdtd-2d.cpp:1:
fdtd-2d.cpp:163:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else {
   ^
fdtd-2d.cpp:171:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
2 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2707 ; free virtual = 10104
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2707 ; free virtual = 10104
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 501.336 ; gain = 128.730 ; free physical = 2681 ; free virtual = 10081
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div2' (fdtd-2d.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div1' into 'operator_double_div2' (fdtd-2d.cpp:123) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div2' (fdtd-2d.cpp:128) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div10' (fdtd-2d.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div5' into 'operator_double_div10' (fdtd-2d.cpp:310) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div10' (fdtd-2d.cpp:315) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_mul7' (fdtd-2d.cpp:143) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_mul7' (fdtd-2d.cpp:174) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 501.336 ; gain = 128.730 ; free physical = 2668 ; free virtual = 10070
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div2' (fdtd-2d.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div1' into 'operator_double_div2' (fdtd-2d.cpp:123) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div2' (fdtd-2d.cpp:128) automatically.
INFO: [XFORM 203-602] Inlining function 'int_57_div5' into 'operator_int_57_div5' (fdtd-2d.cpp:267) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div10' (fdtd-2d.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div5' into 'operator_double_div10' (fdtd-2d.cpp:310) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div10' (fdtd-2d.cpp:315) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_mul7' (fdtd-2d.cpp:143) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_mul7' (fdtd-2d.cpp:174) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fdtd-2d.cpp:132:36) to (fdtd-2d.cpp:175:2) in function 'operator_double_mul7'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fdtd-2d.cpp:83:36) to (fdtd-2d.cpp:129:2) in function 'operator_double_div2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fdtd-2d.cpp:270:37) to (fdtd-2d.cpp:316:2) in function 'operator_double_div10'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'operator_double_div2' into 'kernel_fdtd_2d_optimized' (fdtd-2d.cpp:374) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_double_mul7' into 'kernel_fdtd_2d_optimized' (fdtd-2d.cpp:382) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 501.336 ; gain = 128.730 ; free physical = 2635 ; free virtual = 10039
WARNING: [XFORM 203-631] Renaming function 'operator_double_div10' to 'operator_double_div1' (fdtd-2d.cpp:51:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2616 ; free virtual = 10020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_fdtd_2d_optimized' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.34 seconds; current allocated memory: 127.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 127.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', fdtd-2d.cpp:306) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 128.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (3.02442ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('call_ret1_i_i', fdtd-2d.cpp:207->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' (3.02 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 128.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_fdtd_2d_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (2.66ns) of 'cttz' operation ('tmp_3_i', fdtd-2d.cpp:153->fdtd-2d.cpp:382) exceeds the target cycle time (target cycle time: 2.5ns, clock uncertainty: 0.312ns, effective cycle time: 2.19ns).
WARNING: [SCHED 204-21] Estimated clock period (2.664ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'cttz' operation ('tmp_3_i', fdtd-2d.cpp:153->fdtd-2d.cpp:382) (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 130.497 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 132.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div5_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 132.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_optimized_lshr_52ns_11ns_52_7_1' to 'kernel_fdtd_2d_opbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_optimized_shl_57ns_11ns_57_7_1' to 'kernel_fdtd_2d_opcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fdtd_2d_opbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fdtd_2d_opcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div1'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 134.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_fdtd_2d_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d_optimized/tmax' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d_optimized/nx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d_optimized/ny' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d_optimized/ex' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d_optimized/ey' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d_optimized/hz' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d_optimized/p_fict_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_fdtd_2d_optimized' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_optimized_dadddsub_64ns_64ns_64_14_no_dsp_1' to 'kernel_fdtd_2d_opdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_optimized_lshr_52ns_2ns_52_7_1' to 'kernel_fdtd_2d_opeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_optimized_shl_54ns_2ns_54_7_1' to 'kernel_fdtd_2d_opfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_optimized_shl_56ns_32ns_56_7_1' to 'kernel_fdtd_2d_opg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_optimized_lshr_56ns_32ns_56_7_1' to 'kernel_fdtd_2d_ophbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_optimized_mul_mul_10ns_11ns_20_4_1' to 'kernel_fdtd_2d_opibs' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel_fdtd_2d_optimized/tmax' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_fdtd_2d_optimized/nx' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_fdtd_2d_optimized/ny' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'kernel_fdtd_2d_opdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fdtd_2d_opeOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fdtd_2d_opfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fdtd_2d_opg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fdtd_2d_ophbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fdtd_2d_opibs': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_fdtd_2d_optimized'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 139.681 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q2_rom' using distributed ROMs.
INFO: [RTMG 210-286] Generating pipelined shifter : 'kernel_fdtd_2d_opbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'kernel_fdtd_2d_opcud'
INFO: [RTMG 210-286] Generating pipelined shifter : 'kernel_fdtd_2d_opeOg'
INFO: [RTMG 210-286] Generating pipelined shifter : 'kernel_fdtd_2d_opfYi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'kernel_fdtd_2d_opg8j'
INFO: [RTMG 210-286] Generating pipelined shifter : 'kernel_fdtd_2d_ophbi'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2603 ; free virtual = 10017
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_fdtd_2d_optimized.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_fdtd_2d_optimized.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_fdtd_2d_optimized.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 22:23:46 2018...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64'...
[Fri Aug 31 22:23:58 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/project.runs/synth_1/runme.log
[Fri Aug 31 22:23:58 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log kernel_fdtd_2d_optimized.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kernel_fdtd_2d_optimized.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_fdtd_2d_optimized.tcl -notrace
Command: synth_design -top kernel_fdtd_2d_optimized -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5777 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1293.305 ; gain = 83.895 ; free physical = 2025 ; free virtual = 9461
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_optimized' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:50]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:354]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:357]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:360]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:362]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:364]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:369]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:371]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:373]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:375]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:377]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:379]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:381]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:383]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:389]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:391]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:395]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:401]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:404]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:406]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:410]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:413]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:417]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:423]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:425]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:430]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:435]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:438]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:448]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:452]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:461]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:465]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:471]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:476]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:483]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:486]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:496]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:500]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:509]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:513]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:517]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:521]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:525]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:529]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:531]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:538]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:541]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:543]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:548]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:555]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:573]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:578]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:588]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:594]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:598]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:605]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:611]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:616]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:621]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:628]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:631]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:641]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:643]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:645]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:647]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:649]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:651]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:653]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:655]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:657]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:659]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:661]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:663]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:665]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:667]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:669]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:671]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:673]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:675]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:677]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:679]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:683]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:685]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:687]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:689]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:691]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-3491] module 'operator_double_div1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:12' bound to instance 'grp_operator_double_div1_fu_388' of component 'operator_double_div1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:901]
INFO: [Synth 8-638] synthesizing module 'operator_double_div1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:149]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:155]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:160]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:162]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:164]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:166]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:168]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:170]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:172]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:174]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:176]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:180]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3491] module 'lut_div5_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk.vhd:12' bound to instance 'grp_lut_div5_chunk_fu_138' of component 'lut_div5_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:400]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk.vhd:27]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r0.vhd:76' bound to instance 'r0_U' of component 'lut_div5_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk.vhd:156]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r0.vhd:89]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r0.vhd:12' bound to instance 'lut_div5_chunk_r0_rom_U' of component 'lut_div5_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r0_rom' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r0' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r0.vhd:89]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r1.vhd:72' bound to instance 'r1_U' of component 'lut_div5_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk.vhd:168]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r1.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r1.vhd:12' bound to instance 'lut_div5_chunk_r1_rom_U' of component 'lut_div5_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r1.vhd:97]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r1_rom' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r1' (4#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r1.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r2' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r2.vhd:72' bound to instance 'r2_U' of component 'lut_div5_chunk_r2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk.vhd:180]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r2.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r2_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r2.vhd:12' bound to instance 'lut_div5_chunk_r2_rom_U' of component 'lut_div5_chunk_r2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r2.vhd:97]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r2.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r2_rom' (5#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r2' (6#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_r2.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q0.vhd:70' bound to instance 'q0_U' of component 'lut_div5_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk.vhd:192]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q0.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q0.vhd:12' bound to instance 'lut_div5_chunk_q0_rom_U' of component 'lut_div5_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q0_rom' (7#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q0' (8#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q0.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q1.vhd:69' bound to instance 'q1_U' of component 'lut_div5_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk.vhd:204]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q1.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q1.vhd:12' bound to instance 'lut_div5_chunk_q1_rom_U' of component 'lut_div5_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q1.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q1_rom' (9#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q1' (10#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q1.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q2' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q2.vhd:69' bound to instance 'q2_U' of component 'lut_div5_chunk_q2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk.vhd:216]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q2.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q2_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q2.vhd:12' bound to instance 'lut_div5_chunk_q2_rom_U' of component 'lut_div5_chunk_q2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q2.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q2.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q2_rom' (11#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q2' (12#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk_q2.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk' (13#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/lut_div5_chunk.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opbkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opbkb.vhd:13' bound to instance 'kernel_fdtd_2d_opbkb_U9' of component 'kernel_fdtd_2d_opbkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:413]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_opbkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opbkb.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_opbkb' (14#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opbkb.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter din0_WIDTH bound to: 57 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 57 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opcud' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opcud.vhd:13' bound to instance 'kernel_fdtd_2d_opcud_U10' of component 'kernel_fdtd_2d_opcud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:429]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_opcud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opcud.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 57 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 57 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_opcud' (15#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opcud.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'operator_double_div1' (16#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opdEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opdEe.vhd:11' bound to instance 'kernel_fdtd_2d_opdEe_U14' of component 'kernel_fdtd_2d_opdEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:912]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_opdEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opdEe.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64/synth/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64.vhd:59' bound to instance 'kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u' of component 'kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opdEe.vhd:65]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64/synth/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 12 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64/synth/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64' (42#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64/synth/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_opdEe' (43#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opdEe.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opeOg' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opeOg.vhd:13' bound to instance 'kernel_fdtd_2d_opeOg_U15' of component 'kernel_fdtd_2d_opeOg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:928]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_opeOg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opeOg.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_opeOg' (44#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opeOg.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter din0_WIDTH bound to: 54 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opfYi' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:13' bound to instance 'kernel_fdtd_2d_opfYi_U16' of component 'kernel_fdtd_2d_opfYi' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:944]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_opfYi' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 54 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_opfYi' (45#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opeOg' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opeOg.vhd:13' bound to instance 'kernel_fdtd_2d_opeOg_U17' of component 'kernel_fdtd_2d_opeOg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:960]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter din0_WIDTH bound to: 54 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opfYi' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:13' bound to instance 'kernel_fdtd_2d_opfYi_U18' of component 'kernel_fdtd_2d_opfYi' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:976]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter din0_WIDTH bound to: 56 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opg8j' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opg8j.vhd:13' bound to instance 'kernel_fdtd_2d_opg8j_U19' of component 'kernel_fdtd_2d_opg8j' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:992]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_opg8j' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opg8j.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 56 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_opg8j' (46#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opg8j.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 56 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_ophbi' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_ophbi.vhd:13' bound to instance 'kernel_fdtd_2d_ophbi_U20' of component 'kernel_fdtd_2d_ophbi' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:1008]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_ophbi' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_ophbi.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 56 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_ophbi' (47#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_ophbi.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opibs' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:52' bound to instance 'kernel_fdtd_2d_opibs_U21' of component 'kernel_fdtd_2d_opibs' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:1024]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_opibs' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:68]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opibs_DSP48_0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:6' bound to instance 'kernel_fdtd_2d_opibs_DSP48_0_U' of component 'kernel_fdtd_2d_opibs_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:82]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_opibs_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_opibs_DSP48_0' (48#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_opibs' (49#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:68]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opibs' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:52' bound to instance 'kernel_fdtd_2d_opibs_U22' of component 'kernel_fdtd_2d_opibs' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:1039]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opibs' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:52' bound to instance 'kernel_fdtd_2d_opibs_U23' of component 'kernel_fdtd_2d_opibs' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:1054]
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_optimized' (50#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:50]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opibs_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[55]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[54]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[53]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[52]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[51]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[50]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[49]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[48]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[47]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[46]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[45]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[44]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[43]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[42]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[41]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[40]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[39]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[38]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[37]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[36]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[35]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[34]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[33]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[32]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_ophbi has unconnected port din1[31]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[55]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[54]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[53]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[52]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[51]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[50]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[49]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[48]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[47]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[46]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[45]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[44]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[43]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[42]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[41]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[40]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[39]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[38]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[37]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[36]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[35]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[34]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[33]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[32]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opg8j has unconnected port din1[31]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[53]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[52]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[51]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[50]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[49]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[48]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[47]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[46]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[45]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[44]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[43]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[42]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[41]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[40]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[39]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[38]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[37]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[36]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[35]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[34]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[33]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[32]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[31]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[30]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[29]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[28]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[27]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[26]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[25]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[24]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[23]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[22]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[21]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[20]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[19]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[18]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[17]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[16]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[15]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[14]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[13]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[12]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[11]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[10]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[9]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[8]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[7]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[6]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi has unconnected port din1[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1414.477 ; gain = 205.066 ; free physical = 2028 ; free virtual = 9463
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1414.477 ; gain = 205.066 ; free physical = 2038 ; free virtual = 9470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1414.477 ; gain = 205.066 ; free physical = 2038 ; free virtual = 9470
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 396 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.xdc]
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  FDE => FDRE: 33 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1757.961 ; gain = 0.000 ; free physical = 1691 ; free virtual = 9134
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1758.961 ; gain = 549.551 ; free physical = 1837 ; free virtual = 9279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1758.961 ; gain = 549.551 ; free physical = 1837 ; free virtual = 9279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1758.961 ; gain = 549.551 ; free physical = 1839 ; free virtual = 9281
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'call_ret2_i_i_reg_883_0_reg' and it is trimmed from '3' to '1' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/operator_double_div1.vhd:566]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "icmp_fu_202_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_7_fu_303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_215_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_fu_202_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_7_fu_303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_215_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_V_cast_cast_fu_238_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_V_cast_cast_fu_238_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_cast_cast_fu_208_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xf_V_7_fu_353_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_29_reg_1486_reg' and it is trimmed from '54' to '52' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:1426]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_31_reg_1607_reg' and it is trimmed from '54' to '52' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:1435]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_reg_1829_reg' and it is trimmed from '56' to '52' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:1417]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_6_reg_1717_reg' and it is trimmed from '64' to '61' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:1352]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_27_reg_1834_reg' and it is trimmed from '56' to '52' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:1416]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond7_fu_439_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_456_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_492_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_706_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_718_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_937_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_952_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp8_fu_1114_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_fu_575_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_559_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_i_fu_1063_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i1_fu_1025_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_i_fu_655_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_i1_fu_886_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_439_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_456_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_492_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_706_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_718_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_937_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_952_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp8_fu_1114_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_fu_575_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_559_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_i_fu_1063_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i1_fu_1025_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_i_fu_655_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_i1_fu_886_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_405_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_3_i_fu_1092_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 1758.961 ; gain = 549.551 ; free physical = 1826 ; free virtual = 9270
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized14) to 'kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized8) to 'kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_7_fu_303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_215_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'kernel_fdtd_2d_opibs_U22/kernel_fdtd_2d_opibs_DSP48_0_U/b_reg_reg[10:0]' into 'kernel_fdtd_2d_opibs_U21/kernel_fdtd_2d_opibs_DSP48_0_U/b_reg_reg[10:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:37]
INFO: [Synth 8-4471] merging register 'kernel_fdtd_2d_opibs_U23/kernel_fdtd_2d_opibs_DSP48_0_U/b_reg_reg[10:0]' into 'kernel_fdtd_2d_opibs_U21/kernel_fdtd_2d_opibs_DSP48_0_U/b_reg_reg[10:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element kernel_fdtd_2d_opibs_U22/kernel_fdtd_2d_opibs_DSP48_0_U/b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element kernel_fdtd_2d_opibs_U23/kernel_fdtd_2d_opibs_DSP48_0_U/b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:37]
INFO: [Synth 8-5546] ROM "exitcond4_fu_492_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_718_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_706_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_952_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_937_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_456_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i1_fu_1025_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_i_fu_1063_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_i1_fu_886_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_559_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_i_fu_655_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_575_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element kernel_fdtd_2d_opibs_U21/kernel_fdtd_2d_opibs_DSP48_0_U/p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element kernel_fdtd_2d_opibs_U23/kernel_fdtd_2d_opibs_DSP48_0_U/p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element kernel_fdtd_2d_opibs_U22/kernel_fdtd_2d_opibs_DSP48_0_U/p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element kernel_fdtd_2d_opibs_U21/kernel_fdtd_2d_opibs_DSP48_0_U/a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element kernel_fdtd_2d_opibs_U23/kernel_fdtd_2d_opibs_DSP48_0_U/a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element kernel_fdtd_2d_opibs_U21/kernel_fdtd_2d_opibs_DSP48_0_U/b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element kernel_fdtd_2d_opibs_U22/kernel_fdtd_2d_opibs_DSP48_0_U/a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_opibs.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_1373_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.vhd:1551]
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][0]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][55]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][52]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][54]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][52]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][56]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][52]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][52]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][53]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][51]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][51]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_operator_double_div1_fu_388/\kernel_fdtd_2d_opcud_U10/dout_array_reg[0][53] )
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][49]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][49]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][48]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][48]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][50]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][46]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][46]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][45]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][45]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][47]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][47]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][43]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][43]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][42]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][42]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][44]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][44]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][40]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][40]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][39]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][39]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][41]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][41]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][37]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][37]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][36]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][36]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][38]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][34]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][33]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][33]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][35]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][35]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][31]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][30]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][32]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][32]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][28]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][27]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][29]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][25]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][24]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][26]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][22]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][21]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][23]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][19]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][18]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][20]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][16]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][15]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][17]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][13]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][12]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][14]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][10]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][9]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][11]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][7]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][6]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][8]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][4]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][3]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][5]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][1]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/din1_cast_array_reg[0][7]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/din1_cast_array_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/din1_cast_array_reg[0][6]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/din1_cast_array_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/din1_cast_array_reg[0][9]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/din1_cast_array_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/din1_cast_array_reg[0][8]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/din1_cast_array_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/din1_cast_array_reg[0][10]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/din1_cast_array_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_reg[0][2]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/din1_cast_array_reg[0][5]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/din1_cast_array_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/din1_cast_array_reg[0][4]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/din1_cast_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/din1_cast_array_reg[0][3]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/din1_cast_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/din1_cast_array_reg[0][2]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/din1_cast_array_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/din1_cast_array_reg[0][1]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/din1_cast_array_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/din1_cast_array_reg[0][0]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/din1_cast_array_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][7]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[1].din1_cast_array_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][6]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[1].din1_cast_array_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][9]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[1].din1_cast_array_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][8]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[1].din1_cast_array_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][5]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[1].din1_cast_array_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][4]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[1].din1_cast_array_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[1].din1_cast_array_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[1].din1_cast_array_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][1]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[1].din1_cast_array_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][0]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[1].din1_cast_array_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][7]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[2].din1_cast_array_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][6]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[2].din1_cast_array_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][5]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[2].din1_cast_array_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][4]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[2].din1_cast_array_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[2].din1_cast_array_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[2].din1_cast_array_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][1]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[2].din1_cast_array_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][0]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[2].din1_cast_array_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][5]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[3].din1_cast_array_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][4]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[3].din1_cast_array_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][3]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[3].din1_cast_array_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][2]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[3].din1_cast_array_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][1]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[3].din1_cast_array_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][0]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[3].din1_cast_array_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][3]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[4].din1_cast_array_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][2]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[4].din1_cast_array_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][1]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[4].din1_cast_array_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][0]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[4].din1_cast_array_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'xf_V_reg_1739_reg[54]' (FDE) to 'p_Result_6_reg_1747_reg[1]'
INFO: [Synth 8-3886] merging instance 'xf_V_reg_1739_reg[55]' (FDE) to 'p_Result_6_reg_1747_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][1]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[5].din1_cast_array_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][0]' (FDRE) to 'grp_operator_double_div1_fu_388/kernel_fdtd_2d_opcud_U10/dout_array_loop[5].din1_cast_array_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opg8j_U19/din1_cast_array_reg[0][9]' (FDRE) to 'kernel_fdtd_2d_opg8j_U19/din1_cast_array_reg[0][6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_fdtd_2d_opdEe_U14/\opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kernel_fdtd_2d_opdEe_U14/ce_r_reg)
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][10]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][10]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][9]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][8]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][10]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][9]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][8]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][7]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][6]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][10]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][9]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][8]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][7]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][6]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][5]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][4]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][10]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][9]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][8]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][7]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][6]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][5]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][4]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][3]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][2]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[1].din1_cast_array_reg[1][10]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[2].din1_cast_array_reg[2][10]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[2].din1_cast_array_reg[2][9]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[2].din1_cast_array_reg[2][8]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[3].din1_cast_array_reg[3][10]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[3].din1_cast_array_reg[3][9]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[3].din1_cast_array_reg[3][8]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[3].din1_cast_array_reg[3][7]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[3].din1_cast_array_reg[3][6]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[4].din1_cast_array_reg[4][10]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[4].din1_cast_array_reg[4][9]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[4].din1_cast_array_reg[4][8]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[4].din1_cast_array_reg[4][7]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[4].din1_cast_array_reg[4][6]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[4].din1_cast_array_reg[4][5]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[4].din1_cast_array_reg[4][4]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[5].din1_cast_array_reg[5][10]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[5].din1_cast_array_reg[5][9]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[5].din1_cast_array_reg[5][8]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[5].din1_cast_array_reg[5][7]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[5].din1_cast_array_reg[5][6]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[5].din1_cast_array_reg[5][5]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[5].din1_cast_array_reg[5][4]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[5].din1_cast_array_reg[5][3]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[5].din1_cast_array_reg[5][2]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_reg[0][53]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[1].dout_array_reg[1][56]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[1].dout_array_reg[1][55]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[1].dout_array_reg[1][54]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[1].dout_array_reg[1][53]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[1].dout_array_reg[1][52]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[2].dout_array_reg[2][56]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[2].dout_array_reg[2][55]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[2].dout_array_reg[2][54]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[2].dout_array_reg[2][53]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[2].dout_array_reg[2][52]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[3].dout_array_reg[3][56]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[3].dout_array_reg[3][55]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[3].dout_array_reg[3][54]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[3].dout_array_reg[3][53]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U10/dout_array_loop[3].dout_array_reg[3][52]) is unused and will be removed from module operator_double_div1.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[63]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[62]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[61]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[60]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[59]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[58]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[57]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[56]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[55]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[54]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[53]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[52]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[51]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[50]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[49]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[48]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[47]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[46]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[45]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[44]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[43]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[42]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[41]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[40]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[39]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[38]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[37]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[36]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[35]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[34]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[33]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[32]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module kernel_fdtd_2d_opdEe.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_0272_2_i1_reg_1581_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_0272_2_i_reg_1460_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sel_tmp12_i_reg_1799_reg[8] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:03 . Memory (MB): peak = 1758.961 ; gain = 549.551 ; free physical = 1784 ; free virtual = 9227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:13 . Memory (MB): peak = 1758.961 ; gain = 549.551 ; free physical = 1643 ; free virtual = 9086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:18 . Memory (MB): peak = 1816.297 ; gain = 606.887 ; free physical = 1604 ; free virtual = 9049
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:21 . Memory (MB): peak = 1816.297 ; gain = 606.887 ; free physical = 1600 ; free virtual = 9044
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:22 . Memory (MB): peak = 1816.297 ; gain = 606.887 ; free physical = 1600 ; free virtual = 9044
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:22 . Memory (MB): peak = 1816.297 ; gain = 606.887 ; free physical = 1600 ; free virtual = 9044
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:23 . Memory (MB): peak = 1816.297 ; gain = 606.887 ; free physical = 1600 ; free virtual = 9044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:23 . Memory (MB): peak = 1816.297 ; gain = 606.887 ; free physical = 1600 ; free virtual = 9044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:23 . Memory (MB): peak = 1816.297 ; gain = 606.887 ; free physical = 1601 ; free virtual = 9044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:23 . Memory (MB): peak = 1816.297 ; gain = 606.887 ; free physical = 1601 ; free virtual = 9044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    94|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     2|
|4     |LUT1      |    40|
|5     |LUT2      |   972|
|6     |LUT3      |   972|
|7     |LUT4      |   407|
|8     |LUT5      |   643|
|9     |LUT6      |  1119|
|10    |MUXCY     |   217|
|11    |MUXF7     |    10|
|12    |MUXF8     |     5|
|13    |SRL16E    |   170|
|14    |XORCY     |   121|
|15    |FDE       |    33|
|16    |FDRE      |  5051|
|17    |FDSE      |    27|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:23 . Memory (MB): peak = 1816.297 ; gain = 606.887 ; free physical = 1601 ; free virtual = 9044
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 730 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 1816.297 ; gain = 262.402 ; free physical = 1670 ; free virtual = 9114
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:23 . Memory (MB): peak = 1816.305 ; gain = 606.887 ; free physical = 1670 ; free virtual = 9114
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 483 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 92 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 59 instances
  FDE => FDRE: 33 instances

INFO: [Common 17-83] Releasing license: Synthesis
458 Infos, 222 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:26 . Memory (MB): peak = 1816.305 ; gain = 618.453 ; free physical = 1699 ; free virtual = 9143
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/project.runs/synth_1/kernel_fdtd_2d_optimized.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kernel_fdtd_2d_optimized_utilization_synth.rpt -pb kernel_fdtd_2d_optimized_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1840.309 ; gain = 0.000 ; free physical = 1699 ; free virtual = 9145
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 22:25:37 2018...
[Fri Aug 31 22:25:37 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:13 ; elapsed = 00:01:38 . Memory (MB): peak = 1271.871 ; gain = 0.000 ; free physical = 2363 ; free virtual = 9798
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/kernel_fdtd_2d_optimized.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1573.195 ; gain = 301.324 ; free physical = 2063 ; free virtual = 9501
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1573.195 ; gain = 0.000 ; free physical = 2060 ; free virtual = 9498
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2054.777 ; gain = 481.582 ; free physical = 1633 ; free virtual = 9078
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Aug 31 22:26:26 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/project.runs/impl_1/runme.log
[Fri Aug 31 22:26:26 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log kernel_fdtd_2d_optimized.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source kernel_fdtd_2d_optimized.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_fdtd_2d_optimized.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_optimized.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1183.340 ; gain = 0.000 ; free physical = 1474 ; free virtual = 8913
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1945.988 ; gain = 762.648 ; free physical = 726 ; free virtual = 8166
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.004 ; gain = 42.016 ; free physical = 718 ; free virtual = 8157

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 12639200e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1988.004 ; gain = 0.000 ; free physical = 719 ; free virtual = 8159

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12f2dc8c9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1988.004 ; gain = 0.000 ; free physical = 752 ; free virtual = 8192
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1251a2ffa

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1988.004 ; gain = 0.000 ; free physical = 752 ; free virtual = 8192
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 4 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 83769b72

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1988.004 ; gain = 0.000 ; free physical = 752 ; free virtual = 8192
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 18 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 83769b72

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1988.004 ; gain = 0.000 ; free physical = 752 ; free virtual = 8191
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f13940df

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1988.004 ; gain = 0.000 ; free physical = 752 ; free virtual = 8191
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f13940df

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1988.004 ; gain = 0.000 ; free physical = 752 ; free virtual = 8191
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1988.004 ; gain = 0.000 ; free physical = 752 ; free virtual = 8191
Ending Logic Optimization Task | Checksum: f13940df

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1988.004 ; gain = 0.000 ; free physical = 752 ; free virtual = 8191

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f13940df

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1988.004 ; gain = 0.000 ; free physical = 751 ; free virtual = 8191

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f13940df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1988.004 ; gain = 0.000 ; free physical = 751 ; free virtual = 8191
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_optimized_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kernel_fdtd_2d_optimized_drc_opted.rpt -pb kernel_fdtd_2d_optimized_drc_opted.pb -rpx kernel_fdtd_2d_optimized_drc_opted.rpx
Command: report_drc -file kernel_fdtd_2d_optimized_drc_opted.rpt -pb kernel_fdtd_2d_optimized_drc_opted.pb -rpx kernel_fdtd_2d_optimized_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_optimized_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2037.629 ; gain = 0.000 ; free physical = 707 ; free virtual = 8148
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 93ffa3ae

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2037.629 ; gain = 0.000 ; free physical = 707 ; free virtual = 8148
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2037.629 ; gain = 0.000 ; free physical = 707 ; free virtual = 8148

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b66ecbda

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2037.629 ; gain = 0.000 ; free physical = 701 ; free virtual = 8142

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f03250a3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2041.270 ; gain = 3.641 ; free physical = 686 ; free virtual = 8127

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f03250a3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2041.270 ; gain = 3.641 ; free physical = 686 ; free virtual = 8127
Phase 1 Placer Initialization | Checksum: f03250a3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2041.270 ; gain = 3.641 ; free physical = 686 ; free virtual = 8127

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ab144846

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2068.281 ; gain = 30.652 ; free physical = 677 ; free virtual = 8119

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2083.285 ; gain = 0.000 ; free physical = 660 ; free virtual = 8101

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c39cf86d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 661 ; free virtual = 8103
Phase 2 Global Placement | Checksum: 2045673bc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 663 ; free virtual = 8105

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2045673bc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 663 ; free virtual = 8105

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a3f0d5c5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 660 ; free virtual = 8102

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1352ce11a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 660 ; free virtual = 8102

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14f2d937f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 660 ; free virtual = 8102

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 14f2d937f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 660 ; free virtual = 8102

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: e3deb4bd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 661 ; free virtual = 8102

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 19f978c42

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 654 ; free virtual = 8095

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1b334cebc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 654 ; free virtual = 8095

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 188796199

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 654 ; free virtual = 8095

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1aebaa4f8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 653 ; free virtual = 8095
Phase 3 Detail Placement | Checksum: 1aebaa4f8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 653 ; free virtual = 8095

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a8833ca7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a8833ca7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 656 ; free virtual = 8097
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.661. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1aca7de87

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 654 ; free virtual = 8095
Phase 4.1 Post Commit Optimization | Checksum: 1aca7de87

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 654 ; free virtual = 8095

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1aca7de87

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 655 ; free virtual = 8097

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1aca7de87

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 655 ; free virtual = 8096

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 11e30fb88

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 655 ; free virtual = 8096
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11e30fb88

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 655 ; free virtual = 8096
Ending Placer Task | Checksum: 9a4f9dbb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 675 ; free virtual = 8117
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2083.285 ; gain = 45.656 ; free physical = 675 ; free virtual = 8117
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2083.285 ; gain = 0.000 ; free physical = 662 ; free virtual = 8114
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_optimized_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file kernel_fdtd_2d_optimized_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2083.285 ; gain = 0.000 ; free physical = 660 ; free virtual = 8104
INFO: [runtcl-4] Executing : report_utilization -file kernel_fdtd_2d_optimized_utilization_placed.rpt -pb kernel_fdtd_2d_optimized_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2083.285 ; gain = 0.000 ; free physical = 670 ; free virtual = 8114
INFO: [runtcl-4] Executing : report_control_sets -verbose -file kernel_fdtd_2d_optimized_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2083.285 ; gain = 0.000 ; free physical = 670 ; free virtual = 8114
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2083.285 ; gain = 0.000 ; free physical = 671 ; free virtual = 8115

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.732 | TNS=-13.027 |
Phase 1 Physical Synthesis Initialization | Checksum: e667fb90

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.285 ; gain = 0.000 ; free physical = 664 ; free virtual = 8109
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.732 | TNS=-13.027 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: e667fb90

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2106.480 ; gain = 23.195 ; free physical = 661 ; free virtual = 8105

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 26 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net clz_V_reg_1770[5]_i_2_n_6.  Re-placed instance clz_V_reg_1770[5]_i_2
INFO: [Physopt 32-663] Processed net clz_V_reg_1770[5]_i_5_n_6.  Re-placed instance clz_V_reg_1770[5]_i_5
INFO: [Physopt 32-662] Processed net new_mant_V_6_fu_1134_p4[45].  Did not re-place instance xf_V_reg_1739_reg[47]
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[1]_i_12_n_6.  Did not re-place instance clz_V_reg_1770[1]_i_12
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[1]_i_1_n_6.  Did not re-place instance clz_V_reg_1770[1]_i_1
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[1]_i_2_n_6.  Did not re-place instance clz_V_reg_1770[1]_i_2
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[1]_i_7_n_6.  Did not re-place instance clz_V_reg_1770[1]_i_7
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[1].  Did not re-place instance clz_V_reg_1770_reg[1]
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[0]_i_14_n_6.  Did not re-place instance clz_V_reg_1770[0]_i_14
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[0]_i_10_n_6.  Did not re-place instance clz_V_reg_1770[0]_i_10
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[0]_i_1_n_6.  Did not re-place instance clz_V_reg_1770[0]_i_1
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[0]_i_3_n_6.  Did not re-place instance clz_V_reg_1770[0]_i_3
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[0].  Did not re-place instance clz_V_reg_1770_reg[0]
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[0]_i_9_n_6.  Did not re-place instance clz_V_reg_1770[0]_i_9
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[0]_i_17_n_6.  Did not re-place instance clz_V_reg_1770[0]_i_17
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[1]_i_14_n_6.  Did not re-place instance clz_V_reg_1770[1]_i_14
INFO: [Physopt 32-662] Processed net new_mant_V_6_fu_1134_p4[35].  Did not re-place instance xf_V_reg_1739_reg[37]
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[5]_i_3_n_6.  Did not re-place instance clz_V_reg_1770[5]_i_3
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[1]_i_13_n_6.  Did not re-place instance clz_V_reg_1770[1]_i_13
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[1]_i_17_n_6.  Did not re-place instance clz_V_reg_1770[1]_i_17
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[1]_i_19_n_6.  Did not re-place instance clz_V_reg_1770[1]_i_19
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[2]_i_3_n_6.  Did not re-place instance clz_V_reg_1770[2]_i_3
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[0]_i_6_n_6.  Did not re-place instance clz_V_reg_1770[0]_i_6
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[2]_i_7_n_6.  Did not re-place instance clz_V_reg_1770[2]_i_7
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[5]_i_1_n_6.  Did not re-place instance clz_V_reg_1770[5]_i_1
INFO: [Physopt 32-662] Processed net clz_V_reg_1770[0]_i_16_n_6.  Did not re-place instance clz_V_reg_1770[0]_i_16
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.689 | TNS=-12.851 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2106.480 ; gain = 0.000 ; free physical = 660 ; free virtual = 8105
Phase 3 Placement Based Optimization | Checksum: f1a8961e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.480 ; gain = 23.195 ; free physical = 660 ; free virtual = 8105

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 4 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net clz_V_reg_1770[5]_i_2_n_6. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net clz_V_reg_1770[0]_i_17_n_6. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net clz_V_reg_1770[2]_i_7_n_6. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net clz_V_reg_1770[0]_i_18_n_6. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2106.480 ; gain = 0.000 ; free physical = 658 ; free virtual = 8103
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2106.480 ; gain = 0.000 ; free physical = 658 ; free virtual = 8103
Phase 4 Rewire | Checksum: 18aef2ee5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.480 ; gain = 23.195 ; free physical = 658 ; free virtual = 8103

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 39 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net clz_V_reg_1770[5]_i_2_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net clz_V_reg_1770[5]_i_5_n_6. Replicated 2 times.
INFO: [Physopt 32-81] Processed net new_mant_V_6_fu_1134_p4[44]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net new_mant_V_6_fu_1134_p4[35]. Replicated 1 times.
INFO: [Physopt 32-572] Net clz_V_reg_1770[5]_i_3_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net clz_V_reg_1770[0]_i_17_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net clz_V_reg_1770[0]_i_14_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net new_mant_V_6_fu_1134_p4[45] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net new_mant_V_6_fu_1134_p4[42]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net new_mant_V_6_fu_1134_p4[29]. Replicated 2 times.
INFO: [Physopt 32-572] Net clz_V_reg_1770[4]_i_3_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net clz_V_reg_1770[2]_i_3_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net clz_V_reg_1770[0]_i_6_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net clz_V_reg_1770[5]_i_1_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net new_mant_V_6_fu_1134_p4[34]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net new_mant_V_6_fu_1134_p4[36]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net new_mant_V_6_fu_1134_p4[40]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net new_mant_V_6_fu_1134_p4[37]. Replicated 1 times.
INFO: [Physopt 32-572] Net clz_V_reg_1770[3]_i_6_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net new_mant_V_6_fu_1134_p4[51]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net new_mant_V_6_fu_1134_p4[43]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net new_mant_V_6_fu_1134_p4[50]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net new_mant_V_6_fu_1134_p4[31]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net new_mant_V_6_fu_1134_p4[39]. Replicated 2 times.
INFO: [Physopt 32-572] Net new_mant_V_6_fu_1134_p4[41] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net clz_V_reg_1770[0]_i_7_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net clz_V_reg_1770[1]_i_9_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net clz_V_reg_1770[4]_i_2_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net clz_V_reg_1770[5]_i_8_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net new_mant_V_6_fu_1134_p4[23]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net new_mant_V_6_fu_1134_p4[30]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net new_mant_V_6_fu_1134_p4[22]. Replicated 1 times.
INFO: [Physopt 32-572] Net clz_V_reg_1770[2]_i_12_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net new_mant_V_6_fu_1134_p4[38] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net new_mant_V_6_fu_1134_p4[33]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net p_1_in. Replicated 2 times.
INFO: [Physopt 32-81] Processed net clz_V_reg_1770[5]_i_7_n_6. Replicated 1 times.
INFO: [Physopt 32-572] Net new_mant_V_6_fu_1134_p4[48] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net clz_V_reg_1770[0]_i_27_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 20 nets. Created 28 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 20 nets or cells. Created 28 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.620 | TNS=-17.691 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2106.480 ; gain = 0.000 ; free physical = 657 ; free virtual = 8101
Phase 5 Critical Cell Optimization | Checksum: 161f5bddd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.480 ; gain = 23.195 ; free physical = 657 ; free virtual = 8101

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 161f5bddd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.480 ; gain = 23.195 ; free physical = 657 ; free virtual = 8101

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 161f5bddd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.480 ; gain = 23.195 ; free physical = 657 ; free virtual = 8101

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 161f5bddd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.480 ; gain = 23.195 ; free physical = 657 ; free virtual = 8101

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 161f5bddd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.480 ; gain = 23.195 ; free physical = 657 ; free virtual = 8101

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 21 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 7 nets.  Swapped 116 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 116 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.549 | TNS=-17.487 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2106.480 ; gain = 0.000 ; free physical = 657 ; free virtual = 8101
Phase 10 Critical Pin Optimization | Checksum: 161f5bddd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.480 ; gain = 23.195 ; free physical = 657 ; free virtual = 8101

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 161f5bddd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.480 ; gain = 23.195 ; free physical = 657 ; free virtual = 8101

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 161f5bddd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.480 ; gain = 23.195 ; free physical = 657 ; free virtual = 8101
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2106.480 ; gain = 0.000 ; free physical = 657 ; free virtual = 8101
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.549 | TNS=-17.487 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.043  |          0.176  |            0  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.069  |         -4.840  |           28  |              0  |                    20  |           0  |           1  |  00:00:06  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.071  |          0.204  |            0  |              0  |                     7  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.183  |         -4.460  |           28  |              0  |                    29  |           0  |          11  |  00:00:07  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 17a581168

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.480 ; gain = 23.195 ; free physical = 657 ; free virtual = 8101
INFO: [Common 17-83] Releasing license: Implementation
160 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.480 ; gain = 23.195 ; free physical = 663 ; free virtual = 8108
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2106.480 ; gain = 0.000 ; free physical = 651 ; free virtual = 8106
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_optimized_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 82a67c2b ConstDB: 0 ShapeSum: 366dc631 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: f8734f75

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2275.305 ; gain = 168.824 ; free physical = 496 ; free virtual = 7943
Post Restoration Checksum: NetGraph: 9519fb80 NumContArr: 635953f5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f8734f75

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2275.305 ; gain = 168.824 ; free physical = 496 ; free virtual = 7943

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f8734f75

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2290.305 ; gain = 183.824 ; free physical = 478 ; free virtual = 7926

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f8734f75

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2290.305 ; gain = 183.824 ; free physical = 478 ; free virtual = 7926
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 185f99046

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2301.125 ; gain = 194.645 ; free physical = 477 ; free virtual = 7924
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.452 | TNS=-12.228| WHS=0.020  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 20f50770b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2301.125 ; gain = 194.645 ; free physical = 472 ; free virtual = 7919

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12e114c13

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2301.125 ; gain = 194.645 ; free physical = 467 ; free virtual = 7914

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1006
 Number of Nodes with overlaps = 229
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.917 | TNS=-23.470| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1329b2dde

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 2301.125 ; gain = 194.645 ; free physical = 467 ; free virtual = 7909

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.851 | TNS=-23.568| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13c567e3a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 2301.125 ; gain = 194.645 ; free physical = 467 ; free virtual = 7909

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.809 | TNS=-21.854| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1c6b7f4e6

Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 2301.125 ; gain = 194.645 ; free physical = 467 ; free virtual = 7909

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.831 | TNS=-21.992| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 15f34b400

Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 2301.125 ; gain = 194.645 ; free physical = 466 ; free virtual = 7909
Phase 4 Rip-up And Reroute | Checksum: 15f34b400

Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 2301.125 ; gain = 194.645 ; free physical = 466 ; free virtual = 7909

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15f34b400

Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 2301.125 ; gain = 194.645 ; free physical = 466 ; free virtual = 7909
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.809 | TNS=-21.854| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2482fd874

Time (s): cpu = 00:01:11 ; elapsed = 00:00:33 . Memory (MB): peak = 2307.125 ; gain = 200.645 ; free physical = 463 ; free virtual = 7905

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2482fd874

Time (s): cpu = 00:01:11 ; elapsed = 00:00:33 . Memory (MB): peak = 2307.125 ; gain = 200.645 ; free physical = 463 ; free virtual = 7905
Phase 5 Delay and Skew Optimization | Checksum: 2482fd874

Time (s): cpu = 00:01:11 ; elapsed = 00:00:33 . Memory (MB): peak = 2307.125 ; gain = 200.645 ; free physical = 463 ; free virtual = 7905

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24e955238

Time (s): cpu = 00:01:12 ; elapsed = 00:00:33 . Memory (MB): peak = 2307.125 ; gain = 200.645 ; free physical = 462 ; free virtual = 7904
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.806 | TNS=-17.890| WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 162953ed9

Time (s): cpu = 00:01:12 ; elapsed = 00:00:33 . Memory (MB): peak = 2307.125 ; gain = 200.645 ; free physical = 462 ; free virtual = 7904
Phase 6 Post Hold Fix | Checksum: 162953ed9

Time (s): cpu = 00:01:12 ; elapsed = 00:00:33 . Memory (MB): peak = 2307.125 ; gain = 200.645 ; free physical = 462 ; free virtual = 7904

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.618122 %
  Global Horizontal Routing Utilization  = 0.741176 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 181ab4ab8

Time (s): cpu = 00:01:12 ; elapsed = 00:00:33 . Memory (MB): peak = 2307.125 ; gain = 200.645 ; free physical = 461 ; free virtual = 7903

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 181ab4ab8

Time (s): cpu = 00:01:12 ; elapsed = 00:00:33 . Memory (MB): peak = 2307.125 ; gain = 200.645 ; free physical = 460 ; free virtual = 7903

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b5fea0ef

Time (s): cpu = 00:01:13 ; elapsed = 00:00:33 . Memory (MB): peak = 2307.125 ; gain = 200.645 ; free physical = 460 ; free virtual = 7902

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.806 | TNS=-17.890| WHS=0.049  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: b5fea0ef

Time (s): cpu = 00:01:13 ; elapsed = 00:00:33 . Memory (MB): peak = 2307.125 ; gain = 200.645 ; free physical = 461 ; free virtual = 7903
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:13 ; elapsed = 00:00:33 . Memory (MB): peak = 2307.125 ; gain = 200.645 ; free physical = 489 ; free virtual = 7931

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
181 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 2307.125 ; gain = 200.645 ; free physical = 489 ; free virtual = 7931
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2307.125 ; gain = 0.000 ; free physical = 475 ; free virtual = 7930
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_optimized_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kernel_fdtd_2d_optimized_drc_routed.rpt -pb kernel_fdtd_2d_optimized_drc_routed.pb -rpx kernel_fdtd_2d_optimized_drc_routed.rpx
Command: report_drc -file kernel_fdtd_2d_optimized_drc_routed.rpt -pb kernel_fdtd_2d_optimized_drc_routed.pb -rpx kernel_fdtd_2d_optimized_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_optimized_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file kernel_fdtd_2d_optimized_methodology_drc_routed.rpt -pb kernel_fdtd_2d_optimized_methodology_drc_routed.pb -rpx kernel_fdtd_2d_optimized_methodology_drc_routed.rpx
Command: report_methodology -file kernel_fdtd_2d_optimized_methodology_drc_routed.rpt -pb kernel_fdtd_2d_optimized_methodology_drc_routed.pb -rpx kernel_fdtd_2d_optimized_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version_with_float_constant/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_optimized_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file kernel_fdtd_2d_optimized_power_routed.rpt -pb kernel_fdtd_2d_optimized_power_summary_routed.pb -rpx kernel_fdtd_2d_optimized_power_routed.rpx
Command: report_power -file kernel_fdtd_2d_optimized_power_routed.rpt -pb kernel_fdtd_2d_optimized_power_summary_routed.pb -rpx kernel_fdtd_2d_optimized_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
193 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file kernel_fdtd_2d_optimized_route_status.rpt -pb kernel_fdtd_2d_optimized_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file kernel_fdtd_2d_optimized_timing_summary_routed.rpt -pb kernel_fdtd_2d_optimized_timing_summary_routed.pb -rpx kernel_fdtd_2d_optimized_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file kernel_fdtd_2d_optimized_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file kernel_fdtd_2d_optimized_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file kernel_fdtd_2d_optimized_bus_skew_routed.rpt -pb kernel_fdtd_2d_optimized_bus_skew_routed.pb -rpx kernel_fdtd_2d_optimized_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 22:28:54 2018...
[Fri Aug 31 22:28:59 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.80 ; elapsed = 00:02:33 . Memory (MB): peak = 2104.941 ; gain = 4.000 ; free physical = 1634 ; free virtual = 9083
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2226.309 ; gain = 0.000 ; free physical = 1504 ; free virtual = 8953
Restored from archive | CPU: 0.410000 secs | Memory: 7.762581 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2226.309 ; gain = 0.000 ; free physical = 1504 ; free virtual = 8953
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2303.336 ; gain = 61.027 ; free physical = 1477 ; free virtual = 8925


Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            my_version_with_float_constant
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 22:29:04 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         1475
LUT:           4151
FF:            5124
DSP:              3
BRAM:             0
SRL:            152
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    4.034
CP achieved post-implementation:    3.302
Timing not met
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 22:29:04 2018...
INFO: [HLS 200-112] Total elapsed time: 351.23 seconds; peak allocated memory: 139.681 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Aug 31 22:29:04 2018...
