Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec 21 15:27:40 2023
| Host         : LAPTOP-9VF0APCD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MAQ_EXP_timing_summary_routed.rpt -pb MAQ_EXP_timing_summary_routed.pb -rpx MAQ_EXP_timing_summary_routed.rpx -warn_on_violation
| Design       : MAQ_EXP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     25          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (43)
5. checking no_input_delay (6)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CTR/CUENTA_SIG_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (43)
-------------------------------------------------
 There are 43 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   50          inf        0.000                      0                   50           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PAGAR
                            (input port)
  Destination:            LED_AUX5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.994ns  (logic 5.077ns (56.444%)  route 3.917ns (43.556%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  PAGAR (IN)
                         net (fo=0)                   0.000     0.000    PAGAR
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  PAGAR_IBUF_inst/O
                         net (fo=2, routed)           3.917     5.442    LED_AUX5_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553     8.994 r  LED_AUX5_OBUF_inst/O
                         net (fo=0)                   0.000     8.994    LED_AUX5
    J13                                                               r  LED_AUX5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ESTADOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.309ns  (logic 4.524ns (54.449%)  route 3.785ns (45.551%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           1.098     1.517    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y85          LUT2 (Prop_lut2_I0_O)        0.327     1.844 r  MAQ_ESTADOS/REFRESCO_OUT_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.687     4.531    ESTADOS_OBUF[2]
    V12                  OBUF (Prop_obuf_I_O)         3.778     8.309 r  ESTADOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.309    ESTADOS[2]
    V12                                                               r  ESTADOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            REFRESCO_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.257ns  (logic 4.474ns (54.190%)  route 3.782ns (45.810%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           1.098     1.517    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y85          LUT2 (Prop_lut2_I0_O)        0.327     1.844 r  MAQ_ESTADOS/REFRESCO_OUT_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.684     4.528    ESTADOS_OBUF[2]
    H17                  OBUF (Prop_obuf_I_O)         3.728     8.257 r  REFRESCO_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     8.257    REFRESCO_OUT
    H17                                                               r  REFRESCO_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ESTADOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.006ns  (logic 4.517ns (56.420%)  route 3.489ns (43.580%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           0.903     1.322    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.327     1.649 r  MAQ_ESTADOS/ERROR_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.586     4.235    ESTADOS_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         3.771     8.006 r  ESTADOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.006    ESTADOS[3]
    V11                                                               r  ESTADOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ESTADOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.935ns  (logic 4.272ns (53.837%)  route 3.663ns (46.163%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           1.098     1.517    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.299     1.816 r  MAQ_ESTADOS/ESTADOS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.565     4.381    ESTADOS_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.554     7.935 r  ESTADOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.935    ESTADOS[1]
    V14                                                               r  ESTADOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ERROR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.527ns  (logic 4.483ns (59.562%)  route 3.044ns (40.438%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           0.903     1.322    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.327     1.649 r  MAQ_ESTADOS/ERROR_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.141     3.790    ESTADOS_OBUF[3]
    K15                  OBUF (Prop_obuf_I_O)         3.737     7.527 r  ERROR_OBUF_inst/O
                         net (fo=0)                   0.000     7.527    ERROR
    K15                                                               r  ERROR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ESTADOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.498ns  (logic 4.270ns (56.945%)  route 3.228ns (43.055%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=8, routed)           0.903     1.322    MAQ_ESTADOS/CURRENT_STATE[1]
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.299     1.621 r  MAQ_ESTADOS/ESTADOS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.325     3.946    ESTADOS_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.552     7.498 r  ESTADOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.498    ESTADOS[0]
    V15                                                               r  ESTADOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.199ns  (logic 1.783ns (28.763%)  route 4.416ns (71.237%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.552     5.059    CTR/RESET_IBUF
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.183 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_3/O
                         net (fo=1, routed)           0.864     6.047    CTR/MAQ_ESTADOS/NEXT_STATE[1]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.152     6.199 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     6.199    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]_0
    SLICE_X0Y85          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.957ns  (logic 1.755ns (29.461%)  route 4.202ns (70.539%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.554     5.061    CTR/RESET_IBUF
    SLICE_X1Y85          LUT6 (Prop_lut6_I4_O)        0.124     5.185 r  CTR/FSM_sequential_CURRENT_STATE[1]_i_4/O
                         net (fo=2, routed)           0.648     5.833    CTR/FSM_sequential_CURRENT_STATE[1]_i_4_n_0
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.124     5.957 r  CTR/FSM_sequential_CURRENT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     5.957    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]_0
    SLICE_X0Y85          FDCE                                         r  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.688ns  (logic 1.631ns (28.676%)  route 4.057ns (71.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=4, routed)           3.263     4.770    CTR/RESET_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.894 f  CTR/FSM_sequential_CURRENT_STATE[1]_i_2/O
                         net (fo=7, routed)           0.794     5.688    MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[1]_1
    SLICE_X0Y85          FDCE                                         f  MAQ_ESTADOS/FSM_sequential_CURRENT_STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYNC/SREG_2_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EDGE/previous_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE                         0.000     0.000 r  SYNC/SREG_2_MONEDAS_reg[2]/C
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SYNC/SREG_2_MONEDAS_reg[2]/Q
                         net (fo=3, routed)           0.101     0.242    EDGE/previous_data_reg[3]_1[2]
    SLICE_X1Y88          FDRE                                         r  EDGE/previous_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNC/SREG_1_MONEDAS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SYNC/SREG_2_MONEDAS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  SYNC/SREG_1_MONEDAS_reg[1]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SYNC/SREG_1_MONEDAS_reg[1]/Q
                         net (fo=1, routed)           0.114     0.255    SYNC/SREG_1_MONEDAS[1]
    SLICE_X0Y91          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNC/SREG_2_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EDGE/EDGE_MONEDAS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE                         0.000     0.000 r  SYNC/SREG_2_MONEDAS_reg[2]/C
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SYNC/SREG_2_MONEDAS_reg[2]/Q
                         net (fo=3, routed)           0.161     0.302    EDGE/previous_data_reg[3]_1[2]
    SLICE_X0Y88          FDRE                                         r  EDGE/EDGE_MONEDAS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNC/SREG_1_PAGAR_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SYNC/SREG_2_PAGAR_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  SYNC/SREG_1_PAGAR_reg/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SYNC/SREG_1_PAGAR_reg/Q
                         net (fo=1, routed)           0.174     0.315    SYNC/SREG_1_PAGAR
    SLICE_X0Y86          FDRE                                         r  SYNC/SREG_2_PAGAR_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EDGE/EDGE_MONEDAS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CTR/CUENTA_SIG_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.063%)  route 0.134ns (41.937%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  EDGE/EDGE_MONEDAS_reg[3]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EDGE/EDGE_MONEDAS_reg[3]/Q
                         net (fo=7, routed)           0.134     0.275    EDGE/AUX2[3]
    SLICE_X2Y88          LUT6 (Prop_lut6_I4_O)        0.045     0.320 r  EDGE/CUENTA_SIG[2]_i_1/O
                         net (fo=1, routed)           0.000     0.320    CTR/D[2]
    SLICE_X2Y88          FDCE                                         r  CTR/CUENTA_SIG_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/CUENTA_SIG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CTR/CUENTA_SIG_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.246ns (73.106%)  route 0.090ns (26.894%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE                         0.000     0.000 r  CTR/CUENTA_SIG_reg[0]/C
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  CTR/CUENTA_SIG_reg[0]/Q
                         net (fo=5, routed)           0.090     0.238    EDGE/Q[0]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.098     0.336 r  EDGE/CUENTA_SIG[1]_i_1/O
                         net (fo=1, routed)           0.000     0.336    CTR/D[1]
    SLICE_X2Y87          FDCE                                         r  CTR/CUENTA_SIG_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNC/SREG_1_MONEDAS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SYNC/SREG_2_MONEDAS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE                         0.000     0.000 r  SYNC/SREG_1_MONEDAS_reg[2]/C
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SYNC/SREG_1_MONEDAS_reg[2]/Q
                         net (fo=1, routed)           0.201     0.342    SYNC/SREG_1_MONEDAS[2]
    SLICE_X3Y88          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTR/CUENTA_SIG_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CTR/CUENTA_SIG_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE                         0.000     0.000 r  CTR/CUENTA_SIG_reg[4]/C
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CTR/CUENTA_SIG_reg[4]/Q
                         net (fo=4, routed)           0.149     0.313    EDGE/Q[4]
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  EDGE/CUENTA_SIG[4]_i_2/O
                         net (fo=1, routed)           0.000     0.358    CTR/D[4]
    SLICE_X2Y88          FDCE                                         r  CTR/CUENTA_SIG_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNC/SREG_2_MONEDAS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EDGE/previous_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.141ns (37.781%)  route 0.232ns (62.219%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  SYNC/SREG_2_MONEDAS_reg[0]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SYNC/SREG_2_MONEDAS_reg[0]/Q
                         net (fo=3, routed)           0.232     0.373    EDGE/previous_data_reg[3]_1[0]
    SLICE_X1Y88          FDRE                                         r  EDGE/previous_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNC/SREG_1_MONEDAS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SYNC/SREG_2_MONEDAS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.141ns (37.419%)  route 0.236ns (62.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  SYNC/SREG_1_MONEDAS_reg[0]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SYNC/SREG_1_MONEDAS_reg[0]/Q
                         net (fo=1, routed)           0.236     0.377    SYNC/SREG_1_MONEDAS[0]
    SLICE_X0Y91          FDRE                                         r  SYNC/SREG_2_MONEDAS_reg[0]/D
  -------------------------------------------------------------------    -------------------





