`default_nettype none

module thinpad_top(
    input wire clk_50M,           //50MHz ʱ������������
    input wire clk_11M0592,       //11.0592MHz ʱ������

    input wire clock_btn,         //BTN5�ֶ�ʱ�Ӱ�ť���أ���������·������ʱΪ1
    input wire reset_btn,         //BTN6�ֶ���λ��ť���أ���������·������ʱΪ1

    input  wire[3:0]  touch_btn,  //BTN1~BTN4����ť���أ�����ʱΪ1
    input  wire[31:0] dip_sw,     //32λ���뿪�أ�������ON��ʱΪ1
    output wire[15:0] leds,       //16λLED�����ʱ1����
    output wire[7:0]  dpy0,       //����ܵ�λ�źţ�����С���㣬���1����
    output wire[7:0]  dpy1,       //����ܸ�λ�źţ�����С���㣬���1����

    //CPLD���ڿ������ź�
    output wire uart_rdn,         //�������źţ�����Ч
    output wire uart_wrn,         //д�����źţ�����Ч
    input wire uart_dataready,    //��������׼����
    input wire uart_tbre,         //�������ݱ�־
    input wire uart_tsre,         //���ݷ�����ϱ�־

    //BaseRAM�ź�
    inout wire[31:0] base_ram_data,  //BaseRAM���ݣ���8λ��CPLD���ڿ���������
    output wire[19:0] base_ram_addr, //BaseRAM��ַ
    output wire[3:0] base_ram_be_n,  //BaseRAM�ֽ�ʹ�ܣ�����Ч�������ʹ���ֽ�ʹ�ܣ��뱣��Ϊ0
    output wire base_ram_ce_n,       //BaseRAMƬѡ������Ч
    output wire base_ram_oe_n,       //BaseRAM��ʹ�ܣ�����Ч
    output wire base_ram_we_n,       //BaseRAMдʹ�ܣ�����Ч

    //ExtRAM�ź�
    inout wire[31:0] ext_ram_data,  //ExtRAM����
    output wire[19:0] ext_ram_addr, //ExtRAM��ַ
    output wire[3:0] ext_ram_be_n,  //ExtRAM�ֽ�ʹ�ܣ�����Ч�������ʹ���ֽ�ʹ�ܣ��뱣��Ϊ0
    output wire ext_ram_ce_n,       //ExtRAMƬѡ������Ч
    output wire ext_ram_oe_n,       //ExtRAM��ʹ�ܣ�����Ч
    output wire ext_ram_we_n,       //ExtRAMдʹ�ܣ�����Ч

    //ֱ�������ź�
    output wire txd,  //ֱ�����ڷ��Ͷ�
    input  wire rxd,  //ֱ�����ڽ��ն�

    //Flash�洢���źţ��ο� JS28F640 оƬ�ֲ�
    output wire [22:0]flash_a,      //Flash��ַ��a0����8bitģʽ��Ч��16bitģʽ������
    inout  wire [15:0]flash_d,      //Flash����
    output wire flash_rp_n,         //Flash��λ�źţ�����Ч
    output wire flash_vpen,         //Flashд�����źţ��͵�ƽʱ���ܲ�������д
    output wire flash_ce_n,         //FlashƬѡ�źţ�����Ч
    output wire flash_oe_n,         //Flash��ʹ���źţ�����Ч
    output wire flash_we_n,         //Flashдʹ���źţ�����Ч
    output wire flash_byte_n,       //Flash 8bitģʽѡ�񣬵���Ч����ʹ��flash��16λģʽʱ����Ϊ1

    //USB �������źţ��ο� SL811 оƬ�ֲ�
    output wire sl811_a0,
    //inout  wire[7:0] sl811_d,     //USB�������������������dm9k_sd[7:0]����
    output wire sl811_wr_n,
    output wire sl811_rd_n,
    output wire sl811_cs_n,
    output wire sl811_rst_n,
    output wire sl811_dack_n,
    input  wire sl811_intrq,
    input  wire sl811_drq_n,

    //����������źţ��ο� DM9000A оƬ�ֲ�
    output wire dm9k_cmd,
    inout  wire[15:0] dm9k_sd,
    output wire dm9k_iow_n,
    output wire dm9k_ior_n,
    output wire dm9k_cs_n,
    output wire dm9k_pwrst_n,
    input  wire dm9k_int,

    //ͼ������ź�
    output wire[2:0] video_red,    //��ɫ���أ�3λ
    output wire[2:0] video_green,  //��ɫ���أ�3λ
    output wire[1:0] video_blue,   //��ɫ���أ�2λ
    output wire video_hsync,       //��ͬ����ˮƽͬ�����ź�
    output wire video_vsync,       //��ͬ������ֱͬ�����ź�
    output wire video_clk,         //����ʱ�����
    output wire video_de           //��������Ч�źţ���������������
);

assign base_ram_be_n=0;

reg ctrl;
reg continue;
wire succ;
wire uart_r_ok,uart_w_ok;
reg[1:0] mode;

assign dpy0[7]=succ;

always@(succ or continue) begin
    if (continue) begin
        ctrl <= succ;
    end
end

reg[31:0] in_data;
wire[31:0] out_data;
reg[31:0] in_addr;

assign leds={out_data[31:8],in_addr[7:0]};

reg[31:0] mid_reg;

always@(posedge clk_50M or posedge reset_btn) begin
    if (reset_btn) begin
        in_addr <= 0;
        mode <= 2'b00;
        continue<=1;
    end else begin
        if (mode == 2'b01) begin  //read uart
            if (succ) begin
                mid_reg <= out_data;
                mode<=2'b11;
            end
        end else if (mode == 2'b11) begin  //read sram
            if (succ) begin
                if (mid_reg[3:0] == 4'h0) begin
                    in_data <= out_data;
                end else begin
                    in_data <= mid_reg;
                    in_addr <= in_addr+1;
                end
                mode<=2'b10;
            end
        end else if (mode == 2'b10) begin  //write sram
            if (succ&continue) begin
                if (mid_reg[3:0] == 4'h0) begin
                    in_addr <= in_addr-1;
                end else begin
                end
            end
            if (succ|(!continue)) begin
                if (uart_w_ok) begin
                    continue<=1;
                    mode<=2'b00;
                end else begin
                    continue<=0;
                end
            end
        end else if (mode == 2'b00) begin  //write uart
            if (succ|(!continue)) begin
                if (uart_r_ok) begin
                    continue<=1;
                    mode<=2'b01;
                end else begin
                    continue<=0;
                end
            end
        end
    end
end

Ctrl_SRAM_UART controller(
    .uart_rdn(uart_rdn),
    .uart_wrn(uart_wrn),
    .uart_dataready(uart_dataready),
    .uart_tbre(uart_tbre),
    .uart_tsre(uart_tsre),

    .ram_data(base_ram_data),
    .ram_addr(base_ram_addr),
    .ram_CE(base_ram_ce_n),
    .ram_OE(base_ram_oe_n),
    .ram_WE(base_ram_we_n),
    
    .clk(clk_50M),
    .rst(reset_btn),
    .ctrl(ctrl),
    .mode(mode),
    .in(in_data),
    .in_addr(in_addr),
    .out(out_data),
    .succ(succ),
    .uart_r_ok(uart_r_ok),
    .uart_w_ok(uart_w_ok)
);

endmodule
