
---------- Begin Simulation Statistics ----------
simSeconds                                   0.101234                       # Number of seconds simulated (Second)
simTicks                                 101233790000                       # Number of ticks simulated (Tick)
finalTick                                101233790000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1562.34                       # Real time elapsed on the host (Second)
hostTickRate                                 64796205                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   22578752                       # Number of bytes of host memory used (Byte)
simInsts                                     50000006                       # Number of instructions simulated (Count)
simOps                                       50000006                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    32003                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      32003                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        202467581                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        70477745                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       67195870                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 333417                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             20477618                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           7163722                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples           202465920                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.331887                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.213729                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 182338445     90.06%     90.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5906129      2.92%     92.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3469463      1.71%     94.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2460260      1.22%     95.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1924501      0.95%     96.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1769167      0.87%     97.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2353343      1.16%     98.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1650758      0.82%     99.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    593854      0.29%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             202465920                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1654930     99.97%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    462      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    38      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 7      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           32      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      56426055     83.97%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      6860688     10.21%     94.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3909062      5.82%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           32      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       67195870                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.331885                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1655437                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.024636                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                338846436                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                90955450                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        64604509                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        71                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       32                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               32                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    68851236                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           39                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          64762367                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       6036321                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    754269                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            8933943                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       10558627                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      2897622                       # Number of stores executed (Count)
system.cpu.numRate                           0.319865                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                               9                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1661                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000006                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000006                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               4.049351                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          4.049351                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.246953                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.246953                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   85338803                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  51222007                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          32                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                         32                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                1421819558                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       58                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                101233790000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads        6752077                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3292551                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       599667                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        21760                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            707221                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     41603191                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     3.772629                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     3.808960                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0     19896892     47.83%     47.83% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1        17676      0.04%     47.87% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2        75195      0.18%     48.05% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3        63534      0.15%     48.20% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4      2146204      5.16%     53.36% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5      1106276      2.66%     56.02% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6      2653892      6.38%     62.40% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7      4686267     11.26%     73.66% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8      6201683     14.91%     88.57% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9      3479838      8.36%     96.93% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10      1218801      2.93%     99.86% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        51955      0.12%     99.99% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12         4923      0.01%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13           45      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14           10      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           14                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     41603191                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        20477619                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            707222                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    199409692                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.250740                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.339496                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       191546749     96.06%     96.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          786011      0.39%     96.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          338423      0.17%     96.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          424253      0.21%     96.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          693835      0.35%     97.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           89405      0.04%     97.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           70021      0.04%     97.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           66061      0.03%     97.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         5394934      2.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    199409692                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000006                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000006                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     7160679                       # Number of memory references committed (Count)
system.cpu.commit.loads                       4967571                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8192135                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                         32                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49550430                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     0                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     42839295     85.68%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4967539      9.94%     95.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2193108      4.39%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           32      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000006                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5394934                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        5102138                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           5102138                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       5102138                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          5102138                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1770529                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1770529                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1770529                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1770529                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 118360631500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 118360631500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 118360631500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 118360631500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      6872667                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       6872667                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      6872667                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      6872667                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.257619                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.257619                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.257619                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.257619                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 66850.433684                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 66850.433684                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 66850.433684                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 66850.433684                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          209                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          214                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            5                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      69.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    42.800000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       928649                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            928649                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       388392                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        388392                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       388392                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       388392                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1382137                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1382137                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1382137                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1382137                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  91139427500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  91139427500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  91139427500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  91139427500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.201106                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.201106                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.201106                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.201106                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 65940.950499                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 65940.950499                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 65940.950499                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 65940.950499                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1380089                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      3778706                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3778706                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       900857                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        900857                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  66326842000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  66326842000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      4679563                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      4679563                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.192509                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.192509                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 73626.382434                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 73626.382434                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       388344                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       388344                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       512513                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       512513                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  39543215500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  39543215500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.109522                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.109522                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 77155.536542                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 77155.536542                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1323432                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1323432                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       869672                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       869672                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  52033789500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  52033789500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2193104                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2193104                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.396548                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.396548                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 59831.510615                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 59831.510615                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           48                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           48                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       869624                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       869624                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  51596212000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  51596212000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.396527                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.396527                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 59331.632982                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 59331.632982                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2046.019401                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              6371361                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1380089                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               4.616631                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2046.019401                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999033                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999033                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          113                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1054                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          878                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           56363473                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          56363473                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2651905                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             188117564                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   9333760                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1655390                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 707301                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              6154172                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    46                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               77652574                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   293                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker      3610181                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total      3610181                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker      3610181                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total      3610181                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker      1083067                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total      1083067                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker      1083067                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total      1083067                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker  85642985500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total  85642985500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker  85642985500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total  85642985500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker      4693248                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total      4693248                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker      4693248                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total      4693248                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.230771                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.230771                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.230771                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.230771                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 79074.503701                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 79074.503701                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 79074.503701                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 79074.503701                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker      1083067                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total      1083067                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker      1083067                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total      1083067                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker  84559919500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total  84559919500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker  84559919500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total  84559919500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.230771                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.230771                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.230771                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.230771                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 78074.504624                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 78074.504624                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 78074.504624                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 78074.504624                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements      1083050                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker      3610181                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total      3610181                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker      1083067                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total      1083067                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker  85642985500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total  85642985500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker      4693248                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total      4693248                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.230771                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.230771                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 79074.503701                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 79074.503701                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker      1083067                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total      1083067                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker  84559919500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total  84559919500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.230771                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.230771                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 78074.504624                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 78074.504624                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.999595                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs      4536239                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs      1083050                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     4.188393                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1621500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.999595                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses     10469562                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses     10469562                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               2804                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       98663046                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     8158843                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            8158843                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     201755166                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1414694                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        407                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                   73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          123                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   8962419                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    20                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          202465920                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.487307                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.670485                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                182834052     90.30%     90.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1518231      0.75%     91.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1445025      0.71%     91.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  5203757      2.57%     94.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   576099      0.28%     94.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1489983      0.74%     95.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2729421      1.35%     96.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   842159      0.42%     97.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  5827193      2.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            202465920                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.040297                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.487303                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        8962368                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8962368                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       8962368                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8962368                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           50                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              50                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           50                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             50                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      3646500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      3646500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      3646500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      3646500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      8962418                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8962418                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      8962418                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8962418                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000006                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000006                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000006                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000006                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst        72930                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total        72930                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst        72930                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total        72930                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          733                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            9                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      81.444444                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst            8                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             8                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            8                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            8                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           42                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           42                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           42                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           42                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      2916500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      2916500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      2916500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      2916500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 69440.476190                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 69440.476190                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 69440.476190                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 69440.476190                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      8962368                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8962368                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           50                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            50                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      3646500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      3646500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      8962418                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8962418                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000006                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000006                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst        72930                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total        72930                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            8                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            8                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           42                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           42                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      2916500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      2916500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 69440.476190                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 69440.476190                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            40.910846                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    40.910846                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.019976                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.019976                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           42                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4           42                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.020508                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           71699386                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          71699386                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    707301                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2734618                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1488                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               70477778                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                48213                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  6752077                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3292551                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    33                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       926                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             91                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         321534                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       414632                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               736166                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 64678318                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                64604541                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  43800521                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  55423571                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.319086                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.790287                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       204000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       204000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       204000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       204000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        68000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        68000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        68000                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        68000                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       201000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       201000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       201000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       201000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        67000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        67000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        67000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        67000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       204000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       204000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        68000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        68000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       201000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       201000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        67000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        67000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     2.999960                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     2.999960                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.187497                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.187497                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            3                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.187500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            9                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            9                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1356722                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1784489                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1964                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  91                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1099440                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      8                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            4967571                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             69.562675                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           168.550508                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                3963831     79.79%     79.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 8304      0.17%     79.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 5317      0.11%     80.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1632      0.03%     80.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 2030      0.04%     80.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 3187      0.06%     80.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 2693      0.05%     80.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1785      0.04%     80.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1918      0.04%     80.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2876      0.06%     80.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              73129      1.47%     81.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              19866      0.40%     82.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               8272      0.17%     82.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              33361      0.67%     83.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              27978      0.56%     83.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              16311      0.33%     83.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              82580      1.66%     85.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              53057      1.07%     86.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              14513      0.29%     87.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2339      0.05%     87.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1623      0.03%     87.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               2150      0.04%     87.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               8033      0.16%     87.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               8510      0.17%     87.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              26910      0.54%     88.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              11200      0.23%     88.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              18213      0.37%     88.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              53742      1.08%     89.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              28130      0.57%     90.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              29144      0.59%     90.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           454937      9.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             3548                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              4967571                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                   6041408                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  745392                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses               6786800                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  2897791                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                 933835                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              3831626                       # write accesses (Count)
system.cpu.mmu.dtb.hits                       8939199                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                     1679227                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  10618426                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   8962391                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       1                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               8962392                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       8962391                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           1                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   8962392                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 707301                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3791497                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               185839482                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1833                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   9203602                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2922205                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               73635383                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               2515650                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  15203                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                     32                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.renamedOperands            58098398                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    97033587                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 94424254                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              39614759                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 18483498                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      34                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  34                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  14985035                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        264492382                       # The number of ROB reads (Count)
system.cpu.rob.writes                       144017009                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000006                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000006                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 249853                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    249853                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                249853                       # number of overall hits (Count)
system.l2.overallHits::total                   249853                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker      1083067                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                   42                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1132284                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 2215396                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker      1083067                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                  42                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1132284                       # number of overall misses (Count)
system.l2.overallMisses::total                2215396                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker  82581184000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       196500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         2874000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     89128497500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       171712752000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker  82581184000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       196500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        2874000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    89128497500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      171712752000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker      1083067                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                 42                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1382137                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2465249                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker      1083067                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                42                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1382137                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2465249                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.819227                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.898650                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.819227                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.898650                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 76247.530393                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        65500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 68428.571429                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 78715.673365                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    77508.830024                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 76247.530393                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        65500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 68428.571429                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 78715.673365                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   77508.830024                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               662797                       # number of writebacks (Count)
system.l2.writebacks::total                    662797                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker      1083067                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst               42                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1132284                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             2215396                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker      1083067                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              42                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1132284                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            2215396                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker  80415052000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       190500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      2790000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  86863929500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   167281962000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker  80415052000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       190500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      2790000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  86863929500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  167281962000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.819227                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.898650                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.819227                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.898650                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 74247.532239                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        63500                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 66428.571429                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 76715.673365                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 75508.830927                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 74247.532239                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        63500                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 66428.571429                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 76715.673365                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 75508.830927                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         662797                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks      1534238                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total        1534238                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            42                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               42                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      2874000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      2874000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           42                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             42                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 68428.571429                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 68428.571429                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           42                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           42                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      2790000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      2790000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 66428.571429                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 66428.571429                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             241835                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                241835                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           627789                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              627789                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  50119768000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    50119768000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         869624                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            869624                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.721909                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.721909                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 79835.371438                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 79835.371438                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       627789                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          627789                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  48864190000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  48864190000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.721909                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.721909                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 77835.371438                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 77835.371438                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           8018                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              8018                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker      1083067                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data       504495                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1587565                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker  82581184000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       196500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  39008729500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 121590110000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker      1083067                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       512513                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1595583                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.984356                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.994975                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 76247.530393                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        65500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 77322.331242                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 76589.059346                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker      1083067                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       504495                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1587565                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker  80415052000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       190500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  37999739500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 118414982000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.984356                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.994975                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 74247.532239                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        63500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 75322.331242                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 74589.060605                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackDirty.hits::writebacks       928649                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           928649                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       928649                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       928649                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 14993.076725                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1162503                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     912650                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.273767                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                   105204000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   14993.076725                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.915105                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.915105                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          15999                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   32                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  361                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3072                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                12534                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.976501                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   40353737                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  40353737                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    662797.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples   1083067.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        42.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1131408.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003778585812                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        39667                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        39667                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             4542660                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             623558                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     2215396                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     662797                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   2215396                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   662797                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    876                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.87                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      54.48                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               2215396                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               662797                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1210244                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  822681                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  144255                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   29721                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    5700                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    1375                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     366                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     102                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  12818                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  13105                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  32562                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  38486                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  39593                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  39872                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  40177                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  40748                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  41504                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  42441                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  41237                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  41032                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  40232                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  39759                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  39728                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  39700                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  39756                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  39792                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                    176                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        39667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      55.823380                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     41.478427                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    738.791533                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-4095        39662     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-8191            3      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-20479            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::143360-147455            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         39667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        39667                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.707515                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.676154                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.043918                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            26581     67.01%     67.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              204      0.51%     67.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            11124     28.04%     95.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             1488      3.75%     99.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              220      0.55%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               36      0.09%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               10      0.03%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         39667                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   56064                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               141785344                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             42419008                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1400573306.60049367                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              419020250.05682391                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  101233785000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      35172.69                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker     69316288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         2688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     72410112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     42415168                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 684714935.596108794212                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 1896.599939605146                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 26552.399154472037                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 715276114.822926163673                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 418982318.058031797409                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker      1083067                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst           42                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1132284                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       662797                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker  44991738082                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker        94956                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1429138                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  50570883656                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 5428865292306                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     41541.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     34027.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     44662.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   8190841.68                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker     69316224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         2688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     72466176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      141785280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         2688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         2688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     42419008                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     42419008                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker      1083066                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst           42                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1132284                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         2215395                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       662797                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         662797                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    684714303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker         1897                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst          26552                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      715829922                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1400572674                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        26552                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         26552                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    419020250                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        419020250                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    419020250                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    684714303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker         1897                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         26552                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     715829922                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1819592924                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              2214520                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              662737                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        34244                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        33991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        34150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        34003                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        34084                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        34167                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        34079                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        34181                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        34237                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        31673                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        31326                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        32304                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        31981                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        31750                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        33497                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        35683                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        36634                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        37547                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        38441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        39156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        39708                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        40937                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22      1119671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        39786                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        38568                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        36776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        36825                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        36955                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        36946                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        33603                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        33666                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        33951                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        19956                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        19889                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        19983                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        19802                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        19837                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        19971                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        19833                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        19895                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        19673                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        18988                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        19093                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        19650                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        19742                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        19363                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        20114                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        21755                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        22684                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        22464                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        22802                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        22475                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        22533                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        22595                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        22653                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        22396                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        22006                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        20989                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        20889                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        21053                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        21060                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        19357                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        19505                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        19732                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             56827761992                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            7378780640                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        95564145832                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                25661.44                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           43153.44                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1086135                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             153748                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            49.05                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           23.20                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1637362                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   112.463399                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    80.612105                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   172.352117                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      1338876     81.77%     81.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       199095     12.16%     93.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        18304      1.12%     95.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        12386      0.76%     95.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         9743      0.60%     96.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7445      0.45%     96.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         6569      0.40%     97.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         5818      0.36%     97.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        39126      2.39%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1637362                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             141729280                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           42415168                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1400.019499                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              418.982318                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    9.47                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.29                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.18                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               43.09                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    2246720872.032015                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    2986965863.548817                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   2251851698.880001                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1193487853.823989                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 18012679908.850430                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 84427522933.019913                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1214553216.307292                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  112333782346.464310                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1109.647108                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1486594554                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4550700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  95196495446                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    2859842565.215984                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    3802095001.420907                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   7063120981.056001                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  1297406509.727988                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 18012679908.850430                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 85636672655.590271                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 285489022.694422                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  118957306644.556885                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1175.075107                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     55893226                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4550700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  96627196774                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1587606                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        662797                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1534238                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             627789                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            627789                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         1587607                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      6627826                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      6627830                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6627830                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    184204288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    184204304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                184204304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2215398                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2215398    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2215398                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy          7740458500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        11528669790                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        4412431                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2197287                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            1595624                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1591446                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1534490                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            869624                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           869624                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             42                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1595583                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           84                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4144367                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      3249183                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                7393640                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2688                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    147890320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port     69316224                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               217209424                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          662797                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  42419008                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           3128048                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000081                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.008975                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3127796     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     252      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             3128048                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2928520500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             42000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1382138000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              3000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy        1083066499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       4928388                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2463139                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          252                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED 101233790000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.099060                       # Number of seconds simulated (Second)
simTicks                                  99059509000                       # Number of ticks simulated (Tick)
finalTick                                200293299000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1666.13                       # Real time elapsed on the host (Second)
hostTickRate                                 59454765                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   28334656                       # Number of bytes of host memory used (Byte)
simInsts                                    100000005                       # Number of instructions simulated (Count)
simOps                                      100000005                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    60019                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      60019                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        198119018                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        78454403                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                       73980128                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 432034                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             28454414                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           8807626                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples           198119018                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.373413                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.304292                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 177060406     89.37%     89.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5704656      2.88%     92.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3457574      1.75%     94.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2485152      1.25%     95.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2003965      1.01%     96.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1922397      0.97%     97.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2816784      1.42%     98.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1968353      0.99%     99.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    699731      0.35%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             198119018                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 2052890     99.98%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    331      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    30      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      62457115     84.42%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      7315193      9.89%     94.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      4207820      5.69%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       73980128                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.373413                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2053251                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.027754                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                348564566                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               106908908                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        71243145                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    76033379                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          71424353                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       6444891                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    897436                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            9653206                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       11638879                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3208315                       # Number of stores executed (Count)
system.cpu.numRate                           0.360512                       # Inst execution rate ((Count/Cycle))
system.cpu.committedInsts                    49999999                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      49999999                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               3.962380                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          3.962380                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.252374                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.252374                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   93446632                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  56484143                       # Number of integer regfile writes (Count)
system.cpu.miscRegfileReads                1406489596                       # number of misc regfile reads (Count)
system.cpu.lastCommitTick                200293299000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads        7401265                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3639913                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       721111                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        65620                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            799862                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     44452114                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     3.875344                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     3.584538                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0     14970672     33.68%     33.68% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      6358055     14.30%     47.98% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2        75449      0.17%     48.15% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3        48596      0.11%     48.26% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4       626892      1.41%     49.67% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5      1485993      3.34%     53.01% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6      4611219     10.37%     63.39% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7      6306873     14.19%     77.58% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8      6588884     14.82%     92.40% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9      2684677      6.04%     98.44% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10       658959      1.48%     99.92% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        33440      0.08%     99.99% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12         2331      0.01%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13           53      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14           21      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           14                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     44452114                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        28454377                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts            799862                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    193787255                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.258015                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.340795                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       185335641     95.64%     95.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1184536      0.61%     96.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          435534      0.22%     96.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          528977      0.27%     96.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          841230      0.43%     97.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          150204      0.08%     97.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           88211      0.05%     97.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           71118      0.04%     97.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         5151804      2.66%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    193787255                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             49999999                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               49999999                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     7133879                       # Number of memory references committed (Count)
system.cpu.commit.loads                       4953541                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8182786                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49542857                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     0                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     42866120     85.73%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4953541      9.91%     95.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2180338      4.36%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     49999999                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5151804                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        5436603                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           5436603                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       5436603                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          5436603                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1730213                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1730213                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1730213                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1730213                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 110666773000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 110666773000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 110666773000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 110666773000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      7166816                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       7166816                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      7166816                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      7166816                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.241420                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.241420                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.241420                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.241420                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 63961.357937                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 63961.357937                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 63961.357937                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 63961.357937                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          201                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs             67                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       945982                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            945982                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       378184                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        378184                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       378184                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       378184                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1352029                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1352029                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1352029                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1352029                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  85450159500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  85450159500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  85450159500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  85450159500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.188651                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.188651                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.188651                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.188651                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 63201.425043                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 63201.425043                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 63201.425043                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 63201.425043                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1352029                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      4093996                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         4093996                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       892481                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        892481                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  60622350500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  60622350500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      4986477                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      4986477                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.178980                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.178980                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 67925.648277                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 67925.648277                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       378131                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       378131                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       514350                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       514350                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  35826998000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  35826998000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.103149                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.103149                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 69654.900360                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 69654.900360                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1342607                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1342607                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       837732                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       837732                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  50044422500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  50044422500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2180339                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2180339                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.384221                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.384221                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 59737.986015                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 59737.986015                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           53                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           53                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       837679                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       837679                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  49623161500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  49623161500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.384197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.384197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 59238.874915                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 59238.874915                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              6901546                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1354077                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               5.096864                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          167                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1253                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          628                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           58686557                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          58686557                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2866176                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             182005097                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  10769677                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1678123                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 799945                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              6543214                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts               86960908                       # Number of instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker      3546332                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total      3546332                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker      3546332                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total      3546332                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker      1053807                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total      1053807                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker      1053807                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total      1053807                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker  82526796000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total  82526796000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker  82526796000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total  82526796000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker      4600139                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total      4600139                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker      4600139                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total      4600139                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.229082                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.229082                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.229082                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.229082                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 78313.007980                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 78313.007980                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 78313.007980                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 78313.007980                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker      1053807                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total      1053807                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker      1053807                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total      1053807                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker  81472988000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total  81472988000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker  81472988000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total  81472988000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.229082                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.229082                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.229082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.229082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 77313.007031                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 77313.007031                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 77313.007031                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 77313.007031                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements      1053808                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker      3546332                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total      3546332                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker      1053807                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total      1053807                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker  82526796000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total  82526796000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker      4600139                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total      4600139                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.229082                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.229082                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 78313.007980                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 78313.007980                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker      1053807                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total      1053807                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker  81472988000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total  81472988000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.229082                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.229082                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 77313.007031                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 77313.007031                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs      4757148                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs      1053824                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     4.514177                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses     10254086                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses     10254086                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.insts                      109321789                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     8560870                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            8560870                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     197319073                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1599890                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                   9751237                       # Number of cache lines fetched (Count)
system.cpu.fetch.nisnDist::samples          198119018                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.551799                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.780174                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                176757696     89.22%     89.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1602110      0.81%     90.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1653095      0.83%     90.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  5227864      2.64%     93.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   685069      0.35%     93.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1444588      0.73%     94.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  3123204      1.58%     96.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   975679      0.49%     96.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  6649713      3.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            198119018                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.043211                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.551799                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        9751237                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           9751237                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       9751237                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          9751237                       # number of overall hits (Count)
system.cpu.icache.demandAccesses::cpu.inst      9751237                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       9751237                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      9751237                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      9751237                       # number of overall (read+write) accesses (Count)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      9751237                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         9751237                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst      9751237                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      9751237                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                   42                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             18713647                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 42                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           445563.023810                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst           42                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.020508                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.020508                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           42                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4           42                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.020508                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           78009896                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          78009896                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    799945                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    3918989                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1523                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               78454403                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                59140                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  7401265                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3639913                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       915                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             94                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         320209                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       514545                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               834754                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 71331337                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                71243145                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  48340772                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  61757152                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.359598                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.782756                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            3                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            3                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            3                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.187500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.187500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            3                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.187500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1458391                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 2447727                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 2769                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  94                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1459571                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      3                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            4953540                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             62.006417                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           154.257898                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                3984914     80.45%     80.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                14195      0.29%     80.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 6847      0.14%     80.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1815      0.04%     80.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 2195      0.04%     80.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 3361      0.07%     81.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 2680      0.05%     81.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1940      0.04%     81.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1868      0.04%     81.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2361      0.05%     81.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              74299      1.50%     82.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              19573      0.40%     83.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              21975      0.44%     83.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              39702      0.80%     84.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              28274      0.57%     84.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              17208      0.35%     85.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              80452      1.62%     86.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              47827      0.97%     87.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              15060      0.30%     88.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               3957      0.08%     88.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               2634      0.05%     88.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               3115      0.06%     88.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              10418      0.21%     88.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              17608      0.36%     88.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              27817      0.56%     89.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              13552      0.27%     89.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              20435      0.41%     90.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              49684      1.00%     91.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              26886      0.54%     91.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              29358      0.59%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           381530      7.70%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             4620                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              4953540                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                   6464456                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  773115                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses               7237571                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  3208397                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                 885231                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              4093628                       # write accesses (Count)
system.cpu.mmu.dtb.hits                       9672853                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                     1658346                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  11331199                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   9751237                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               9751237                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       9751237                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   9751237                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 799945                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  4043832                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               179826839                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  10633467                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2814935                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               82436663                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               2439041                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  17446                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands            65092418                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   108203180                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                105352518                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              39636873                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 25455565                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  14742492                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        267089827                       # The number of ROB reads (Count)
system.cpu.rob.writes                       161249869                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 49999999                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   49999999                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 289563                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    289563                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                289563                       # number of overall hits (Count)
system.l2.overallHits::total                   289563                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker      1053807                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1062466                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 2116273                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker      1053807                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1062466                       # number of overall misses (Count)
system.l2.overallMisses::total                2116273                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker  79549992000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     83369578500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       162919570500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker  79549992000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    83369578500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      162919570500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker      1053807                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1352029                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2405836                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker      1053807                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1352029                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2405836                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.785831                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.879641                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.785831                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.879641                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 75488.198503                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 78467.996623                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    76984.193674                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 75488.198503                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 78467.996623                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   76984.193674                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               656364                       # number of writebacks (Count)
system.l2.writebacks::total                    656364                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker      1053807                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1062466                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             2116273                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker      1053807                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1062466                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            2116273                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker  77442376000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  81244646500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   158687022500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker  77442376000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  81244646500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  158687022500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.785831                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.879641                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.785831                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.879641                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 73488.196605                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 76467.996623                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 74984.192729                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 73488.196605                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 76467.996623                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 74984.192729                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         656364                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks      1459553                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total        1459553                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data             233434                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                233434                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           604245                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              604245                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  48199779500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    48199779500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         837679                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            837679                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.721332                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.721332                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 79768.602967                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 79768.602967                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       604245                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          604245                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  46991289500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  46991289500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.721332                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.721332                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 77768.602967                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 77768.602967                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          56129                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             56129                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker      1053807                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data       458221                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1512028                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker  79549992000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  35169799000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 114719791000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker      1053807                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       514350                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1568157                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.890874                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.964207                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 75488.198503                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 76752.918352                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 75871.472618                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker      1053807                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       458221                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1512028                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker  77442376000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  34253357000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 111695733000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.890874                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.964207                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 73488.196605                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 74752.918352                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 73871.471296                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks       945982                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           945982                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       945982                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       945982                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16080.732267                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1251544                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     961981                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.301007                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   16080.732267                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.981490                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.981490                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16054                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  155                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1205                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                10705                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3989                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.979858                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   39436950                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  39436950                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    656364.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples   1053807.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1061620.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000406153276                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        39289                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        39289                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             4379733                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             617517                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     2116273                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     656364                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   2116273                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   656364                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    846                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.84                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.35                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               2116273                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               656364                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1178065                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  770781                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  131973                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   27270                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    5473                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    1327                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     349                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     106                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      38                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  12675                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  12971                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  32443                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  38196                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  39221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  39498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  39767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  40272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  41057                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  41959                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  40892                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  40562                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  39850                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  39388                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  39347                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  39312                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  39356                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  39403                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                    170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        39289                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      53.846573                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     43.307131                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     55.772264                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-7               1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-15              8      0.02%      0.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-23           321      0.82%      0.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-31          5572     14.18%     15.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-39         16343     41.60%     56.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-47         10775     27.42%     84.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-55          2633      6.70%     90.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-63           326      0.83%     91.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-71            30      0.08%     91.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-79             5      0.01%     91.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-87             4      0.01%     91.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-95             3      0.01%     91.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-103            5      0.01%     91.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-111           12      0.03%     91.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-119           14      0.04%     91.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::120-127           31      0.08%     91.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-135           40      0.10%     91.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::136-143           48      0.12%     92.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-151           84      0.21%     92.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::152-159          107      0.27%     92.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-167          121      0.31%     92.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::168-175          124      0.32%     93.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-183          159      0.40%     93.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::184-191          158      0.40%     93.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-199          165      0.42%     94.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::200-207          180      0.46%     94.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-215          190      0.48%     95.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::216-223          206      0.52%     95.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-231          173      0.44%     96.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::232-239          154      0.39%     96.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-247          176      0.45%     97.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::248-255          133      0.34%     97.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-263          140      0.36%     97.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::264-271          134      0.34%     98.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-279          100      0.25%     98.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::280-287           96      0.24%     98.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-295           80      0.20%     98.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::296-303           74      0.19%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-311           72      0.18%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::312-319           55      0.14%     99.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-327           46      0.12%     99.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::328-335           38      0.10%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::336-343           32      0.08%     99.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::344-351           31      0.08%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-359           20      0.05%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::360-367           15      0.04%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::368-375           16      0.04%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::376-383            9      0.02%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-391            5      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::392-399            2      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::400-407            7      0.02%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::408-415            2      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-423            5      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::424-431            3      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::432-439            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-455            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::464-471            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::472-479            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::488-495            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         39289                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        39289                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.706126                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.674919                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.041260                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            26320     66.99%     66.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              228      0.58%     67.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            11016     28.04%     95.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             1488      3.79%     99.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              192      0.49%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               27      0.07%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               12      0.03%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                4      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         39289                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   54144                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               135441472                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             42007296                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1367273807.10114360                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              424061217.58588564                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   99059507500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      35727.54                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker     67443648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     67943680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     42007488                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 680839716.255811452866                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 685887510.304538249969                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 424063155.814753711224                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker      1053807                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1062466                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       656364                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker  42986219006                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  47184525720                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 5591936957214                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     40791.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     44410.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   8519566.82                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker     67443712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     67997824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      135441536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     42007296                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     42007296                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker      1053808                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1062466                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         2116274                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       656364                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         656364                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    680840362                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      686434091                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1367274453                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    424061218                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        424061218                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    424061218                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    680840362                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     686434091                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1791335671                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              2115427                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              656367                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        32336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        32829                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        31771                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        32543                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        32316                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        32648                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        32533                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        32563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        32926                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        30707                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        30802                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        30316                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        30598                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        29885                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        31712                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        33444                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        34362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        34077                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        34134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        35308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        34786                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        37241                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22      1087028                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        37224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        36490                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        34880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        34741                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        34911                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        34405                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        31667                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        32217                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        32027                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        19671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        19823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        19763                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        19801                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        19690                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        19684                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        19873                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        19870                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        19561                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        19427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        19258                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        19374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        19451                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        19228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        20007                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        21355                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        22179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        21893                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        21953                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        22297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        22374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        22194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        22289                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        22388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        21475                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        20749                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        20741                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        20735                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        20762                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        19329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        19472                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        19701                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             53167695642                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            7048602764                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        90170744726                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                25133.32                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           42625.32                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1056479                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             155427                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            49.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           23.68                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1559880                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   113.722676                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    81.066179                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   174.565222                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      1269534     81.39%     81.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       192601     12.35%     93.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        18943      1.21%     94.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        12039      0.77%     95.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         9028      0.58%     96.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7290      0.47%     96.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         6214      0.40%     97.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         5767      0.37%     97.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        38464      2.47%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1559880                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             135387328                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           42007488                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1366.727227                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              424.063156                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    9.32                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.12                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               43.72                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    2164585419.360006                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    2877767832.240007                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   2144922919.507188                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1187068342.655995                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 17626159550.861328                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 82578692765.018143                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1215752800.281708                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  109794949629.926849                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1108.373651                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1497369648                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4453050000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  93109089352                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    2700318400.416005                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    3590026254.864087                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   6753233209.766437                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  1279884401.375996                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 17626159550.861328                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 83797567931.854233                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 279215948.928024                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  116026405698.067566                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1171.279838                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     56045808                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4453050000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  94550413192                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1512029                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        656364                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1459552                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             604245                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            604245                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         1512028                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      6348463                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      6348463                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6348463                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    177448832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    177448832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                177448832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2116273                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2116273    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2116273                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          7507487500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        11031078962                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        4232189                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2116218                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            1568158                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1602346                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1459855                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            837679                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           837679                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1568157                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4056087                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      3161423                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                7217510                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    147072704                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port     67443712                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               214516416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          656364                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  42007296                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           3062200                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000099                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.009930                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3061898     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     302      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             3062200                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2878827500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1352029000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy        1053812990                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       4811673                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2405837                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          302                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  99059509000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
