
*** Running vivado
    with args -log system_with_simple_alu_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_with_simple_alu_wrapper.tcl -notrace


****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_with_simple_alu_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1297.309 ; gain = 15.027 ; free physical = 8196 ; free virtual = 15780
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cristian/Documents/ACES/RC/ip_repo/simple_alu_0_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cristian/Documents/ACES/RC/ip_repo/simple_alu_1_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cristian/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top system_with_simple_alu_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/cristian/Documents/ACES/RC/assignment-2/assignment-2.gen/sources_1/bd/system_with_simple_alu/ip/system_with_simple_alu_processing_system7_0_0/system_with_simple_alu_processing_system7_0_0.dcp' for cell 'system_with_simple_alu_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cristian/Documents/ACES/RC/assignment-2/assignment-2.gen/sources_1/bd/system_with_simple_alu/ip/system_with_simple_alu_rst_ps7_0_100M_0/system_with_simple_alu_rst_ps7_0_100M_0.dcp' for cell 'system_with_simple_alu_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/cristian/Documents/ACES/RC/assignment-2/assignment-2.gen/sources_1/bd/system_with_simple_alu/ip/system_with_simple_alu_simple_alu_0_1/system_with_simple_alu_simple_alu_0_1.dcp' for cell 'system_with_simple_alu_i/simple_alu'
INFO: [Project 1-454] Reading design checkpoint '/home/cristian/Documents/ACES/RC/assignment-2/assignment-2.gen/sources_1/bd/system_with_simple_alu/ip/system_with_simple_alu_auto_pc_0/system_with_simple_alu_auto_pc_0.dcp' for cell 'system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1706.277 ; gain = 0.000 ; free physical = 7813 ; free virtual = 15397
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-2/assignment-2.gen/sources_1/bd/system_with_simple_alu/ip/system_with_simple_alu_processing_system7_0_0/system_with_simple_alu_processing_system7_0_0.xdc] for cell 'system_with_simple_alu_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-2/assignment-2.gen/sources_1/bd/system_with_simple_alu/ip/system_with_simple_alu_processing_system7_0_0/system_with_simple_alu_processing_system7_0_0.xdc] for cell 'system_with_simple_alu_i/processing_system7_0/inst'
Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-2/assignment-2.gen/sources_1/bd/system_with_simple_alu/ip/system_with_simple_alu_rst_ps7_0_100M_0/system_with_simple_alu_rst_ps7_0_100M_0_board.xdc] for cell 'system_with_simple_alu_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-2/assignment-2.gen/sources_1/bd/system_with_simple_alu/ip/system_with_simple_alu_rst_ps7_0_100M_0/system_with_simple_alu_rst_ps7_0_100M_0_board.xdc] for cell 'system_with_simple_alu_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-2/assignment-2.gen/sources_1/bd/system_with_simple_alu/ip/system_with_simple_alu_rst_ps7_0_100M_0/system_with_simple_alu_rst_ps7_0_100M_0.xdc] for cell 'system_with_simple_alu_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-2/assignment-2.gen/sources_1/bd/system_with_simple_alu/ip/system_with_simple_alu_rst_ps7_0_100M_0/system_with_simple_alu_rst_ps7_0_100M_0.xdc] for cell 'system_with_simple_alu_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1975.824 ; gain = 0.000 ; free physical = 7704 ; free virtual = 15288
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1975.824 ; gain = 633.891 ; free physical = 7704 ; free virtual = 15288
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1975.824 ; gain = 0.000 ; free physical = 7683 ; free virtual = 15268

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10f11d650

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2449.375 ; gain = 473.551 ; free physical = 7265 ; free virtual = 14849

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12f39bba9

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2733.266 ; gain = 0.000 ; free physical = 6980 ; free virtual = 14564
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 29 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ab0db75d

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2733.266 ; gain = 0.000 ; free physical = 6980 ; free virtual = 14564
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ce63afbd

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2733.266 ; gain = 0.000 ; free physical = 6980 ; free virtual = 14564
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 237 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ce63afbd

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2765.281 ; gain = 32.016 ; free physical = 6980 ; free virtual = 14564
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19398620e

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2765.281 ; gain = 32.016 ; free physical = 6980 ; free virtual = 14564
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1689f7233

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2765.281 ; gain = 32.016 ; free physical = 6980 ; free virtual = 14564
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              29  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             237  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2765.281 ; gain = 0.000 ; free physical = 6980 ; free virtual = 14564
Ending Logic Optimization Task | Checksum: 19cf87619

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2765.281 ; gain = 32.016 ; free physical = 6980 ; free virtual = 14564

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19cf87619

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2765.281 ; gain = 0.000 ; free physical = 6980 ; free virtual = 14564

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19cf87619

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2765.281 ; gain = 0.000 ; free physical = 6980 ; free virtual = 14564

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2765.281 ; gain = 0.000 ; free physical = 6980 ; free virtual = 14564
Ending Netlist Obfuscation Task | Checksum: 19cf87619

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2765.281 ; gain = 0.000 ; free physical = 6980 ; free virtual = 14564
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2765.281 ; gain = 789.457 ; free physical = 6980 ; free virtual = 14564
INFO: [runtcl-4] Executing : report_drc -file system_with_simple_alu_wrapper_drc_opted.rpt -pb system_with_simple_alu_wrapper_drc_opted.pb -rpx system_with_simple_alu_wrapper_drc_opted.rpx
Command: report_drc -file system_with_simple_alu_wrapper_drc_opted.rpt -pb system_with_simple_alu_wrapper_drc_opted.pb -rpx system_with_simple_alu_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cristian/Documents/ACES/RC/assignment-2/assignment-2.runs/impl_1/system_with_simple_alu_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6965 ; free virtual = 14550
INFO: [Common 17-1381] The checkpoint '/home/cristian/Documents/ACES/RC/assignment-2/assignment-2.runs/impl_1/system_with_simple_alu_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6949 ; free virtual = 14535
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11348a9eb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6949 ; free virtual = 14535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6949 ; free virtual = 14535

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e15c354

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6939 ; free virtual = 14525

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 130b0801d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6937 ; free virtual = 14523

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 130b0801d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6937 ; free virtual = 14523
Phase 1 Placer Initialization | Checksum: 130b0801d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6937 ; free virtual = 14523

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11781b48d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6920 ; free virtual = 14506

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: b40f5ba5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6929 ; free virtual = 14515

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: b40f5ba5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6929 ; free virtual = 14515

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 5dcd5025

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6943 ; free virtual = 14529

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 33 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 13 nets or LUTs. Breaked 0 LUT, combined 13 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6942 ; free virtual = 14528

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             13  |                    13  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             13  |                    13  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1dfb232be

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6942 ; free virtual = 14528
Phase 2.4 Global Placement Core | Checksum: 1e20bcc3a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6941 ; free virtual = 14527
Phase 2 Global Placement | Checksum: 1e20bcc3a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6941 ; free virtual = 14527

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16b939fcc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6941 ; free virtual = 14526

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2c7bc25b5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6941 ; free virtual = 14526

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e7ce0921

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6941 ; free virtual = 14526

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 28b795486

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6941 ; free virtual = 14526

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14341e95e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6940 ; free virtual = 14526

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 169a512f8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6940 ; free virtual = 14526

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c68bc797

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6940 ; free virtual = 14526
Phase 3 Detail Placement | Checksum: 1c68bc797

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6940 ; free virtual = 14526

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1261d47f2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.763 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 197d98514

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6940 ; free virtual = 14526
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 197d98514

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6940 ; free virtual = 14526
Phase 4.1.1.1 BUFG Insertion | Checksum: 1261d47f2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6940 ; free virtual = 14526

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.763. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 11bb8115c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6940 ; free virtual = 14526

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6940 ; free virtual = 14526
Phase 4.1 Post Commit Optimization | Checksum: 11bb8115c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6940 ; free virtual = 14526

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11bb8115c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6940 ; free virtual = 14526

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11bb8115c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6940 ; free virtual = 14526
Phase 4.3 Placer Reporting | Checksum: 11bb8115c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6940 ; free virtual = 14526

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6940 ; free virtual = 14526

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6940 ; free virtual = 14526
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 71c2f0ba

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6940 ; free virtual = 14526
Ending Placer Task | Checksum: 64349844

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6940 ; free virtual = 14526
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6940 ; free virtual = 14526
INFO: [runtcl-4] Executing : report_io -file system_with_simple_alu_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6933 ; free virtual = 14519
INFO: [runtcl-4] Executing : report_utilization -file system_with_simple_alu_wrapper_utilization_placed.rpt -pb system_with_simple_alu_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_with_simple_alu_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6933 ; free virtual = 14518
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6922 ; free virtual = 14512
INFO: [Common 17-1381] The checkpoint '/home/cristian/Documents/ACES/RC/assignment-2/assignment-2.runs/impl_1/system_with_simple_alu_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6916 ; free virtual = 14503
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2853.324 ; gain = 0.000 ; free physical = 6901 ; free virtual = 14492
INFO: [Common 17-1381] The checkpoint '/home/cristian/Documents/ACES/RC/assignment-2/assignment-2.runs/impl_1/system_with_simple_alu_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 468ee344 ConstDB: 0 ShapeSum: 1da5b500 RouteDB: 0
Post Restoration Checksum: NetGraph: ad86ff57 | NumContArr: 8180ef6d | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 148124471

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2962.859 ; gain = 72.957 ; free physical = 6795 ; free virtual = 14384

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 148124471

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2962.859 ; gain = 72.957 ; free physical = 6795 ; free virtual = 14384

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 148124471

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2962.859 ; gain = 72.957 ; free physical = 6795 ; free virtual = 14384
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 20bbd2797

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2977.742 ; gain = 87.840 ; free physical = 6782 ; free virtual = 14371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.740  | TNS=0.000  | WHS=-0.172 | THS=-12.867|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00284768 %
  Global Horizontal Routing Utilization  = 0.00169033 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1663
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1630
  Number of Partially Routed Nets     = 33
  Number of Node Overlaps             = 34

Phase 2 Router Initialization | Checksum: 15f1fcf2a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2982.867 ; gain = 92.965 ; free physical = 6780 ; free virtual = 14369

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 15f1fcf2a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2982.867 ; gain = 92.965 ; free physical = 6780 ; free virtual = 14369
Phase 3 Initial Routing | Checksum: 113ca5dad

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2982.867 ; gain = 92.965 ; free physical = 6780 ; free virtual = 14369

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 323
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.067  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a5209583

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2982.867 ; gain = 92.965 ; free physical = 6779 ; free virtual = 14368
Phase 4 Rip-up And Reroute | Checksum: 1a5209583

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2982.867 ; gain = 92.965 ; free physical = 6779 ; free virtual = 14368

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d5f18e6f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2982.867 ; gain = 92.965 ; free physical = 6779 ; free virtual = 14368
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.182  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d5f18e6f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2982.867 ; gain = 92.965 ; free physical = 6779 ; free virtual = 14368

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d5f18e6f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2982.867 ; gain = 92.965 ; free physical = 6779 ; free virtual = 14368
Phase 5 Delay and Skew Optimization | Checksum: 1d5f18e6f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2982.867 ; gain = 92.965 ; free physical = 6779 ; free virtual = 14368

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fb2ca110

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2982.867 ; gain = 92.965 ; free physical = 6779 ; free virtual = 14368
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.182  | TNS=0.000  | WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1adb25087

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2982.867 ; gain = 92.965 ; free physical = 6779 ; free virtual = 14368
Phase 6 Post Hold Fix | Checksum: 1adb25087

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2982.867 ; gain = 92.965 ; free physical = 6779 ; free virtual = 14368

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.305012 %
  Global Horizontal Routing Utilization  = 0.341616 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 219a11c83

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2982.867 ; gain = 92.965 ; free physical = 6779 ; free virtual = 14368

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 219a11c83

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2982.867 ; gain = 92.965 ; free physical = 6779 ; free virtual = 14368

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1741b58f4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2982.867 ; gain = 92.965 ; free physical = 6779 ; free virtual = 14368

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.182  | TNS=0.000  | WHS=0.064  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1741b58f4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2982.867 ; gain = 92.965 ; free physical = 6779 ; free virtual = 14368
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: bddaf082

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2982.867 ; gain = 92.965 ; free physical = 6779 ; free virtual = 14368

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2982.867 ; gain = 92.965 ; free physical = 6779 ; free virtual = 14368

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2982.867 ; gain = 129.543 ; free physical = 6779 ; free virtual = 14368
INFO: [runtcl-4] Executing : report_drc -file system_with_simple_alu_wrapper_drc_routed.rpt -pb system_with_simple_alu_wrapper_drc_routed.pb -rpx system_with_simple_alu_wrapper_drc_routed.rpx
Command: report_drc -file system_with_simple_alu_wrapper_drc_routed.rpt -pb system_with_simple_alu_wrapper_drc_routed.pb -rpx system_with_simple_alu_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cristian/Documents/ACES/RC/assignment-2/assignment-2.runs/impl_1/system_with_simple_alu_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_with_simple_alu_wrapper_methodology_drc_routed.rpt -pb system_with_simple_alu_wrapper_methodology_drc_routed.pb -rpx system_with_simple_alu_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_with_simple_alu_wrapper_methodology_drc_routed.rpt -pb system_with_simple_alu_wrapper_methodology_drc_routed.pb -rpx system_with_simple_alu_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/cristian/Documents/ACES/RC/assignment-2/assignment-2.runs/impl_1/system_with_simple_alu_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_with_simple_alu_wrapper_power_routed.rpt -pb system_with_simple_alu_wrapper_power_summary_routed.pb -rpx system_with_simple_alu_wrapper_power_routed.rpx
Command: report_power -file system_with_simple_alu_wrapper_power_routed.rpt -pb system_with_simple_alu_wrapper_power_summary_routed.pb -rpx system_with_simple_alu_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_with_simple_alu_wrapper_route_status.rpt -pb system_with_simple_alu_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file system_with_simple_alu_wrapper_timing_summary_routed.rpt -pb system_with_simple_alu_wrapper_timing_summary_routed.pb -rpx system_with_simple_alu_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_with_simple_alu_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_with_simple_alu_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_with_simple_alu_wrapper_bus_skew_routed.rpt -pb system_with_simple_alu_wrapper_bus_skew_routed.pb -rpx system_with_simple_alu_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3100.578 ; gain = 0.000 ; free physical = 6727 ; free virtual = 14321
INFO: [Common 17-1381] The checkpoint '/home/cristian/Documents/ACES/RC/assignment-2/assignment-2.runs/impl_1/system_with_simple_alu_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force system_with_simple_alu_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/p_0_out[0] is a gated clock net sourced by a combinational pin system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]_i_2/O, cell system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_with_simple_alu_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3415.527 ; gain = 314.949 ; free physical = 6343 ; free virtual = 13941
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 19:16:01 2024...
