{
    "assign/assign_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "assign/assign_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "assign_int_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 93.2,
        "simulation_time(ms)": 5.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "assign/assign_int_wide/k6_N10_40nm": {
        "test_name": "assign/assign_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "assign_int_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 19.3,
        "exec_time(ms)": 20.3,
        "simulation_time(ms)": 6.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "assign/assign_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "assign/assign_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "assign_int_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 90,
        "simulation_time(ms)": 5.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "assign/assign_int_wide/no_arch": {
        "test_name": "assign/assign_int_wide/no_arch",
        "architecture": "n/a",
        "blif": "assign_int_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.8,
        "exec_time(ms)": 12.8,
        "simulation_time(ms)": 6.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "assign/assign_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "assign/assign_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "assign_ultra_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 154.8,
        "simulation_time(ms)": 48.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 256,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "assign/assign_ultra_wide/k6_N10_40nm": {
        "test_name": "assign/assign_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "assign_ultra_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 86.6,
        "simulation_time(ms)": 55.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 256,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "assign/assign_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "assign/assign_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "assign_ultra_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 160.2,
        "simulation_time(ms)": 56.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 256,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "assign/assign_ultra_wide/no_arch": {
        "test_name": "assign/assign_ultra_wide/no_arch",
        "architecture": "n/a",
        "blif": "assign_ultra_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 85.1,
        "simulation_time(ms)": 56.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 256,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "assign/assign_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "assign/assign_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "assign_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36,
        "exec_time(ms)": 89.2,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "assign/assign_wide/k6_N10_40nm": {
        "test_name": "assign/assign_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "assign_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.5,
        "exec_time(ms)": 12,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "assign/assign_wide/k6_N10_mem32K_40nm": {
        "test_name": "assign/assign_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "assign_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 85.4,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "assign/assign_wide/no_arch": {
        "test_name": "assign/assign_wide/no_arch",
        "architecture": "n/a",
        "blif": "assign_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "assign/assign_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "assign/assign_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "assign_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36,
        "exec_time(ms)": 81.2,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "assign/assign_wire/k6_N10_40nm": {
        "test_name": "assign/assign_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "assign_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.3,
        "exec_time(ms)": 11,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "assign/assign_wire/k6_N10_mem32K_40nm": {
        "test_name": "assign/assign_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "assign_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35,
        "exec_time(ms)": 66.2,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "assign/assign_wire/no_arch": {
        "test_name": "assign/assign_wire/no_arch",
        "architecture": "n/a",
        "blif": "assign_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 5,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    }
}
