
Alchemiac-fw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f274  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001690  0800f3b4  0800f3b4  000103b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010a44  08010a44  00011a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010a4c  08010a4c  00011a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08010a50  08010a50  00011a50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000080  20000008  08010a54  00012008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 0000001d  20000088  08010ad4  00012088  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  200000a8  08010af1  000120a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000022f4  200000bc  08010b02  000120bc  2**2
                  ALLOC
 10 ._user_heap_stack 00001400  200023b0  08010b02  000123b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00012d8b  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00013000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  00013000  2**2
                  ALLOC
 14 .MB_MEM2      00000ba7  200301e4  08010b02  000121e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   00038724  00000000  00000000  00012dbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 000073ab  00000000  00000000  0004b4df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000033c0  00000000  00000000  00052890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000281e  00000000  00000000  00055c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002f4e5  00000000  00000000  0005846e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0003d0b0  00000000  00000000  00087953  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    00109717  00000000  00000000  000c4a03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  001ce11a  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000e644  00000000  00000000  001ce160  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 0000005a  00000000  00000000  001dc7a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200000bc 	.word	0x200000bc
 800015c:	00000000 	.word	0x00000000
 8000160:	0800f39c 	.word	0x0800f39c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200000c0 	.word	0x200000c0
 800017c:	0800f39c 	.word	0x0800f39c

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_dmul>:
 8000230:	b570      	push	{r4, r5, r6, lr}
 8000232:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000236:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800023a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800023e:	bf1d      	ittte	ne
 8000240:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000244:	ea94 0f0c 	teqne	r4, ip
 8000248:	ea95 0f0c 	teqne	r5, ip
 800024c:	f000 f8de 	bleq	800040c <__aeabi_dmul+0x1dc>
 8000250:	442c      	add	r4, r5
 8000252:	ea81 0603 	eor.w	r6, r1, r3
 8000256:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800025a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800025e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000262:	bf18      	it	ne
 8000264:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000268:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800026c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000270:	d038      	beq.n	80002e4 <__aeabi_dmul+0xb4>
 8000272:	fba0 ce02 	umull	ip, lr, r0, r2
 8000276:	f04f 0500 	mov.w	r5, #0
 800027a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800027e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000282:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000286:	f04f 0600 	mov.w	r6, #0
 800028a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800028e:	f09c 0f00 	teq	ip, #0
 8000292:	bf18      	it	ne
 8000294:	f04e 0e01 	orrne.w	lr, lr, #1
 8000298:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800029c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002a0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002a4:	d204      	bcs.n	80002b0 <__aeabi_dmul+0x80>
 80002a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002aa:	416d      	adcs	r5, r5
 80002ac:	eb46 0606 	adc.w	r6, r6, r6
 80002b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002c4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002c8:	bf88      	it	hi
 80002ca:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002ce:	d81e      	bhi.n	800030e <__aeabi_dmul+0xde>
 80002d0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002d4:	bf08      	it	eq
 80002d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002da:	f150 0000 	adcs.w	r0, r0, #0
 80002de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002e2:	bd70      	pop	{r4, r5, r6, pc}
 80002e4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002e8:	ea46 0101 	orr.w	r1, r6, r1
 80002ec:	ea40 0002 	orr.w	r0, r0, r2
 80002f0:	ea81 0103 	eor.w	r1, r1, r3
 80002f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002f8:	bfc2      	ittt	gt
 80002fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000302:	bd70      	popgt	{r4, r5, r6, pc}
 8000304:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000308:	f04f 0e00 	mov.w	lr, #0
 800030c:	3c01      	subs	r4, #1
 800030e:	f300 80ab 	bgt.w	8000468 <__aeabi_dmul+0x238>
 8000312:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000316:	bfde      	ittt	le
 8000318:	2000      	movle	r0, #0
 800031a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800031e:	bd70      	pople	{r4, r5, r6, pc}
 8000320:	f1c4 0400 	rsb	r4, r4, #0
 8000324:	3c20      	subs	r4, #32
 8000326:	da35      	bge.n	8000394 <__aeabi_dmul+0x164>
 8000328:	340c      	adds	r4, #12
 800032a:	dc1b      	bgt.n	8000364 <__aeabi_dmul+0x134>
 800032c:	f104 0414 	add.w	r4, r4, #20
 8000330:	f1c4 0520 	rsb	r5, r4, #32
 8000334:	fa00 f305 	lsl.w	r3, r0, r5
 8000338:	fa20 f004 	lsr.w	r0, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea40 0002 	orr.w	r0, r0, r2
 8000344:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000348:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800034c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000350:	fa21 f604 	lsr.w	r6, r1, r4
 8000354:	eb42 0106 	adc.w	r1, r2, r6
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f1c4 040c 	rsb	r4, r4, #12
 8000368:	f1c4 0520 	rsb	r5, r4, #32
 800036c:	fa00 f304 	lsl.w	r3, r0, r4
 8000370:	fa20 f005 	lsr.w	r0, r0, r5
 8000374:	fa01 f204 	lsl.w	r2, r1, r4
 8000378:	ea40 0002 	orr.w	r0, r0, r2
 800037c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000380:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000384:	f141 0100 	adc.w	r1, r1, #0
 8000388:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800038c:	bf08      	it	eq
 800038e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000392:	bd70      	pop	{r4, r5, r6, pc}
 8000394:	f1c4 0520 	rsb	r5, r4, #32
 8000398:	fa00 f205 	lsl.w	r2, r0, r5
 800039c:	ea4e 0e02 	orr.w	lr, lr, r2
 80003a0:	fa20 f304 	lsr.w	r3, r0, r4
 80003a4:	fa01 f205 	lsl.w	r2, r1, r5
 80003a8:	ea43 0302 	orr.w	r3, r3, r2
 80003ac:	fa21 f004 	lsr.w	r0, r1, r4
 80003b0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	fa21 f204 	lsr.w	r2, r1, r4
 80003b8:	ea20 0002 	bic.w	r0, r0, r2
 80003bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003c4:	bf08      	it	eq
 80003c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003ca:	bd70      	pop	{r4, r5, r6, pc}
 80003cc:	f094 0f00 	teq	r4, #0
 80003d0:	d10f      	bne.n	80003f2 <__aeabi_dmul+0x1c2>
 80003d2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003d6:	0040      	lsls	r0, r0, #1
 80003d8:	eb41 0101 	adc.w	r1, r1, r1
 80003dc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003e0:	bf08      	it	eq
 80003e2:	3c01      	subeq	r4, #1
 80003e4:	d0f7      	beq.n	80003d6 <__aeabi_dmul+0x1a6>
 80003e6:	ea41 0106 	orr.w	r1, r1, r6
 80003ea:	f095 0f00 	teq	r5, #0
 80003ee:	bf18      	it	ne
 80003f0:	4770      	bxne	lr
 80003f2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003f6:	0052      	lsls	r2, r2, #1
 80003f8:	eb43 0303 	adc.w	r3, r3, r3
 80003fc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000400:	bf08      	it	eq
 8000402:	3d01      	subeq	r5, #1
 8000404:	d0f7      	beq.n	80003f6 <__aeabi_dmul+0x1c6>
 8000406:	ea43 0306 	orr.w	r3, r3, r6
 800040a:	4770      	bx	lr
 800040c:	ea94 0f0c 	teq	r4, ip
 8000410:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000414:	bf18      	it	ne
 8000416:	ea95 0f0c 	teqne	r5, ip
 800041a:	d00c      	beq.n	8000436 <__aeabi_dmul+0x206>
 800041c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000420:	bf18      	it	ne
 8000422:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000426:	d1d1      	bne.n	80003cc <__aeabi_dmul+0x19c>
 8000428:	ea81 0103 	eor.w	r1, r1, r3
 800042c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000430:	f04f 0000 	mov.w	r0, #0
 8000434:	bd70      	pop	{r4, r5, r6, pc}
 8000436:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800043a:	bf06      	itte	eq
 800043c:	4610      	moveq	r0, r2
 800043e:	4619      	moveq	r1, r3
 8000440:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000444:	d019      	beq.n	800047a <__aeabi_dmul+0x24a>
 8000446:	ea94 0f0c 	teq	r4, ip
 800044a:	d102      	bne.n	8000452 <__aeabi_dmul+0x222>
 800044c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000450:	d113      	bne.n	800047a <__aeabi_dmul+0x24a>
 8000452:	ea95 0f0c 	teq	r5, ip
 8000456:	d105      	bne.n	8000464 <__aeabi_dmul+0x234>
 8000458:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800045c:	bf1c      	itt	ne
 800045e:	4610      	movne	r0, r2
 8000460:	4619      	movne	r1, r3
 8000462:	d10a      	bne.n	800047a <__aeabi_dmul+0x24a>
 8000464:	ea81 0103 	eor.w	r1, r1, r3
 8000468:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800046c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd70      	pop	{r4, r5, r6, pc}
 800047a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800047e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000482:	bd70      	pop	{r4, r5, r6, pc}

08000484 <__aeabi_drsub>:
 8000484:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000488:	e002      	b.n	8000490 <__adddf3>
 800048a:	bf00      	nop

0800048c <__aeabi_dsub>:
 800048c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000490 <__adddf3>:
 8000490:	b530      	push	{r4, r5, lr}
 8000492:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000496:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800049a:	ea94 0f05 	teq	r4, r5
 800049e:	bf08      	it	eq
 80004a0:	ea90 0f02 	teqeq	r0, r2
 80004a4:	bf1f      	itttt	ne
 80004a6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004aa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004b2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b6:	f000 80e2 	beq.w	800067e <__adddf3+0x1ee>
 80004ba:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004be:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004c2:	bfb8      	it	lt
 80004c4:	426d      	neglt	r5, r5
 80004c6:	dd0c      	ble.n	80004e2 <__adddf3+0x52>
 80004c8:	442c      	add	r4, r5
 80004ca:	ea80 0202 	eor.w	r2, r0, r2
 80004ce:	ea81 0303 	eor.w	r3, r1, r3
 80004d2:	ea82 0000 	eor.w	r0, r2, r0
 80004d6:	ea83 0101 	eor.w	r1, r3, r1
 80004da:	ea80 0202 	eor.w	r2, r0, r2
 80004de:	ea81 0303 	eor.w	r3, r1, r3
 80004e2:	2d36      	cmp	r5, #54	@ 0x36
 80004e4:	bf88      	it	hi
 80004e6:	bd30      	pophi	{r4, r5, pc}
 80004e8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004f0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004f4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004f8:	d002      	beq.n	8000500 <__adddf3+0x70>
 80004fa:	4240      	negs	r0, r0
 80004fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000500:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000504:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000508:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800050c:	d002      	beq.n	8000514 <__adddf3+0x84>
 800050e:	4252      	negs	r2, r2
 8000510:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000514:	ea94 0f05 	teq	r4, r5
 8000518:	f000 80a7 	beq.w	800066a <__adddf3+0x1da>
 800051c:	f1a4 0401 	sub.w	r4, r4, #1
 8000520:	f1d5 0e20 	rsbs	lr, r5, #32
 8000524:	db0d      	blt.n	8000542 <__adddf3+0xb2>
 8000526:	fa02 fc0e 	lsl.w	ip, r2, lr
 800052a:	fa22 f205 	lsr.w	r2, r2, r5
 800052e:	1880      	adds	r0, r0, r2
 8000530:	f141 0100 	adc.w	r1, r1, #0
 8000534:	fa03 f20e 	lsl.w	r2, r3, lr
 8000538:	1880      	adds	r0, r0, r2
 800053a:	fa43 f305 	asr.w	r3, r3, r5
 800053e:	4159      	adcs	r1, r3
 8000540:	e00e      	b.n	8000560 <__adddf3+0xd0>
 8000542:	f1a5 0520 	sub.w	r5, r5, #32
 8000546:	f10e 0e20 	add.w	lr, lr, #32
 800054a:	2a01      	cmp	r2, #1
 800054c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000550:	bf28      	it	cs
 8000552:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000556:	fa43 f305 	asr.w	r3, r3, r5
 800055a:	18c0      	adds	r0, r0, r3
 800055c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000560:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000564:	d507      	bpl.n	8000576 <__adddf3+0xe6>
 8000566:	f04f 0e00 	mov.w	lr, #0
 800056a:	f1dc 0c00 	rsbs	ip, ip, #0
 800056e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000572:	eb6e 0101 	sbc.w	r1, lr, r1
 8000576:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800057a:	d31b      	bcc.n	80005b4 <__adddf3+0x124>
 800057c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000580:	d30c      	bcc.n	800059c <__adddf3+0x10c>
 8000582:	0849      	lsrs	r1, r1, #1
 8000584:	ea5f 0030 	movs.w	r0, r0, rrx
 8000588:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800058c:	f104 0401 	add.w	r4, r4, #1
 8000590:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000594:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000598:	f080 809a 	bcs.w	80006d0 <__adddf3+0x240>
 800059c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005a0:	bf08      	it	eq
 80005a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005a6:	f150 0000 	adcs.w	r0, r0, #0
 80005aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ae:	ea41 0105 	orr.w	r1, r1, r5
 80005b2:	bd30      	pop	{r4, r5, pc}
 80005b4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005b8:	4140      	adcs	r0, r0
 80005ba:	eb41 0101 	adc.w	r1, r1, r1
 80005be:	3c01      	subs	r4, #1
 80005c0:	bf28      	it	cs
 80005c2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005c6:	d2e9      	bcs.n	800059c <__adddf3+0x10c>
 80005c8:	f091 0f00 	teq	r1, #0
 80005cc:	bf04      	itt	eq
 80005ce:	4601      	moveq	r1, r0
 80005d0:	2000      	moveq	r0, #0
 80005d2:	fab1 f381 	clz	r3, r1
 80005d6:	bf08      	it	eq
 80005d8:	3320      	addeq	r3, #32
 80005da:	f1a3 030b 	sub.w	r3, r3, #11
 80005de:	f1b3 0220 	subs.w	r2, r3, #32
 80005e2:	da0c      	bge.n	80005fe <__adddf3+0x16e>
 80005e4:	320c      	adds	r2, #12
 80005e6:	dd08      	ble.n	80005fa <__adddf3+0x16a>
 80005e8:	f102 0c14 	add.w	ip, r2, #20
 80005ec:	f1c2 020c 	rsb	r2, r2, #12
 80005f0:	fa01 f00c 	lsl.w	r0, r1, ip
 80005f4:	fa21 f102 	lsr.w	r1, r1, r2
 80005f8:	e00c      	b.n	8000614 <__adddf3+0x184>
 80005fa:	f102 0214 	add.w	r2, r2, #20
 80005fe:	bfd8      	it	le
 8000600:	f1c2 0c20 	rsble	ip, r2, #32
 8000604:	fa01 f102 	lsl.w	r1, r1, r2
 8000608:	fa20 fc0c 	lsr.w	ip, r0, ip
 800060c:	bfdc      	itt	le
 800060e:	ea41 010c 	orrle.w	r1, r1, ip
 8000612:	4090      	lslle	r0, r2
 8000614:	1ae4      	subs	r4, r4, r3
 8000616:	bfa2      	ittt	ge
 8000618:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800061c:	4329      	orrge	r1, r5
 800061e:	bd30      	popge	{r4, r5, pc}
 8000620:	ea6f 0404 	mvn.w	r4, r4
 8000624:	3c1f      	subs	r4, #31
 8000626:	da1c      	bge.n	8000662 <__adddf3+0x1d2>
 8000628:	340c      	adds	r4, #12
 800062a:	dc0e      	bgt.n	800064a <__adddf3+0x1ba>
 800062c:	f104 0414 	add.w	r4, r4, #20
 8000630:	f1c4 0220 	rsb	r2, r4, #32
 8000634:	fa20 f004 	lsr.w	r0, r0, r4
 8000638:	fa01 f302 	lsl.w	r3, r1, r2
 800063c:	ea40 0003 	orr.w	r0, r0, r3
 8000640:	fa21 f304 	lsr.w	r3, r1, r4
 8000644:	ea45 0103 	orr.w	r1, r5, r3
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	f1c4 040c 	rsb	r4, r4, #12
 800064e:	f1c4 0220 	rsb	r2, r4, #32
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 f304 	lsl.w	r3, r1, r4
 800065a:	ea40 0003 	orr.w	r0, r0, r3
 800065e:	4629      	mov	r1, r5
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	fa21 f004 	lsr.w	r0, r1, r4
 8000666:	4629      	mov	r1, r5
 8000668:	bd30      	pop	{r4, r5, pc}
 800066a:	f094 0f00 	teq	r4, #0
 800066e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000672:	bf06      	itte	eq
 8000674:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000678:	3401      	addeq	r4, #1
 800067a:	3d01      	subne	r5, #1
 800067c:	e74e      	b.n	800051c <__adddf3+0x8c>
 800067e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000682:	bf18      	it	ne
 8000684:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000688:	d029      	beq.n	80006de <__adddf3+0x24e>
 800068a:	ea94 0f05 	teq	r4, r5
 800068e:	bf08      	it	eq
 8000690:	ea90 0f02 	teqeq	r0, r2
 8000694:	d005      	beq.n	80006a2 <__adddf3+0x212>
 8000696:	ea54 0c00 	orrs.w	ip, r4, r0
 800069a:	bf04      	itt	eq
 800069c:	4619      	moveq	r1, r3
 800069e:	4610      	moveq	r0, r2
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	ea91 0f03 	teq	r1, r3
 80006a6:	bf1e      	ittt	ne
 80006a8:	2100      	movne	r1, #0
 80006aa:	2000      	movne	r0, #0
 80006ac:	bd30      	popne	{r4, r5, pc}
 80006ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006b2:	d105      	bne.n	80006c0 <__adddf3+0x230>
 80006b4:	0040      	lsls	r0, r0, #1
 80006b6:	4149      	adcs	r1, r1
 80006b8:	bf28      	it	cs
 80006ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006be:	bd30      	pop	{r4, r5, pc}
 80006c0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006c4:	bf3c      	itt	cc
 80006c6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006ca:	bd30      	popcc	{r4, r5, pc}
 80006cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006d0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006d4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd30      	pop	{r4, r5, pc}
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf1a      	itte	ne
 80006e4:	4619      	movne	r1, r3
 80006e6:	4610      	movne	r0, r2
 80006e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006ec:	bf1c      	itt	ne
 80006ee:	460b      	movne	r3, r1
 80006f0:	4602      	movne	r2, r0
 80006f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006f6:	bf06      	itte	eq
 80006f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006fc:	ea91 0f03 	teqeq	r1, r3
 8000700:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000704:	bd30      	pop	{r4, r5, pc}
 8000706:	bf00      	nop

08000708 <__aeabi_ui2d>:
 8000708:	f090 0f00 	teq	r0, #0
 800070c:	bf04      	itt	eq
 800070e:	2100      	moveq	r1, #0
 8000710:	4770      	bxeq	lr
 8000712:	b530      	push	{r4, r5, lr}
 8000714:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000718:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800071c:	f04f 0500 	mov.w	r5, #0
 8000720:	f04f 0100 	mov.w	r1, #0
 8000724:	e750      	b.n	80005c8 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_i2d>:
 8000728:	f090 0f00 	teq	r0, #0
 800072c:	bf04      	itt	eq
 800072e:	2100      	moveq	r1, #0
 8000730:	4770      	bxeq	lr
 8000732:	b530      	push	{r4, r5, lr}
 8000734:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000738:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800073c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000740:	bf48      	it	mi
 8000742:	4240      	negmi	r0, r0
 8000744:	f04f 0100 	mov.w	r1, #0
 8000748:	e73e      	b.n	80005c8 <__adddf3+0x138>
 800074a:	bf00      	nop

0800074c <__aeabi_f2d>:
 800074c:	0042      	lsls	r2, r0, #1
 800074e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000752:	ea4f 0131 	mov.w	r1, r1, rrx
 8000756:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800075a:	bf1f      	itttt	ne
 800075c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000760:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000764:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000768:	4770      	bxne	lr
 800076a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800076e:	bf08      	it	eq
 8000770:	4770      	bxeq	lr
 8000772:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000776:	bf04      	itt	eq
 8000778:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800077c:	4770      	bxeq	lr
 800077e:	b530      	push	{r4, r5, lr}
 8000780:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000784:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000788:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	e71c      	b.n	80005c8 <__adddf3+0x138>
 800078e:	bf00      	nop

08000790 <__aeabi_ul2d>:
 8000790:	ea50 0201 	orrs.w	r2, r0, r1
 8000794:	bf08      	it	eq
 8000796:	4770      	bxeq	lr
 8000798:	b530      	push	{r4, r5, lr}
 800079a:	f04f 0500 	mov.w	r5, #0
 800079e:	e00a      	b.n	80007b6 <__aeabi_l2d+0x16>

080007a0 <__aeabi_l2d>:
 80007a0:	ea50 0201 	orrs.w	r2, r0, r1
 80007a4:	bf08      	it	eq
 80007a6:	4770      	bxeq	lr
 80007a8:	b530      	push	{r4, r5, lr}
 80007aa:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ae:	d502      	bpl.n	80007b6 <__aeabi_l2d+0x16>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007ba:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007be:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007c2:	f43f aed8 	beq.w	8000576 <__adddf3+0xe6>
 80007c6:	f04f 0203 	mov.w	r2, #3
 80007ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ce:	bf18      	it	ne
 80007d0:	3203      	addne	r2, #3
 80007d2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007d6:	bf18      	it	ne
 80007d8:	3203      	addne	r2, #3
 80007da:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007de:	f1c2 0320 	rsb	r3, r2, #32
 80007e2:	fa00 fc03 	lsl.w	ip, r0, r3
 80007e6:	fa20 f002 	lsr.w	r0, r0, r2
 80007ea:	fa01 fe03 	lsl.w	lr, r1, r3
 80007ee:	ea40 000e 	orr.w	r0, r0, lr
 80007f2:	fa21 f102 	lsr.w	r1, r1, r2
 80007f6:	4414      	add	r4, r2
 80007f8:	e6bd      	b.n	8000576 <__adddf3+0xe6>
 80007fa:	bf00      	nop

080007fc <__aeabi_uldivmod>:
 80007fc:	b953      	cbnz	r3, 8000814 <__aeabi_uldivmod+0x18>
 80007fe:	b94a      	cbnz	r2, 8000814 <__aeabi_uldivmod+0x18>
 8000800:	2900      	cmp	r1, #0
 8000802:	bf08      	it	eq
 8000804:	2800      	cmpeq	r0, #0
 8000806:	bf1c      	itt	ne
 8000808:	f04f 31ff 	movne.w	r1, #4294967295
 800080c:	f04f 30ff 	movne.w	r0, #4294967295
 8000810:	f000 b96a 	b.w	8000ae8 <__aeabi_idiv0>
 8000814:	f1ad 0c08 	sub.w	ip, sp, #8
 8000818:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800081c:	f000 f806 	bl	800082c <__udivmoddi4>
 8000820:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000824:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000828:	b004      	add	sp, #16
 800082a:	4770      	bx	lr

0800082c <__udivmoddi4>:
 800082c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000830:	9d08      	ldr	r5, [sp, #32]
 8000832:	460c      	mov	r4, r1
 8000834:	2b00      	cmp	r3, #0
 8000836:	d14e      	bne.n	80008d6 <__udivmoddi4+0xaa>
 8000838:	4694      	mov	ip, r2
 800083a:	458c      	cmp	ip, r1
 800083c:	4686      	mov	lr, r0
 800083e:	fab2 f282 	clz	r2, r2
 8000842:	d962      	bls.n	800090a <__udivmoddi4+0xde>
 8000844:	b14a      	cbz	r2, 800085a <__udivmoddi4+0x2e>
 8000846:	f1c2 0320 	rsb	r3, r2, #32
 800084a:	4091      	lsls	r1, r2
 800084c:	fa20 f303 	lsr.w	r3, r0, r3
 8000850:	fa0c fc02 	lsl.w	ip, ip, r2
 8000854:	4319      	orrs	r1, r3
 8000856:	fa00 fe02 	lsl.w	lr, r0, r2
 800085a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800085e:	fa1f f68c 	uxth.w	r6, ip
 8000862:	fbb1 f4f7 	udiv	r4, r1, r7
 8000866:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800086a:	fb07 1114 	mls	r1, r7, r4, r1
 800086e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000872:	fb04 f106 	mul.w	r1, r4, r6
 8000876:	4299      	cmp	r1, r3
 8000878:	d90a      	bls.n	8000890 <__udivmoddi4+0x64>
 800087a:	eb1c 0303 	adds.w	r3, ip, r3
 800087e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000882:	f080 8112 	bcs.w	8000aaa <__udivmoddi4+0x27e>
 8000886:	4299      	cmp	r1, r3
 8000888:	f240 810f 	bls.w	8000aaa <__udivmoddi4+0x27e>
 800088c:	3c02      	subs	r4, #2
 800088e:	4463      	add	r3, ip
 8000890:	1a59      	subs	r1, r3, r1
 8000892:	fa1f f38e 	uxth.w	r3, lr
 8000896:	fbb1 f0f7 	udiv	r0, r1, r7
 800089a:	fb07 1110 	mls	r1, r7, r0, r1
 800089e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008a2:	fb00 f606 	mul.w	r6, r0, r6
 80008a6:	429e      	cmp	r6, r3
 80008a8:	d90a      	bls.n	80008c0 <__udivmoddi4+0x94>
 80008aa:	eb1c 0303 	adds.w	r3, ip, r3
 80008ae:	f100 31ff 	add.w	r1, r0, #4294967295
 80008b2:	f080 80fc 	bcs.w	8000aae <__udivmoddi4+0x282>
 80008b6:	429e      	cmp	r6, r3
 80008b8:	f240 80f9 	bls.w	8000aae <__udivmoddi4+0x282>
 80008bc:	4463      	add	r3, ip
 80008be:	3802      	subs	r0, #2
 80008c0:	1b9b      	subs	r3, r3, r6
 80008c2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80008c6:	2100      	movs	r1, #0
 80008c8:	b11d      	cbz	r5, 80008d2 <__udivmoddi4+0xa6>
 80008ca:	40d3      	lsrs	r3, r2
 80008cc:	2200      	movs	r2, #0
 80008ce:	e9c5 3200 	strd	r3, r2, [r5]
 80008d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008d6:	428b      	cmp	r3, r1
 80008d8:	d905      	bls.n	80008e6 <__udivmoddi4+0xba>
 80008da:	b10d      	cbz	r5, 80008e0 <__udivmoddi4+0xb4>
 80008dc:	e9c5 0100 	strd	r0, r1, [r5]
 80008e0:	2100      	movs	r1, #0
 80008e2:	4608      	mov	r0, r1
 80008e4:	e7f5      	b.n	80008d2 <__udivmoddi4+0xa6>
 80008e6:	fab3 f183 	clz	r1, r3
 80008ea:	2900      	cmp	r1, #0
 80008ec:	d146      	bne.n	800097c <__udivmoddi4+0x150>
 80008ee:	42a3      	cmp	r3, r4
 80008f0:	d302      	bcc.n	80008f8 <__udivmoddi4+0xcc>
 80008f2:	4290      	cmp	r0, r2
 80008f4:	f0c0 80f0 	bcc.w	8000ad8 <__udivmoddi4+0x2ac>
 80008f8:	1a86      	subs	r6, r0, r2
 80008fa:	eb64 0303 	sbc.w	r3, r4, r3
 80008fe:	2001      	movs	r0, #1
 8000900:	2d00      	cmp	r5, #0
 8000902:	d0e6      	beq.n	80008d2 <__udivmoddi4+0xa6>
 8000904:	e9c5 6300 	strd	r6, r3, [r5]
 8000908:	e7e3      	b.n	80008d2 <__udivmoddi4+0xa6>
 800090a:	2a00      	cmp	r2, #0
 800090c:	f040 8090 	bne.w	8000a30 <__udivmoddi4+0x204>
 8000910:	eba1 040c 	sub.w	r4, r1, ip
 8000914:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000918:	fa1f f78c 	uxth.w	r7, ip
 800091c:	2101      	movs	r1, #1
 800091e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000922:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000926:	fb08 4416 	mls	r4, r8, r6, r4
 800092a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800092e:	fb07 f006 	mul.w	r0, r7, r6
 8000932:	4298      	cmp	r0, r3
 8000934:	d908      	bls.n	8000948 <__udivmoddi4+0x11c>
 8000936:	eb1c 0303 	adds.w	r3, ip, r3
 800093a:	f106 34ff 	add.w	r4, r6, #4294967295
 800093e:	d202      	bcs.n	8000946 <__udivmoddi4+0x11a>
 8000940:	4298      	cmp	r0, r3
 8000942:	f200 80cd 	bhi.w	8000ae0 <__udivmoddi4+0x2b4>
 8000946:	4626      	mov	r6, r4
 8000948:	1a1c      	subs	r4, r3, r0
 800094a:	fa1f f38e 	uxth.w	r3, lr
 800094e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000952:	fb08 4410 	mls	r4, r8, r0, r4
 8000956:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800095a:	fb00 f707 	mul.w	r7, r0, r7
 800095e:	429f      	cmp	r7, r3
 8000960:	d908      	bls.n	8000974 <__udivmoddi4+0x148>
 8000962:	eb1c 0303 	adds.w	r3, ip, r3
 8000966:	f100 34ff 	add.w	r4, r0, #4294967295
 800096a:	d202      	bcs.n	8000972 <__udivmoddi4+0x146>
 800096c:	429f      	cmp	r7, r3
 800096e:	f200 80b0 	bhi.w	8000ad2 <__udivmoddi4+0x2a6>
 8000972:	4620      	mov	r0, r4
 8000974:	1bdb      	subs	r3, r3, r7
 8000976:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800097a:	e7a5      	b.n	80008c8 <__udivmoddi4+0x9c>
 800097c:	f1c1 0620 	rsb	r6, r1, #32
 8000980:	408b      	lsls	r3, r1
 8000982:	fa22 f706 	lsr.w	r7, r2, r6
 8000986:	431f      	orrs	r7, r3
 8000988:	fa20 fc06 	lsr.w	ip, r0, r6
 800098c:	fa04 f301 	lsl.w	r3, r4, r1
 8000990:	ea43 030c 	orr.w	r3, r3, ip
 8000994:	40f4      	lsrs	r4, r6
 8000996:	fa00 f801 	lsl.w	r8, r0, r1
 800099a:	0c38      	lsrs	r0, r7, #16
 800099c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80009a0:	fbb4 fef0 	udiv	lr, r4, r0
 80009a4:	fa1f fc87 	uxth.w	ip, r7
 80009a8:	fb00 441e 	mls	r4, r0, lr, r4
 80009ac:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80009b0:	fb0e f90c 	mul.w	r9, lr, ip
 80009b4:	45a1      	cmp	r9, r4
 80009b6:	fa02 f201 	lsl.w	r2, r2, r1
 80009ba:	d90a      	bls.n	80009d2 <__udivmoddi4+0x1a6>
 80009bc:	193c      	adds	r4, r7, r4
 80009be:	f10e 3aff 	add.w	sl, lr, #4294967295
 80009c2:	f080 8084 	bcs.w	8000ace <__udivmoddi4+0x2a2>
 80009c6:	45a1      	cmp	r9, r4
 80009c8:	f240 8081 	bls.w	8000ace <__udivmoddi4+0x2a2>
 80009cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80009d0:	443c      	add	r4, r7
 80009d2:	eba4 0409 	sub.w	r4, r4, r9
 80009d6:	fa1f f983 	uxth.w	r9, r3
 80009da:	fbb4 f3f0 	udiv	r3, r4, r0
 80009de:	fb00 4413 	mls	r4, r0, r3, r4
 80009e2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80009e6:	fb03 fc0c 	mul.w	ip, r3, ip
 80009ea:	45a4      	cmp	ip, r4
 80009ec:	d907      	bls.n	80009fe <__udivmoddi4+0x1d2>
 80009ee:	193c      	adds	r4, r7, r4
 80009f0:	f103 30ff 	add.w	r0, r3, #4294967295
 80009f4:	d267      	bcs.n	8000ac6 <__udivmoddi4+0x29a>
 80009f6:	45a4      	cmp	ip, r4
 80009f8:	d965      	bls.n	8000ac6 <__udivmoddi4+0x29a>
 80009fa:	3b02      	subs	r3, #2
 80009fc:	443c      	add	r4, r7
 80009fe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000a02:	fba0 9302 	umull	r9, r3, r0, r2
 8000a06:	eba4 040c 	sub.w	r4, r4, ip
 8000a0a:	429c      	cmp	r4, r3
 8000a0c:	46ce      	mov	lr, r9
 8000a0e:	469c      	mov	ip, r3
 8000a10:	d351      	bcc.n	8000ab6 <__udivmoddi4+0x28a>
 8000a12:	d04e      	beq.n	8000ab2 <__udivmoddi4+0x286>
 8000a14:	b155      	cbz	r5, 8000a2c <__udivmoddi4+0x200>
 8000a16:	ebb8 030e 	subs.w	r3, r8, lr
 8000a1a:	eb64 040c 	sbc.w	r4, r4, ip
 8000a1e:	fa04 f606 	lsl.w	r6, r4, r6
 8000a22:	40cb      	lsrs	r3, r1
 8000a24:	431e      	orrs	r6, r3
 8000a26:	40cc      	lsrs	r4, r1
 8000a28:	e9c5 6400 	strd	r6, r4, [r5]
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	e750      	b.n	80008d2 <__udivmoddi4+0xa6>
 8000a30:	f1c2 0320 	rsb	r3, r2, #32
 8000a34:	fa20 f103 	lsr.w	r1, r0, r3
 8000a38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a3c:	fa24 f303 	lsr.w	r3, r4, r3
 8000a40:	4094      	lsls	r4, r2
 8000a42:	430c      	orrs	r4, r1
 8000a44:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a48:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a4c:	fa1f f78c 	uxth.w	r7, ip
 8000a50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a54:	fb08 3110 	mls	r1, r8, r0, r3
 8000a58:	0c23      	lsrs	r3, r4, #16
 8000a5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a5e:	fb00 f107 	mul.w	r1, r0, r7
 8000a62:	4299      	cmp	r1, r3
 8000a64:	d908      	bls.n	8000a78 <__udivmoddi4+0x24c>
 8000a66:	eb1c 0303 	adds.w	r3, ip, r3
 8000a6a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000a6e:	d22c      	bcs.n	8000aca <__udivmoddi4+0x29e>
 8000a70:	4299      	cmp	r1, r3
 8000a72:	d92a      	bls.n	8000aca <__udivmoddi4+0x29e>
 8000a74:	3802      	subs	r0, #2
 8000a76:	4463      	add	r3, ip
 8000a78:	1a5b      	subs	r3, r3, r1
 8000a7a:	b2a4      	uxth	r4, r4
 8000a7c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a80:	fb08 3311 	mls	r3, r8, r1, r3
 8000a84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a88:	fb01 f307 	mul.w	r3, r1, r7
 8000a8c:	42a3      	cmp	r3, r4
 8000a8e:	d908      	bls.n	8000aa2 <__udivmoddi4+0x276>
 8000a90:	eb1c 0404 	adds.w	r4, ip, r4
 8000a94:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a98:	d213      	bcs.n	8000ac2 <__udivmoddi4+0x296>
 8000a9a:	42a3      	cmp	r3, r4
 8000a9c:	d911      	bls.n	8000ac2 <__udivmoddi4+0x296>
 8000a9e:	3902      	subs	r1, #2
 8000aa0:	4464      	add	r4, ip
 8000aa2:	1ae4      	subs	r4, r4, r3
 8000aa4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000aa8:	e739      	b.n	800091e <__udivmoddi4+0xf2>
 8000aaa:	4604      	mov	r4, r0
 8000aac:	e6f0      	b.n	8000890 <__udivmoddi4+0x64>
 8000aae:	4608      	mov	r0, r1
 8000ab0:	e706      	b.n	80008c0 <__udivmoddi4+0x94>
 8000ab2:	45c8      	cmp	r8, r9
 8000ab4:	d2ae      	bcs.n	8000a14 <__udivmoddi4+0x1e8>
 8000ab6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000aba:	eb63 0c07 	sbc.w	ip, r3, r7
 8000abe:	3801      	subs	r0, #1
 8000ac0:	e7a8      	b.n	8000a14 <__udivmoddi4+0x1e8>
 8000ac2:	4631      	mov	r1, r6
 8000ac4:	e7ed      	b.n	8000aa2 <__udivmoddi4+0x276>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	e799      	b.n	80009fe <__udivmoddi4+0x1d2>
 8000aca:	4630      	mov	r0, r6
 8000acc:	e7d4      	b.n	8000a78 <__udivmoddi4+0x24c>
 8000ace:	46d6      	mov	lr, sl
 8000ad0:	e77f      	b.n	80009d2 <__udivmoddi4+0x1a6>
 8000ad2:	4463      	add	r3, ip
 8000ad4:	3802      	subs	r0, #2
 8000ad6:	e74d      	b.n	8000974 <__udivmoddi4+0x148>
 8000ad8:	4606      	mov	r6, r0
 8000ada:	4623      	mov	r3, r4
 8000adc:	4608      	mov	r0, r1
 8000ade:	e70f      	b.n	8000900 <__udivmoddi4+0xd4>
 8000ae0:	3e02      	subs	r6, #2
 8000ae2:	4463      	add	r3, ip
 8000ae4:	e730      	b.n	8000948 <__udivmoddi4+0x11c>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_idiv0>:
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <ADS1299_Init>:
static void PowerUpSequence();
void EEGRecordingSequence();



void ADS1299_Init(){
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0

    //send_ads1299_command(ADS1299_SDATAC);
	PowerUpSequence();
 8000af0:	f000 f802 	bl	8000af8 <PowerUpSequence>

}
 8000af4:	bf00      	nop
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <PowerUpSequence>:



static void PowerUpSequence(){
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b084      	sub	sp, #16
 8000afc:	af00      	add	r7, sp, #0

	uint8_t i = 0;
 8000afe:	2300      	movs	r3, #0
 8000b00:	73fb      	strb	r3, [r7, #15]
	uint8_t register_value = 0x00;
 8000b02:	2300      	movs	r3, #0
 8000b04:	73bb      	strb	r3, [r7, #14]
	uint8_t channset_value[ADS1299_CHANNELS] = {0};
 8000b06:	2300      	movs	r3, #0
 8000b08:	607b      	str	r3, [r7, #4]
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	60bb      	str	r3, [r7, #8]

	setnReset(GPIO_PIN_RESET);
 8000b0e:	2000      	movs	r0, #0
 8000b10:	f000 f908 	bl	8000d24 <setnReset>
	setnPWRdown(GPIO_PIN_RESET);
 8000b14:	2000      	movs	r0, #0
 8000b16:	f000 f917 	bl	8000d48 <setnPWRdown>
	setADS1299Start(GPIO_PIN_RESET);
 8000b1a:	2000      	movs	r0, #0
 8000b1c:	f000 f926 	bl	8000d6c <setADS1299Start>
	setADS1299CS(GPIO_PIN_SET);
 8000b20:	2001      	movs	r0, #1
 8000b22:	f000 f935 	bl	8000d90 <setADS1299CS>

	// Minimum delay after power on.
	HAL_Delay(POWER_UP_DELAY_MS);
 8000b26:	20c8      	movs	r0, #200	@ 0xc8
 8000b28:	f000 fcb4 	bl	8001494 <HAL_Delay>

	setnReset(GPIO_PIN_SET);
 8000b2c:	2001      	movs	r0, #1
 8000b2e:	f000 f8f9 	bl	8000d24 <setnReset>
	setnPWRdown(GPIO_PIN_SET);
 8000b32:	2001      	movs	r0, #1
 8000b34:	f000 f908 	bl	8000d48 <setnPWRdown>
	HAL_Delay(1);
 8000b38:	2001      	movs	r0, #1
 8000b3a:	f000 fcab 	bl	8001494 <HAL_Delay>

	setnReset(GPIO_PIN_RESET);
 8000b3e:	2000      	movs	r0, #0
 8000b40:	f000 f8f0 	bl	8000d24 <setnReset>
	HAL_Delay(1);
 8000b44:	2001      	movs	r0, #1
 8000b46:	f000 fca5 	bl	8001494 <HAL_Delay>
	setnReset(GPIO_PIN_SET);
 8000b4a:	2001      	movs	r0, #1
 8000b4c:	f000 f8ea 	bl	8000d24 <setnReset>

	// Minimum delay after power on.
	HAL_Delay(POWER_UP_DELAY_MS);
 8000b50:	20c8      	movs	r0, #200	@ 0xc8
 8000b52:	f000 fc9f 	bl	8001494 <HAL_Delay>

	send_ads1299_command(ADS1299_SDATAC);
 8000b56:	2011      	movs	r0, #17
 8000b58:	f000 f92a 	bl	8000db0 <send_ads1299_command>

	register_value = 0x96;
 8000b5c:	2396      	movs	r3, #150	@ 0x96
 8000b5e:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_CONFIG1, 1, &register_value);
 8000b60:	f107 030e 	add.w	r3, r7, #14
 8000b64:	461a      	mov	r2, r3
 8000b66:	2101      	movs	r1, #1
 8000b68:	2001      	movs	r0, #1
 8000b6a:	f000 f943 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000b6e:	2001      	movs	r0, #1
 8000b70:	f000 fc90 	bl	8001494 <HAL_Delay>
	register_value = 0xC0;
 8000b74:	23c0      	movs	r3, #192	@ 0xc0
 8000b76:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_CONFIG2, 1, &register_value);
 8000b78:	f107 030e 	add.w	r3, r7, #14
 8000b7c:	461a      	mov	r2, r3
 8000b7e:	2101      	movs	r1, #1
 8000b80:	2002      	movs	r0, #2
 8000b82:	f000 f937 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000b86:	2001      	movs	r0, #1
 8000b88:	f000 fc84 	bl	8001494 <HAL_Delay>
	register_value = 0xE0;
 8000b8c:	23e0      	movs	r3, #224	@ 0xe0
 8000b8e:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_CONFIG3, 1, &register_value);
 8000b90:	f107 030e 	add.w	r3, r7, #14
 8000b94:	461a      	mov	r2, r3
 8000b96:	2101      	movs	r1, #1
 8000b98:	2003      	movs	r0, #3
 8000b9a:	f000 f92b 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000b9e:	2001      	movs	r0, #1
 8000ba0:	f000 fc78 	bl	8001494 <HAL_Delay>

	for(i=0;i<ADS1299_CHANNELS;i++){
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	73fb      	strb	r3, [r7, #15]
 8000ba8:	e008      	b.n	8000bbc <PowerUpSequence+0xc4>
		channset_value[i] = 0x01;
 8000baa:	7bfb      	ldrb	r3, [r7, #15]
 8000bac:	3310      	adds	r3, #16
 8000bae:	443b      	add	r3, r7
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i=0;i<ADS1299_CHANNELS;i++){
 8000bb6:	7bfb      	ldrb	r3, [r7, #15]
 8000bb8:	3301      	adds	r3, #1
 8000bba:	73fb      	strb	r3, [r7, #15]
 8000bbc:	7bfb      	ldrb	r3, [r7, #15]
 8000bbe:	2b07      	cmp	r3, #7
 8000bc0:	d9f3      	bls.n	8000baa <PowerUpSequence+0xb2>
	}

	write_ads1299_register(ADS1299_REG_CH1SET, ADS1299_CHANNELS, channset_value);
 8000bc2:	1d3b      	adds	r3, r7, #4
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	2108      	movs	r1, #8
 8000bc8:	2005      	movs	r0, #5
 8000bca:	f000 f913 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000bce:	2001      	movs	r0, #1
 8000bd0:	f000 fc60 	bl	8001494 <HAL_Delay>

	setADS1299Start(GPIO_PIN_SET);
 8000bd4:	2001      	movs	r0, #1
 8000bd6:	f000 f8c9 	bl	8000d6c <setADS1299Start>

	// Wait 1ms.
	HAL_Delay(1);
 8000bda:	2001      	movs	r0, #1
 8000bdc:	f000 fc5a 	bl	8001494 <HAL_Delay>

	send_ads1299_command(ADS1299_RDATAC);
 8000be0:	2010      	movs	r0, #16
 8000be2:	f000 f8e5 	bl	8000db0 <send_ads1299_command>

	// Wait 1ms.
	HAL_Delay(20);
 8000be6:	2014      	movs	r0, #20
 8000be8:	f000 fc54 	bl	8001494 <HAL_Delay>

	send_ads1299_command(ADS1299_SDATAC);
 8000bec:	2011      	movs	r0, #17
 8000bee:	f000 f8df 	bl	8000db0 <send_ads1299_command>
	register_value = 0xD0;
 8000bf2:	23d0      	movs	r3, #208	@ 0xd0
 8000bf4:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_CONFIG2, 1, &register_value);
 8000bf6:	f107 030e 	add.w	r3, r7, #14
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	2002      	movs	r0, #2
 8000c00:	f000 f8f8 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000c04:	2001      	movs	r0, #1
 8000c06:	f000 fc45 	bl	8001494 <HAL_Delay>

	for(i=0;i<ADS1299_CHANNELS;i++){
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	73fb      	strb	r3, [r7, #15]
 8000c0e:	e008      	b.n	8000c22 <PowerUpSequence+0x12a>
		channset_value[i] = 0x55;
 8000c10:	7bfb      	ldrb	r3, [r7, #15]
 8000c12:	3310      	adds	r3, #16
 8000c14:	443b      	add	r3, r7
 8000c16:	2255      	movs	r2, #85	@ 0x55
 8000c18:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i=0;i<ADS1299_CHANNELS;i++){
 8000c1c:	7bfb      	ldrb	r3, [r7, #15]
 8000c1e:	3301      	adds	r3, #1
 8000c20:	73fb      	strb	r3, [r7, #15]
 8000c22:	7bfb      	ldrb	r3, [r7, #15]
 8000c24:	2b07      	cmp	r3, #7
 8000c26:	d9f3      	bls.n	8000c10 <PowerUpSequence+0x118>
	}

	write_ads1299_register(ADS1299_REG_CH1SET, ADS1299_CHANNELS, channset_value);
 8000c28:	1d3b      	adds	r3, r7, #4
 8000c2a:	461a      	mov	r2, r3
 8000c2c:	2108      	movs	r1, #8
 8000c2e:	2005      	movs	r0, #5
 8000c30:	f000 f8e0 	bl	8000df4 <write_ads1299_register>

	HAL_Delay(1);
 8000c34:	2001      	movs	r0, #1
 8000c36:	f000 fc2d 	bl	8001494 <HAL_Delay>


	EEGRecordingSequence();
 8000c3a:	f000 f807 	bl	8000c4c <EEGRecordingSequence>

	send_ads1299_command(ADS1299_RDATAC);
 8000c3e:	2010      	movs	r0, #16
 8000c40:	f000 f8b6 	bl	8000db0 <send_ads1299_command>

}
 8000c44:	bf00      	nop
 8000c46:	3710      	adds	r7, #16
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <EEGRecordingSequence>:





void EEGRecordingSequence(){
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0

	uint8_t i = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	73fb      	strb	r3, [r7, #15]
	uint8_t register_value = 0x00;
 8000c56:	2300      	movs	r3, #0
 8000c58:	73bb      	strb	r3, [r7, #14]
	uint8_t channset_value[ADS1299_CHANNELS] = {0};
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	607b      	str	r3, [r7, #4]
 8000c5e:	2300      	movs	r3, #0
 8000c60:	60bb      	str	r3, [r7, #8]

	// Wait 1ms.
	HAL_Delay(20);
 8000c62:	2014      	movs	r0, #20
 8000c64:	f000 fc16 	bl	8001494 <HAL_Delay>

	send_ads1299_command(ADS1299_SDATAC);
 8000c68:	2011      	movs	r0, #17
 8000c6a:	f000 f8a1 	bl	8000db0 <send_ads1299_command>
	register_value = 0xC0;
 8000c6e:	23c0      	movs	r3, #192	@ 0xc0
 8000c70:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_CONFIG2, 1, &register_value);
 8000c72:	f107 030e 	add.w	r3, r7, #14
 8000c76:	461a      	mov	r2, r3
 8000c78:	2101      	movs	r1, #1
 8000c7a:	2002      	movs	r0, #2
 8000c7c:	f000 f8ba 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000c80:	2001      	movs	r0, #1
 8000c82:	f000 fc07 	bl	8001494 <HAL_Delay>


	register_value = 0xEC; //BIAS-enabled
 8000c86:	23ec      	movs	r3, #236	@ 0xec
 8000c88:	73bb      	strb	r3, [r7, #14]
	//register_value = 0xE0; //BIAS-disabled
	write_ads1299_register(ADS1299_REG_CONFIG3, 1, &register_value);
 8000c8a:	f107 030e 	add.w	r3, r7, #14
 8000c8e:	461a      	mov	r2, r3
 8000c90:	2101      	movs	r1, #1
 8000c92:	2003      	movs	r0, #3
 8000c94:	f000 f8ae 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000c98:	2001      	movs	r0, #1
 8000c9a:	f000 fbfb 	bl	8001494 <HAL_Delay>
	//register_value = 0x00; //BIAS-disabled
	register_value = 0xFF; //BIAS-enabled
 8000c9e:	23ff      	movs	r3, #255	@ 0xff
 8000ca0:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_BIAS_SENSP, 1, &register_value);
 8000ca2:	f107 030e 	add.w	r3, r7, #14
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	2101      	movs	r1, #1
 8000caa:	200d      	movs	r0, #13
 8000cac:	f000 f8a2 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000cb0:	2001      	movs	r0, #1
 8000cb2:	f000 fbef 	bl	8001494 <HAL_Delay>
	register_value = 0x00;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_BIAS_SENSN, 1, &register_value);
 8000cba:	f107 030e 	add.w	r3, r7, #14
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	2101      	movs	r1, #1
 8000cc2:	200e      	movs	r0, #14
 8000cc4:	f000 f896 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000cc8:	2001      	movs	r0, #1
 8000cca:	f000 fbe3 	bl	8001494 <HAL_Delay>
	register_value = 0x20;
 8000cce:	2320      	movs	r3, #32
 8000cd0:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_MISC1, 1, &register_value);
 8000cd2:	f107 030e 	add.w	r3, r7, #14
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	2101      	movs	r1, #1
 8000cda:	2015      	movs	r0, #21
 8000cdc:	f000 f88a 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000ce0:	2001      	movs	r0, #1
 8000ce2:	f000 fbd7 	bl	8001494 <HAL_Delay>

	for(i=0;i<ADS1299_CHANNELS;i++){
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	73fb      	strb	r3, [r7, #15]
 8000cea:	e008      	b.n	8000cfe <EEGRecordingSequence+0xb2>
		channset_value[i] = 0x50;
 8000cec:	7bfb      	ldrb	r3, [r7, #15]
 8000cee:	3310      	adds	r3, #16
 8000cf0:	443b      	add	r3, r7
 8000cf2:	2250      	movs	r2, #80	@ 0x50
 8000cf4:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i=0;i<ADS1299_CHANNELS;i++){
 8000cf8:	7bfb      	ldrb	r3, [r7, #15]
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	73fb      	strb	r3, [r7, #15]
 8000cfe:	7bfb      	ldrb	r3, [r7, #15]
 8000d00:	2b07      	cmp	r3, #7
 8000d02:	d9f3      	bls.n	8000cec <EEGRecordingSequence+0xa0>

	//for(i=4;i<ADS1299_CHANNELS;i++){
	//	channset_value[i] = 0x01;
	//}

	write_ads1299_register(ADS1299_REG_CH1SET, ADS1299_CHANNELS, channset_value);
 8000d04:	1d3b      	adds	r3, r7, #4
 8000d06:	461a      	mov	r2, r3
 8000d08:	2108      	movs	r1, #8
 8000d0a:	2005      	movs	r0, #5
 8000d0c:	f000 f872 	bl	8000df4 <write_ads1299_register>

	HAL_Delay(1);
 8000d10:	2001      	movs	r0, #1
 8000d12:	f000 fbbf 	bl	8001494 <HAL_Delay>

	send_ads1299_command(ADS1299_RDATAC);
 8000d16:	2010      	movs	r0, #16
 8000d18:	f000 f84a 	bl	8000db0 <send_ads1299_command>

}
 8000d1c:	bf00      	nop
 8000d1e:	3710      	adds	r7, #16
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}

08000d24 <setnReset>:
}*/




static void setnReset(uint8_t value){
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ADS1299_nRESET_GPIO_Port, ADS1299_nRESET_Pin, value);
 8000d2e:	79fb      	ldrb	r3, [r7, #7]
 8000d30:	461a      	mov	r2, r3
 8000d32:	2180      	movs	r1, #128	@ 0x80
 8000d34:	4803      	ldr	r0, [pc, #12]	@ (8000d44 <setnReset+0x20>)
 8000d36:	f003 f8f3 	bl	8003f20 <HAL_GPIO_WritePin>
}
 8000d3a:	bf00      	nop
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	48000800 	.word	0x48000800

08000d48 <setnPWRdown>:

static void setnPWRdown(uint8_t value){
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	4603      	mov	r3, r0
 8000d50:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ADS1299_nPWDN_GPIO_Port, ADS1299_nPWDN_Pin, value);
 8000d52:	79fb      	ldrb	r3, [r7, #7]
 8000d54:	461a      	mov	r2, r3
 8000d56:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d5a:	4803      	ldr	r0, [pc, #12]	@ (8000d68 <setnPWRdown+0x20>)
 8000d5c:	f003 f8e0 	bl	8003f20 <HAL_GPIO_WritePin>
}
 8000d60:	bf00      	nop
 8000d62:	3708      	adds	r7, #8
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	48000800 	.word	0x48000800

08000d6c <setADS1299Start>:

static void setADS1299Start(uint8_t value){
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	4603      	mov	r3, r0
 8000d74:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ADS1299_START_GPIO_Port, ADS1299_START_Pin, value);
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	461a      	mov	r2, r3
 8000d7a:	2140      	movs	r1, #64	@ 0x40
 8000d7c:	4803      	ldr	r0, [pc, #12]	@ (8000d8c <setADS1299Start+0x20>)
 8000d7e:	f003 f8cf 	bl	8003f20 <HAL_GPIO_WritePin>
}
 8000d82:	bf00      	nop
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	48000800 	.word	0x48000800

08000d90 <setADS1299CS>:

static void setADS1299CS(uint8_t value){
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ADS1299_CS_GPIO_Port, ADS1299_CS_Pin, value);
 8000d9a:	79fb      	ldrb	r3, [r7, #7]
 8000d9c:	461a      	mov	r2, r3
 8000d9e:	2110      	movs	r1, #16
 8000da0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000da4:	f003 f8bc 	bl	8003f20 <HAL_GPIO_WritePin>
}
 8000da8:	bf00      	nop
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <send_ads1299_command>:

static uint8_t send_ads1299_command(uint8_t command)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	71fb      	strb	r3, [r7, #7]
    // Pull CS (Chip Select) low to begin the SPI communication
	setADS1299CS(GPIO_PIN_RESET);  // Assuming CS is on GPIOA pin 4
 8000dba:	2000      	movs	r0, #0
 8000dbc:	f7ff ffe8 	bl	8000d90 <setADS1299CS>

    // Transmit the command to ADS1299
    if (HAL_SPI_Transmit(&hspi1, &command, 1, HAL_MAX_DELAY) != HAL_OK)
 8000dc0:	1df9      	adds	r1, r7, #7
 8000dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	4809      	ldr	r0, [pc, #36]	@ (8000df0 <send_ads1299_command+0x40>)
 8000dca:	f005 fd5a 	bl	8006882 <HAL_SPI_Transmit>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d004      	beq.n	8000dde <send_ads1299_command+0x2e>
    {
    	setADS1299CS(GPIO_PIN_SET);
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	f7ff ffdb 	bl	8000d90 <setADS1299CS>
        return HAL_ERROR;  // Return error if transmission fails
 8000dda:	2301      	movs	r3, #1
 8000ddc:	e003      	b.n	8000de6 <send_ads1299_command+0x36>
    }

    // Pull CS (Chip Select) high to end the SPI communication
    setADS1299CS(GPIO_PIN_SET);
 8000dde:	2001      	movs	r0, #1
 8000de0:	f7ff ffd6 	bl	8000d90 <setADS1299CS>

    return HAL_OK;  // Return success
 8000de4:	2300      	movs	r3, #0
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3708      	adds	r7, #8
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	200002d0 	.word	0x200002d0

08000df4 <write_ads1299_register>:
}



static uint8_t write_ads1299_register(uint8_t start_addr, uint8_t num_regs, uint8_t *data)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	603a      	str	r2, [r7, #0]
 8000dfe:	71fb      	strb	r3, [r7, #7]
 8000e00:	460b      	mov	r3, r1
 8000e02:	71bb      	strb	r3, [r7, #6]
    // Buffer to hold the command sequence
    uint8_t tx_buffer[2];
    tx_buffer[0] = ADS1299_WREG | start_addr;  // Write command with starting register address
 8000e04:	79fb      	ldrb	r3, [r7, #7]
 8000e06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	733b      	strb	r3, [r7, #12]
    tx_buffer[1] = num_regs - 1;                        // Number of registers to write (0-indexed)
 8000e0e:	79bb      	ldrb	r3, [r7, #6]
 8000e10:	3b01      	subs	r3, #1
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	737b      	strb	r3, [r7, #13]

    // Pull CS (Chip Select) low to begin the SPI communication
    setADS1299CS(GPIO_PIN_RESET);  // Assuming CS is on GPIOA pin 4
 8000e16:	2000      	movs	r0, #0
 8000e18:	f7ff ffba 	bl	8000d90 <setADS1299CS>

    // Transmit the write command and register address
    if (HAL_SPI_Transmit(&hspi1, tx_buffer, 2, HAL_MAX_DELAY) != HAL_OK)
 8000e1c:	f107 010c 	add.w	r1, r7, #12
 8000e20:	f04f 33ff 	mov.w	r3, #4294967295
 8000e24:	2202      	movs	r2, #2
 8000e26:	4814      	ldr	r0, [pc, #80]	@ (8000e78 <write_ads1299_register+0x84>)
 8000e28:	f005 fd2b 	bl	8006882 <HAL_SPI_Transmit>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d007      	beq.n	8000e42 <write_ads1299_register+0x4e>
    {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);  // End SPI communication
 8000e32:	2201      	movs	r2, #1
 8000e34:	2110      	movs	r1, #16
 8000e36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e3a:	f003 f871 	bl	8003f20 <HAL_GPIO_WritePin>
        return HAL_ERROR;  // Return error if transmission fails
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e016      	b.n	8000e70 <write_ads1299_register+0x7c>
    }

    // Transmit the data to be written to the registers
    if (HAL_SPI_Transmit(&hspi1, data, num_regs, HAL_MAX_DELAY) != HAL_OK)
 8000e42:	79bb      	ldrb	r3, [r7, #6]
 8000e44:	b29a      	uxth	r2, r3
 8000e46:	f04f 33ff 	mov.w	r3, #4294967295
 8000e4a:	6839      	ldr	r1, [r7, #0]
 8000e4c:	480a      	ldr	r0, [pc, #40]	@ (8000e78 <write_ads1299_register+0x84>)
 8000e4e:	f005 fd18 	bl	8006882 <HAL_SPI_Transmit>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d007      	beq.n	8000e68 <write_ads1299_register+0x74>
    {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);  // End SPI communication
 8000e58:	2201      	movs	r2, #1
 8000e5a:	2110      	movs	r1, #16
 8000e5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e60:	f003 f85e 	bl	8003f20 <HAL_GPIO_WritePin>
        return HAL_ERROR;  // Return error if data transmission fails
 8000e64:	2301      	movs	r3, #1
 8000e66:	e003      	b.n	8000e70 <write_ads1299_register+0x7c>
    }

    setADS1299CS(GPIO_PIN_SET);
 8000e68:	2001      	movs	r0, #1
 8000e6a:	f7ff ff91 	bl	8000d90 <setADS1299CS>

    return HAL_OK;  // Return success
 8000e6e:	2300      	movs	r3, #0
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	3710      	adds	r7, #16
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	200002d0 	.word	0x200002d0

08000e7c <ADS1299_ReadSamples>:
 * @brief Reads samples from the ADS1299 via SPI.
 * @param statusBuffer Pointer to a buffer to store the 3 status bytes.
 * @param dataBuffer Pointer to a buffer to store the 24 data bytes (8 channels x 3 bytes each).
 * @retval HAL_StatusTypeDef HAL status indicating success or error.
 */
HAL_StatusTypeDef ADS1299_ReadSamples(uint8_t *statusBuffer, uint8_t *dataBuffer) {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b08c      	sub	sp, #48	@ 0x30
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	6039      	str	r1, [r7, #0]

    uint8_t spiRxBuffer[27] = {0}; // Buffer to store all received bytes (3 status + 24 data)
 8000e86:	2300      	movs	r3, #0
 8000e88:	60fb      	str	r3, [r7, #12]
 8000e8a:	f107 0310 	add.w	r3, r7, #16
 8000e8e:	2200      	movs	r2, #0
 8000e90:	601a      	str	r2, [r3, #0]
 8000e92:	605a      	str	r2, [r3, #4]
 8000e94:	609a      	str	r2, [r3, #8]
 8000e96:	60da      	str	r2, [r3, #12]
 8000e98:	611a      	str	r2, [r3, #16]
 8000e9a:	f8c3 2013 	str.w	r2, [r3, #19]
    HAL_StatusTypeDef result;

    // Ensure that statusBuffer and dataBuffer are not NULL
    if (statusBuffer == NULL || dataBuffer == NULL) {
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d002      	beq.n	8000eaa <ADS1299_ReadSamples+0x2e>
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d101      	bne.n	8000eae <ADS1299_ReadSamples+0x32>
        return HAL_ERROR;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	e03d      	b.n	8000f2a <ADS1299_ReadSamples+0xae>
    }

    setADS1299CS(GPIO_PIN_RESET);
 8000eae:	2000      	movs	r0, #0
 8000eb0:	f7ff ff6e 	bl	8000d90 <setADS1299CS>

    // Perform SPI reception of 27 bytes
    result = HAL_SPI_Receive(&hspi1, spiRxBuffer, 27, HAL_MAX_DELAY);
 8000eb4:	f107 010c 	add.w	r1, r7, #12
 8000eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8000ebc:	221b      	movs	r2, #27
 8000ebe:	481d      	ldr	r0, [pc, #116]	@ (8000f34 <ADS1299_ReadSamples+0xb8>)
 8000ec0:	f005 fe54 	bl	8006b6c <HAL_SPI_Receive>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    setADS1299CS(GPIO_PIN_SET);
 8000eca:	2001      	movs	r0, #1
 8000ecc:	f7ff ff60 	bl	8000d90 <setADS1299CS>

    if (result != HAL_OK) {
 8000ed0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d002      	beq.n	8000ede <ADS1299_ReadSamples+0x62>
        return result; // Return if there is an SPI error
 8000ed8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000edc:	e025      	b.n	8000f2a <ADS1299_ReadSamples+0xae>
    }

    // Copy the first 3 bytes to the status buffer
    for (int i = 0; i < 3; i++) {
 8000ede:	2300      	movs	r3, #0
 8000ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ee2:	e00b      	b.n	8000efc <ADS1299_ReadSamples+0x80>
        statusBuffer[i] = spiRxBuffer[i];
 8000ee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	4413      	add	r3, r2
 8000eea:	f107 010c 	add.w	r1, r7, #12
 8000eee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000ef0:	440a      	add	r2, r1
 8000ef2:	7812      	ldrb	r2, [r2, #0]
 8000ef4:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 3; i++) {
 8000ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ef8:	3301      	adds	r3, #1
 8000efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	ddf0      	ble.n	8000ee4 <ADS1299_ReadSamples+0x68>
    }

    // Copy the next 24 bytes to the data buffer
    for (int i = 0; i < 24; i++) {
 8000f02:	2300      	movs	r3, #0
 8000f04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f06:	e00c      	b.n	8000f22 <ADS1299_ReadSamples+0xa6>
        dataBuffer[i] = spiRxBuffer[i + 3];
 8000f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f0a:	1cda      	adds	r2, r3, #3
 8000f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f0e:	6839      	ldr	r1, [r7, #0]
 8000f10:	440b      	add	r3, r1
 8000f12:	3230      	adds	r2, #48	@ 0x30
 8000f14:	443a      	add	r2, r7
 8000f16:	f812 2c24 	ldrb.w	r2, [r2, #-36]
 8000f1a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 24; i++) {
 8000f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f1e:	3301      	adds	r3, #1
 8000f20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f24:	2b17      	cmp	r3, #23
 8000f26:	ddef      	ble.n	8000f08 <ADS1299_ReadSamples+0x8c>
    }

    return HAL_OK;
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3730      	adds	r7, #48	@ 0x30
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	200002d0 	.word	0x200002d0

08000f38 <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 8000f38:	b5b0      	push	{r4, r5, r7, lr}
 8000f3a:	b088      	sub	sp, #32
 8000f3c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f6c <APPD_EnableCPU2+0x34>)
 8000f40:	1d3c      	adds	r4, r7, #4
 8000f42:	461d      	mov	r5, r3
 8000f44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f48:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f4c:	c403      	stmia	r4!, {r0, r1}
 8000f4e:	8022      	strh	r2, [r4, #0]
 8000f50:	3402      	adds	r4, #2
 8000f52:	0c13      	lsrs	r3, r2, #16
 8000f54:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000f56:	f00a f9bf 	bl	800b2d8 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f009 fc50 	bl	800a802 <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000f62:	bf00      	nop
}
 8000f64:	3720      	adds	r7, #32
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bdb0      	pop	{r4, r5, r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	0800f3b4 	.word	0x0800f3b4

08000f70 <DbgOutputTraces>:
/* USER CODE END DbgOutputInit */
  return;
}

void DbgOutputTraces(  uint8_t *p_data, uint16_t size, void (*cb)(void) )
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	60f8      	str	r0, [r7, #12]
 8000f78:	460b      	mov	r3, r1
 8000f7a:	607a      	str	r2, [r7, #4]
 8000f7c:	817b      	strh	r3, [r7, #10]
/* USER CODE END DbgOutputTraces */
  HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb);
 8000f7e:	897a      	ldrh	r2, [r7, #10]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	68f9      	ldr	r1, [r7, #12]
 8000f84:	2000      	movs	r0, #0
 8000f86:	f001 f989 	bl	800229c <HW_UART_Transmit_DMA>

/* USER CODE END DbgOutputTraces */
  return;
 8000f8a:	bf00      	nop
}
 8000f8c:	3710      	adds	r7, #16
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
	...

08000f94 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8000f9c:	4b07      	ldr	r3, [pc, #28]	@ (8000fbc <LL_C2_PWR_SetPowerMode+0x28>)
 8000f9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000fa2:	f023 0207 	bic.w	r2, r3, #7
 8000fa6:	4905      	ldr	r1, [pc, #20]	@ (8000fbc <LL_C2_PWR_SetPowerMode+0x28>)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000fb0:	bf00      	nop
 8000fb2:	370c      	adds	r7, #12
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	58000400 	.word	0x58000400

08000fc0 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000fc8:	4b06      	ldr	r3, [pc, #24]	@ (8000fe4 <LL_EXTI_EnableIT_32_63+0x24>)
 8000fca:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000fce:	4905      	ldr	r1, [pc, #20]	@ (8000fe4 <LL_EXTI_EnableIT_32_63+0x24>)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000fd8:	bf00      	nop
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	58000800 	.word	0x58000800

08000fe8 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8000ff0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ff4:	4a0a      	ldr	r2, [pc, #40]	@ (8001020 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8000ff6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8000ffa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ffe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001002:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	021b      	lsls	r3, r3, #8
 800100a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800100e:	4313      	orrs	r3, r2
 8001010:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8001014:	bf00      	nop
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	cafecafe 	.word	0xcafecafe

08001024 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 800102c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001030:	689b      	ldr	r3, [r3, #8]
 8001032:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001036:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4313      	orrs	r3, r2
 800103e:	608b      	str	r3, [r1, #8]
}
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr

0800104c <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8001050:	4b04      	ldr	r3, [pc, #16]	@ (8001064 <LL_DBGMCU_GetDeviceID+0x18>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8001058:	4618      	mov	r0, r3
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	e0042000 	.word	0xe0042000

08001068 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 800106c:	4b04      	ldr	r3, [pc, #16]	@ (8001080 <LL_DBGMCU_GetRevisionID+0x18>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	0c1b      	lsrs	r3, r3, #16
 8001072:	b29b      	uxth	r3, r3
}
 8001074:	4618      	mov	r0, r3
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	e0042000 	.word	0xe0042000

08001084 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001088:	4b05      	ldr	r3, [pc, #20]	@ (80010a0 <LL_LPM_EnableSleep+0x1c>)
 800108a:	691b      	ldr	r3, [r3, #16]
 800108c:	4a04      	ldr	r2, [pc, #16]	@ (80010a0 <LL_LPM_EnableSleep+0x1c>)
 800108e:	f023 0304 	bic.w	r3, r3, #4
 8001092:	6113      	str	r3, [r2, #16]
}
 8001094:	bf00      	nop
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	e000ed00 	.word	0xe000ed00

080010a4 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	22ff      	movs	r2, #255	@ 0xff
 80010b0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80010b2:	bf00      	nop
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr

080010be <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80010be:	b480      	push	{r7}
 80010c0:	b083      	sub	sp, #12
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	22ca      	movs	r2, #202	@ 0xca
 80010ca:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2253      	movs	r2, #83	@ 0x53
 80010d0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80010d2:	bf00      	nop
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr

080010de <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 80010de:	b480      	push	{r7}
 80010e0:	b083      	sub	sp, #12
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
 80010e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	f023 0207 	bic.w	r2, r3, #7
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	431a      	orrs	r2, r3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	609a      	str	r2, [r3, #8]
}
 80010f8:	bf00      	nop
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <MX_APPE_Config>:
static void UartCmdExecute(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001108:	4b04      	ldr	r3, [pc, #16]	@ (800111c <MX_APPE_Config+0x18>)
 800110a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800110e:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8001110:	f000 f828 	bl	8001164 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8001114:	f000 f82d 	bl	8001172 <Config_HSE>

  return;
 8001118:	bf00      	nop
}
 800111a:	bd80      	pop	{r7, pc}
 800111c:	58004000 	.word	0x58004000

08001120 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8001124:	f000 f839 	bl	800119a <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8001128:	f000 f852 	bl	80011d0 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 800112c:	4905      	ldr	r1, [pc, #20]	@ (8001144 <MX_APPE_Init+0x24>)
 800112e:	2000      	movs	r0, #0
 8001130:	f000 fe48 	bl	8001dc4 <HW_TS_Init>
  
  /**
   * The Standby mode should not be entered before the initialization is over
   * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8001134:	2101      	movs	r1, #1
 8001136:	2001      	movs	r0, #1
 8001138:	f00c fd16 	bl	800db68 <UTIL_LPM_SetOffMode>
  //Button_Init();

  //RxUART_Init();

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 800113c:	f000 f856 	bl	80011ec <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8001140:	bf00      	nop
}
 8001142:	bd80      	pop	{r7, pc}
 8001144:	200001b8 	.word	0x200001b8

08001148 <Init_Smps>:

void Init_Smps(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 800114c:	bf00      	nop
}
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <Init_Exti>:

void Init_Exti(void)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 800115a:	2050      	movs	r0, #80	@ 0x50
 800115c:	f7ff ff30 	bl	8000fc0 <LL_EXTI_EnableIT_32_63>

  return;
 8001160:	bf00      	nop
}
 8001162:	bd80      	pop	{r7, pc}

08001164 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8001168:	bf00      	nop
}
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr

08001172 <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b082      	sub	sp, #8
 8001176:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8001178:	2000      	movs	r0, #0
 800117a:	f00a f9d9 	bl	800b530 <OTP_Read>
 800117e:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d005      	beq.n	8001192 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	799b      	ldrb	r3, [r3, #6]
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff ff2c 	bl	8000fe8 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8001190:	bf00      	nop
 8001192:	bf00      	nop
}
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}

0800119a <System_Init>:

static void System_Init(void)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	af00      	add	r7, sp, #0
  Init_Smps();
 800119e:	f7ff ffd3 	bl	8001148 <Init_Smps>

  Init_Exti();
 80011a2:	f7ff ffd8 	bl	8001156 <Init_Exti>

  Init_Rtc();
 80011a6:	f000 f803 	bl	80011b0 <Init_Rtc>

  return;
 80011aa:	bf00      	nop
}
 80011ac:	bd80      	pop	{r7, pc}
	...

080011b0 <Init_Rtc>:

static void Init_Rtc(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 80011b4:	4805      	ldr	r0, [pc, #20]	@ (80011cc <Init_Rtc+0x1c>)
 80011b6:	f7ff ff82 	bl	80010be <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 80011ba:	2100      	movs	r1, #0
 80011bc:	4803      	ldr	r0, [pc, #12]	@ (80011cc <Init_Rtc+0x1c>)
 80011be:	f7ff ff8e 	bl	80010de <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 80011c2:	4802      	ldr	r0, [pc, #8]	@ (80011cc <Init_Rtc+0x1c>)
 80011c4:	f7ff ff6e 	bl	80010a4 <LL_RTC_EnableWriteProtection>

  return;
 80011c8:	bf00      	nop
}
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40002800 	.word	0x40002800

080011d0 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 80011d4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80011d8:	f7ff ff24 	bl	8001024 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 80011dc:	f00c fcb2 	bl	800db44 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 80011e0:	2004      	movs	r0, #4
 80011e2:	f7ff fed7 	bl	8000f94 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 80011e6:	bf00      	nop
}
 80011e8:	bd80      	pop	{r7, pc}
	...

080011ec <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b088      	sub	sp, #32
 80011f0:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80011f2:	f009 febb 	bl	800af6c <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 80011f6:	4a11      	ldr	r2, [pc, #68]	@ (800123c <appe_Tl_Init+0x50>)
 80011f8:	2100      	movs	r1, #0
 80011fa:	2080      	movs	r0, #128	@ 0x80
 80011fc:	f00c fde0 	bl	800ddc0 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8001200:	4b0f      	ldr	r3, [pc, #60]	@ (8001240 <appe_Tl_Init+0x54>)
 8001202:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8001204:	4b0f      	ldr	r3, [pc, #60]	@ (8001244 <appe_Tl_Init+0x58>)
 8001206:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8001208:	463b      	mov	r3, r7
 800120a:	4619      	mov	r1, r3
 800120c:	480e      	ldr	r0, [pc, #56]	@ (8001248 <appe_Tl_Init+0x5c>)
 800120e:	f009 fd6f 	bl	800acf0 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8001212:	4b0e      	ldr	r3, [pc, #56]	@ (800124c <appe_Tl_Init+0x60>)
 8001214:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8001216:	4b0e      	ldr	r3, [pc, #56]	@ (8001250 <appe_Tl_Init+0x64>)
 8001218:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 800121a:	4b0e      	ldr	r3, [pc, #56]	@ (8001254 <appe_Tl_Init+0x68>)
 800121c:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 800121e:	f44f 6306 	mov.w	r3, #2144	@ 0x860
 8001222:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8001224:	f107 0308 	add.w	r3, r7, #8
 8001228:	4618      	mov	r0, r3
 800122a:	f009 ffe1 	bl	800b1f0 <TL_MM_Init>

  TL_Enable();
 800122e:	f009 fe97 	bl	800af60 <TL_Enable>

  return;
 8001232:	bf00      	nop
}
 8001234:	3720      	adds	r7, #32
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	0800ad29 	.word	0x0800ad29
 8001240:	20030a58 	.word	0x20030a58
 8001244:	08001259 	.word	0x08001259
 8001248:	08001271 	.word	0x08001271
 800124c:	20030c70 	.word	0x20030c70
 8001250:	20030b64 	.word	0x20030b64
 8001254:	200301f8 	.word	0x200301f8

08001258 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8001262:	bf00      	nop
}
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
	...

08001270 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b088      	sub	sp, #32
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	330b      	adds	r3, #11
 800127e:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	881b      	ldrh	r3, [r3, #0]
 8001284:	b29b      	uxth	r3, r3
 8001286:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 800128a:	2b07      	cmp	r3, #7
 800128c:	d860      	bhi.n	8001350 <APPE_SysUserEvtRx+0xe0>
 800128e:	a201      	add	r2, pc, #4	@ (adr r2, 8001294 <APPE_SysUserEvtRx+0x24>)
 8001290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001294:	080012b5 	.word	0x080012b5
 8001298:	080012f7 	.word	0x080012f7
 800129c:	08001305 	.word	0x08001305
 80012a0:	08001351 	.word	0x08001351
 80012a4:	08001321 	.word	0x08001321
 80012a8:	08001331 	.word	0x08001331
 80012ac:	08001339 	.word	0x08001339
 80012b0:	08001349 	.word	0x08001349
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 80012b4:	f107 030c 	add.w	r3, r7, #12
 80012b8:	4618      	mov	r0, r3
 80012ba:	f009 facf 	bl	800a85c <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
 80012be:	7b3b      	ldrb	r3, [r7, #12]
 80012c0:	4619      	mov	r1, r3
 80012c2:	7b7b      	ldrb	r3, [r7, #13]
 80012c4:	461a      	mov	r2, r3
 80012c6:	7bbb      	ldrb	r3, [r7, #14]
 80012c8:	4824      	ldr	r0, [pc, #144]	@ (800135c <APPE_SysUserEvtRx+0xec>)
 80012ca:	f00c ff59 	bl	800e180 <iprintf>
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 80012ce:	7c3b      	ldrb	r3, [r7, #16]
 80012d0:	4619      	mov	r1, r3
 80012d2:	4823      	ldr	r0, [pc, #140]	@ (8001360 <APPE_SysUserEvtRx+0xf0>)
 80012d4:	f00c ff54 	bl	800e180 <iprintf>
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);
 80012d8:	7dbb      	ldrb	r3, [r7, #22]
 80012da:	4619      	mov	r1, r3
 80012dc:	7dfb      	ldrb	r3, [r7, #23]
 80012de:	461a      	mov	r2, r3
 80012e0:	7e3b      	ldrb	r3, [r7, #24]
 80012e2:	4820      	ldr	r0, [pc, #128]	@ (8001364 <APPE_SysUserEvtRx+0xf4>)
 80012e4:	f00c ff4c 	bl	800e180 <iprintf>

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
 80012e8:	481f      	ldr	r0, [pc, #124]	@ (8001368 <APPE_SysUserEvtRx+0xf8>)
 80012ea:	f00c ff49 	bl	800e180 <iprintf>
    APPE_SysEvtReadyProcessing(pPayload);
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f000 f870 	bl	80013d4 <APPE_SysEvtReadyProcessing>
    break;
 80012f4:	e02d      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
 80012f6:	481d      	ldr	r0, [pc, #116]	@ (800136c <APPE_SysUserEvtRx+0xfc>)
 80012f8:	f00c ff42 	bl	800e180 <iprintf>
    APPE_SysEvtError(pPayload);
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f000 f843 	bl	8001388 <APPE_SysEvtError>
    break;
 8001302:	e026      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE -- BLE NVM RAM HAS BEEN UPDATED BY CPU2 \n");
 8001304:	481a      	ldr	r0, [pc, #104]	@ (8001370 <APPE_SysUserEvtRx+0x100>)
 8001306:	f00c ffab 	bl	800e260 <puts>
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 800130e:	6819      	ldr	r1, [r3, #0]
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->Size);
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	461a      	mov	r2, r3
 8001318:	4816      	ldr	r0, [pc, #88]	@ (8001374 <APPE_SysUserEvtRx+0x104>)
 800131a:	f00c ff31 	bl	800e180 <iprintf>
    break;
 800131e:	e018      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_WRITE:
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
                ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	3302      	adds	r3, #2
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4619      	mov	r1, r3
 8001328:	4813      	ldr	r0, [pc, #76]	@ (8001378 <APPE_SysUserEvtRx+0x108>)
 800132a:	f00c ff29 	bl	800e180 <iprintf>
    break;
 800132e:	e010      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_WRITE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_WRITE\n\r");
 8001330:	4812      	ldr	r0, [pc, #72]	@ (800137c <APPE_SysUserEvtRx+0x10c>)
 8001332:	f00c ff25 	bl	800e180 <iprintf>
    break;
 8001336:	e00c      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_ERASE:
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
                ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	3302      	adds	r3, #2
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4619      	mov	r1, r3
 8001340:	480f      	ldr	r0, [pc, #60]	@ (8001380 <APPE_SysUserEvtRx+0x110>)
 8001342:	f00c ff1d 	bl	800e180 <iprintf>
    break;
 8001346:	e004      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
 8001348:	480e      	ldr	r0, [pc, #56]	@ (8001384 <APPE_SysUserEvtRx+0x114>)
 800134a:	f00c ff19 	bl	800e180 <iprintf>
    break;
 800134e:	e000      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  default:
    break;
 8001350:	bf00      	nop
  }

  return;
 8001352:	bf00      	nop
}
 8001354:	3720      	adds	r7, #32
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	0800f3d0 	.word	0x0800f3d0
 8001360:	0800f3f4 	.word	0x0800f3f4
 8001364:	0800f410 	.word	0x0800f410
 8001368:	0800f428 	.word	0x0800f428
 800136c:	0800f448 	.word	0x0800f448
 8001370:	0800f46c 	.word	0x0800f46c
 8001374:	0800f4bc 	.word	0x0800f4bc
 8001378:	0800f4e4 	.word	0x0800f4e4
 800137c:	0800f520 	.word	0x0800f520
 8001380:	0800f544 	.word	0x0800f544
 8001384:	0800f580 	.word	0x0800f580

08001388 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	330b      	adds	r3, #11
 8001396:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	3302      	adds	r3, #2
 800139c:	60bb      	str	r3, [r7, #8]

  APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \n\r",(*p_sys_error_code));
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	4619      	mov	r1, r3
 80013a4:	4808      	ldr	r0, [pc, #32]	@ (80013c8 <APPE_SysEvtError+0x40>)
 80013a6:	f00c feeb 	bl	800e180 <iprintf>

  if ((*p_sys_error_code) == ERR_BLE_INIT)
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d103      	bne.n	80013ba <APPE_SysEvtError+0x32>
  {
    /* Error during BLE stack initialization */
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT \n");
 80013b2:	4806      	ldr	r0, [pc, #24]	@ (80013cc <APPE_SysEvtError+0x44>)
 80013b4:	f00c ff54 	bl	800e260 <puts>
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 80013b8:	e003      	b.n	80013c2 <APPE_SysEvtError+0x3a>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
 80013ba:	4805      	ldr	r0, [pc, #20]	@ (80013d0 <APPE_SysEvtError+0x48>)
 80013bc:	f00c ff50 	bl	800e260 <puts>
  return;
 80013c0:	bf00      	nop
}
 80013c2:	3710      	adds	r7, #16
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	0800f5a4 	.word	0x0800f5a4
 80013cc:	0800f5d4 	.word	0x0800f5d4
 80013d0:	0800f610 	.word	0x0800f610

080013d4 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b08a      	sub	sp, #40	@ 0x28
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 80013dc:	f107 0308 	add.w	r3, r7, #8
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 80013ee:	2300      	movs	r3, #0
 80013f0:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	330b      	adds	r3, #11
 80013f8:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	3302      	adds	r3, #2
 80013fe:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d128      	bne.n	800145a <APPE_SysEvtReadyProcessing+0x86>
  {
    /**
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");
 8001408:	481d      	ldr	r0, [pc, #116]	@ (8001480 <APPE_SysEvtReadyProcessing+0xac>)
 800140a:	f00c ff29 	bl	800e260 <puts>

    /* Traces channel initialization */
    APPD_EnableCPU2();
 800140e:	f7ff fd93 	bl	8000f38 <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 8001412:	230f      	movs	r3, #15
 8001414:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 8001416:	237f      	movs	r3, #127	@ 0x7f
 8001418:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 800141a:	f7ff fe25 	bl	8001068 <LL_DBGMCU_GetRevisionID>
 800141e:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);
 8001420:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001422:	4818      	ldr	r0, [pc, #96]	@ (8001484 <APPE_SysEvtReadyProcessing+0xb0>)
 8001424:	f00c feac 	bl	800e180 <iprintf>

    config_param.RevisionID = (uint16_t)RevisionID;
 8001428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800142a:	b29b      	uxth	r3, r3
 800142c:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 800142e:	f7ff fe0d 	bl	800104c <LL_DBGMCU_GetDeviceID>
 8001432:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
 8001434:	6a39      	ldr	r1, [r7, #32]
 8001436:	4814      	ldr	r0, [pc, #80]	@ (8001488 <APPE_SysEvtReadyProcessing+0xb4>)
 8001438:	f00c fea2 	bl	800e180 <iprintf>
    config_param.DeviceID = (uint16_t)DeviceID;
 800143c:	6a3b      	ldr	r3, [r7, #32]
 800143e:	b29b      	uxth	r3, r3
 8001440:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 8001442:	f107 0308 	add.w	r3, r7, #8
 8001446:	4618      	mov	r0, r3
 8001448:	f009 f9f2 	bl	800a830 <SHCI_C2_Config>

    APP_BLE_Init();
 800144c:	f00a fd44 	bl	800bed8 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8001450:	2100      	movs	r1, #0
 8001452:	2001      	movs	r0, #1
 8001454:	f00c fb88 	bl	800db68 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 8001458:	e00e      	b.n	8001478 <APPE_SysEvtReadyProcessing+0xa4>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 800145a:	69bb      	ldr	r3, [r7, #24]
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	2b01      	cmp	r3, #1
 8001460:	d106      	bne.n	8001470 <APPE_SysEvtReadyProcessing+0x9c>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \n\r");
 8001462:	480a      	ldr	r0, [pc, #40]	@ (800148c <APPE_SysEvtReadyProcessing+0xb8>)
 8001464:	f00c fe8c 	bl	800e180 <iprintf>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2200      	movs	r2, #0
 800146c:	701a      	strb	r2, [r3, #0]
  return;
 800146e:	e003      	b.n	8001478 <APPE_SysEvtReadyProcessing+0xa4>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
 8001470:	4807      	ldr	r0, [pc, #28]	@ (8001490 <APPE_SysEvtReadyProcessing+0xbc>)
 8001472:	f00c fe85 	bl	800e180 <iprintf>
  return;
 8001476:	bf00      	nop
}
 8001478:	3728      	adds	r7, #40	@ 0x28
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	0800f648 	.word	0x0800f648
 8001484:	0800f664 	.word	0x0800f664
 8001488:	0800f688 	.word	0x0800f688
 800148c:	0800f6a8 	.word	0x0800f6a8
 8001490:	0800f6dc 	.word	0x0800f6dc

08001494 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800149c:	f001 fee0 	bl	8003260 <HAL_GetTick>
 80014a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014ac:	d00a      	beq.n	80014c4 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 80014ae:	f001 feef 	bl	8003290 <HAL_GetTickFreq>
 80014b2:	4603      	mov	r3, r0
 80014b4:	461a      	mov	r2, r3
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	4413      	add	r3, r2
 80014ba:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014bc:	e002      	b.n	80014c4 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 80014be:	f7ff fde1 	bl	8001084 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 80014c2:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 80014c4:	f001 fecc 	bl	8003260 <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	68fa      	ldr	r2, [r7, #12]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d8f4      	bhi.n	80014be <HAL_Delay+0x2a>
  }
}
 80014d4:	bf00      	nop
 80014d6:	bf00      	nop
 80014d8:	3710      	adds	r7, #16
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 80014de:	b580      	push	{r7, lr}
 80014e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80014e2:	f04f 30ff 	mov.w	r0, #4294967295
 80014e6:	f00c fb6f 	bl	800dbc8 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}

080014ee <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 80014ee:	b480      	push	{r7}
 80014f0:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 80014f2:	bf00      	nop
}
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001506:	f04f 30ff 	mov.w	r0, #4294967295
 800150a:	f00c fb5d 	bl	800dbc8 <UTIL_SEQ_Run>
  return;
 800150e:	bf00      	nop
}
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}

08001516 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8001516:	b580      	push	{r7, lr}
 8001518:	b082      	sub	sp, #8
 800151a:	af00      	add	r7, sp, #0
 800151c:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800151e:	2100      	movs	r1, #0
 8001520:	2080      	movs	r0, #128	@ 0x80
 8001522:	f00c fc6f 	bl	800de04 <UTIL_SEQ_SetTask>
  return;
 8001526:	bf00      	nop
}
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b082      	sub	sp, #8
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001536:	2002      	movs	r0, #2
 8001538:	f00c fcd0 	bl	800dedc <UTIL_SEQ_SetEvt>
  return;
 800153c:	bf00      	nop
}
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 800154c:	2002      	movs	r0, #2
 800154e:	f00c fce5 	bl	800df1c <UTIL_SEQ_WaitEvt>
  return;
 8001552:	bf00      	nop
}
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN FD_WRAP_FUNCTIONS */
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 800155a:	b580      	push	{r7, lr}
 800155c:	b082      	sub	sp, #8
 800155e:	af00      	add	r7, sp, #0
 8001560:	4603      	mov	r3, r0
 8001562:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8001564:	88fb      	ldrh	r3, [r7, #6]
 8001566:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800156a:	d00b      	beq.n	8001584 <HAL_GPIO_EXTI_Callback+0x2a>
 800156c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001570:	dc0e      	bgt.n	8001590 <HAL_GPIO_EXTI_Callback+0x36>
 8001572:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001576:	d008      	beq.n	800158a <HAL_GPIO_EXTI_Callback+0x30>
 8001578:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800157c:	d108      	bne.n	8001590 <HAL_GPIO_EXTI_Callback+0x36>
  {
  case GPIO_PIN_12:
    /* SW button 1 */
    APP_SWA_Button_Action();
 800157e:	f00b ff97 	bl	800d4b0 <APP_SWA_Button_Action>
    break; 
 8001582:	e006      	b.n	8001592 <HAL_GPIO_EXTI_Callback+0x38>
    
  case GPIO_PIN_13:
    /* SW button 2 */
	APP_SWB_Button_Action();
 8001584:	f00b ff9c 	bl	800d4c0 <APP_SWB_Button_Action>
    break;
 8001588:	e003      	b.n	8001592 <HAL_GPIO_EXTI_Callback+0x38>

  case ADS1299_nDRDY_Pin:
    APP_BLE_Manage_ADS1299_event();
 800158a:	f00b ffa1 	bl	800d4d0 <APP_BLE_Manage_ADS1299_event>
    break; 
 800158e:	e000      	b.n	8001592 <HAL_GPIO_EXTI_Callback+0x38>

  default:
    break;
 8001590:	bf00      	nop
  }
  return;
 8001592:	bf00      	nop
}
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
	...

0800159c <LL_EXTI_EnableIT_0_31>:
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80015a4:	4b06      	ldr	r3, [pc, #24]	@ (80015c0 <LL_EXTI_EnableIT_0_31+0x24>)
 80015a6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80015aa:	4905      	ldr	r1, [pc, #20]	@ (80015c0 <LL_EXTI_EnableIT_0_31+0x24>)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	4313      	orrs	r3, r2
 80015b0:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80015b4:	bf00      	nop
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	58000800 	.word	0x58000800

080015c4 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80015cc:	4b05      	ldr	r3, [pc, #20]	@ (80015e4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	4904      	ldr	r1, [pc, #16]	@ (80015e4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4313      	orrs	r3, r2
 80015d6:	600b      	str	r3, [r1, #0]

}
 80015d8:	bf00      	nop
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	58000800 	.word	0x58000800

080015e8 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80015ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001624 <ReadRtcSsrValue+0x3c>)
 80015f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015f2:	b29b      	uxth	r3, r3
 80015f4:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80015f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001624 <ReadRtcSsrValue+0x3c>)
 80015f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 80015fe:	e005      	b.n	800160c <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001604:	4b07      	ldr	r3, [pc, #28]	@ (8001624 <ReadRtcSsrValue+0x3c>)
 8001606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001608:	b29b      	uxth	r3, r3
 800160a:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	429a      	cmp	r2, r3
 8001612:	d1f5      	bne.n	8001600 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8001614:	683b      	ldr	r3, [r7, #0]
}
 8001616:	4618      	mov	r0, r3
 8001618:	370c      	adds	r7, #12
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	40002800 	.word	0x40002800

08001628 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8001628:	b480      	push	{r7}
 800162a:	b085      	sub	sp, #20
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	460a      	mov	r2, r1
 8001632:	71fb      	strb	r3, [r7, #7]
 8001634:	4613      	mov	r3, r2
 8001636:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8001638:	79ba      	ldrb	r2, [r7, #6]
 800163a:	491d      	ldr	r1, [pc, #116]	@ (80016b0 <LinkTimerAfter+0x88>)
 800163c:	4613      	mov	r3, r2
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	4413      	add	r3, r2
 8001642:	00db      	lsls	r3, r3, #3
 8001644:	440b      	add	r3, r1
 8001646:	3315      	adds	r3, #21
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800164c:	7bfb      	ldrb	r3, [r7, #15]
 800164e:	2b06      	cmp	r3, #6
 8001650:	d009      	beq.n	8001666 <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8001652:	7bfa      	ldrb	r2, [r7, #15]
 8001654:	4916      	ldr	r1, [pc, #88]	@ (80016b0 <LinkTimerAfter+0x88>)
 8001656:	4613      	mov	r3, r2
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	4413      	add	r3, r2
 800165c:	00db      	lsls	r3, r3, #3
 800165e:	440b      	add	r3, r1
 8001660:	3314      	adds	r3, #20
 8001662:	79fa      	ldrb	r2, [r7, #7]
 8001664:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8001666:	79fa      	ldrb	r2, [r7, #7]
 8001668:	4911      	ldr	r1, [pc, #68]	@ (80016b0 <LinkTimerAfter+0x88>)
 800166a:	4613      	mov	r3, r2
 800166c:	005b      	lsls	r3, r3, #1
 800166e:	4413      	add	r3, r2
 8001670:	00db      	lsls	r3, r3, #3
 8001672:	440b      	add	r3, r1
 8001674:	3315      	adds	r3, #21
 8001676:	7bfa      	ldrb	r2, [r7, #15]
 8001678:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 800167a:	79fa      	ldrb	r2, [r7, #7]
 800167c:	490c      	ldr	r1, [pc, #48]	@ (80016b0 <LinkTimerAfter+0x88>)
 800167e:	4613      	mov	r3, r2
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	4413      	add	r3, r2
 8001684:	00db      	lsls	r3, r3, #3
 8001686:	440b      	add	r3, r1
 8001688:	3314      	adds	r3, #20
 800168a:	79ba      	ldrb	r2, [r7, #6]
 800168c:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 800168e:	79ba      	ldrb	r2, [r7, #6]
 8001690:	4907      	ldr	r1, [pc, #28]	@ (80016b0 <LinkTimerAfter+0x88>)
 8001692:	4613      	mov	r3, r2
 8001694:	005b      	lsls	r3, r3, #1
 8001696:	4413      	add	r3, r2
 8001698:	00db      	lsls	r3, r3, #3
 800169a:	440b      	add	r3, r1
 800169c:	3315      	adds	r3, #21
 800169e:	79fa      	ldrb	r2, [r7, #7]
 80016a0:	701a      	strb	r2, [r3, #0]

  return;
 80016a2:	bf00      	nop
}
 80016a4:	3714      	adds	r7, #20
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	200000d8 	.word	0x200000d8

080016b4 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	460a      	mov	r2, r1
 80016be:	71fb      	strb	r3, [r7, #7]
 80016c0:	4613      	mov	r3, r2
 80016c2:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 80016c4:	4b29      	ldr	r3, [pc, #164]	@ (800176c <LinkTimerBefore+0xb8>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	79ba      	ldrb	r2, [r7, #6]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d032      	beq.n	8001736 <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 80016d0:	79ba      	ldrb	r2, [r7, #6]
 80016d2:	4927      	ldr	r1, [pc, #156]	@ (8001770 <LinkTimerBefore+0xbc>)
 80016d4:	4613      	mov	r3, r2
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	4413      	add	r3, r2
 80016da:	00db      	lsls	r3, r3, #3
 80016dc:	440b      	add	r3, r1
 80016de:	3314      	adds	r3, #20
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 80016e4:	7bfa      	ldrb	r2, [r7, #15]
 80016e6:	4922      	ldr	r1, [pc, #136]	@ (8001770 <LinkTimerBefore+0xbc>)
 80016e8:	4613      	mov	r3, r2
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	4413      	add	r3, r2
 80016ee:	00db      	lsls	r3, r3, #3
 80016f0:	440b      	add	r3, r1
 80016f2:	3315      	adds	r3, #21
 80016f4:	79fa      	ldrb	r2, [r7, #7]
 80016f6:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 80016f8:	79fa      	ldrb	r2, [r7, #7]
 80016fa:	491d      	ldr	r1, [pc, #116]	@ (8001770 <LinkTimerBefore+0xbc>)
 80016fc:	4613      	mov	r3, r2
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	4413      	add	r3, r2
 8001702:	00db      	lsls	r3, r3, #3
 8001704:	440b      	add	r3, r1
 8001706:	3315      	adds	r3, #21
 8001708:	79ba      	ldrb	r2, [r7, #6]
 800170a:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 800170c:	79fa      	ldrb	r2, [r7, #7]
 800170e:	4918      	ldr	r1, [pc, #96]	@ (8001770 <LinkTimerBefore+0xbc>)
 8001710:	4613      	mov	r3, r2
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	4413      	add	r3, r2
 8001716:	00db      	lsls	r3, r3, #3
 8001718:	440b      	add	r3, r1
 800171a:	3314      	adds	r3, #20
 800171c:	7bfa      	ldrb	r2, [r7, #15]
 800171e:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001720:	79ba      	ldrb	r2, [r7, #6]
 8001722:	4913      	ldr	r1, [pc, #76]	@ (8001770 <LinkTimerBefore+0xbc>)
 8001724:	4613      	mov	r3, r2
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	4413      	add	r3, r2
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	440b      	add	r3, r1
 800172e:	3314      	adds	r3, #20
 8001730:	79fa      	ldrb	r2, [r7, #7]
 8001732:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8001734:	e014      	b.n	8001760 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8001736:	79fa      	ldrb	r2, [r7, #7]
 8001738:	490d      	ldr	r1, [pc, #52]	@ (8001770 <LinkTimerBefore+0xbc>)
 800173a:	4613      	mov	r3, r2
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	4413      	add	r3, r2
 8001740:	00db      	lsls	r3, r3, #3
 8001742:	440b      	add	r3, r1
 8001744:	3315      	adds	r3, #21
 8001746:	79ba      	ldrb	r2, [r7, #6]
 8001748:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 800174a:	79ba      	ldrb	r2, [r7, #6]
 800174c:	4908      	ldr	r1, [pc, #32]	@ (8001770 <LinkTimerBefore+0xbc>)
 800174e:	4613      	mov	r3, r2
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	4413      	add	r3, r2
 8001754:	00db      	lsls	r3, r3, #3
 8001756:	440b      	add	r3, r1
 8001758:	3314      	adds	r3, #20
 800175a:	79fa      	ldrb	r2, [r7, #7]
 800175c:	701a      	strb	r2, [r3, #0]
  return;
 800175e:	bf00      	nop
}
 8001760:	3714      	adds	r7, #20
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	20000168 	.word	0x20000168
 8001770:	200000d8 	.word	0x200000d8

08001774 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800177e:	4b4e      	ldr	r3, [pc, #312]	@ (80018b8 <linkTimer+0x144>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	b2db      	uxtb	r3, r3
 8001784:	2b06      	cmp	r3, #6
 8001786:	d118      	bne.n	80017ba <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001788:	4b4b      	ldr	r3, [pc, #300]	@ (80018b8 <linkTimer+0x144>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	b2da      	uxtb	r2, r3
 800178e:	4b4b      	ldr	r3, [pc, #300]	@ (80018bc <linkTimer+0x148>)
 8001790:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001792:	4a49      	ldr	r2, [pc, #292]	@ (80018b8 <linkTimer+0x144>)
 8001794:	79fb      	ldrb	r3, [r7, #7]
 8001796:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001798:	79fa      	ldrb	r2, [r7, #7]
 800179a:	4949      	ldr	r1, [pc, #292]	@ (80018c0 <linkTimer+0x14c>)
 800179c:	4613      	mov	r3, r2
 800179e:	005b      	lsls	r3, r3, #1
 80017a0:	4413      	add	r3, r2
 80017a2:	00db      	lsls	r3, r3, #3
 80017a4:	440b      	add	r3, r1
 80017a6:	3315      	adds	r3, #21
 80017a8:	2206      	movs	r2, #6
 80017aa:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80017ac:	4b45      	ldr	r3, [pc, #276]	@ (80018c4 <linkTimer+0x150>)
 80017ae:	f04f 32ff 	mov.w	r2, #4294967295
 80017b2:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 80017b4:	2300      	movs	r3, #0
 80017b6:	81fb      	strh	r3, [r7, #14]
 80017b8:	e078      	b.n	80018ac <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 80017ba:	f000 f909 	bl	80019d0 <ReturnTimeElapsed>
 80017be:	4603      	mov	r3, r0
 80017c0:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 80017c2:	79fa      	ldrb	r2, [r7, #7]
 80017c4:	493e      	ldr	r1, [pc, #248]	@ (80018c0 <linkTimer+0x14c>)
 80017c6:	4613      	mov	r3, r2
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	4413      	add	r3, r2
 80017cc:	00db      	lsls	r3, r3, #3
 80017ce:	440b      	add	r3, r1
 80017d0:	3308      	adds	r3, #8
 80017d2:	6819      	ldr	r1, [r3, #0]
 80017d4:	89fb      	ldrh	r3, [r7, #14]
 80017d6:	79fa      	ldrb	r2, [r7, #7]
 80017d8:	4419      	add	r1, r3
 80017da:	4839      	ldr	r0, [pc, #228]	@ (80018c0 <linkTimer+0x14c>)
 80017dc:	4613      	mov	r3, r2
 80017de:	005b      	lsls	r3, r3, #1
 80017e0:	4413      	add	r3, r2
 80017e2:	00db      	lsls	r3, r3, #3
 80017e4:	4403      	add	r3, r0
 80017e6:	3308      	adds	r3, #8
 80017e8:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 80017ea:	79fa      	ldrb	r2, [r7, #7]
 80017ec:	4934      	ldr	r1, [pc, #208]	@ (80018c0 <linkTimer+0x14c>)
 80017ee:	4613      	mov	r3, r2
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	4413      	add	r3, r2
 80017f4:	00db      	lsls	r3, r3, #3
 80017f6:	440b      	add	r3, r1
 80017f8:	3308      	adds	r3, #8
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 80017fe:	4b2e      	ldr	r3, [pc, #184]	@ (80018b8 <linkTimer+0x144>)
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	b2db      	uxtb	r3, r3
 8001804:	4619      	mov	r1, r3
 8001806:	4a2e      	ldr	r2, [pc, #184]	@ (80018c0 <linkTimer+0x14c>)
 8001808:	460b      	mov	r3, r1
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	440b      	add	r3, r1
 800180e:	00db      	lsls	r3, r3, #3
 8001810:	4413      	add	r3, r2
 8001812:	3308      	adds	r3, #8
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	68ba      	ldr	r2, [r7, #8]
 8001818:	429a      	cmp	r2, r3
 800181a:	d337      	bcc.n	800188c <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 800181c:	4b26      	ldr	r3, [pc, #152]	@ (80018b8 <linkTimer+0x144>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001822:	7b7a      	ldrb	r2, [r7, #13]
 8001824:	4926      	ldr	r1, [pc, #152]	@ (80018c0 <linkTimer+0x14c>)
 8001826:	4613      	mov	r3, r2
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	4413      	add	r3, r2
 800182c:	00db      	lsls	r3, r3, #3
 800182e:	440b      	add	r3, r1
 8001830:	3315      	adds	r3, #21
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001836:	e013      	b.n	8001860 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001838:	7b7a      	ldrb	r2, [r7, #13]
 800183a:	4921      	ldr	r1, [pc, #132]	@ (80018c0 <linkTimer+0x14c>)
 800183c:	4613      	mov	r3, r2
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	4413      	add	r3, r2
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	440b      	add	r3, r1
 8001846:	3315      	adds	r3, #21
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 800184c:	7b7a      	ldrb	r2, [r7, #13]
 800184e:	491c      	ldr	r1, [pc, #112]	@ (80018c0 <linkTimer+0x14c>)
 8001850:	4613      	mov	r3, r2
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	4413      	add	r3, r2
 8001856:	00db      	lsls	r3, r3, #3
 8001858:	440b      	add	r3, r1
 800185a:	3315      	adds	r3, #21
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001860:	7b3b      	ldrb	r3, [r7, #12]
 8001862:	2b06      	cmp	r3, #6
 8001864:	d00b      	beq.n	800187e <linkTimer+0x10a>
 8001866:	7b3a      	ldrb	r2, [r7, #12]
 8001868:	4915      	ldr	r1, [pc, #84]	@ (80018c0 <linkTimer+0x14c>)
 800186a:	4613      	mov	r3, r2
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	4413      	add	r3, r2
 8001870:	00db      	lsls	r3, r3, #3
 8001872:	440b      	add	r3, r1
 8001874:	3308      	adds	r3, #8
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	68ba      	ldr	r2, [r7, #8]
 800187a:	429a      	cmp	r2, r3
 800187c:	d2dc      	bcs.n	8001838 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 800187e:	7b7a      	ldrb	r2, [r7, #13]
 8001880:	79fb      	ldrb	r3, [r7, #7]
 8001882:	4611      	mov	r1, r2
 8001884:	4618      	mov	r0, r3
 8001886:	f7ff fecf 	bl	8001628 <LinkTimerAfter>
 800188a:	e00f      	b.n	80018ac <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 800188c:	4b0a      	ldr	r3, [pc, #40]	@ (80018b8 <linkTimer+0x144>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	b2da      	uxtb	r2, r3
 8001892:	79fb      	ldrb	r3, [r7, #7]
 8001894:	4611      	mov	r1, r2
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff ff0c 	bl	80016b4 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 800189c:	4b06      	ldr	r3, [pc, #24]	@ (80018b8 <linkTimer+0x144>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	b2da      	uxtb	r2, r3
 80018a2:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <linkTimer+0x148>)
 80018a4:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 80018a6:	4a04      	ldr	r2, [pc, #16]	@ (80018b8 <linkTimer+0x144>)
 80018a8:	79fb      	ldrb	r3, [r7, #7]
 80018aa:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 80018ac:	89fb      	ldrh	r3, [r7, #14]
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	20000168 	.word	0x20000168
 80018bc:	20000169 	.word	0x20000169
 80018c0:	200000d8 	.word	0x200000d8
 80018c4:	2000016c 	.word	0x2000016c

080018c8 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	460a      	mov	r2, r1
 80018d2:	71fb      	strb	r3, [r7, #7]
 80018d4:	4613      	mov	r3, r2
 80018d6:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 80018d8:	4b39      	ldr	r3, [pc, #228]	@ (80019c0 <UnlinkTimer+0xf8>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	79fa      	ldrb	r2, [r7, #7]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d111      	bne.n	8001908 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 80018e4:	4b36      	ldr	r3, [pc, #216]	@ (80019c0 <UnlinkTimer+0xf8>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	b2da      	uxtb	r2, r3
 80018ea:	4b36      	ldr	r3, [pc, #216]	@ (80019c4 <UnlinkTimer+0xfc>)
 80018ec:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 80018ee:	79fa      	ldrb	r2, [r7, #7]
 80018f0:	4935      	ldr	r1, [pc, #212]	@ (80019c8 <UnlinkTimer+0x100>)
 80018f2:	4613      	mov	r3, r2
 80018f4:	005b      	lsls	r3, r3, #1
 80018f6:	4413      	add	r3, r2
 80018f8:	00db      	lsls	r3, r3, #3
 80018fa:	440b      	add	r3, r1
 80018fc:	3315      	adds	r3, #21
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	b2da      	uxtb	r2, r3
 8001902:	4b2f      	ldr	r3, [pc, #188]	@ (80019c0 <UnlinkTimer+0xf8>)
 8001904:	701a      	strb	r2, [r3, #0]
 8001906:	e03e      	b.n	8001986 <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001908:	79fa      	ldrb	r2, [r7, #7]
 800190a:	492f      	ldr	r1, [pc, #188]	@ (80019c8 <UnlinkTimer+0x100>)
 800190c:	4613      	mov	r3, r2
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	4413      	add	r3, r2
 8001912:	00db      	lsls	r3, r3, #3
 8001914:	440b      	add	r3, r1
 8001916:	3314      	adds	r3, #20
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 800191c:	79fa      	ldrb	r2, [r7, #7]
 800191e:	492a      	ldr	r1, [pc, #168]	@ (80019c8 <UnlinkTimer+0x100>)
 8001920:	4613      	mov	r3, r2
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	4413      	add	r3, r2
 8001926:	00db      	lsls	r3, r3, #3
 8001928:	440b      	add	r3, r1
 800192a:	3315      	adds	r3, #21
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001930:	79f9      	ldrb	r1, [r7, #7]
 8001932:	7bfa      	ldrb	r2, [r7, #15]
 8001934:	4824      	ldr	r0, [pc, #144]	@ (80019c8 <UnlinkTimer+0x100>)
 8001936:	460b      	mov	r3, r1
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	440b      	add	r3, r1
 800193c:	00db      	lsls	r3, r3, #3
 800193e:	4403      	add	r3, r0
 8001940:	3315      	adds	r3, #21
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	b2d8      	uxtb	r0, r3
 8001946:	4920      	ldr	r1, [pc, #128]	@ (80019c8 <UnlinkTimer+0x100>)
 8001948:	4613      	mov	r3, r2
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	4413      	add	r3, r2
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	440b      	add	r3, r1
 8001952:	3315      	adds	r3, #21
 8001954:	4602      	mov	r2, r0
 8001956:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001958:	7bbb      	ldrb	r3, [r7, #14]
 800195a:	2b06      	cmp	r3, #6
 800195c:	d013      	beq.n	8001986 <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 800195e:	79f9      	ldrb	r1, [r7, #7]
 8001960:	7bba      	ldrb	r2, [r7, #14]
 8001962:	4819      	ldr	r0, [pc, #100]	@ (80019c8 <UnlinkTimer+0x100>)
 8001964:	460b      	mov	r3, r1
 8001966:	005b      	lsls	r3, r3, #1
 8001968:	440b      	add	r3, r1
 800196a:	00db      	lsls	r3, r3, #3
 800196c:	4403      	add	r3, r0
 800196e:	3314      	adds	r3, #20
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	b2d8      	uxtb	r0, r3
 8001974:	4914      	ldr	r1, [pc, #80]	@ (80019c8 <UnlinkTimer+0x100>)
 8001976:	4613      	mov	r3, r2
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	4413      	add	r3, r2
 800197c:	00db      	lsls	r3, r3, #3
 800197e:	440b      	add	r3, r1
 8001980:	3314      	adds	r3, #20
 8001982:	4602      	mov	r2, r0
 8001984:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001986:	79fa      	ldrb	r2, [r7, #7]
 8001988:	490f      	ldr	r1, [pc, #60]	@ (80019c8 <UnlinkTimer+0x100>)
 800198a:	4613      	mov	r3, r2
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	4413      	add	r3, r2
 8001990:	00db      	lsls	r3, r3, #3
 8001992:	440b      	add	r3, r1
 8001994:	330c      	adds	r3, #12
 8001996:	2201      	movs	r2, #1
 8001998:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 800199a:	4b09      	ldr	r3, [pc, #36]	@ (80019c0 <UnlinkTimer+0xf8>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	2b06      	cmp	r3, #6
 80019a2:	d107      	bne.n	80019b4 <UnlinkTimer+0xec>
 80019a4:	79bb      	ldrb	r3, [r7, #6]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d104      	bne.n	80019b4 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80019aa:	4b08      	ldr	r3, [pc, #32]	@ (80019cc <UnlinkTimer+0x104>)
 80019ac:	f04f 32ff 	mov.w	r2, #4294967295
 80019b0:	601a      	str	r2, [r3, #0]
  }

  return;
 80019b2:	bf00      	nop
 80019b4:	bf00      	nop
}
 80019b6:	3714      	adds	r7, #20
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr
 80019c0:	20000168 	.word	0x20000168
 80019c4:	20000169 	.word	0x20000169
 80019c8:	200000d8 	.word	0x200000d8
 80019cc:	2000016c 	.word	0x2000016c

080019d0 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 80019d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a40 <ReturnTimeElapsed+0x70>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019de:	d026      	beq.n	8001a2e <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 80019e0:	f7ff fe02 	bl	80015e8 <ReadRtcSsrValue>
 80019e4:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 80019e6:	4b16      	ldr	r3, [pc, #88]	@ (8001a40 <ReturnTimeElapsed+0x70>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d805      	bhi.n	80019fc <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 80019f0:	4b13      	ldr	r3, [pc, #76]	@ (8001a40 <ReturnTimeElapsed+0x70>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	607b      	str	r3, [r7, #4]
 80019fa:	e00a      	b.n	8001a12 <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 80019fc:	4b11      	ldr	r3, [pc, #68]	@ (8001a44 <ReturnTimeElapsed+0x74>)
 80019fe:	881b      	ldrh	r3, [r3, #0]
 8001a00:	461a      	mov	r2, r3
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001a08:	4b0d      	ldr	r3, [pc, #52]	@ (8001a40 <ReturnTimeElapsed+0x70>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	683a      	ldr	r2, [r7, #0]
 8001a0e:	4413      	add	r3, r2
 8001a10:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001a12:	4b0d      	ldr	r3, [pc, #52]	@ (8001a48 <ReturnTimeElapsed+0x78>)
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	461a      	mov	r2, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	fb02 f303 	mul.w	r3, r2, r3
 8001a1e:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8001a20:	4b0a      	ldr	r3, [pc, #40]	@ (8001a4c <ReturnTimeElapsed+0x7c>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	461a      	mov	r2, r3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	40d3      	lsrs	r3, r2
 8001a2a:	607b      	str	r3, [r7, #4]
 8001a2c:	e001      	b.n	8001a32 <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	b29b      	uxth	r3, r3
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	2000016c 	.word	0x2000016c
 8001a44:	20000174 	.word	0x20000174
 8001a48:	20000172 	.word	0x20000172
 8001a4c:	20000171 	.word	0x20000171

08001a50 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	4603      	mov	r3, r0
 8001a58:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8001a5a:	88fb      	ldrh	r3, [r7, #6]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d108      	bne.n	8001a72 <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001a60:	f7ff fdc2 	bl	80015e8 <ReadRtcSsrValue>
 8001a64:	4603      	mov	r3, r0
 8001a66:	4a21      	ldr	r2, [pc, #132]	@ (8001aec <RestartWakeupCounter+0x9c>)
 8001a68:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001a6a:	2003      	movs	r0, #3
 8001a6c:	f001 fd99 	bl	80035a2 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001a70:	e039      	b.n	8001ae6 <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001a72:	88fb      	ldrh	r3, [r7, #6]
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d803      	bhi.n	8001a80 <RestartWakeupCounter+0x30>
 8001a78:	4b1d      	ldr	r3, [pc, #116]	@ (8001af0 <RestartWakeupCounter+0xa0>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d002      	beq.n	8001a86 <RestartWakeupCounter+0x36>
      Value -= 1;
 8001a80:	88fb      	ldrh	r3, [r7, #6]
 8001a82:	3b01      	subs	r3, #1
 8001a84:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001a86:	bf00      	nop
 8001a88:	4b1a      	ldr	r3, [pc, #104]	@ (8001af4 <RestartWakeupCounter+0xa4>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	f003 0304 	and.w	r3, r3, #4
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d0f8      	beq.n	8001a88 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001a96:	4b17      	ldr	r3, [pc, #92]	@ (8001af4 <RestartWakeupCounter+0xa4>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	b2da      	uxtb	r2, r3
 8001a9e:	4b15      	ldr	r3, [pc, #84]	@ (8001af4 <RestartWakeupCounter+0xa4>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001aa6:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001aa8:	4b13      	ldr	r3, [pc, #76]	@ (8001af8 <RestartWakeupCounter+0xa8>)
 8001aaa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001aae:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001ab0:	2003      	movs	r0, #3
 8001ab2:	f001 fd84 	bl	80035be <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8001ab6:	4b11      	ldr	r3, [pc, #68]	@ (8001afc <RestartWakeupCounter+0xac>)
 8001ab8:	695b      	ldr	r3, [r3, #20]
 8001aba:	0c1b      	lsrs	r3, r3, #16
 8001abc:	041b      	lsls	r3, r3, #16
 8001abe:	88fa      	ldrh	r2, [r7, #6]
 8001ac0:	490e      	ldr	r1, [pc, #56]	@ (8001afc <RestartWakeupCounter+0xac>)
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001ac6:	f7ff fd8f 	bl	80015e8 <ReadRtcSsrValue>
 8001aca:	4603      	mov	r3, r0
 8001acc:	4a07      	ldr	r2, [pc, #28]	@ (8001aec <RestartWakeupCounter+0x9c>)
 8001ace:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8001ad0:	4b08      	ldr	r3, [pc, #32]	@ (8001af4 <RestartWakeupCounter+0xa4>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	689a      	ldr	r2, [r3, #8]
 8001ad6:	4b07      	ldr	r3, [pc, #28]	@ (8001af4 <RestartWakeupCounter+0xa4>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001ade:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001ae0:	f3af 8000 	nop.w
  return ;
 8001ae4:	bf00      	nop
}
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	2000016c 	.word	0x2000016c
 8001af0:	20000171 	.word	0x20000171
 8001af4:	200001b8 	.word	0x200001b8
 8001af8:	58000800 	.word	0x58000800
 8001afc:	40002800 	.word	0x40002800

08001b00 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001b06:	4b45      	ldr	r3, [pc, #276]	@ (8001c1c <RescheduleTimerList+0x11c>)
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b12:	d107      	bne.n	8001b24 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001b14:	bf00      	nop
 8001b16:	4b42      	ldr	r3, [pc, #264]	@ (8001c20 <RescheduleTimerList+0x120>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	f003 0304 	and.w	r3, r3, #4
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d1f8      	bne.n	8001b16 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001b24:	4b3e      	ldr	r3, [pc, #248]	@ (8001c20 <RescheduleTimerList+0x120>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	689a      	ldr	r2, [r3, #8]
 8001b2a:	4b3d      	ldr	r3, [pc, #244]	@ (8001c20 <RescheduleTimerList+0x120>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b32:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8001b34:	4b3b      	ldr	r3, [pc, #236]	@ (8001c24 <RescheduleTimerList+0x124>)
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8001b3a:	7bfa      	ldrb	r2, [r7, #15]
 8001b3c:	493a      	ldr	r1, [pc, #232]	@ (8001c28 <RescheduleTimerList+0x128>)
 8001b3e:	4613      	mov	r3, r2
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	4413      	add	r3, r2
 8001b44:	00db      	lsls	r3, r3, #3
 8001b46:	440b      	add	r3, r1
 8001b48:	3308      	adds	r3, #8
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001b4e:	f7ff ff3f 	bl	80019d0 <ReturnTimeElapsed>
 8001b52:	4603      	mov	r3, r0
 8001b54:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	68ba      	ldr	r2, [r7, #8]
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d205      	bcs.n	8001b6a <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001b62:	4b32      	ldr	r3, [pc, #200]	@ (8001c2c <RescheduleTimerList+0x12c>)
 8001b64:	2201      	movs	r2, #1
 8001b66:	701a      	strb	r2, [r3, #0]
 8001b68:	e04d      	b.n	8001c06 <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001b6a:	88fb      	ldrh	r3, [r7, #6]
 8001b6c:	4a30      	ldr	r2, [pc, #192]	@ (8001c30 <RescheduleTimerList+0x130>)
 8001b6e:	8812      	ldrh	r2, [r2, #0]
 8001b70:	b292      	uxth	r2, r2
 8001b72:	4413      	add	r3, r2
 8001b74:	461a      	mov	r2, r3
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d906      	bls.n	8001b8a <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8001b7c:	4b2c      	ldr	r3, [pc, #176]	@ (8001c30 <RescheduleTimerList+0x130>)
 8001b7e:	881b      	ldrh	r3, [r3, #0]
 8001b80:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001b82:	4b2a      	ldr	r3, [pc, #168]	@ (8001c2c <RescheduleTimerList+0x12c>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	701a      	strb	r2, [r3, #0]
 8001b88:	e03d      	b.n	8001c06 <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	b29a      	uxth	r2, r3
 8001b8e:	88fb      	ldrh	r3, [r7, #6]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001b94:	4b25      	ldr	r3, [pc, #148]	@ (8001c2c <RescheduleTimerList+0x12c>)
 8001b96:	2201      	movs	r2, #1
 8001b98:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001b9a:	e034      	b.n	8001c06 <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8001b9c:	7bfa      	ldrb	r2, [r7, #15]
 8001b9e:	4922      	ldr	r1, [pc, #136]	@ (8001c28 <RescheduleTimerList+0x128>)
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	4413      	add	r3, r2
 8001ba6:	00db      	lsls	r3, r3, #3
 8001ba8:	440b      	add	r3, r1
 8001baa:	3308      	adds	r3, #8
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	88fb      	ldrh	r3, [r7, #6]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d20a      	bcs.n	8001bca <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8001bb4:	7bfa      	ldrb	r2, [r7, #15]
 8001bb6:	491c      	ldr	r1, [pc, #112]	@ (8001c28 <RescheduleTimerList+0x128>)
 8001bb8:	4613      	mov	r3, r2
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	4413      	add	r3, r2
 8001bbe:	00db      	lsls	r3, r3, #3
 8001bc0:	440b      	add	r3, r1
 8001bc2:	3308      	adds	r3, #8
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	e013      	b.n	8001bf2 <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8001bca:	7bfa      	ldrb	r2, [r7, #15]
 8001bcc:	4916      	ldr	r1, [pc, #88]	@ (8001c28 <RescheduleTimerList+0x128>)
 8001bce:	4613      	mov	r3, r2
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	4413      	add	r3, r2
 8001bd4:	00db      	lsls	r3, r3, #3
 8001bd6:	440b      	add	r3, r1
 8001bd8:	3308      	adds	r3, #8
 8001bda:	6819      	ldr	r1, [r3, #0]
 8001bdc:	88fb      	ldrh	r3, [r7, #6]
 8001bde:	7bfa      	ldrb	r2, [r7, #15]
 8001be0:	1ac9      	subs	r1, r1, r3
 8001be2:	4811      	ldr	r0, [pc, #68]	@ (8001c28 <RescheduleTimerList+0x128>)
 8001be4:	4613      	mov	r3, r2
 8001be6:	005b      	lsls	r3, r3, #1
 8001be8:	4413      	add	r3, r2
 8001bea:	00db      	lsls	r3, r3, #3
 8001bec:	4403      	add	r3, r0
 8001bee:	3308      	adds	r3, #8
 8001bf0:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8001bf2:	7bfa      	ldrb	r2, [r7, #15]
 8001bf4:	490c      	ldr	r1, [pc, #48]	@ (8001c28 <RescheduleTimerList+0x128>)
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	4413      	add	r3, r2
 8001bfc:	00db      	lsls	r3, r3, #3
 8001bfe:	440b      	add	r3, r1
 8001c00:	3315      	adds	r3, #21
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001c06:	7bfb      	ldrb	r3, [r7, #15]
 8001c08:	2b06      	cmp	r3, #6
 8001c0a:	d1c7      	bne.n	8001b9c <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8001c0c:	89bb      	ldrh	r3, [r7, #12]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff ff1e 	bl	8001a50 <RestartWakeupCounter>

  return ;
 8001c14:	bf00      	nop
}
 8001c16:	3710      	adds	r7, #16
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40002800 	.word	0x40002800
 8001c20:	200001b8 	.word	0x200001b8
 8001c24:	20000168 	.word	0x20000168
 8001c28:	200000d8 	.word	0x200000d8
 8001c2c:	20000170 	.word	0x20000170
 8001c30:	20000176 	.word	0x20000176

08001c34 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08a      	sub	sp, #40	@ 0x28
 8001c38:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c3a:	f3ef 8310 	mrs	r3, PRIMASK
 8001c3e:	617b      	str	r3, [r7, #20]
  return(result);
 8001c40:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001c42:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8001c44:	b672      	cpsid	i
}
 8001c46:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001c48:	4b59      	ldr	r3, [pc, #356]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	22ca      	movs	r2, #202	@ 0xca
 8001c4e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001c50:	4b57      	ldr	r3, [pc, #348]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2253      	movs	r2, #83	@ 0x53
 8001c56:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8001c58:	4b55      	ldr	r3, [pc, #340]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	689a      	ldr	r2, [r3, #8]
 8001c5e:	4b54      	ldr	r3, [pc, #336]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c66:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8001c68:	4b52      	ldr	r3, [pc, #328]	@ (8001db4 <HW_TS_RTC_Wakeup_Handler+0x180>)
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8001c70:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c74:	4950      	ldr	r1, [pc, #320]	@ (8001db8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001c76:	4613      	mov	r3, r2
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	4413      	add	r3, r2
 8001c7c:	00db      	lsls	r3, r3, #3
 8001c7e:	440b      	add	r3, r1
 8001c80:	330c      	adds	r3, #12
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	d16e      	bne.n	8001d68 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8001c8a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c8e:	494a      	ldr	r1, [pc, #296]	@ (8001db8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001c90:	4613      	mov	r3, r2
 8001c92:	005b      	lsls	r3, r3, #1
 8001c94:	4413      	add	r3, r2
 8001c96:	00db      	lsls	r3, r3, #3
 8001c98:	440b      	add	r3, r1
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8001c9e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001ca2:	4945      	ldr	r1, [pc, #276]	@ (8001db8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	4413      	add	r3, r2
 8001caa:	00db      	lsls	r3, r3, #3
 8001cac:	440b      	add	r3, r1
 8001cae:	3310      	adds	r3, #16
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8001cb4:	4b41      	ldr	r3, [pc, #260]	@ (8001dbc <HW_TS_RTC_Wakeup_Handler+0x188>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d04c      	beq.n	8001d58 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8001cbe:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001cc2:	493d      	ldr	r1, [pc, #244]	@ (8001db8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	4413      	add	r3, r2
 8001cca:	00db      	lsls	r3, r3, #3
 8001ccc:	440b      	add	r3, r1
 8001cce:	330d      	adds	r3, #13
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d124      	bne.n	8001d22 <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8001cd8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001cdc:	2101      	movs	r1, #1
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff fdf2 	bl	80018c8 <UnlinkTimer>
 8001ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce6:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	f383 8810 	msr	PRIMASK, r3
}
 8001cee:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8001cf0:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001cf4:	4930      	ldr	r1, [pc, #192]	@ (8001db8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001cf6:	4613      	mov	r3, r2
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	4413      	add	r3, r2
 8001cfc:	00db      	lsls	r3, r3, #3
 8001cfe:	440b      	add	r3, r1
 8001d00:	3304      	adds	r3, #4
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d08:	4611      	mov	r1, r2
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f000 fa32 	bl	8002174 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001d10:	4b27      	ldr	r3, [pc, #156]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	22ca      	movs	r2, #202	@ 0xca
 8001d16:	625a      	str	r2, [r3, #36]	@ 0x24
 8001d18:	4b25      	ldr	r3, [pc, #148]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2253      	movs	r2, #83	@ 0x53
 8001d1e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001d20:	e012      	b.n	8001d48 <HW_TS_RTC_Wakeup_Handler+0x114>
 8001d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d24:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	f383 8810 	msr	PRIMASK, r3
}
 8001d2c:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8001d2e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d32:	4618      	mov	r0, r3
 8001d34:	f000 f99a 	bl	800206c <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001d38:	4b1d      	ldr	r3, [pc, #116]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	22ca      	movs	r2, #202	@ 0xca
 8001d3e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001d40:	4b1b      	ldr	r3, [pc, #108]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2253      	movs	r2, #83	@ 0x53
 8001d46:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8001d48:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d4c:	69fa      	ldr	r2, [r7, #28]
 8001d4e:	4619      	mov	r1, r3
 8001d50:	69b8      	ldr	r0, [r7, #24]
 8001d52:	f000 fa95 	bl	8002280 <HW_TS_RTC_Int_AppNot>
 8001d56:	e022      	b.n	8001d9e <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8001d58:	f7ff fed2 	bl	8001b00 <RescheduleTimerList>
 8001d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	f383 8810 	msr	PRIMASK, r3
}
 8001d66:	e01a      	b.n	8001d9e <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001d68:	bf00      	nop
 8001d6a:	4b11      	ldr	r3, [pc, #68]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	f003 0304 	and.w	r3, r3, #4
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d0f8      	beq.n	8001d6a <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001d78:	4b0d      	ldr	r3, [pc, #52]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	b2da      	uxtb	r2, r3
 8001d80:	4b0b      	ldr	r3, [pc, #44]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001d88:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc0 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8001d8c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001d90:	60da      	str	r2, [r3, #12]
 8001d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d94:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f383 8810 	msr	PRIMASK, r3
}
 8001d9c:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001d9e:	4b04      	ldr	r3, [pc, #16]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	22ff      	movs	r2, #255	@ 0xff
 8001da4:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 8001da6:	bf00      	nop
}
 8001da8:	3728      	adds	r7, #40	@ 0x28
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	200001b8 	.word	0x200001b8
 8001db4:	20000168 	.word	0x20000168
 8001db8:	200000d8 	.word	0x200000d8
 8001dbc:	20000170 	.word	0x20000170
 8001dc0:	58000800 	.word	0x58000800

08001dc4 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b088      	sub	sp, #32
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	4603      	mov	r3, r0
 8001dcc:	6039      	str	r1, [r7, #0]
 8001dce:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001dd0:	4b5e      	ldr	r3, [pc, #376]	@ (8001f4c <HW_TS_Init+0x188>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	22ca      	movs	r2, #202	@ 0xca
 8001dd6:	625a      	str	r2, [r3, #36]	@ 0x24
 8001dd8:	4b5c      	ldr	r3, [pc, #368]	@ (8001f4c <HW_TS_Init+0x188>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2253      	movs	r2, #83	@ 0x53
 8001dde:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8001de0:	4b5b      	ldr	r3, [pc, #364]	@ (8001f50 <HW_TS_Init+0x18c>)
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	4a5a      	ldr	r2, [pc, #360]	@ (8001f50 <HW_TS_Init+0x18c>)
 8001de6:	f043 0320 	orr.w	r3, r3, #32
 8001dea:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8001dec:	4b58      	ldr	r3, [pc, #352]	@ (8001f50 <HW_TS_Init+0x18c>)
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	f003 0307 	and.w	r3, r3, #7
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	f1c3 0304 	rsb	r3, r3, #4
 8001dfc:	b2da      	uxtb	r2, r3
 8001dfe:	4b55      	ldr	r3, [pc, #340]	@ (8001f54 <HW_TS_Init+0x190>)
 8001e00:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8001e02:	4b53      	ldr	r3, [pc, #332]	@ (8001f50 <HW_TS_Init+0x18c>)
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001e0a:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 8001e0e:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e10:	693a      	ldr	r2, [r7, #16]
 8001e12:	fa92 f2a2 	rbit	r2, r2
 8001e16:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e18:	68fa      	ldr	r2, [r7, #12]
 8001e1a:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001e1c:	697a      	ldr	r2, [r7, #20]
 8001e1e:	2a00      	cmp	r2, #0
 8001e20:	d101      	bne.n	8001e26 <HW_TS_Init+0x62>
  {
    return 32U;
 8001e22:	2220      	movs	r2, #32
 8001e24:	e003      	b.n	8001e2e <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8001e26:	697a      	ldr	r2, [r7, #20]
 8001e28:	fab2 f282 	clz	r2, r2
 8001e2c:	b2d2      	uxtb	r2, r2
 8001e2e:	40d3      	lsrs	r3, r2
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	3301      	adds	r3, #1
 8001e34:	b2da      	uxtb	r2, r3
 8001e36:	4b48      	ldr	r3, [pc, #288]	@ (8001f58 <HW_TS_Init+0x194>)
 8001e38:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8001e3a:	4b45      	ldr	r3, [pc, #276]	@ (8001f50 <HW_TS_Init+0x18c>)
 8001e3c:	691b      	ldr	r3, [r3, #16]
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	3301      	adds	r3, #1
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	4b44      	ldr	r3, [pc, #272]	@ (8001f5c <HW_TS_Init+0x198>)
 8001e4c:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8001e4e:	4b43      	ldr	r3, [pc, #268]	@ (8001f5c <HW_TS_Init+0x198>)
 8001e50:	881b      	ldrh	r3, [r3, #0]
 8001e52:	3b01      	subs	r3, #1
 8001e54:	4a40      	ldr	r2, [pc, #256]	@ (8001f58 <HW_TS_Init+0x194>)
 8001e56:	7812      	ldrb	r2, [r2, #0]
 8001e58:	fb02 f303 	mul.w	r3, r2, r3
 8001e5c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001e60:	4a3c      	ldr	r2, [pc, #240]	@ (8001f54 <HW_TS_Init+0x190>)
 8001e62:	7812      	ldrb	r2, [r2, #0]
 8001e64:	40d3      	lsrs	r3, r2
 8001e66:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8001e68:	69bb      	ldr	r3, [r7, #24]
 8001e6a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d904      	bls.n	8001e7c <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8001e72:	4b3b      	ldr	r3, [pc, #236]	@ (8001f60 <HW_TS_Init+0x19c>)
 8001e74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e78:	801a      	strh	r2, [r3, #0]
 8001e7a:	e003      	b.n	8001e84 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	b29a      	uxth	r2, r3
 8001e80:	4b37      	ldr	r3, [pc, #220]	@ (8001f60 <HW_TS_Init+0x19c>)
 8001e82:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001e84:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001e88:	f7ff fb9c 	bl	80015c4 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001e8c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001e90:	f7ff fb84 	bl	800159c <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8001e94:	79fb      	ldrb	r3, [r7, #7]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d13d      	bne.n	8001f16 <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001e9a:	4b32      	ldr	r3, [pc, #200]	@ (8001f64 <HW_TS_Init+0x1a0>)
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001ea0:	4b31      	ldr	r3, [pc, #196]	@ (8001f68 <HW_TS_Init+0x1a4>)
 8001ea2:	f04f 32ff 	mov.w	r2, #4294967295
 8001ea6:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	77fb      	strb	r3, [r7, #31]
 8001eac:	e00c      	b.n	8001ec8 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8001eae:	7ffa      	ldrb	r2, [r7, #31]
 8001eb0:	492e      	ldr	r1, [pc, #184]	@ (8001f6c <HW_TS_Init+0x1a8>)
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	005b      	lsls	r3, r3, #1
 8001eb6:	4413      	add	r3, r2
 8001eb8:	00db      	lsls	r3, r3, #3
 8001eba:	440b      	add	r3, r1
 8001ebc:	330c      	adds	r3, #12
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001ec2:	7ffb      	ldrb	r3, [r7, #31]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	77fb      	strb	r3, [r7, #31]
 8001ec8:	7ffb      	ldrb	r3, [r7, #31]
 8001eca:	2b05      	cmp	r3, #5
 8001ecc:	d9ef      	bls.n	8001eae <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8001ece:	4b28      	ldr	r3, [pc, #160]	@ (8001f70 <HW_TS_Init+0x1ac>)
 8001ed0:	2206      	movs	r2, #6
 8001ed2:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8001ed4:	4b1d      	ldr	r3, [pc, #116]	@ (8001f4c <HW_TS_Init+0x188>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	689a      	ldr	r2, [r3, #8]
 8001eda:	4b1c      	ldr	r3, [pc, #112]	@ (8001f4c <HW_TS_Init+0x188>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ee2:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8001ee4:	4b19      	ldr	r3, [pc, #100]	@ (8001f4c <HW_TS_Init+0x188>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	b2da      	uxtb	r2, r3
 8001eec:	4b17      	ldr	r3, [pc, #92]	@ (8001f4c <HW_TS_Init+0x188>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001ef4:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8001ef6:	4b1f      	ldr	r3, [pc, #124]	@ (8001f74 <HW_TS_Init+0x1b0>)
 8001ef8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001efc:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8001efe:	2003      	movs	r0, #3
 8001f00:	f001 fb5d 	bl	80035be <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8001f04:	4b11      	ldr	r3, [pc, #68]	@ (8001f4c <HW_TS_Init+0x188>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	689a      	ldr	r2, [r3, #8]
 8001f0a:	4b10      	ldr	r3, [pc, #64]	@ (8001f4c <HW_TS_Init+0x188>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001f12:	609a      	str	r2, [r3, #8]
 8001f14:	e009      	b.n	8001f2a <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8001f16:	4b0d      	ldr	r3, [pc, #52]	@ (8001f4c <HW_TS_Init+0x188>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d002      	beq.n	8001f2a <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001f24:	2003      	movs	r0, #3
 8001f26:	f001 fb3c 	bl	80035a2 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001f2a:	4b08      	ldr	r3, [pc, #32]	@ (8001f4c <HW_TS_Init+0x188>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	22ff      	movs	r2, #255	@ 0xff
 8001f30:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8001f32:	2200      	movs	r2, #0
 8001f34:	2103      	movs	r1, #3
 8001f36:	2003      	movs	r0, #3
 8001f38:	f001 faf1 	bl	800351e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001f3c:	2003      	movs	r0, #3
 8001f3e:	f001 fb08 	bl	8003552 <HAL_NVIC_EnableIRQ>

  return;
 8001f42:	bf00      	nop
}
 8001f44:	3720      	adds	r7, #32
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	200001b8 	.word	0x200001b8
 8001f50:	40002800 	.word	0x40002800
 8001f54:	20000171 	.word	0x20000171
 8001f58:	20000172 	.word	0x20000172
 8001f5c:	20000174 	.word	0x20000174
 8001f60:	20000176 	.word	0x20000176
 8001f64:	20000170 	.word	0x20000170
 8001f68:	2000016c 	.word	0x2000016c
 8001f6c:	200000d8 	.word	0x200000d8
 8001f70:	20000168 	.word	0x20000168
 8001f74:	58000800 	.word	0x58000800

08001f78 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b08b      	sub	sp, #44	@ 0x2c
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	603b      	str	r3, [r7, #0]
 8001f84:	4613      	mov	r3, r2
 8001f86:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f8e:	f3ef 8310 	mrs	r3, PRIMASK
 8001f92:	61fb      	str	r3, [r7, #28]
  return(result);
 8001f94:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001f96:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8001f98:	b672      	cpsid	i
}
 8001f9a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8001f9c:	e004      	b.n	8001fa8 <HW_TS_Create+0x30>
  {
    loop++;
 8001f9e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8001fa8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001fac:	2b05      	cmp	r3, #5
 8001fae:	d80c      	bhi.n	8001fca <HW_TS_Create+0x52>
 8001fb0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001fb4:	492c      	ldr	r1, [pc, #176]	@ (8002068 <HW_TS_Create+0xf0>)
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	4413      	add	r3, r2
 8001fbc:	00db      	lsls	r3, r3, #3
 8001fbe:	440b      	add	r3, r1
 8001fc0:	330c      	adds	r3, #12
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d1e9      	bne.n	8001f9e <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001fca:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001fce:	2b06      	cmp	r3, #6
 8001fd0:	d038      	beq.n	8002044 <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 8001fd2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001fd6:	4924      	ldr	r1, [pc, #144]	@ (8002068 <HW_TS_Create+0xf0>)
 8001fd8:	4613      	mov	r3, r2
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	4413      	add	r3, r2
 8001fde:	00db      	lsls	r3, r3, #3
 8001fe0:	440b      	add	r3, r1
 8001fe2:	330c      	adds	r3, #12
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	701a      	strb	r2, [r3, #0]
 8001fe8:	6a3b      	ldr	r3, [r7, #32]
 8001fea:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	f383 8810 	msr	PRIMASK, r3
}
 8001ff2:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 8001ff4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001ff8:	491b      	ldr	r1, [pc, #108]	@ (8002068 <HW_TS_Create+0xf0>)
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	4413      	add	r3, r2
 8002000:	00db      	lsls	r3, r3, #3
 8002002:	440b      	add	r3, r1
 8002004:	3310      	adds	r3, #16
 8002006:	68fa      	ldr	r2, [r7, #12]
 8002008:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 800200a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800200e:	4916      	ldr	r1, [pc, #88]	@ (8002068 <HW_TS_Create+0xf0>)
 8002010:	4613      	mov	r3, r2
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	4413      	add	r3, r2
 8002016:	00db      	lsls	r3, r3, #3
 8002018:	440b      	add	r3, r1
 800201a:	330d      	adds	r3, #13
 800201c:	79fa      	ldrb	r2, [r7, #7]
 800201e:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 8002020:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002024:	4910      	ldr	r1, [pc, #64]	@ (8002068 <HW_TS_Create+0xf0>)
 8002026:	4613      	mov	r3, r2
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	4413      	add	r3, r2
 800202c:	00db      	lsls	r3, r3, #3
 800202e:	440b      	add	r3, r1
 8002030:	683a      	ldr	r2, [r7, #0]
 8002032:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800203a:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 800203c:	2300      	movs	r3, #0
 800203e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002042:	e008      	b.n	8002056 <HW_TS_Create+0xde>
 8002044:	6a3b      	ldr	r3, [r7, #32]
 8002046:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	f383 8810 	msr	PRIMASK, r3
}
 800204e:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 8002050:	2301      	movs	r3, #1
 8002052:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return(localreturnstatus);
 8002056:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800205a:	4618      	mov	r0, r3
 800205c:	372c      	adds	r7, #44	@ 0x2c
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	200000d8 	.word	0x200000d8

0800206c <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002076:	f3ef 8310 	mrs	r3, PRIMASK
 800207a:	60fb      	str	r3, [r7, #12]
  return(result);
 800207c:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800207e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002080:	b672      	cpsid	i
}
 8002082:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002084:	2003      	movs	r0, #3
 8002086:	f001 fa72 	bl	800356e <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800208a:	4b34      	ldr	r3, [pc, #208]	@ (800215c <HW_TS_Stop+0xf0>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	22ca      	movs	r2, #202	@ 0xca
 8002090:	625a      	str	r2, [r3, #36]	@ 0x24
 8002092:	4b32      	ldr	r3, [pc, #200]	@ (800215c <HW_TS_Stop+0xf0>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	2253      	movs	r2, #83	@ 0x53
 8002098:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 800209a:	79fa      	ldrb	r2, [r7, #7]
 800209c:	4930      	ldr	r1, [pc, #192]	@ (8002160 <HW_TS_Stop+0xf4>)
 800209e:	4613      	mov	r3, r2
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	4413      	add	r3, r2
 80020a4:	00db      	lsls	r3, r3, #3
 80020a6:	440b      	add	r3, r1
 80020a8:	330c      	adds	r3, #12
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b02      	cmp	r3, #2
 80020b0:	d142      	bne.n	8002138 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 80020b2:	79fb      	ldrb	r3, [r7, #7]
 80020b4:	2100      	movs	r1, #0
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7ff fc06 	bl	80018c8 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 80020bc:	4b29      	ldr	r3, [pc, #164]	@ (8002164 <HW_TS_Stop+0xf8>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80020c2:	7cfb      	ldrb	r3, [r7, #19]
 80020c4:	2b06      	cmp	r3, #6
 80020c6:	d12f      	bne.n	8002128 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80020c8:	4b27      	ldr	r3, [pc, #156]	@ (8002168 <HW_TS_Stop+0xfc>)
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020d4:	d107      	bne.n	80020e6 <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 80020d6:	bf00      	nop
 80020d8:	4b20      	ldr	r3, [pc, #128]	@ (800215c <HW_TS_Stop+0xf0>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	f003 0304 	and.w	r3, r3, #4
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d1f8      	bne.n	80020d8 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 80020e6:	4b1d      	ldr	r3, [pc, #116]	@ (800215c <HW_TS_Stop+0xf0>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	689a      	ldr	r2, [r3, #8]
 80020ec:	4b1b      	ldr	r3, [pc, #108]	@ (800215c <HW_TS_Stop+0xf0>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80020f4:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80020f6:	bf00      	nop
 80020f8:	4b18      	ldr	r3, [pc, #96]	@ (800215c <HW_TS_Stop+0xf0>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	f003 0304 	and.w	r3, r3, #4
 8002102:	2b00      	cmp	r3, #0
 8002104:	d0f8      	beq.n	80020f8 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002106:	4b15      	ldr	r3, [pc, #84]	@ (800215c <HW_TS_Stop+0xf0>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	68db      	ldr	r3, [r3, #12]
 800210c:	b2da      	uxtb	r2, r3
 800210e:	4b13      	ldr	r3, [pc, #76]	@ (800215c <HW_TS_Stop+0xf0>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002116:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002118:	4b14      	ldr	r3, [pc, #80]	@ (800216c <HW_TS_Stop+0x100>)
 800211a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800211e:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002120:	2003      	movs	r0, #3
 8002122:	f001 fa4c 	bl	80035be <HAL_NVIC_ClearPendingIRQ>
 8002126:	e007      	b.n	8002138 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002128:	4b11      	ldr	r3, [pc, #68]	@ (8002170 <HW_TS_Stop+0x104>)
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	b2db      	uxtb	r3, r3
 800212e:	7cfa      	ldrb	r2, [r7, #19]
 8002130:	429a      	cmp	r2, r3
 8002132:	d001      	beq.n	8002138 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 8002134:	f7ff fce4 	bl	8001b00 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002138:	4b08      	ldr	r3, [pc, #32]	@ (800215c <HW_TS_Stop+0xf0>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	22ff      	movs	r2, #255	@ 0xff
 800213e:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002140:	2003      	movs	r0, #3
 8002142:	f001 fa06 	bl	8003552 <HAL_NVIC_EnableIRQ>
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	f383 8810 	msr	PRIMASK, r3
}
 8002150:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8002152:	bf00      	nop
}
 8002154:	3718      	adds	r7, #24
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	200001b8 	.word	0x200001b8
 8002160:	200000d8 	.word	0x200000d8
 8002164:	20000168 	.word	0x20000168
 8002168:	40002800 	.word	0x40002800
 800216c:	58000800 	.word	0x58000800
 8002170:	20000169 	.word	0x20000169

08002174 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b086      	sub	sp, #24
 8002178:	af00      	add	r7, sp, #0
 800217a:	4603      	mov	r3, r0
 800217c:	6039      	str	r1, [r7, #0]
 800217e:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002180:	79fa      	ldrb	r2, [r7, #7]
 8002182:	493b      	ldr	r1, [pc, #236]	@ (8002270 <HW_TS_Start+0xfc>)
 8002184:	4613      	mov	r3, r2
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	4413      	add	r3, r2
 800218a:	00db      	lsls	r3, r3, #3
 800218c:	440b      	add	r3, r1
 800218e:	330c      	adds	r3, #12
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	b2db      	uxtb	r3, r3
 8002194:	2b02      	cmp	r3, #2
 8002196:	d103      	bne.n	80021a0 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8002198:	79fb      	ldrb	r3, [r7, #7]
 800219a:	4618      	mov	r0, r3
 800219c:	f7ff ff66 	bl	800206c <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021a0:	f3ef 8310 	mrs	r3, PRIMASK
 80021a4:	60fb      	str	r3, [r7, #12]
  return(result);
 80021a6:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80021a8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80021aa:	b672      	cpsid	i
}
 80021ac:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80021ae:	2003      	movs	r0, #3
 80021b0:	f001 f9dd 	bl	800356e <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80021b4:	4b2f      	ldr	r3, [pc, #188]	@ (8002274 <HW_TS_Start+0x100>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	22ca      	movs	r2, #202	@ 0xca
 80021ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80021bc:	4b2d      	ldr	r3, [pc, #180]	@ (8002274 <HW_TS_Start+0x100>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2253      	movs	r2, #83	@ 0x53
 80021c2:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 80021c4:	79fa      	ldrb	r2, [r7, #7]
 80021c6:	492a      	ldr	r1, [pc, #168]	@ (8002270 <HW_TS_Start+0xfc>)
 80021c8:	4613      	mov	r3, r2
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	4413      	add	r3, r2
 80021ce:	00db      	lsls	r3, r3, #3
 80021d0:	440b      	add	r3, r1
 80021d2:	330c      	adds	r3, #12
 80021d4:	2202      	movs	r2, #2
 80021d6:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 80021d8:	79fa      	ldrb	r2, [r7, #7]
 80021da:	4925      	ldr	r1, [pc, #148]	@ (8002270 <HW_TS_Start+0xfc>)
 80021dc:	4613      	mov	r3, r2
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	4413      	add	r3, r2
 80021e2:	00db      	lsls	r3, r3, #3
 80021e4:	440b      	add	r3, r1
 80021e6:	3308      	adds	r3, #8
 80021e8:	683a      	ldr	r2, [r7, #0]
 80021ea:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 80021ec:	79fa      	ldrb	r2, [r7, #7]
 80021ee:	4920      	ldr	r1, [pc, #128]	@ (8002270 <HW_TS_Start+0xfc>)
 80021f0:	4613      	mov	r3, r2
 80021f2:	005b      	lsls	r3, r3, #1
 80021f4:	4413      	add	r3, r2
 80021f6:	00db      	lsls	r3, r3, #3
 80021f8:	440b      	add	r3, r1
 80021fa:	3304      	adds	r3, #4
 80021fc:	683a      	ldr	r2, [r7, #0]
 80021fe:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8002200:	79fb      	ldrb	r3, [r7, #7]
 8002202:	4618      	mov	r0, r3
 8002204:	f7ff fab6 	bl	8001774 <linkTimer>
 8002208:	4603      	mov	r3, r0
 800220a:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 800220c:	4b1a      	ldr	r3, [pc, #104]	@ (8002278 <HW_TS_Start+0x104>)
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002212:	4b1a      	ldr	r3, [pc, #104]	@ (800227c <HW_TS_Start+0x108>)
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	b2db      	uxtb	r3, r3
 8002218:	7c7a      	ldrb	r2, [r7, #17]
 800221a:	429a      	cmp	r2, r3
 800221c:	d002      	beq.n	8002224 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 800221e:	f7ff fc6f 	bl	8001b00 <RescheduleTimerList>
 8002222:	e013      	b.n	800224c <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8002224:	79fa      	ldrb	r2, [r7, #7]
 8002226:	4912      	ldr	r1, [pc, #72]	@ (8002270 <HW_TS_Start+0xfc>)
 8002228:	4613      	mov	r3, r2
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	4413      	add	r3, r2
 800222e:	00db      	lsls	r3, r3, #3
 8002230:	440b      	add	r3, r1
 8002232:	3308      	adds	r3, #8
 8002234:	6819      	ldr	r1, [r3, #0]
 8002236:	8a7b      	ldrh	r3, [r7, #18]
 8002238:	79fa      	ldrb	r2, [r7, #7]
 800223a:	1ac9      	subs	r1, r1, r3
 800223c:	480c      	ldr	r0, [pc, #48]	@ (8002270 <HW_TS_Start+0xfc>)
 800223e:	4613      	mov	r3, r2
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	4413      	add	r3, r2
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	4403      	add	r3, r0
 8002248:	3308      	adds	r3, #8
 800224a:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800224c:	4b09      	ldr	r3, [pc, #36]	@ (8002274 <HW_TS_Start+0x100>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	22ff      	movs	r2, #255	@ 0xff
 8002252:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002254:	2003      	movs	r0, #3
 8002256:	f001 f97c 	bl	8003552 <HAL_NVIC_EnableIRQ>
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	f383 8810 	msr	PRIMASK, r3
}
 8002264:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8002266:	bf00      	nop
}
 8002268:	3718      	adds	r7, #24
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	200000d8 	.word	0x200000d8
 8002274:	200001b8 	.word	0x200001b8
 8002278:	20000168 	.word	0x20000168
 800227c:	20000169 	.word	0x20000169

08002280 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	460b      	mov	r3, r1
 800228a:	607a      	str	r2, [r7, #4]
 800228c:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4798      	blx	r3

  return;
 8002292:	bf00      	nop
}
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
	...

0800229c <HW_UART_Transmit_DMA>:

    return hw_status;
}

hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	60b9      	str	r1, [r7, #8]
 80022a4:	607b      	str	r3, [r7, #4]
 80022a6:	4603      	mov	r3, r0
 80022a8:	73fb      	strb	r3, [r7, #15]
 80022aa:	4613      	mov	r3, r2
 80022ac:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef hal_status = HAL_OK;
 80022ae:	2300      	movs	r3, #0
 80022b0:	75fb      	strb	r3, [r7, #23]
    hw_status_t hw_status = hw_uart_ok;
 80022b2:	2300      	movs	r3, #0
 80022b4:	75bb      	strb	r3, [r7, #22]

    switch (hw_uart_id)
 80022b6:	7bfb      	ldrb	r3, [r7, #15]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d10e      	bne.n	80022da <HW_UART_Transmit_DMA+0x3e>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case hw_uart1:
            HW_huart1TxCb = cb;
 80022bc:	4a17      	ldr	r2, [pc, #92]	@ (800231c <HW_UART_Transmit_DMA+0x80>)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6013      	str	r3, [r2, #0]
            huart1.Instance = USART1;
 80022c2:	4b17      	ldr	r3, [pc, #92]	@ (8002320 <HW_UART_Transmit_DMA+0x84>)
 80022c4:	4a17      	ldr	r2, [pc, #92]	@ (8002324 <HW_UART_Transmit_DMA+0x88>)
 80022c6:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 80022c8:	89bb      	ldrh	r3, [r7, #12]
 80022ca:	461a      	mov	r2, r3
 80022cc:	68b9      	ldr	r1, [r7, #8]
 80022ce:	4814      	ldr	r0, [pc, #80]	@ (8002320 <HW_UART_Transmit_DMA+0x84>)
 80022d0:	f005 fc40 	bl	8007b54 <HAL_UART_Transmit_DMA>
 80022d4:	4603      	mov	r3, r0
 80022d6:	75fb      	strb	r3, [r7, #23]
            break;
 80022d8:	e000      	b.n	80022dc <HW_UART_Transmit_DMA+0x40>
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
            break;
#endif

        default:
            break;
 80022da:	bf00      	nop
    }

    switch (hal_status)
 80022dc:	7dfb      	ldrb	r3, [r7, #23]
 80022de:	2b03      	cmp	r3, #3
 80022e0:	d816      	bhi.n	8002310 <HW_UART_Transmit_DMA+0x74>
 80022e2:	a201      	add	r2, pc, #4	@ (adr r2, 80022e8 <HW_UART_Transmit_DMA+0x4c>)
 80022e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022e8:	080022f9 	.word	0x080022f9
 80022ec:	080022ff 	.word	0x080022ff
 80022f0:	08002305 	.word	0x08002305
 80022f4:	0800230b 	.word	0x0800230b
    {
        case HAL_OK:
            hw_status = hw_uart_ok;
 80022f8:	2300      	movs	r3, #0
 80022fa:	75bb      	strb	r3, [r7, #22]
            break;
 80022fc:	e009      	b.n	8002312 <HW_UART_Transmit_DMA+0x76>

        case HAL_ERROR:
            hw_status = hw_uart_error;
 80022fe:	2301      	movs	r3, #1
 8002300:	75bb      	strb	r3, [r7, #22]
            break;
 8002302:	e006      	b.n	8002312 <HW_UART_Transmit_DMA+0x76>

        case HAL_BUSY:
            hw_status = hw_uart_busy;
 8002304:	2302      	movs	r3, #2
 8002306:	75bb      	strb	r3, [r7, #22]
            break;
 8002308:	e003      	b.n	8002312 <HW_UART_Transmit_DMA+0x76>

        case HAL_TIMEOUT:
            hw_status = hw_uart_to;
 800230a:	2303      	movs	r3, #3
 800230c:	75bb      	strb	r3, [r7, #22]
            break;
 800230e:	e000      	b.n	8002312 <HW_UART_Transmit_DMA+0x76>

        default:
            break;
 8002310:	bf00      	nop
    }

    return hw_status;
 8002312:	7dbb      	ldrb	r3, [r7, #22]
}
 8002314:	4618      	mov	r0, r3
 8002316:	3718      	adds	r7, #24
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	20000178 	.word	0x20000178
 8002320:	200001dc 	.word	0x200001dc
 8002324:	40013800 	.word	0x40013800

08002328 <HAL_UART_TxCpltCallback>:

    return;
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	461a      	mov	r2, r3
 8002336:	4b09      	ldr	r3, [pc, #36]	@ (800235c <HAL_UART_TxCpltCallback+0x34>)
 8002338:	429a      	cmp	r2, r3
 800233a:	d107      	bne.n	800234c <HAL_UART_TxCpltCallback+0x24>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1TxCb)
 800233c:	4b08      	ldr	r3, [pc, #32]	@ (8002360 <HAL_UART_TxCpltCallback+0x38>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d005      	beq.n	8002350 <HAL_UART_TxCpltCallback+0x28>
            {
                HW_huart1TxCb();
 8002344:	4b06      	ldr	r3, [pc, #24]	@ (8002360 <HAL_UART_TxCpltCallback+0x38>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4798      	blx	r3
            }
            break;
 800234a:	e001      	b.n	8002350 <HAL_UART_TxCpltCallback+0x28>
            }
            break;
#endif

        default:
            break;
 800234c:	bf00      	nop
 800234e:	e000      	b.n	8002352 <HAL_UART_TxCpltCallback+0x2a>
            break;
 8002350:	bf00      	nop
    }

    return;
 8002352:	bf00      	nop
}
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40013800 	.word	0x40013800
 8002360:	20000178 	.word	0x20000178

08002364 <ism330_Init>:

extern I2C_HandleTypeDef hi2c3;


HAL_StatusTypeDef ism330_Init(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b086      	sub	sp, #24
 8002368:	af04      	add	r7, sp, #16
    HAL_StatusTypeDef ret;

    // CTRL3_C: Enable Block Data Update (BDU) and auto-increment
    uint8_t ctrl3_c = 0x44;  // BDU = 1 (bit6), IF_INC = 1 (bit2)
 800236a:	2344      	movs	r3, #68	@ 0x44
 800236c:	71bb      	strb	r3, [r7, #6]
    ret = HAL_I2C_Mem_Write(&hi2c3, ISM330_I2C_ADD, ISM330_CTRL3_C,
 800236e:	2364      	movs	r3, #100	@ 0x64
 8002370:	9302      	str	r3, [sp, #8]
 8002372:	2301      	movs	r3, #1
 8002374:	9301      	str	r3, [sp, #4]
 8002376:	1dbb      	adds	r3, r7, #6
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	2301      	movs	r3, #1
 800237c:	2212      	movs	r2, #18
 800237e:	21d7      	movs	r1, #215	@ 0xd7
 8002380:	481c      	ldr	r0, [pc, #112]	@ (80023f4 <ism330_Init+0x90>)
 8002382:	f001 fec7 	bl	8004114 <HAL_I2C_Mem_Write>
 8002386:	4603      	mov	r3, r0
 8002388:	71fb      	strb	r3, [r7, #7]
                            I2C_MEMADD_SIZE_8BIT, &ctrl3_c, 1, 100);
    if (ret != HAL_OK) return ret;
 800238a:	79fb      	ldrb	r3, [r7, #7]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <ism330_Init+0x30>
 8002390:	79fb      	ldrb	r3, [r7, #7]
 8002392:	e02a      	b.n	80023ea <ism330_Init+0x86>

    // CTRL1_XL: Accelerometer ODR = 104 Hz, FS = ±2g
    uint8_t ctrl1_xl = 0x40; // ODR_XL = 104 Hz (0100), FS = ±2g (00)
 8002394:	2340      	movs	r3, #64	@ 0x40
 8002396:	717b      	strb	r3, [r7, #5]
    ret = HAL_I2C_Mem_Write(&hi2c3, ISM330_I2C_ADD, ISM330_CTRL1_XL,
 8002398:	2364      	movs	r3, #100	@ 0x64
 800239a:	9302      	str	r3, [sp, #8]
 800239c:	2301      	movs	r3, #1
 800239e:	9301      	str	r3, [sp, #4]
 80023a0:	1d7b      	adds	r3, r7, #5
 80023a2:	9300      	str	r3, [sp, #0]
 80023a4:	2301      	movs	r3, #1
 80023a6:	2210      	movs	r2, #16
 80023a8:	21d7      	movs	r1, #215	@ 0xd7
 80023aa:	4812      	ldr	r0, [pc, #72]	@ (80023f4 <ism330_Init+0x90>)
 80023ac:	f001 feb2 	bl	8004114 <HAL_I2C_Mem_Write>
 80023b0:	4603      	mov	r3, r0
 80023b2:	71fb      	strb	r3, [r7, #7]
                            I2C_MEMADD_SIZE_8BIT, &ctrl1_xl, 1, 100);
    if (ret != HAL_OK) return ret;
 80023b4:	79fb      	ldrb	r3, [r7, #7]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <ism330_Init+0x5a>
 80023ba:	79fb      	ldrb	r3, [r7, #7]
 80023bc:	e015      	b.n	80023ea <ism330_Init+0x86>

    // CTRL2_G: Gyroscope ODR = 104 Hz, FS = ±250 dps
    uint8_t ctrl2_g = 0x40;  // ODR_G = 104 Hz (0100), FS = ±250 dps (00)
 80023be:	2340      	movs	r3, #64	@ 0x40
 80023c0:	713b      	strb	r3, [r7, #4]
    ret = HAL_I2C_Mem_Write(&hi2c3, ISM330_I2C_ADD, ISM330_CTRL2_G,
 80023c2:	2364      	movs	r3, #100	@ 0x64
 80023c4:	9302      	str	r3, [sp, #8]
 80023c6:	2301      	movs	r3, #1
 80023c8:	9301      	str	r3, [sp, #4]
 80023ca:	1d3b      	adds	r3, r7, #4
 80023cc:	9300      	str	r3, [sp, #0]
 80023ce:	2301      	movs	r3, #1
 80023d0:	2211      	movs	r2, #17
 80023d2:	21d7      	movs	r1, #215	@ 0xd7
 80023d4:	4807      	ldr	r0, [pc, #28]	@ (80023f4 <ism330_Init+0x90>)
 80023d6:	f001 fe9d 	bl	8004114 <HAL_I2C_Mem_Write>
 80023da:	4603      	mov	r3, r0
 80023dc:	71fb      	strb	r3, [r7, #7]
                            I2C_MEMADD_SIZE_8BIT, &ctrl2_g, 1, 100);
    if (ret != HAL_OK) return ret;
 80023de:	79fb      	ldrb	r3, [r7, #7]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <ism330_Init+0x84>
 80023e4:	79fb      	ldrb	r3, [r7, #7]
 80023e6:	e000      	b.n	80023ea <ism330_Init+0x86>

    return HAL_OK;
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	20000334 	.word	0x20000334

080023f8 <lis3mdl_Init>:


extern I2C_HandleTypeDef hi2c3;

HAL_StatusTypeDef lis3mdl_Init(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af04      	add	r7, sp, #16
    HAL_StatusTypeDef ret;

    // CTRL_REG1: Temp enable = 0, Ultra-high-performance XY, ODR = 80 Hz
    uint8_t ctrl_reg1 = 0x70;  // 0b01110000
 80023fe:	2370      	movs	r3, #112	@ 0x70
 8002400:	71bb      	strb	r3, [r7, #6]
    ret = HAL_I2C_Mem_Write(&hi2c3, LIS3MDL_I2C_ADD, LIS3MDL_CTRL_REG1,
 8002402:	2364      	movs	r3, #100	@ 0x64
 8002404:	9302      	str	r3, [sp, #8]
 8002406:	2301      	movs	r3, #1
 8002408:	9301      	str	r3, [sp, #4]
 800240a:	1dbb      	adds	r3, r7, #6
 800240c:	9300      	str	r3, [sp, #0]
 800240e:	2301      	movs	r3, #1
 8002410:	2220      	movs	r2, #32
 8002412:	213c      	movs	r1, #60	@ 0x3c
 8002414:	481c      	ldr	r0, [pc, #112]	@ (8002488 <lis3mdl_Init+0x90>)
 8002416:	f001 fe7d 	bl	8004114 <HAL_I2C_Mem_Write>
 800241a:	4603      	mov	r3, r0
 800241c:	71fb      	strb	r3, [r7, #7]
                            I2C_MEMADD_SIZE_8BIT, &ctrl_reg1, 1, 100);
    if (ret != HAL_OK) return ret;
 800241e:	79fb      	ldrb	r3, [r7, #7]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <lis3mdl_Init+0x30>
 8002424:	79fb      	ldrb	r3, [r7, #7]
 8002426:	e02a      	b.n	800247e <lis3mdl_Init+0x86>

    // CTRL_REG2: FS = ±4 gauss (00)
    uint8_t ctrl_reg2 = 0x00;
 8002428:	2300      	movs	r3, #0
 800242a:	717b      	strb	r3, [r7, #5]
    ret = HAL_I2C_Mem_Write(&hi2c3, LIS3MDL_I2C_ADD, LIS3MDL_CTRL_REG2,
 800242c:	2364      	movs	r3, #100	@ 0x64
 800242e:	9302      	str	r3, [sp, #8]
 8002430:	2301      	movs	r3, #1
 8002432:	9301      	str	r3, [sp, #4]
 8002434:	1d7b      	adds	r3, r7, #5
 8002436:	9300      	str	r3, [sp, #0]
 8002438:	2301      	movs	r3, #1
 800243a:	2221      	movs	r2, #33	@ 0x21
 800243c:	213c      	movs	r1, #60	@ 0x3c
 800243e:	4812      	ldr	r0, [pc, #72]	@ (8002488 <lis3mdl_Init+0x90>)
 8002440:	f001 fe68 	bl	8004114 <HAL_I2C_Mem_Write>
 8002444:	4603      	mov	r3, r0
 8002446:	71fb      	strb	r3, [r7, #7]
                            I2C_MEMADD_SIZE_8BIT, &ctrl_reg2, 1, 100);
    if (ret != HAL_OK) return ret;
 8002448:	79fb      	ldrb	r3, [r7, #7]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <lis3mdl_Init+0x5a>
 800244e:	79fb      	ldrb	r3, [r7, #7]
 8002450:	e015      	b.n	800247e <lis3mdl_Init+0x86>

    // CTRL_REG3: Continuous-conversion mode
    uint8_t ctrl_reg3 = 0x00;
 8002452:	2300      	movs	r3, #0
 8002454:	713b      	strb	r3, [r7, #4]
    ret = HAL_I2C_Mem_Write(&hi2c3, LIS3MDL_I2C_ADD, LIS3MDL_CTRL_REG3,
 8002456:	2364      	movs	r3, #100	@ 0x64
 8002458:	9302      	str	r3, [sp, #8]
 800245a:	2301      	movs	r3, #1
 800245c:	9301      	str	r3, [sp, #4]
 800245e:	1d3b      	adds	r3, r7, #4
 8002460:	9300      	str	r3, [sp, #0]
 8002462:	2301      	movs	r3, #1
 8002464:	2222      	movs	r2, #34	@ 0x22
 8002466:	213c      	movs	r1, #60	@ 0x3c
 8002468:	4807      	ldr	r0, [pc, #28]	@ (8002488 <lis3mdl_Init+0x90>)
 800246a:	f001 fe53 	bl	8004114 <HAL_I2C_Mem_Write>
 800246e:	4603      	mov	r3, r0
 8002470:	71fb      	strb	r3, [r7, #7]
                            I2C_MEMADD_SIZE_8BIT, &ctrl_reg3, 1, 100);
    if (ret != HAL_OK) return ret;
 8002472:	79fb      	ldrb	r3, [r7, #7]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <lis3mdl_Init+0x84>
 8002478:	79fb      	ldrb	r3, [r7, #7]
 800247a:	e000      	b.n	800247e <lis3mdl_Init+0x86>

    return HAL_OK;
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20000334 	.word	0x20000334

0800248c <LL_RCC_LSE_SetDriveCapability>:
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8002494:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800249c:	f023 0218 	bic.w	r2, r3, #24
 80024a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80024ac:	bf00      	nop
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b085      	sub	sp, #20
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80024c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80024c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	648b      	str	r3, [r1, #72]	@ 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80024d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4013      	ands	r3, r2
 80024da:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80024dc:	68fb      	ldr	r3, [r7, #12]
}
 80024de:	bf00      	nop
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr

080024ea <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80024ea:	b480      	push	{r7}
 80024ec:	b085      	sub	sp, #20
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80024f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80024f8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	4313      	orrs	r3, r2
 8002500:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002502:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002506:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	4013      	ands	r3, r2
 800250c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800250e:	68fb      	ldr	r3, [r7, #12]
}
 8002510:	bf00      	nop
 8002512:	3714      	adds	r7, #20
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr

0800251c <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800251c:	b480      	push	{r7}
 800251e:	b085      	sub	sp, #20
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002524:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002528:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800252a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4313      	orrs	r3, r2
 8002532:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002534:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002538:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4013      	ands	r3, r2
 800253e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002540:	68fb      	ldr	r3, [r7, #12]
}
 8002542:	bf00      	nop
 8002544:	3714      	adds	r7, #20
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr

0800254e <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800254e:	b480      	push	{r7}
 8002550:	b085      	sub	sp, #20
 8002552:	af00      	add	r7, sp, #0
 8002554:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002556:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800255a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800255c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	4313      	orrs	r3, r2
 8002564:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002566:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800256a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	4013      	ands	r3, r2
 8002570:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002572:	68fb      	ldr	r3, [r7, #12]
}
 8002574:	bf00      	nop
 8002576:	3714      	adds	r7, #20
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr

08002580 <LL_RTC_EnableWriteProtection>:
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	22ff      	movs	r2, #255	@ 0xff
 800258c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800258e:	bf00      	nop
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr

0800259a <LL_RTC_DisableWriteProtection>:
{
 800259a:	b480      	push	{r7}
 800259c:	b083      	sub	sp, #12
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	22ca      	movs	r2, #202	@ 0xca
 80025a6:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2253      	movs	r2, #83	@ 0x53
 80025ac:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80025ae:	bf00      	nop
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr

080025ba <LL_RTC_WAKEUP_SetClock>:
{
 80025ba:	b480      	push	{r7}
 80025bc:	b083      	sub	sp, #12
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
 80025c2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f023 0207 	bic.w	r2, r3, #7
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	431a      	orrs	r2, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	609a      	str	r2, [r3, #8]
}
 80025d4:	bf00      	nop
 80025d6:	370c      	adds	r7, #12
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr

080025e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025e4:	f000 fdce 	bl	8003184 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 80025e8:	f7fe fd8c 	bl	8001104 <MX_APPE_Config>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025ec:	f000 f824 	bl	8002638 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80025f0:	f000 f87e 	bl	80026f0 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 80025f4:	f000 f89c 	bl	8002730 <MX_IPCC_Init>

  /* USER CODE BEGIN SysInit */
  PeriphClock_Config();
 80025f8:	f000 faae 	bl	8002b58 <PeriphClock_Config>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025fc:	f000 f9bc 	bl	8002978 <MX_GPIO_Init>
  my_MX_SPI1_Init();
 8002600:	f000 f966 	bl	80028d0 <my_MX_SPI1_Init>
  MX_I2C3_Init();
 8002604:	f000 f932 	bl	800286c <MX_I2C3_Init>
  MX_DMA_Init();
 8002608:	f000 f9a4 	bl	8002954 <MX_DMA_Init>
  MX_RTC_Init();
 800260c:	f000 f8ac 	bl	8002768 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8002610:	f000 f8de 	bl	80027d0 <MX_USART1_UART_Init>
  MX_RF_Init();
 8002614:	f000 f8a0 	bl	8002758 <MX_RF_Init>
  /* USER CODE BEGIN 2 */
  MX_TIM2_Init();
 8002618:	f000 faa6 	bl	8002b68 <MX_TIM2_Init>
  MX_TIM17_Init();
 800261c:	f000 fae2 	bl	8002be4 <MX_TIM17_Init>

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 8002620:	f7fe fd7e 	bl	8001120 <MX_APPE_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ADS1299_Init();
 8002624:	f7fe fa62 	bl	8000aec <ADS1299_Init>
  ism330_Init();
 8002628:	f7ff fe9c 	bl	8002364 <ism330_Init>
  lis3mdl_Init();
 800262c:	f7ff fee4 	bl	80023f8 <lis3mdl_Init>

  while(1)
  {
    /* USER CODE END WHILE */
    MX_APPE_Process();
 8002630:	f7fe ff55 	bl	80014de <MX_APPE_Process>
 8002634:	e7fc      	b.n	8002630 <main+0x50>
	...

08002638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b09a      	sub	sp, #104	@ 0x68
 800263c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800263e:	f107 0320 	add.w	r3, r7, #32
 8002642:	2248      	movs	r2, #72	@ 0x48
 8002644:	2100      	movs	r1, #0
 8002646:	4618      	mov	r0, r3
 8002648:	f00b ff0a 	bl	800e460 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800264c:	1d3b      	adds	r3, r7, #4
 800264e:	2200      	movs	r2, #0
 8002650:	601a      	str	r2, [r3, #0]
 8002652:	605a      	str	r2, [r3, #4]
 8002654:	609a      	str	r2, [r3, #8]
 8002656:	60da      	str	r2, [r3, #12]
 8002658:	611a      	str	r2, [r3, #16]
 800265a:	615a      	str	r2, [r3, #20]
 800265c:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800265e:	f002 f961 	bl	8004924 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 8002662:	2010      	movs	r0, #16
 8002664:	f7ff ff12 	bl	800248c <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002668:	4b20      	ldr	r3, [pc, #128]	@ (80026ec <SystemClock_Config+0xb4>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002670:	4a1e      	ldr	r2, [pc, #120]	@ (80026ec <SystemClock_Config+0xb4>)
 8002672:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002676:	6013      	str	r3, [r2, #0]
 8002678:	4b1c      	ldr	r3, [pc, #112]	@ (80026ec <SystemClock_Config+0xb4>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002680:	603b      	str	r3, [r7, #0]
 8002682:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8002684:	2307      	movs	r3, #7
 8002686:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002688:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800268c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800268e:	2301      	movs	r3, #1
 8002690:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002692:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002696:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002698:	2340      	movs	r3, #64	@ 0x40
 800269a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800269c:	2300      	movs	r3, #0
 800269e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026a0:	f107 0320 	add.w	r3, r7, #32
 80026a4:	4618      	mov	r0, r3
 80026a6:	f002 fcd1 	bl	800504c <HAL_RCC_OscConfig>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80026b0:	f000 fb2e 	bl	8002d10 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80026b4:	236f      	movs	r3, #111	@ 0x6f
 80026b6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80026b8:	2302      	movs	r3, #2
 80026ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026bc:	2300      	movs	r3, #0
 80026be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80026c0:	2300      	movs	r3, #0
 80026c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026c4:	2300      	movs	r3, #0
 80026c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80026c8:	2300      	movs	r3, #0
 80026ca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80026cc:	2300      	movs	r3, #0
 80026ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80026d0:	1d3b      	adds	r3, r7, #4
 80026d2:	2101      	movs	r1, #1
 80026d4:	4618      	mov	r0, r3
 80026d6:	f003 f82d 	bl	8005734 <HAL_RCC_ClockConfig>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80026e0:	f000 fb16 	bl	8002d10 <Error_Handler>
  }
}
 80026e4:	bf00      	nop
 80026e6:	3768      	adds	r7, #104	@ 0x68
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	58000400 	.word	0x58000400

080026f0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b094      	sub	sp, #80	@ 0x50
 80026f4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026f6:	463b      	mov	r3, r7
 80026f8:	2250      	movs	r2, #80	@ 0x50
 80026fa:	2100      	movs	r1, #0
 80026fc:	4618      	mov	r0, r3
 80026fe:	f00b feaf 	bl	800e460 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 8002702:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002706:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8002708:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800270c:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 800270e:	2302      	movs	r3, #2
 8002710:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 8002712:	2300      	movs	r3, #0
 8002714:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002716:	463b      	mov	r3, r7
 8002718:	4618      	mov	r0, r3
 800271a:	f003 fc48 	bl	8005fae <HAL_RCCEx_PeriphCLKConfig>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8002724:	f000 faf4 	bl	8002d10 <Error_Handler>
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif

  /* USER CODE END Smps */
}
 8002728:	bf00      	nop
 800272a:	3750      	adds	r7, #80	@ 0x50
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}

08002730 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8002734:	4b06      	ldr	r3, [pc, #24]	@ (8002750 <MX_IPCC_Init+0x20>)
 8002736:	4a07      	ldr	r2, [pc, #28]	@ (8002754 <MX_IPCC_Init+0x24>)
 8002738:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 800273a:	4805      	ldr	r0, [pc, #20]	@ (8002750 <MX_IPCC_Init+0x20>)
 800273c:	f002 f86c 	bl	8004818 <HAL_IPCC_Init>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8002746:	f000 fae3 	bl	8002d10 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 800274a:	bf00      	nop
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	2000017c 	.word	0x2000017c
 8002754:	58000c00 	.word	0x58000c00

08002758 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8002758:	b480      	push	{r7}
 800275a:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 800275c:	bf00      	nop
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
	...

08002768 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800276c:	4b16      	ldr	r3, [pc, #88]	@ (80027c8 <MX_RTC_Init+0x60>)
 800276e:	4a17      	ldr	r2, [pc, #92]	@ (80027cc <MX_RTC_Init+0x64>)
 8002770:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002772:	4b15      	ldr	r3, [pc, #84]	@ (80027c8 <MX_RTC_Init+0x60>)
 8002774:	2200      	movs	r2, #0
 8002776:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8002778:	4b13      	ldr	r3, [pc, #76]	@ (80027c8 <MX_RTC_Init+0x60>)
 800277a:	220f      	movs	r2, #15
 800277c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 800277e:	4b12      	ldr	r3, [pc, #72]	@ (80027c8 <MX_RTC_Init+0x60>)
 8002780:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8002784:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002786:	4b10      	ldr	r3, [pc, #64]	@ (80027c8 <MX_RTC_Init+0x60>)
 8002788:	2200      	movs	r2, #0
 800278a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800278c:	4b0e      	ldr	r3, [pc, #56]	@ (80027c8 <MX_RTC_Init+0x60>)
 800278e:	2200      	movs	r2, #0
 8002790:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002792:	4b0d      	ldr	r3, [pc, #52]	@ (80027c8 <MX_RTC_Init+0x60>)
 8002794:	2200      	movs	r2, #0
 8002796:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002798:	4b0b      	ldr	r3, [pc, #44]	@ (80027c8 <MX_RTC_Init+0x60>)
 800279a:	2200      	movs	r2, #0
 800279c:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800279e:	480a      	ldr	r0, [pc, #40]	@ (80027c8 <MX_RTC_Init+0x60>)
 80027a0:	f003 fe8c 	bl	80064bc <HAL_RTC_Init>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <MX_RTC_Init+0x46>
  {
    Error_Handler();
 80027aa:	f000 fab1 	bl	8002d10 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 80027ae:	4807      	ldr	r0, [pc, #28]	@ (80027cc <MX_RTC_Init+0x64>)
 80027b0:	f7ff fef3 	bl	800259a <LL_RTC_DisableWriteProtection>
  
  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 80027b4:	2100      	movs	r1, #0
 80027b6:	4805      	ldr	r0, [pc, #20]	@ (80027cc <MX_RTC_Init+0x64>)
 80027b8:	f7ff feff 	bl	80025ba <LL_RTC_WAKEUP_SetClock>
  
  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 80027bc:	4803      	ldr	r0, [pc, #12]	@ (80027cc <MX_RTC_Init+0x64>)
 80027be:	f7ff fedf 	bl	8002580 <LL_RTC_EnableWriteProtection>
  /* USER CODE END RTC_Init 2 */

}
 80027c2:	bf00      	nop
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	200001b8 	.word	0x200001b8
 80027cc:	40002800 	.word	0x40002800

080027d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80027d4:	4b23      	ldr	r3, [pc, #140]	@ (8002864 <MX_USART1_UART_Init+0x94>)
 80027d6:	4a24      	ldr	r2, [pc, #144]	@ (8002868 <MX_USART1_UART_Init+0x98>)
 80027d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80027da:	4b22      	ldr	r3, [pc, #136]	@ (8002864 <MX_USART1_UART_Init+0x94>)
 80027dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80027e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80027e2:	4b20      	ldr	r3, [pc, #128]	@ (8002864 <MX_USART1_UART_Init+0x94>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80027e8:	4b1e      	ldr	r3, [pc, #120]	@ (8002864 <MX_USART1_UART_Init+0x94>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80027ee:	4b1d      	ldr	r3, [pc, #116]	@ (8002864 <MX_USART1_UART_Init+0x94>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80027f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002864 <MX_USART1_UART_Init+0x94>)
 80027f6:	220c      	movs	r2, #12
 80027f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002864 <MX_USART1_UART_Init+0x94>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8002800:	4b18      	ldr	r3, [pc, #96]	@ (8002864 <MX_USART1_UART_Init+0x94>)
 8002802:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002806:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002808:	4b16      	ldr	r3, [pc, #88]	@ (8002864 <MX_USART1_UART_Init+0x94>)
 800280a:	2200      	movs	r2, #0
 800280c:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800280e:	4b15      	ldr	r3, [pc, #84]	@ (8002864 <MX_USART1_UART_Init+0x94>)
 8002810:	2200      	movs	r2, #0
 8002812:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002814:	4b13      	ldr	r3, [pc, #76]	@ (8002864 <MX_USART1_UART_Init+0x94>)
 8002816:	2200      	movs	r2, #0
 8002818:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800281a:	4812      	ldr	r0, [pc, #72]	@ (8002864 <MX_USART1_UART_Init+0x94>)
 800281c:	f005 f94a 	bl	8007ab4 <HAL_UART_Init>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <MX_USART1_UART_Init+0x5a>
  {
	Error_Handler();
 8002826:	f000 fa73 	bl	8002d10 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800282a:	2100      	movs	r1, #0
 800282c:	480d      	ldr	r0, [pc, #52]	@ (8002864 <MX_USART1_UART_Init+0x94>)
 800282e:	f006 fb2e 	bl	8008e8e <HAL_UARTEx_SetTxFifoThreshold>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <MX_USART1_UART_Init+0x6c>
  {
	Error_Handler();
 8002838:	f000 fa6a 	bl	8002d10 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800283c:	2100      	movs	r1, #0
 800283e:	4809      	ldr	r0, [pc, #36]	@ (8002864 <MX_USART1_UART_Init+0x94>)
 8002840:	f006 fb63 	bl	8008f0a <HAL_UARTEx_SetRxFifoThreshold>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <MX_USART1_UART_Init+0x7e>
  {
	Error_Handler();
 800284a:	f000 fa61 	bl	8002d10 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800284e:	4805      	ldr	r0, [pc, #20]	@ (8002864 <MX_USART1_UART_Init+0x94>)
 8002850:	f006 fae4 	bl	8008e1c <HAL_UARTEx_DisableFifoMode>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <MX_USART1_UART_Init+0x8e>
  {
	Error_Handler();
 800285a:	f000 fa59 	bl	8002d10 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800285e:	bf00      	nop
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	200001dc 	.word	0x200001dc
 8002868:	40013800 	.word	0x40013800

0800286c <MX_I2C3_Init>:

// I2C3 initialization function
void MX_I2C3_Init(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	af00      	add	r7, sp, #0

	/* SPI1 clock enable */
	__HAL_RCC_I2C3_CLK_ENABLE();
 8002870:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8002874:	f7ff fe52 	bl	800251c <LL_APB1_GRP1_EnableClock>


	hi2c3.Instance = I2C3;
 8002878:	4b12      	ldr	r3, [pc, #72]	@ (80028c4 <MX_I2C3_Init+0x58>)
 800287a:	4a13      	ldr	r2, [pc, #76]	@ (80028c8 <MX_I2C3_Init+0x5c>)
 800287c:	601a      	str	r2, [r3, #0]
	//hi2c3.Init.Timing = 0x00707CBB;
	  hi2c3.Init.Timing = 0x0060112F;
 800287e:	4b11      	ldr	r3, [pc, #68]	@ (80028c4 <MX_I2C3_Init+0x58>)
 8002880:	4a12      	ldr	r2, [pc, #72]	@ (80028cc <MX_I2C3_Init+0x60>)
 8002882:	605a      	str	r2, [r3, #4]
	  hi2c3.Init.OwnAddress1 = 0;
 8002884:	4b0f      	ldr	r3, [pc, #60]	@ (80028c4 <MX_I2C3_Init+0x58>)
 8002886:	2200      	movs	r2, #0
 8002888:	609a      	str	r2, [r3, #8]
	  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800288a:	4b0e      	ldr	r3, [pc, #56]	@ (80028c4 <MX_I2C3_Init+0x58>)
 800288c:	2201      	movs	r2, #1
 800288e:	60da      	str	r2, [r3, #12]
	  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002890:	4b0c      	ldr	r3, [pc, #48]	@ (80028c4 <MX_I2C3_Init+0x58>)
 8002892:	2200      	movs	r2, #0
 8002894:	611a      	str	r2, [r3, #16]
	  hi2c3.Init.OwnAddress2 = 0;
 8002896:	4b0b      	ldr	r3, [pc, #44]	@ (80028c4 <MX_I2C3_Init+0x58>)
 8002898:	2200      	movs	r2, #0
 800289a:	615a      	str	r2, [r3, #20]
	  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800289c:	4b09      	ldr	r3, [pc, #36]	@ (80028c4 <MX_I2C3_Init+0x58>)
 800289e:	2200      	movs	r2, #0
 80028a0:	619a      	str	r2, [r3, #24]
	  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80028a2:	4b08      	ldr	r3, [pc, #32]	@ (80028c4 <MX_I2C3_Init+0x58>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	61da      	str	r2, [r3, #28]
	  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80028a8:	4b06      	ldr	r3, [pc, #24]	@ (80028c4 <MX_I2C3_Init+0x58>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	621a      	str	r2, [r3, #32]

    if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80028ae:	4805      	ldr	r0, [pc, #20]	@ (80028c4 <MX_I2C3_Init+0x58>)
 80028b0:	f001 fb8a 	bl	8003fc8 <HAL_I2C_Init>
 80028b4:	4603      	mov	r3, r0
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d001      	beq.n	80028be <MX_I2C3_Init+0x52>
    {
        // Initialization error
        Error_Handler();
 80028ba:	f000 fa29 	bl	8002d10 <Error_Handler>
    }
}
 80028be:	bf00      	nop
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	20000334 	.word	0x20000334
 80028c8:	40005c00 	.word	0x40005c00
 80028cc:	0060112f 	.word	0x0060112f

080028d0 <my_MX_SPI1_Init>:



// SPI1 initialization function
void my_MX_SPI1_Init(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	af00      	add	r7, sp, #0

	/* SPI1 clock enable */
	__HAL_RCC_SPI1_CLK_ENABLE();
 80028d4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80028d8:	f7ff fe39 	bl	800254e <LL_APB2_GRP1_EnableClock>


	  hspi1.Instance = SPI1;
 80028dc:	4b1b      	ldr	r3, [pc, #108]	@ (800294c <my_MX_SPI1_Init+0x7c>)
 80028de:	4a1c      	ldr	r2, [pc, #112]	@ (8002950 <my_MX_SPI1_Init+0x80>)
 80028e0:	601a      	str	r2, [r3, #0]
	  hspi1.Init.Mode = SPI_MODE_MASTER;
 80028e2:	4b1a      	ldr	r3, [pc, #104]	@ (800294c <my_MX_SPI1_Init+0x7c>)
 80028e4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80028e8:	605a      	str	r2, [r3, #4]
	  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80028ea:	4b18      	ldr	r3, [pc, #96]	@ (800294c <my_MX_SPI1_Init+0x7c>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	609a      	str	r2, [r3, #8]
	  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80028f0:	4b16      	ldr	r3, [pc, #88]	@ (800294c <my_MX_SPI1_Init+0x7c>)
 80028f2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80028f6:	60da      	str	r2, [r3, #12]
	  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80028f8:	4b14      	ldr	r3, [pc, #80]	@ (800294c <my_MX_SPI1_Init+0x7c>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	611a      	str	r2, [r3, #16]
	  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80028fe:	4b13      	ldr	r3, [pc, #76]	@ (800294c <my_MX_SPI1_Init+0x7c>)
 8002900:	2201      	movs	r2, #1
 8002902:	615a      	str	r2, [r3, #20]
	  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002904:	4b11      	ldr	r3, [pc, #68]	@ (800294c <my_MX_SPI1_Init+0x7c>)
 8002906:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800290a:	619a      	str	r2, [r3, #24]
	  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800290c:	4b0f      	ldr	r3, [pc, #60]	@ (800294c <my_MX_SPI1_Init+0x7c>)
 800290e:	2218      	movs	r2, #24
 8002910:	61da      	str	r2, [r3, #28]
	  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002912:	4b0e      	ldr	r3, [pc, #56]	@ (800294c <my_MX_SPI1_Init+0x7c>)
 8002914:	2200      	movs	r2, #0
 8002916:	621a      	str	r2, [r3, #32]
	  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002918:	4b0c      	ldr	r3, [pc, #48]	@ (800294c <my_MX_SPI1_Init+0x7c>)
 800291a:	2200      	movs	r2, #0
 800291c:	625a      	str	r2, [r3, #36]	@ 0x24
	  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800291e:	4b0b      	ldr	r3, [pc, #44]	@ (800294c <my_MX_SPI1_Init+0x7c>)
 8002920:	2200      	movs	r2, #0
 8002922:	629a      	str	r2, [r3, #40]	@ 0x28
	  hspi1.Init.CRCPolynomial = 7;
 8002924:	4b09      	ldr	r3, [pc, #36]	@ (800294c <my_MX_SPI1_Init+0x7c>)
 8002926:	2207      	movs	r2, #7
 8002928:	62da      	str	r2, [r3, #44]	@ 0x2c
	  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800292a:	4b08      	ldr	r3, [pc, #32]	@ (800294c <my_MX_SPI1_Init+0x7c>)
 800292c:	2200      	movs	r2, #0
 800292e:	631a      	str	r2, [r3, #48]	@ 0x30
	  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002930:	4b06      	ldr	r3, [pc, #24]	@ (800294c <my_MX_SPI1_Init+0x7c>)
 8002932:	2200      	movs	r2, #0
 8002934:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002936:	4805      	ldr	r0, [pc, #20]	@ (800294c <my_MX_SPI1_Init+0x7c>)
 8002938:	f003 fef6 	bl	8006728 <HAL_SPI_Init>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <my_MX_SPI1_Init+0x76>
    {
        // Initialization error
        Error_Handler();
 8002942:	f000 f9e5 	bl	8002d10 <Error_Handler>
    }
}
 8002946:	bf00      	nop
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	200002d0 	.word	0x200002d0
 8002950:	40013000 	.word	0x40013000

08002954 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002958:	2004      	movs	r0, #4
 800295a:	f7ff fdad 	bl	80024b8 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA2_CLK_ENABLE();
 800295e:	2002      	movs	r0, #2
 8002960:	f7ff fdaa 	bl	80024b8 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 15, 0);
 8002964:	2200      	movs	r2, #0
 8002966:	210f      	movs	r1, #15
 8002968:	203a      	movs	r0, #58	@ 0x3a
 800296a:	f000 fdd8 	bl	800351e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 800296e:	203a      	movs	r0, #58	@ 0x3a
 8002970:	f000 fdef 	bl	8003552 <HAL_NVIC_EnableIRQ>

}
 8002974:	bf00      	nop
 8002976:	bd80      	pop	{r7, pc}

08002978 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b086      	sub	sp, #24
 800297c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800297e:	1d3b      	adds	r3, r7, #4
 8002980:	2200      	movs	r2, #0
 8002982:	601a      	str	r2, [r3, #0]
 8002984:	605a      	str	r2, [r3, #4]
 8002986:	609a      	str	r2, [r3, #8]
 8002988:	60da      	str	r2, [r3, #12]
 800298a:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800298c:	2001      	movs	r0, #1
 800298e:	f7ff fdac 	bl	80024ea <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002992:	2004      	movs	r0, #4
 8002994:	f7ff fda9 	bl	80024ea <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002998:	2002      	movs	r0, #2
 800299a:	f7ff fda6 	bl	80024ea <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800299e:	2008      	movs	r0, #8
 80029a0:	f7ff fda3 	bl	80024ea <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80029a4:	2010      	movs	r0, #16
 80029a6:	f7ff fda0 	bl	80024ea <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80029aa:	2080      	movs	r0, #128	@ 0x80
 80029ac:	f7ff fd9d 	bl	80024ea <LL_AHB2_GRP1_EnableClock>


	/* Configure PC12 and PC13 as external interrupt inputs */
	/* Configure GPIO pins : PC12 and PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13;
 80029b0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80029b4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;  // Interrupt on falling edge
 80029b6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80029ba:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;           // No pull-up or pull-down resistors
 80029bc:	2300      	movs	r3, #0
 80029be:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029c0:	1d3b      	adds	r3, r7, #4
 80029c2:	4619      	mov	r1, r3
 80029c4:	4862      	ldr	r0, [pc, #392]	@ (8002b50 <MX_GPIO_Init+0x1d8>)
 80029c6:	f001 f93b 	bl	8003c40 <HAL_GPIO_Init>

	/* Enable and set EXTI line interrupt priority */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);   // Priority level 2
 80029ca:	2200      	movs	r2, #0
 80029cc:	2102      	movs	r1, #2
 80029ce:	2028      	movs	r0, #40	@ 0x28
 80029d0:	f000 fda5 	bl	800351e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);          // Enable the interrupt
 80029d4:	2028      	movs	r0, #40	@ 0x28
 80029d6:	f000 fdbc 	bl	8003552 <HAL_NVIC_EnableIRQ>

	GPIO_InitStruct.Pin = LED_A_Pin;
 80029da:	2301      	movs	r3, #1
 80029dc:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029de:	2301      	movs	r3, #1
 80029e0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e2:	2300      	movs	r3, #0
 80029e4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029e6:	2300      	movs	r3, #0
 80029e8:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LED_A_GPIO_Port, &GPIO_InitStruct);
 80029ea:	1d3b      	adds	r3, r7, #4
 80029ec:	4619      	mov	r1, r3
 80029ee:	4859      	ldr	r0, [pc, #356]	@ (8002b54 <MX_GPIO_Init+0x1dc>)
 80029f0:	f001 f926 	bl	8003c40 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LED_B_Pin;
 80029f4:	2302      	movs	r3, #2
 80029f6:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029f8:	2301      	movs	r3, #1
 80029fa:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fc:	2300      	movs	r3, #0
 80029fe:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a00:	2300      	movs	r3, #0
 8002a02:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LED_B_GPIO_Port, &GPIO_InitStruct);
 8002a04:	1d3b      	adds	r3, r7, #4
 8002a06:	4619      	mov	r1, r3
 8002a08:	4852      	ldr	r0, [pc, #328]	@ (8002b54 <MX_GPIO_Init+0x1dc>)
 8002a0a:	f001 f919 	bl	8003c40 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = ADS1118_CS_Pin;
 8002a0e:	2340      	movs	r3, #64	@ 0x40
 8002a10:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a12:	2301      	movs	r3, #1
 8002a14:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a16:	2301      	movs	r3, #1
 8002a18:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a1a:	2302      	movs	r3, #2
 8002a1c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(ADS1118_CS_GPIO_Port, &GPIO_InitStruct);
 8002a1e:	1d3b      	adds	r3, r7, #4
 8002a20:	4619      	mov	r1, r3
 8002a22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a26:	f001 f90b 	bl	8003c40 <HAL_GPIO_Init>

	// Configure GPIO pin for DRDY (interrupt from ADS1299)
	GPIO_InitStruct.Pin = ADS1299_nDRDY_Pin;
 8002a2a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a2e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;  // Interrupt on falling edge
 8002a30:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002a34:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a36:	2300      	movs	r3, #0
 8002a38:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(ADS1299_nDRDY_GPIO_Port, &GPIO_InitStruct);
 8002a3a:	1d3b      	adds	r3, r7, #4
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	4844      	ldr	r0, [pc, #272]	@ (8002b50 <MX_GPIO_Init+0x1d8>)
 8002a40:	f001 f8fe 	bl	8003c40 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = ADS1299_CS_Pin;
 8002a44:	2310      	movs	r3, #16
 8002a46:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a50:	2302      	movs	r3, #2
 8002a52:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(ADS1299_CS_GPIO_Port, &GPIO_InitStruct);
 8002a54:	1d3b      	adds	r3, r7, #4
 8002a56:	4619      	mov	r1, r3
 8002a58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a5c:	f001 f8f0 	bl	8003c40 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = ADS1299_nRESET_Pin|ADS1299_nPWDN_Pin;
 8002a60:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002a64:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a66:	2301      	movs	r3, #1
 8002a68:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(ADS1299_nRESET_GPIO_Port, &GPIO_InitStruct);
 8002a72:	1d3b      	adds	r3, r7, #4
 8002a74:	4619      	mov	r1, r3
 8002a76:	4836      	ldr	r0, [pc, #216]	@ (8002b50 <MX_GPIO_Init+0x1d8>)
 8002a78:	f001 f8e2 	bl	8003c40 <HAL_GPIO_Init>

	/*Configure GPIO pins : PCPin PCPin PCPin */
	GPIO_InitStruct.Pin = ADS1299_START_Pin;
 8002a7c:	2340      	movs	r3, #64	@ 0x40
 8002a7e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a80:	2301      	movs	r3, #1
 8002a82:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002a84:	2302      	movs	r3, #2
 8002a86:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(ADS1299_START_GPIO_Port, &GPIO_InitStruct);
 8002a8c:	1d3b      	adds	r3, r7, #4
 8002a8e:	4619      	mov	r1, r3
 8002a90:	482f      	ldr	r0, [pc, #188]	@ (8002b50 <MX_GPIO_Init+0x1d8>)
 8002a92:	f001 f8d5 	bl	8003c40 <HAL_GPIO_Init>

	/**SPI1 GPIO Configuration */
	GPIO_InitStruct.Pin = SPI1_SCLK_Pin|SPI1_MOSI_Pin;
 8002a96:	2382      	movs	r3, #130	@ 0x82
 8002a98:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a9a:	2302      	movs	r3, #2
 8002a9c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002aa2:	2302      	movs	r3, #2
 8002aa4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002aa6:	2305      	movs	r3, #5
 8002aa8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(SPI1_SCLK_GPIO_Port, &GPIO_InitStruct);
 8002aaa:	1d3b      	adds	r3, r7, #4
 8002aac:	4619      	mov	r1, r3
 8002aae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ab2:	f001 f8c5 	bl	8003c40 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = SPI1_MISO_Pin;
 8002ab6:	2310      	movs	r3, #16
 8002ab8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aba:	2302      	movs	r3, #2
 8002abc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ac6:	2305      	movs	r3, #5
 8002ac8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(SPI1_MISO_GPIO_Port, &GPIO_InitStruct);
 8002aca:	1d3b      	adds	r3, r7, #4
 8002acc:	4619      	mov	r1, r3
 8002ace:	4821      	ldr	r0, [pc, #132]	@ (8002b54 <MX_GPIO_Init+0x1dc>)
 8002ad0:	f001 f8b6 	bl	8003c40 <HAL_GPIO_Init>

	/* Configure I2C3 SDA (PB11) and SCL (PB13) */
	GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_13;
 8002ad4:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8002ad8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ada:	2312      	movs	r3, #18
 8002adc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002ae6:	2304      	movs	r3, #4
 8002ae8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aea:	1d3b      	adds	r3, r7, #4
 8002aec:	4619      	mov	r1, r3
 8002aee:	4819      	ldr	r0, [pc, #100]	@ (8002b54 <MX_GPIO_Init+0x1dc>)
 8002af0:	f001 f8a6 	bl	8003c40 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(ADS1299_CS_GPIO_Port, ADS1299_CS_Pin, GPIO_PIN_SET);
 8002af4:	2201      	movs	r2, #1
 8002af6:	2110      	movs	r1, #16
 8002af8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002afc:	f001 fa10 	bl	8003f20 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ADS1118_CS_GPIO_Port, ADS1118_CS_Pin, GPIO_PIN_SET);
 8002b00:	2201      	movs	r2, #1
 8002b02:	2140      	movs	r1, #64	@ 0x40
 8002b04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b08:	f001 fa0a 	bl	8003f20 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ADS1299_nRESET_GPIO_Port, ADS1299_nRESET_Pin|ADS1299_nPWDN_Pin, GPIO_PIN_RESET);
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8002b12:	480f      	ldr	r0, [pc, #60]	@ (8002b50 <MX_GPIO_Init+0x1d8>)
 8002b14:	f001 fa04 	bl	8003f20 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ADS1299_START_GPIO_Port, ADS1299_START_Pin, GPIO_PIN_SET);
 8002b18:	2201      	movs	r2, #1
 8002b1a:	2140      	movs	r1, #64	@ 0x40
 8002b1c:	480c      	ldr	r0, [pc, #48]	@ (8002b50 <MX_GPIO_Init+0x1d8>)
 8002b1e:	f001 f9ff 	bl	8003f20 <HAL_GPIO_WritePin>

	/* Enable and set EXTI line interrupt priority */
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);   // Priority level 2
 8002b22:	2200      	movs	r2, #0
 8002b24:	2102      	movs	r1, #2
 8002b26:	2017      	movs	r0, #23
 8002b28:	f000 fcf9 	bl	800351e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);          // Enable the interrupt
 8002b2c:	2017      	movs	r0, #23
 8002b2e:	f000 fd10 	bl	8003552 <HAL_NVIC_EnableIRQ>

	HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_RESET);
 8002b32:	2200      	movs	r2, #0
 8002b34:	2101      	movs	r1, #1
 8002b36:	4807      	ldr	r0, [pc, #28]	@ (8002b54 <MX_GPIO_Init+0x1dc>)
 8002b38:	f001 f9f2 	bl	8003f20 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	2102      	movs	r1, #2
 8002b40:	4804      	ldr	r0, [pc, #16]	@ (8002b54 <MX_GPIO_Init+0x1dc>)
 8002b42:	f001 f9ed 	bl	8003f20 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
#endif

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002b46:	bf00      	nop
 8002b48:	3718      	adds	r7, #24
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	48000800 	.word	0x48000800
 8002b54:	48000400 	.word	0x48000400

08002b58 <PeriphClock_Config>:



/* USER CODE BEGIN 4 */
void PeriphClock_Config(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0

	/* Start automatic synchronization */
	HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
#endif

	return;
 8002b5c:	bf00      	nop
}
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
	...

08002b68 <MX_TIM2_Init>:




static void MX_TIM2_Init(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b6c:	2001      	movs	r0, #1
 8002b6e:	f7ff fcd5 	bl	800251c <LL_APB1_GRP1_EnableClock>

    htim2.Instance = TIM2;
 8002b72:	4b1a      	ldr	r3, [pc, #104]	@ (8002bdc <MX_TIM2_Init+0x74>)
 8002b74:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002b78:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = (uint32_t)(HAL_RCC_GetPCLK1Freq() / 2000) - 1;
 8002b7a:	f002 ff9b 	bl	8005ab4 <HAL_RCC_GetPCLK1Freq>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	4a17      	ldr	r2, [pc, #92]	@ (8002be0 <MX_TIM2_Init+0x78>)
 8002b82:	fba2 2303 	umull	r2, r3, r2, r3
 8002b86:	09db      	lsrs	r3, r3, #7
 8002b88:	3b01      	subs	r3, #1
 8002b8a:	4a14      	ldr	r2, [pc, #80]	@ (8002bdc <MX_TIM2_Init+0x74>)
 8002b8c:	6053      	str	r3, [r2, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b8e:	4b13      	ldr	r3, [pc, #76]	@ (8002bdc <MX_TIM2_Init+0x74>)
 8002b90:	2200      	movs	r2, #0
 8002b92:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 500;
 8002b94:	4b11      	ldr	r3, [pc, #68]	@ (8002bdc <MX_TIM2_Init+0x74>)
 8002b96:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002b9a:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8002bdc <MX_TIM2_Init+0x74>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	611a      	str	r2, [r3, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8002bdc <MX_TIM2_Init+0x74>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	619a      	str	r2, [r3, #24]

    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002ba8:	480c      	ldr	r0, [pc, #48]	@ (8002bdc <MX_TIM2_Init+0x74>)
 8002baa:	f004 fcf5 	bl	8007598 <HAL_TIM_Base_Init>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d001      	beq.n	8002bb8 <MX_TIM2_Init+0x50>
    {
        Error_Handler(); // Handle initialization error
 8002bb4:	f000 f8ac 	bl	8002d10 <Error_Handler>
    }

    HAL_NVIC_SetPriority(TIM2_IRQn, 15, 0);
 8002bb8:	2200      	movs	r2, #0
 8002bba:	210f      	movs	r1, #15
 8002bbc:	201c      	movs	r0, #28
 8002bbe:	f000 fcae 	bl	800351e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002bc2:	201c      	movs	r0, #28
 8002bc4:	f000 fcc5 	bl	8003552 <HAL_NVIC_EnableIRQ>

        // Start the timer interrupt
    if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK)
 8002bc8:	4804      	ldr	r0, [pc, #16]	@ (8002bdc <MX_TIM2_Init+0x74>)
 8002bca:	f004 fd47 	bl	800765c <HAL_TIM_Base_Start_IT>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d001      	beq.n	8002bd8 <MX_TIM2_Init+0x70>
    {
        Error_Handler(); // Handle start error
 8002bd4:	f000 f89c 	bl	8002d10 <Error_Handler>
    }
}
 8002bd8:	bf00      	nop
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	20000388 	.word	0x20000388
 8002be0:	10624dd3 	.word	0x10624dd3

08002be4 <MX_TIM17_Init>:



void MX_TIM17_Init(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002be8:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8002bec:	f7ff fcaf 	bl	800254e <LL_APB2_GRP1_EnableClock>

    htim17.Instance = TIM17;
 8002bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c60 <MX_TIM17_Init+0x7c>)
 8002bf2:	4a1c      	ldr	r2, [pc, #112]	@ (8002c64 <MX_TIM17_Init+0x80>)
 8002bf4:	601a      	str	r2, [r3, #0]
    htim17.Init.Prescaler = (uint32_t)(HAL_RCC_GetPCLK2Freq() / 1000) - 1;  // TIM17 is on APB2
 8002bf6:	f002 ff73 	bl	8005ae0 <HAL_RCC_GetPCLK2Freq>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	4a1a      	ldr	r2, [pc, #104]	@ (8002c68 <MX_TIM17_Init+0x84>)
 8002bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8002c02:	099b      	lsrs	r3, r3, #6
 8002c04:	3b01      	subs	r3, #1
 8002c06:	4a16      	ldr	r2, [pc, #88]	@ (8002c60 <MX_TIM17_Init+0x7c>)
 8002c08:	6053      	str	r3, [r2, #4]
    htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c0a:	4b15      	ldr	r3, [pc, #84]	@ (8002c60 <MX_TIM17_Init+0x7c>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	609a      	str	r2, [r3, #8]
    htim17.Init.Period = 500 - 1;
 8002c10:	4b13      	ldr	r3, [pc, #76]	@ (8002c60 <MX_TIM17_Init+0x7c>)
 8002c12:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8002c16:	60da      	str	r2, [r3, #12]
    htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c18:	4b11      	ldr	r3, [pc, #68]	@ (8002c60 <MX_TIM17_Init+0x7c>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	611a      	str	r2, [r3, #16]
    htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c1e:	4b10      	ldr	r3, [pc, #64]	@ (8002c60 <MX_TIM17_Init+0x7c>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	619a      	str	r2, [r3, #24]
    htim17.Init.RepetitionCounter = 0;
 8002c24:	4b0e      	ldr	r3, [pc, #56]	@ (8002c60 <MX_TIM17_Init+0x7c>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	615a      	str	r2, [r3, #20]

    if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8002c2a:	480d      	ldr	r0, [pc, #52]	@ (8002c60 <MX_TIM17_Init+0x7c>)
 8002c2c:	f004 fcb4 	bl	8007598 <HAL_TIM_Base_Init>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d001      	beq.n	8002c3a <MX_TIM17_Init+0x56>
    {
        Error_Handler();
 8002c36:	f000 f86b 	bl	8002d10 <Error_Handler>
    }

    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 14, 0);  // Different interrupt for TIM17
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	210e      	movs	r1, #14
 8002c3e:	201a      	movs	r0, #26
 8002c40:	f000 fc6d 	bl	800351e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8002c44:	201a      	movs	r0, #26
 8002c46:	f000 fc84 	bl	8003552 <HAL_NVIC_EnableIRQ>

    if (HAL_TIM_Base_Start_IT(&htim17) != HAL_OK)
 8002c4a:	4805      	ldr	r0, [pc, #20]	@ (8002c60 <MX_TIM17_Init+0x7c>)
 8002c4c:	f004 fd06 	bl	800765c <HAL_TIM_Base_Start_IT>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <MX_TIM17_Init+0x76>
    {
        Error_Handler();
 8002c56:	f000 f85b 	bl	8002d10 <Error_Handler>
    }
}
 8002c5a:	bf00      	nop
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	200003d4 	.word	0x200003d4
 8002c64:	40014800 	.word	0x40014800
 8002c68:	10624dd3 	.word	0x10624dd3

08002c6c <HAL_TIM_PeriodElapsedCallback>:



// Timer interrupt handler
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c7c:	d12e      	bne.n	8002cdc <HAL_TIM_PeriodElapsedCallback+0x70>
    {
        led_counter += 1; // Each interrupt = 1ms (from timer settings)
 8002c7e:	4b20      	ldr	r3, [pc, #128]	@ (8002d00 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	3301      	adds	r3, #1
 8002c84:	4a1e      	ldr	r2, [pc, #120]	@ (8002d00 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002c86:	6013      	str	r3, [r2, #0]

        if (is_connected())
 8002c88:	f00a fd04 	bl	800d694 <is_connected>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d00b      	beq.n	8002caa <HAL_TIM_PeriodElapsedCallback+0x3e>
        {
            // Force LED ON and reset state/counter
            HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_SET);
 8002c92:	2201      	movs	r2, #1
 8002c94:	2102      	movs	r1, #2
 8002c96:	481b      	ldr	r0, [pc, #108]	@ (8002d04 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002c98:	f001 f942 	bl	8003f20 <HAL_GPIO_WritePin>
            led_state = GPIO_PIN_SET;
 8002c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8002d08 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	701a      	strb	r2, [r3, #0]
            led_counter = 0;
 8002ca2:	4b17      	ldr	r3, [pc, #92]	@ (8002d00 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	601a      	str	r2, [r3, #0]
    	if(is_connected()){
    		UTIL_SEQ_SetTask( 1<<CFG_TASK_IMU_SAMPLE_ID, CFG_SCH_PRIO_0);
    	}

    }
}
 8002ca8:	e026      	b.n	8002cf8 <HAL_TIM_PeriodElapsedCallback+0x8c>
            if (led_counter >= 1) // 2 seconds
 8002caa:	4b15      	ldr	r3, [pc, #84]	@ (8002d00 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d022      	beq.n	8002cf8 <HAL_TIM_PeriodElapsedCallback+0x8c>
                led_counter = 0;
 8002cb2:	4b13      	ldr	r3, [pc, #76]	@ (8002d00 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	601a      	str	r2, [r3, #0]
                led_state = (led_state == GPIO_PIN_SET) ? GPIO_PIN_RESET : GPIO_PIN_SET;
 8002cb8:	4b13      	ldr	r3, [pc, #76]	@ (8002d08 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	bf14      	ite	ne
 8002cc0:	2301      	movne	r3, #1
 8002cc2:	2300      	moveq	r3, #0
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	4b0f      	ldr	r3, [pc, #60]	@ (8002d08 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002cca:	701a      	strb	r2, [r3, #0]
                HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, led_state);
 8002ccc:	4b0e      	ldr	r3, [pc, #56]	@ (8002d08 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	2102      	movs	r1, #2
 8002cd4:	480b      	ldr	r0, [pc, #44]	@ (8002d04 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002cd6:	f001 f923 	bl	8003f20 <HAL_GPIO_WritePin>
}
 8002cda:	e00d      	b.n	8002cf8 <HAL_TIM_PeriodElapsedCallback+0x8c>
    else if (htim->Instance == TIM17){
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a0a      	ldr	r2, [pc, #40]	@ (8002d0c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d108      	bne.n	8002cf8 <HAL_TIM_PeriodElapsedCallback+0x8c>
    	if(is_connected()){
 8002ce6:	f00a fcd5 	bl	800d694 <is_connected>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d003      	beq.n	8002cf8 <HAL_TIM_PeriodElapsedCallback+0x8c>
    		UTIL_SEQ_SetTask( 1<<CFG_TASK_IMU_SAMPLE_ID, CFG_SCH_PRIO_0);
 8002cf0:	2100      	movs	r1, #0
 8002cf2:	2020      	movs	r0, #32
 8002cf4:	f00b f886 	bl	800de04 <UTIL_SEQ_SetTask>
}
 8002cf8:	bf00      	nop
 8002cfa:	3708      	adds	r7, #8
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	20000420 	.word	0x20000420
 8002d04:	48000400 	.word	0x48000400
 8002d08:	20000424 	.word	0x20000424
 8002d0c:	40014800 	.word	0x40014800

08002d10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002d14:	b672      	cpsid	i
}
 8002d16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d18:	bf00      	nop
 8002d1a:	e7fd      	b.n	8002d18 <Error_Handler+0x8>

08002d1c <LL_RCC_SetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002d24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d2c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d30:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002d3c:	bf00      	nop
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr

08002d48 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8002d4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d54:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002d60:	bf00      	nop
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr

08002d6a <LL_AHB2_GRP1_EnableClock>:
{
 8002d6a:	b480      	push	{r7}
 8002d6c:	b085      	sub	sp, #20
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002d72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002d78:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002d82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
}
 8002d90:	bf00      	nop
 8002d92:	3714      	adds	r7, #20
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr

08002d9c <LL_AHB3_GRP1_EnableClock>:
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002da4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002da8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002daa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002db4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002db8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
}
 8002dc2:	bf00      	nop
 8002dc4:	3714      	adds	r7, #20
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr

08002dce <LL_APB1_GRP1_EnableClock>:
{
 8002dce:	b480      	push	{r7}
 8002dd0:	b085      	sub	sp, #20
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002dd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dda:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002ddc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002de6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dea:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	4013      	ands	r3, r2
 8002df0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002df2:	68fb      	ldr	r3, [r7, #12]
}
 8002df4:	bf00      	nop
 8002df6:	3714      	adds	r7, #20
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <LL_APB2_GRP1_EnableClock>:
{
 8002e00:	b480      	push	{r7}
 8002e02:	b085      	sub	sp, #20
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002e08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e0c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e0e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4313      	orrs	r3, r2
 8002e16:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002e18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e1c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4013      	ands	r3, r2
 8002e22:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e24:	68fb      	ldr	r3, [r7, #12]
}
 8002e26:	bf00      	nop
 8002e28:	3714      	adds	r7, #20
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr

08002e32 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e32:	b580      	push	{r7, lr}
 8002e34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8002e36:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002e3a:	f7ff ffaf 	bl	8002d9c <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8002e3e:	2200      	movs	r2, #0
 8002e40:	2100      	movs	r1, #0
 8002e42:	202e      	movs	r0, #46	@ 0x2e
 8002e44:	f000 fb6b 	bl	800351e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8002e48:	202e      	movs	r0, #46	@ 0x2e
 8002e4a:	f000 fb82 	bl	8003552 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e4e:	bf00      	nop
 8002e50:	bd80      	pop	{r7, pc}
	...

08002e54 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a05      	ldr	r2, [pc, #20]	@ (8002e78 <HAL_IPCC_MspInit+0x24>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d103      	bne.n	8002e6e <HAL_IPCC_MspInit+0x1a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8002e66:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8002e6a:	f7ff ff97 	bl	8002d9c <LL_AHB3_GRP1_EnableClock>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 8002e6e:	bf00      	nop
 8002e70:	3708      	adds	r7, #8
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	58000c00 	.word	0x58000c00

08002e7c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b096      	sub	sp, #88	@ 0x58
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e84:	f107 0308 	add.w	r3, r7, #8
 8002e88:	2250      	movs	r2, #80	@ 0x50
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f00b fae7 	bl	800e460 <memset>
  if(hrtc->Instance==RTC)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a14      	ldr	r2, [pc, #80]	@ (8002ee8 <HAL_RTC_MspInit+0x6c>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d120      	bne.n	8002ede <HAL_RTC_MspInit+0x62>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */
  HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 8002e9c:	f001 fd42 	bl	8004924 <HAL_PWR_EnableBkUpAccess>

  /**
  *  Write twice the value to flush the APB-AHB bridge
  *  This bit shall be written in the register before writing the next one
  */
  HAL_PWR_EnableBkUpAccess();
 8002ea0:	f001 fd40 	bl	8004924 <HAL_PWR_EnableBkUpAccess>

  __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE); /**< Select LSI as RTC Input */
 8002ea4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002ea8:	f7ff ff38 	bl	8002d1c <LL_RCC_SetRTCClockSource>
  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002eac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002eb0:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002eb2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002eb6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002eb8:	f107 0308 	add.w	r3, r7, #8
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f003 f876 	bl	8005fae <HAL_RCCEx_PeriphCLKConfig>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d001      	beq.n	8002ecc <HAL_RTC_MspInit+0x50>
    {
      Error_Handler();
 8002ec8:	f7ff ff22 	bl	8002d10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002ecc:	f7ff ff3c 	bl	8002d48 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002ed0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002ed4:	f7ff ff7b 	bl	8002dce <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */
  HAL_RTCEx_EnableBypassShadow(hrtc);
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f003 fbef 	bl	80066bc <HAL_RTCEx_EnableBypassShadow>
  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002ede:	bf00      	nop
 8002ee0:	3758      	adds	r7, #88	@ 0x58
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	40002800 	.word	0x40002800

08002eec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b09c      	sub	sp, #112	@ 0x70
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ef4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002ef8:	2200      	movs	r2, #0
 8002efa:	601a      	str	r2, [r3, #0]
 8002efc:	605a      	str	r2, [r3, #4]
 8002efe:	609a      	str	r2, [r3, #8]
 8002f00:	60da      	str	r2, [r3, #12]
 8002f02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f04:	f107 030c 	add.w	r3, r7, #12
 8002f08:	2250      	movs	r2, #80	@ 0x50
 8002f0a:	2100      	movs	r1, #0
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f00b faa7 	bl	800e460 <memset>
  if(huart->Instance==USART1)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a2e      	ldr	r2, [pc, #184]	@ (8002fd0 <HAL_UART_MspInit+0xe4>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d155      	bne.n	8002fc8 <HAL_UART_MspInit+0xdc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002f20:	2300      	movs	r3, #0
 8002f22:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f24:	f107 030c 	add.w	r3, r7, #12
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f003 f840 	bl	8005fae <HAL_RCCEx_PeriphCLKConfig>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d001      	beq.n	8002f38 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002f34:	f7ff feec 	bl	8002d10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f38:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002f3c:	f7ff ff60 	bl	8002e00 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f40:	2002      	movs	r0, #2
 8002f42:	f7ff ff12 	bl	8002d6a <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 8002f46:	23c0      	movs	r3, #192	@ 0xc0
 8002f48:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f4a:	2302      	movs	r3, #2
 8002f4c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f52:	2303      	movs	r3, #3
 8002f54:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002f56:	2307      	movs	r3, #7
 8002f58:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f5a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002f5e:	4619      	mov	r1, r3
 8002f60:	481c      	ldr	r0, [pc, #112]	@ (8002fd4 <HAL_UART_MspInit+0xe8>)
 8002f62:	f000 fe6d 	bl	8003c40 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel4;
 8002f66:	4b1c      	ldr	r3, [pc, #112]	@ (8002fd8 <HAL_UART_MspInit+0xec>)
 8002f68:	4a1c      	ldr	r2, [pc, #112]	@ (8002fdc <HAL_UART_MspInit+0xf0>)
 8002f6a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8002fd8 <HAL_UART_MspInit+0xec>)
 8002f6e:	220f      	movs	r2, #15
 8002f70:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f72:	4b19      	ldr	r3, [pc, #100]	@ (8002fd8 <HAL_UART_MspInit+0xec>)
 8002f74:	2210      	movs	r2, #16
 8002f76:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f78:	4b17      	ldr	r3, [pc, #92]	@ (8002fd8 <HAL_UART_MspInit+0xec>)
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f7e:	4b16      	ldr	r3, [pc, #88]	@ (8002fd8 <HAL_UART_MspInit+0xec>)
 8002f80:	2280      	movs	r2, #128	@ 0x80
 8002f82:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f84:	4b14      	ldr	r3, [pc, #80]	@ (8002fd8 <HAL_UART_MspInit+0xec>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f8a:	4b13      	ldr	r3, [pc, #76]	@ (8002fd8 <HAL_UART_MspInit+0xec>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002f90:	4b11      	ldr	r3, [pc, #68]	@ (8002fd8 <HAL_UART_MspInit+0xec>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f96:	4b10      	ldr	r3, [pc, #64]	@ (8002fd8 <HAL_UART_MspInit+0xec>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002f9c:	480e      	ldr	r0, [pc, #56]	@ (8002fd8 <HAL_UART_MspInit+0xec>)
 8002f9e:	f000 fb1d 	bl	80035dc <HAL_DMA_Init>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d001      	beq.n	8002fac <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8002fa8:	f7ff feb2 	bl	8002d10 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	4a0a      	ldr	r2, [pc, #40]	@ (8002fd8 <HAL_UART_MspInit+0xec>)
 8002fb0:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002fb2:	4a09      	ldr	r2, [pc, #36]	@ (8002fd8 <HAL_UART_MspInit+0xec>)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002fb8:	2200      	movs	r2, #0
 8002fba:	2100      	movs	r1, #0
 8002fbc:	2024      	movs	r0, #36	@ 0x24
 8002fbe:	f000 faae 	bl	800351e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002fc2:	2024      	movs	r0, #36	@ 0x24
 8002fc4:	f000 fac5 	bl	8003552 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002fc8:	bf00      	nop
 8002fca:	3770      	adds	r7, #112	@ 0x70
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	40013800 	.word	0x40013800
 8002fd4:	48000400 	.word	0x48000400
 8002fd8:	20000270 	.word	0x20000270
 8002fdc:	40020444 	.word	0x40020444

08002fe0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002fe4:	bf00      	nop
 8002fe6:	e7fd      	b.n	8002fe4 <NMI_Handler+0x4>

08002fe8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fec:	bf00      	nop
 8002fee:	e7fd      	b.n	8002fec <HardFault_Handler+0x4>

08002ff0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ff4:	bf00      	nop
 8002ff6:	e7fd      	b.n	8002ff4 <MemManage_Handler+0x4>

08002ff8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ffc:	bf00      	nop
 8002ffe:	e7fd      	b.n	8002ffc <BusFault_Handler+0x4>

08003000 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003000:	b480      	push	{r7}
 8003002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003004:	bf00      	nop
 8003006:	e7fd      	b.n	8003004 <UsageFault_Handler+0x4>

08003008 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800300c:	bf00      	nop
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr

08003016 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003016:	b480      	push	{r7}
 8003018:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800301a:	bf00      	nop
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003024:	b480      	push	{r7}
 8003026:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003028:	bf00      	nop
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr

08003032 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003032:	b580      	push	{r7, lr}
 8003034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003036:	f000 f8ff 	bl	8003238 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800303a:	bf00      	nop
 800303c:	bd80      	pop	{r7, pc}
	...

08003040 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003044:	4802      	ldr	r0, [pc, #8]	@ (8003050 <USART1_IRQHandler+0x10>)
 8003046:	f004 fe05 	bl	8007c54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800304a:	bf00      	nop
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	200001dc 	.word	0x200001dc

08003054 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8003058:	f000 ff92 	bl	8003f80 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 800305c:	bf00      	nop
 800305e:	bd80      	pop	{r7, pc}

08003060 <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003064:	4802      	ldr	r0, [pc, #8]	@ (8003070 <DMA2_Channel4_IRQHandler+0x10>)
 8003066:	f000 fc9a 	bl	800399e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 800306a:	bf00      	nop
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	20000270 	.word	0x20000270

08003074 <IPCC_C1_RX_IRQHandler>:
/* USER CODE BEGIN 1 */
/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8003078:	f00a fc26 	bl	800d8c8 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 800307c:	bf00      	nop
 800307e:	bd80      	pop	{r7, pc}

08003080 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8003084:	f00a fc56 	bl	800d934 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8003088:	bf00      	nop
 800308a:	bd80      	pop	{r7, pc}

0800308c <EXTI15_10_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW_EXTI_IRQHandler(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8003090:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003094:	f000 ff5c 	bl	8003f50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003098:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800309c:	f000 ff58 	bl	8003f50 <HAL_GPIO_EXTI_IRQHandler>
}
 80030a0:	bf00      	nop
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(ADS1299_nDRDY_Pin);
 80030a8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80030ac:	f000 ff50 	bl	8003f50 <HAL_GPIO_EXTI_IRQHandler>
}
 80030b0:	bf00      	nop
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <RTC_WKUP_IRQHandler>:

void RTC_WKUP_IRQHandler(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  HAL_RTCEx_WakeUpTimerIRQHandler();
 80030b8:	f7fe fdbc 	bl	8001c34 <HW_TS_RTC_Wakeup_Handler>
}
 80030bc:	bf00      	nop
 80030be:	bd80      	pop	{r7, pc}

080030c0 <TIM1_TRG_COM_TIM17_IRQHandler>:
  * @brief  This function handles TIM17 IRQ Handler.
  * @param  None
  * @retval None
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&htim17);
 80030c4:	4802      	ldr	r0, [pc, #8]	@ (80030d0 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80030c6:	f004 fb17 	bl	80076f8 <HAL_TIM_IRQHandler>
}
 80030ca:	bf00      	nop
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	200003d4 	.word	0x200003d4

080030d4 <TIM2_IRQHandler>:


void TIM2_IRQHandler(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&htim2);
 80030d8:	4802      	ldr	r0, [pc, #8]	@ (80030e4 <TIM2_IRQHandler+0x10>)
 80030da:	f004 fb0d 	bl	80076f8 <HAL_TIM_IRQHandler>
}
 80030de:	bf00      	nop
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	20000388 	.word	0x20000388

080030e8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 80030ec:	4b07      	ldr	r3, [pc, #28]	@ (800310c <SystemInit+0x24>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 80030f2:	4b06      	ldr	r3, [pc, #24]	@ (800310c <SystemInit+0x24>)
 80030f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030f8:	4a04      	ldr	r2, [pc, #16]	@ (800310c <SystemInit+0x24>)
 80030fa:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80030fe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  RCC->CR &= 0xFFFBFFFFU;

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
#endif
}
 8003102:	bf00      	nop
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr
 800310c:	e000ed00 	.word	0xe000ed00

08003110 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8003110:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003112:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003114:	3304      	adds	r3, #4

08003116 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003116:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003118:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800311a:	d3f9      	bcc.n	8003110 <CopyDataInit>
  bx lr
 800311c:	4770      	bx	lr

0800311e <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800311e:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8003120:	3004      	adds	r0, #4

08003122 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8003122:	4288      	cmp	r0, r1
  bcc FillZerobss
 8003124:	d3fb      	bcc.n	800311e <FillZerobss>
  bx lr
 8003126:	4770      	bx	lr

08003128 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003128:	480c      	ldr	r0, [pc, #48]	@ (800315c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800312a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800312c:	f7ff ffdc 	bl	80030e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8003130:	480b      	ldr	r0, [pc, #44]	@ (8003160 <LoopForever+0x6>)
 8003132:	490c      	ldr	r1, [pc, #48]	@ (8003164 <LoopForever+0xa>)
 8003134:	4a0c      	ldr	r2, [pc, #48]	@ (8003168 <LoopForever+0xe>)
 8003136:	2300      	movs	r3, #0
 8003138:	f7ff ffed 	bl	8003116 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800313c:	480b      	ldr	r0, [pc, #44]	@ (800316c <LoopForever+0x12>)
 800313e:	490c      	ldr	r1, [pc, #48]	@ (8003170 <LoopForever+0x16>)
 8003140:	4a0c      	ldr	r2, [pc, #48]	@ (8003174 <LoopForever+0x1a>)
 8003142:	2300      	movs	r3, #0
 8003144:	f7ff ffe7 	bl	8003116 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8003148:	480b      	ldr	r0, [pc, #44]	@ (8003178 <LoopForever+0x1e>)
 800314a:	490c      	ldr	r1, [pc, #48]	@ (800317c <LoopForever+0x22>)
 800314c:	2300      	movs	r3, #0
 800314e:	f7ff ffe8 	bl	8003122 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003152:	f00b f9d3 	bl	800e4fc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003156:	f7ff fa43 	bl	80025e0 <main>

0800315a <LoopForever>:

LoopForever:
  b LoopForever
 800315a:	e7fe      	b.n	800315a <LoopForever>
  ldr   r0, =_estack
 800315c:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8003160:	20000008 	.word	0x20000008
 8003164:	20000088 	.word	0x20000088
 8003168:	08010a54 	.word	0x08010a54
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800316c:	200301e4 	.word	0x200301e4
 8003170:	20030d8b 	.word	0x20030d8b
 8003174:	08010b02 	.word	0x08010b02
  INIT_BSS _sbss, _ebss
 8003178:	200000bc 	.word	0x200000bc
 800317c:	200023b0 	.word	0x200023b0

08003180 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003180:	e7fe      	b.n	8003180 <ADC1_IRQHandler>
	...

08003184 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800318a:	2300      	movs	r3, #0
 800318c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800318e:	4b0c      	ldr	r3, [pc, #48]	@ (80031c0 <HAL_Init+0x3c>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a0b      	ldr	r2, [pc, #44]	@ (80031c0 <HAL_Init+0x3c>)
 8003194:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003198:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800319a:	2003      	movs	r0, #3
 800319c:	f000 f9b4 	bl	8003508 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80031a0:	2000      	movs	r0, #0
 80031a2:	f000 f80f 	bl	80031c4 <HAL_InitTick>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d002      	beq.n	80031b2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	71fb      	strb	r3, [r7, #7]
 80031b0:	e001      	b.n	80031b6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80031b2:	f7ff fe3e 	bl	8002e32 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80031b6:	79fb      	ldrb	r3, [r7, #7]
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3708      	adds	r7, #8
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	58004000 	.word	0x58004000

080031c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80031cc:	2300      	movs	r3, #0
 80031ce:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80031d0:	4b17      	ldr	r3, [pc, #92]	@ (8003230 <HAL_InitTick+0x6c>)
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d024      	beq.n	8003222 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80031d8:	f002 fc58 	bl	8005a8c <HAL_RCC_GetHCLKFreq>
 80031dc:	4602      	mov	r2, r0
 80031de:	4b14      	ldr	r3, [pc, #80]	@ (8003230 <HAL_InitTick+0x6c>)
 80031e0:	781b      	ldrb	r3, [r3, #0]
 80031e2:	4619      	mov	r1, r3
 80031e4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031e8:	fbb3 f3f1 	udiv	r3, r3, r1
 80031ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80031f0:	4618      	mov	r0, r3
 80031f2:	f000 f9ca 	bl	800358a <HAL_SYSTICK_Config>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d10f      	bne.n	800321c <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2b0f      	cmp	r3, #15
 8003200:	d809      	bhi.n	8003216 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003202:	2200      	movs	r2, #0
 8003204:	6879      	ldr	r1, [r7, #4]
 8003206:	f04f 30ff 	mov.w	r0, #4294967295
 800320a:	f000 f988 	bl	800351e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800320e:	4a09      	ldr	r2, [pc, #36]	@ (8003234 <HAL_InitTick+0x70>)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6013      	str	r3, [r2, #0]
 8003214:	e007      	b.n	8003226 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	73fb      	strb	r3, [r7, #15]
 800321a:	e004      	b.n	8003226 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	73fb      	strb	r3, [r7, #15]
 8003220:	e001      	b.n	8003226 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003226:	7bfb      	ldrb	r3, [r7, #15]
}
 8003228:	4618      	mov	r0, r3
 800322a:	3710      	adds	r7, #16
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	20000010 	.word	0x20000010
 8003234:	2000000c 	.word	0x2000000c

08003238 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003238:	b480      	push	{r7}
 800323a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800323c:	4b06      	ldr	r3, [pc, #24]	@ (8003258 <HAL_IncTick+0x20>)
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	461a      	mov	r2, r3
 8003242:	4b06      	ldr	r3, [pc, #24]	@ (800325c <HAL_IncTick+0x24>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4413      	add	r3, r2
 8003248:	4a04      	ldr	r2, [pc, #16]	@ (800325c <HAL_IncTick+0x24>)
 800324a:	6013      	str	r3, [r2, #0]
}
 800324c:	bf00      	nop
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	20000010 	.word	0x20000010
 800325c:	20000428 	.word	0x20000428

08003260 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003260:	b480      	push	{r7}
 8003262:	af00      	add	r7, sp, #0
  return uwTick;
 8003264:	4b03      	ldr	r3, [pc, #12]	@ (8003274 <HAL_GetTick+0x14>)
 8003266:	681b      	ldr	r3, [r3, #0]
}
 8003268:	4618      	mov	r0, r3
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	20000428 	.word	0x20000428

08003278 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8003278:	b480      	push	{r7}
 800327a:	af00      	add	r7, sp, #0
  return uwTickPrio;
 800327c:	4b03      	ldr	r3, [pc, #12]	@ (800328c <HAL_GetTickPrio+0x14>)
 800327e:	681b      	ldr	r3, [r3, #0]
}
 8003280:	4618      	mov	r0, r3
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	2000000c 	.word	0x2000000c

08003290 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8003290:	b480      	push	{r7}
 8003292:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8003294:	4b03      	ldr	r3, [pc, #12]	@ (80032a4 <HAL_GetTickFreq+0x14>)
 8003296:	781b      	ldrb	r3, [r3, #0]
}
 8003298:	4618      	mov	r0, r3
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	20000010 	.word	0x20000010

080032a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b085      	sub	sp, #20
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f003 0307 	and.w	r3, r3, #7
 80032b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032b8:	4b0c      	ldr	r3, [pc, #48]	@ (80032ec <__NVIC_SetPriorityGrouping+0x44>)
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032be:	68ba      	ldr	r2, [r7, #8]
 80032c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80032c4:	4013      	ands	r3, r2
 80032c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80032d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032da:	4a04      	ldr	r2, [pc, #16]	@ (80032ec <__NVIC_SetPriorityGrouping+0x44>)
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	60d3      	str	r3, [r2, #12]
}
 80032e0:	bf00      	nop
 80032e2:	3714      	adds	r7, #20
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr
 80032ec:	e000ed00 	.word	0xe000ed00

080032f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032f0:	b480      	push	{r7}
 80032f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032f4:	4b04      	ldr	r3, [pc, #16]	@ (8003308 <__NVIC_GetPriorityGrouping+0x18>)
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	0a1b      	lsrs	r3, r3, #8
 80032fa:	f003 0307 	and.w	r3, r3, #7
}
 80032fe:	4618      	mov	r0, r3
 8003300:	46bd      	mov	sp, r7
 8003302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003306:	4770      	bx	lr
 8003308:	e000ed00 	.word	0xe000ed00

0800330c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	4603      	mov	r3, r0
 8003314:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331a:	2b00      	cmp	r3, #0
 800331c:	db0b      	blt.n	8003336 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800331e:	79fb      	ldrb	r3, [r7, #7]
 8003320:	f003 021f 	and.w	r2, r3, #31
 8003324:	4907      	ldr	r1, [pc, #28]	@ (8003344 <__NVIC_EnableIRQ+0x38>)
 8003326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800332a:	095b      	lsrs	r3, r3, #5
 800332c:	2001      	movs	r0, #1
 800332e:	fa00 f202 	lsl.w	r2, r0, r2
 8003332:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003336:	bf00      	nop
 8003338:	370c      	adds	r7, #12
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr
 8003342:	bf00      	nop
 8003344:	e000e100 	.word	0xe000e100

08003348 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	4603      	mov	r3, r0
 8003350:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003356:	2b00      	cmp	r3, #0
 8003358:	db12      	blt.n	8003380 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800335a:	79fb      	ldrb	r3, [r7, #7]
 800335c:	f003 021f 	and.w	r2, r3, #31
 8003360:	490a      	ldr	r1, [pc, #40]	@ (800338c <__NVIC_DisableIRQ+0x44>)
 8003362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003366:	095b      	lsrs	r3, r3, #5
 8003368:	2001      	movs	r0, #1
 800336a:	fa00 f202 	lsl.w	r2, r0, r2
 800336e:	3320      	adds	r3, #32
 8003370:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003374:	f3bf 8f4f 	dsb	sy
}
 8003378:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800337a:	f3bf 8f6f 	isb	sy
}
 800337e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003380:	bf00      	nop
 8003382:	370c      	adds	r7, #12
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr
 800338c:	e000e100 	.word	0xe000e100

08003390 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8003390:	b480      	push	{r7}
 8003392:	b083      	sub	sp, #12
 8003394:	af00      	add	r7, sp, #0
 8003396:	4603      	mov	r3, r0
 8003398:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800339a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	db0c      	blt.n	80033bc <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033a2:	79fb      	ldrb	r3, [r7, #7]
 80033a4:	f003 021f 	and.w	r2, r3, #31
 80033a8:	4907      	ldr	r1, [pc, #28]	@ (80033c8 <__NVIC_SetPendingIRQ+0x38>)
 80033aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ae:	095b      	lsrs	r3, r3, #5
 80033b0:	2001      	movs	r0, #1
 80033b2:	fa00 f202 	lsl.w	r2, r0, r2
 80033b6:	3340      	adds	r3, #64	@ 0x40
 80033b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033bc:	bf00      	nop
 80033be:	370c      	adds	r7, #12
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr
 80033c8:	e000e100 	.word	0xe000e100

080033cc <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	4603      	mov	r3, r0
 80033d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	db0c      	blt.n	80033f8 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033de:	79fb      	ldrb	r3, [r7, #7]
 80033e0:	f003 021f 	and.w	r2, r3, #31
 80033e4:	4907      	ldr	r1, [pc, #28]	@ (8003404 <__NVIC_ClearPendingIRQ+0x38>)
 80033e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ea:	095b      	lsrs	r3, r3, #5
 80033ec:	2001      	movs	r0, #1
 80033ee:	fa00 f202 	lsl.w	r2, r0, r2
 80033f2:	3360      	adds	r3, #96	@ 0x60
 80033f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033f8:	bf00      	nop
 80033fa:	370c      	adds	r7, #12
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr
 8003404:	e000e100 	.word	0xe000e100

08003408 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	4603      	mov	r3, r0
 8003410:	6039      	str	r1, [r7, #0]
 8003412:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003414:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003418:	2b00      	cmp	r3, #0
 800341a:	db0a      	blt.n	8003432 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	b2da      	uxtb	r2, r3
 8003420:	490c      	ldr	r1, [pc, #48]	@ (8003454 <__NVIC_SetPriority+0x4c>)
 8003422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003426:	0112      	lsls	r2, r2, #4
 8003428:	b2d2      	uxtb	r2, r2
 800342a:	440b      	add	r3, r1
 800342c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003430:	e00a      	b.n	8003448 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	b2da      	uxtb	r2, r3
 8003436:	4908      	ldr	r1, [pc, #32]	@ (8003458 <__NVIC_SetPriority+0x50>)
 8003438:	79fb      	ldrb	r3, [r7, #7]
 800343a:	f003 030f 	and.w	r3, r3, #15
 800343e:	3b04      	subs	r3, #4
 8003440:	0112      	lsls	r2, r2, #4
 8003442:	b2d2      	uxtb	r2, r2
 8003444:	440b      	add	r3, r1
 8003446:	761a      	strb	r2, [r3, #24]
}
 8003448:	bf00      	nop
 800344a:	370c      	adds	r7, #12
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr
 8003454:	e000e100 	.word	0xe000e100
 8003458:	e000ed00 	.word	0xe000ed00

0800345c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800345c:	b480      	push	{r7}
 800345e:	b089      	sub	sp, #36	@ 0x24
 8003460:	af00      	add	r7, sp, #0
 8003462:	60f8      	str	r0, [r7, #12]
 8003464:	60b9      	str	r1, [r7, #8]
 8003466:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f003 0307 	and.w	r3, r3, #7
 800346e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	f1c3 0307 	rsb	r3, r3, #7
 8003476:	2b04      	cmp	r3, #4
 8003478:	bf28      	it	cs
 800347a:	2304      	movcs	r3, #4
 800347c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	3304      	adds	r3, #4
 8003482:	2b06      	cmp	r3, #6
 8003484:	d902      	bls.n	800348c <NVIC_EncodePriority+0x30>
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	3b03      	subs	r3, #3
 800348a:	e000      	b.n	800348e <NVIC_EncodePriority+0x32>
 800348c:	2300      	movs	r3, #0
 800348e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003490:	f04f 32ff 	mov.w	r2, #4294967295
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	fa02 f303 	lsl.w	r3, r2, r3
 800349a:	43da      	mvns	r2, r3
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	401a      	ands	r2, r3
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034a4:	f04f 31ff 	mov.w	r1, #4294967295
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	fa01 f303 	lsl.w	r3, r1, r3
 80034ae:	43d9      	mvns	r1, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034b4:	4313      	orrs	r3, r2
         );
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3724      	adds	r7, #36	@ 0x24
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr
	...

080034c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b082      	sub	sp, #8
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	3b01      	subs	r3, #1
 80034d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034d4:	d301      	bcc.n	80034da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034d6:	2301      	movs	r3, #1
 80034d8:	e00f      	b.n	80034fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034da:	4a0a      	ldr	r2, [pc, #40]	@ (8003504 <SysTick_Config+0x40>)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	3b01      	subs	r3, #1
 80034e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034e2:	210f      	movs	r1, #15
 80034e4:	f04f 30ff 	mov.w	r0, #4294967295
 80034e8:	f7ff ff8e 	bl	8003408 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034ec:	4b05      	ldr	r3, [pc, #20]	@ (8003504 <SysTick_Config+0x40>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034f2:	4b04      	ldr	r3, [pc, #16]	@ (8003504 <SysTick_Config+0x40>)
 80034f4:	2207      	movs	r2, #7
 80034f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034f8:	2300      	movs	r3, #0
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3708      	adds	r7, #8
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	e000e010 	.word	0xe000e010

08003508 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	f7ff fec9 	bl	80032a8 <__NVIC_SetPriorityGrouping>
}
 8003516:	bf00      	nop
 8003518:	3708      	adds	r7, #8
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}

0800351e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800351e:	b580      	push	{r7, lr}
 8003520:	b086      	sub	sp, #24
 8003522:	af00      	add	r7, sp, #0
 8003524:	4603      	mov	r3, r0
 8003526:	60b9      	str	r1, [r7, #8]
 8003528:	607a      	str	r2, [r7, #4]
 800352a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800352c:	f7ff fee0 	bl	80032f0 <__NVIC_GetPriorityGrouping>
 8003530:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	68b9      	ldr	r1, [r7, #8]
 8003536:	6978      	ldr	r0, [r7, #20]
 8003538:	f7ff ff90 	bl	800345c <NVIC_EncodePriority>
 800353c:	4602      	mov	r2, r0
 800353e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003542:	4611      	mov	r1, r2
 8003544:	4618      	mov	r0, r3
 8003546:	f7ff ff5f 	bl	8003408 <__NVIC_SetPriority>
}
 800354a:	bf00      	nop
 800354c:	3718      	adds	r7, #24
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}

08003552 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003552:	b580      	push	{r7, lr}
 8003554:	b082      	sub	sp, #8
 8003556:	af00      	add	r7, sp, #0
 8003558:	4603      	mov	r3, r0
 800355a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800355c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003560:	4618      	mov	r0, r3
 8003562:	f7ff fed3 	bl	800330c <__NVIC_EnableIRQ>
}
 8003566:	bf00      	nop
 8003568:	3708      	adds	r7, #8
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}

0800356e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800356e:	b580      	push	{r7, lr}
 8003570:	b082      	sub	sp, #8
 8003572:	af00      	add	r7, sp, #0
 8003574:	4603      	mov	r3, r0
 8003576:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003578:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357c:	4618      	mov	r0, r3
 800357e:	f7ff fee3 	bl	8003348 <__NVIC_DisableIRQ>
}
 8003582:	bf00      	nop
 8003584:	3708      	adds	r7, #8
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b082      	sub	sp, #8
 800358e:	af00      	add	r7, sp, #0
 8003590:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f7ff ff96 	bl	80034c4 <SysTick_Config>
 8003598:	4603      	mov	r3, r0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3708      	adds	r7, #8
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}

080035a2 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80035a2:	b580      	push	{r7, lr}
 80035a4:	b082      	sub	sp, #8
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	4603      	mov	r3, r0
 80035aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80035ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035b0:	4618      	mov	r0, r3
 80035b2:	f7ff feed 	bl	8003390 <__NVIC_SetPendingIRQ>
}
 80035b6:	bf00      	nop
 80035b8:	3708      	adds	r7, #8
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}

080035be <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80035be:	b580      	push	{r7, lr}
 80035c0:	b082      	sub	sp, #8
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	4603      	mov	r3, r0
 80035c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80035c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035cc:	4618      	mov	r0, r3
 80035ce:	f7ff fefd 	bl	80033cc <__NVIC_ClearPendingIRQ>
}
 80035d2:	bf00      	nop
 80035d4:	3708      	adds	r7, #8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
	...

080035dc <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d101      	bne.n	80035ee <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e08e      	b.n	800370c <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	461a      	mov	r2, r3
 80035f4:	4b47      	ldr	r3, [pc, #284]	@ (8003714 <HAL_DMA_Init+0x138>)
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d80f      	bhi.n	800361a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	461a      	mov	r2, r3
 8003600:	4b45      	ldr	r3, [pc, #276]	@ (8003718 <HAL_DMA_Init+0x13c>)
 8003602:	4413      	add	r3, r2
 8003604:	4a45      	ldr	r2, [pc, #276]	@ (800371c <HAL_DMA_Init+0x140>)
 8003606:	fba2 2303 	umull	r2, r3, r2, r3
 800360a:	091b      	lsrs	r3, r3, #4
 800360c:	009a      	lsls	r2, r3, #2
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a42      	ldr	r2, [pc, #264]	@ (8003720 <HAL_DMA_Init+0x144>)
 8003616:	641a      	str	r2, [r3, #64]	@ 0x40
 8003618:	e00e      	b.n	8003638 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	461a      	mov	r2, r3
 8003620:	4b40      	ldr	r3, [pc, #256]	@ (8003724 <HAL_DMA_Init+0x148>)
 8003622:	4413      	add	r3, r2
 8003624:	4a3d      	ldr	r2, [pc, #244]	@ (800371c <HAL_DMA_Init+0x140>)
 8003626:	fba2 2303 	umull	r2, r3, r2, r3
 800362a:	091b      	lsrs	r3, r3, #4
 800362c:	009a      	lsls	r2, r3, #2
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a3c      	ldr	r2, [pc, #240]	@ (8003728 <HAL_DMA_Init+0x14c>)
 8003636:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2202      	movs	r2, #2
 800363c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800364e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003652:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800365c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	691b      	ldr	r3, [r3, #16]
 8003662:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003668:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	699b      	ldr	r3, [r3, #24]
 800366e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003674:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a1b      	ldr	r3, [r3, #32]
 800367a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800367c:	68fa      	ldr	r2, [r7, #12]
 800367e:	4313      	orrs	r3, r2
 8003680:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	68fa      	ldr	r2, [r7, #12]
 8003688:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f000 fa74 	bl	8003b78 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003698:	d102      	bne.n	80036a0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2200      	movs	r2, #0
 800369e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	685a      	ldr	r2, [r3, #4]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036a8:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80036ac:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80036b6:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d010      	beq.n	80036e2 <HAL_DMA_Init+0x106>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	2b04      	cmp	r3, #4
 80036c6:	d80c      	bhi.n	80036e2 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f000 fa93 	bl	8003bf4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036d2:	2200      	movs	r2, #0
 80036d4:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80036de:	605a      	str	r2, [r3, #4]
 80036e0:	e008      	b.n	80036f4 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2200      	movs	r2, #0
 80036ec:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800370a:	2300      	movs	r3, #0
}
 800370c:	4618      	mov	r0, r3
 800370e:	3710      	adds	r7, #16
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}
 8003714:	40020407 	.word	0x40020407
 8003718:	bffdfff8 	.word	0xbffdfff8
 800371c:	cccccccd 	.word	0xcccccccd
 8003720:	40020000 	.word	0x40020000
 8003724:	bffdfbf8 	.word	0xbffdfbf8
 8003728:	40020400 	.word	0x40020400

0800372c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b086      	sub	sp, #24
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	607a      	str	r2, [r7, #4]
 8003738:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800373a:	2300      	movs	r3, #0
 800373c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003744:	2b01      	cmp	r3, #1
 8003746:	d101      	bne.n	800374c <HAL_DMA_Start_IT+0x20>
 8003748:	2302      	movs	r3, #2
 800374a:	e066      	b.n	800381a <HAL_DMA_Start_IT+0xee>
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2201      	movs	r2, #1
 8003750:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800375a:	b2db      	uxtb	r3, r3
 800375c:	2b01      	cmp	r3, #1
 800375e:	d155      	bne.n	800380c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2202      	movs	r2, #2
 8003764:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f022 0201 	bic.w	r2, r2, #1
 800377c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	68b9      	ldr	r1, [r7, #8]
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f000 f9b9 	bl	8003afc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800378e:	2b00      	cmp	r3, #0
 8003790:	d008      	beq.n	80037a4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f042 020e 	orr.w	r2, r2, #14
 80037a0:	601a      	str	r2, [r3, #0]
 80037a2:	e00f      	b.n	80037c4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f022 0204 	bic.w	r2, r2, #4
 80037b2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f042 020a 	orr.w	r2, r2, #10
 80037c2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d007      	beq.n	80037e2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037e0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d007      	beq.n	80037fa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037f8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f042 0201 	orr.w	r2, r2, #1
 8003808:	601a      	str	r2, [r3, #0]
 800380a:	e005      	b.n	8003818 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003814:	2302      	movs	r3, #2
 8003816:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003818:	7dfb      	ldrb	r3, [r7, #23]
}
 800381a:	4618      	mov	r0, r3
 800381c:	3718      	adds	r7, #24
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}

08003822 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003822:	b480      	push	{r7}
 8003824:	b083      	sub	sp, #12
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d101      	bne.n	8003834 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e04f      	b.n	80038d4 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800383a:	b2db      	uxtb	r3, r3
 800383c:	2b02      	cmp	r3, #2
 800383e:	d008      	beq.n	8003852 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2204      	movs	r2, #4
 8003844:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e040      	b.n	80038d4 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f022 020e 	bic.w	r2, r2, #14
 8003860:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800386c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003870:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f022 0201 	bic.w	r2, r2, #1
 8003880:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003886:	f003 021c 	and.w	r2, r3, #28
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800388e:	2101      	movs	r1, #1
 8003890:	fa01 f202 	lsl.w	r2, r1, r2
 8003894:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800389e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d00c      	beq.n	80038c2 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038b2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038b6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038bc:	687a      	ldr	r2, [r7, #4]
 80038be:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80038c0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2201      	movs	r2, #1
 80038c6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80038d2:	2300      	movs	r3, #0
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	370c      	adds	r7, #12
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr

080038e0 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038e8:	2300      	movs	r3, #0
 80038ea:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d005      	beq.n	8003904 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2204      	movs	r2, #4
 80038fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	73fb      	strb	r3, [r7, #15]
 8003902:	e047      	b.n	8003994 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f022 020e 	bic.w	r2, r2, #14
 8003912:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f022 0201 	bic.w	r2, r2, #1
 8003922:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800392e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003932:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003938:	f003 021c 	and.w	r2, r3, #28
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003940:	2101      	movs	r1, #1
 8003942:	fa01 f202 	lsl.w	r2, r1, r2
 8003946:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800394c:	687a      	ldr	r2, [r7, #4]
 800394e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003950:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00c      	beq.n	8003974 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003964:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003968:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003972:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003988:	2b00      	cmp	r3, #0
 800398a:	d003      	beq.n	8003994 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	4798      	blx	r3
    }
  }
  return status;
 8003994:	7bfb      	ldrb	r3, [r7, #15]
}
 8003996:	4618      	mov	r0, r3
 8003998:	3710      	adds	r7, #16
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}

0800399e <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800399e:	b580      	push	{r7, lr}
 80039a0:	b084      	sub	sp, #16
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ba:	f003 031c 	and.w	r3, r3, #28
 80039be:	2204      	movs	r2, #4
 80039c0:	409a      	lsls	r2, r3
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	4013      	ands	r3, r2
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d026      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x7a>
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	f003 0304 	and.w	r3, r3, #4
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d021      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0320 	and.w	r3, r3, #32
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d107      	bne.n	80039f2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f022 0204 	bic.w	r2, r2, #4
 80039f0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039f6:	f003 021c 	and.w	r2, r3, #28
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fe:	2104      	movs	r1, #4
 8003a00:	fa01 f202 	lsl.w	r2, r1, r2
 8003a04:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d071      	beq.n	8003af2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003a16:	e06c      	b.n	8003af2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a1c:	f003 031c 	and.w	r3, r3, #28
 8003a20:	2202      	movs	r2, #2
 8003a22:	409a      	lsls	r2, r3
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	4013      	ands	r3, r2
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d02e      	beq.n	8003a8a <HAL_DMA_IRQHandler+0xec>
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	f003 0302 	and.w	r3, r3, #2
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d029      	beq.n	8003a8a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0320 	and.w	r3, r3, #32
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d10b      	bne.n	8003a5c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f022 020a 	bic.w	r2, r2, #10
 8003a52:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a60:	f003 021c 	and.w	r2, r3, #28
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a68:	2102      	movs	r1, #2
 8003a6a:	fa01 f202 	lsl.w	r2, r1, r2
 8003a6e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2200      	movs	r2, #0
 8003a74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d038      	beq.n	8003af2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003a88:	e033      	b.n	8003af2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a8e:	f003 031c 	and.w	r3, r3, #28
 8003a92:	2208      	movs	r2, #8
 8003a94:	409a      	lsls	r2, r3
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d02a      	beq.n	8003af4 <HAL_DMA_IRQHandler+0x156>
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	f003 0308 	and.w	r3, r3, #8
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d025      	beq.n	8003af4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f022 020e 	bic.w	r2, r2, #14
 8003ab6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003abc:	f003 021c 	and.w	r2, r3, #28
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac4:	2101      	movs	r1, #1
 8003ac6:	fa01 f202 	lsl.w	r2, r1, r2
 8003aca:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d004      	beq.n	8003af4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003af2:	bf00      	nop
 8003af4:	bf00      	nop
}
 8003af6:	3710      	adds	r7, #16
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b085      	sub	sp, #20
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	60f8      	str	r0, [r7, #12]
 8003b04:	60b9      	str	r1, [r7, #8]
 8003b06:	607a      	str	r2, [r7, #4]
 8003b08:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b0e:	68fa      	ldr	r2, [r7, #12]
 8003b10:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003b12:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d004      	beq.n	8003b26 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b20:	68fa      	ldr	r2, [r7, #12]
 8003b22:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003b24:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b2a:	f003 021c 	and.w	r2, r3, #28
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b32:	2101      	movs	r1, #1
 8003b34:	fa01 f202 	lsl.w	r2, r1, r2
 8003b38:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	683a      	ldr	r2, [r7, #0]
 8003b40:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	2b10      	cmp	r3, #16
 8003b48:	d108      	bne.n	8003b5c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	68ba      	ldr	r2, [r7, #8]
 8003b58:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003b5a:	e007      	b.n	8003b6c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68ba      	ldr	r2, [r7, #8]
 8003b62:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	60da      	str	r2, [r3, #12]
}
 8003b6c:	bf00      	nop
 8003b6e:	3714      	adds	r7, #20
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr

08003b78 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b085      	sub	sp, #20
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	461a      	mov	r2, r3
 8003b86:	4b17      	ldr	r3, [pc, #92]	@ (8003be4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d80a      	bhi.n	8003ba2 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b90:	089b      	lsrs	r3, r3, #2
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003b98:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	6493      	str	r3, [r2, #72]	@ 0x48
 8003ba0:	e007      	b.n	8003bb2 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ba6:	089b      	lsrs	r3, r3, #2
 8003ba8:	009a      	lsls	r2, r3, #2
 8003baa:	4b0f      	ldr	r3, [pc, #60]	@ (8003be8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003bac:	4413      	add	r3, r2
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	3b08      	subs	r3, #8
 8003bba:	4a0c      	ldr	r2, [pc, #48]	@ (8003bec <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc0:	091b      	lsrs	r3, r3, #4
 8003bc2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8003bf0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003bc8:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f003 031f 	and.w	r3, r3, #31
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	409a      	lsls	r2, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003bd8:	bf00      	nop
 8003bda:	3714      	adds	r7, #20
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr
 8003be4:	40020407 	.word	0x40020407
 8003be8:	4002081c 	.word	0x4002081c
 8003bec:	cccccccd 	.word	0xcccccccd
 8003bf0:	40020880 	.word	0x40020880

08003bf4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b085      	sub	sp, #20
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c04:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003c06:	68fa      	ldr	r2, [r7, #12]
 8003c08:	4b0b      	ldr	r3, [pc, #44]	@ (8003c38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003c0a:	4413      	add	r3, r2
 8003c0c:	009b      	lsls	r3, r3, #2
 8003c0e:	461a      	mov	r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	4a09      	ldr	r2, [pc, #36]	@ (8003c3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8003c18:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	f003 0303 	and.w	r3, r3, #3
 8003c22:	2201      	movs	r2, #1
 8003c24:	409a      	lsls	r2, r3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003c2a:	bf00      	nop
 8003c2c:	3714      	adds	r7, #20
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr
 8003c36:	bf00      	nop
 8003c38:	1000823f 	.word	0x1000823f
 8003c3c:	40020940 	.word	0x40020940

08003c40 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b087      	sub	sp, #28
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c4e:	e14c      	b.n	8003eea <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	2101      	movs	r1, #1
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	fa01 f303 	lsl.w	r3, r1, r3
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	f000 813e 	beq.w	8003ee4 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f003 0303 	and.w	r3, r3, #3
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d005      	beq.n	8003c80 <HAL_GPIO_Init+0x40>
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f003 0303 	and.w	r3, r3, #3
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	d130      	bne.n	8003ce2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	005b      	lsls	r3, r3, #1
 8003c8a:	2203      	movs	r2, #3
 8003c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c90:	43db      	mvns	r3, r3
 8003c92:	693a      	ldr	r2, [r7, #16]
 8003c94:	4013      	ands	r3, r2
 8003c96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	68da      	ldr	r2, [r3, #12]
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	005b      	lsls	r3, r3, #1
 8003ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca4:	693a      	ldr	r2, [r7, #16]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	693a      	ldr	r2, [r7, #16]
 8003cae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbe:	43db      	mvns	r3, r3
 8003cc0:	693a      	ldr	r2, [r7, #16]
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	091b      	lsrs	r3, r3, #4
 8003ccc:	f003 0201 	and.w	r2, r3, #1
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd6:	693a      	ldr	r2, [r7, #16]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	693a      	ldr	r2, [r7, #16]
 8003ce0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	f003 0303 	and.w	r3, r3, #3
 8003cea:	2b03      	cmp	r3, #3
 8003cec:	d017      	beq.n	8003d1e <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	005b      	lsls	r3, r3, #1
 8003cf8:	2203      	movs	r2, #3
 8003cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfe:	43db      	mvns	r3, r3
 8003d00:	693a      	ldr	r2, [r7, #16]
 8003d02:	4013      	ands	r3, r2
 8003d04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	689a      	ldr	r2, [r3, #8]
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	005b      	lsls	r3, r3, #1
 8003d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d12:	693a      	ldr	r2, [r7, #16]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	693a      	ldr	r2, [r7, #16]
 8003d1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	f003 0303 	and.w	r3, r3, #3
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d123      	bne.n	8003d72 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	08da      	lsrs	r2, r3, #3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	3208      	adds	r2, #8
 8003d32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d36:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	f003 0307 	and.w	r3, r3, #7
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	220f      	movs	r2, #15
 8003d42:	fa02 f303 	lsl.w	r3, r2, r3
 8003d46:	43db      	mvns	r3, r3
 8003d48:	693a      	ldr	r2, [r7, #16]
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	691a      	ldr	r2, [r3, #16]
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	f003 0307 	and.w	r3, r3, #7
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5e:	693a      	ldr	r2, [r7, #16]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	08da      	lsrs	r2, r3, #3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	3208      	adds	r2, #8
 8003d6c:	6939      	ldr	r1, [r7, #16]
 8003d6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	005b      	lsls	r3, r3, #1
 8003d7c:	2203      	movs	r2, #3
 8003d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d82:	43db      	mvns	r3, r3
 8003d84:	693a      	ldr	r2, [r7, #16]
 8003d86:	4013      	ands	r3, r2
 8003d88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	f003 0203 	and.w	r2, r3, #3
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	005b      	lsls	r3, r3, #1
 8003d96:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9a:	693a      	ldr	r2, [r7, #16]
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	693a      	ldr	r2, [r7, #16]
 8003da4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	f000 8098 	beq.w	8003ee4 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8003db4:	4a54      	ldr	r2, [pc, #336]	@ (8003f08 <HAL_GPIO_Init+0x2c8>)
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	089b      	lsrs	r3, r3, #2
 8003dba:	3302      	adds	r3, #2
 8003dbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dc0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	f003 0303 	and.w	r3, r3, #3
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	220f      	movs	r2, #15
 8003dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd0:	43db      	mvns	r3, r3
 8003dd2:	693a      	ldr	r2, [r7, #16]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003dde:	d019      	beq.n	8003e14 <HAL_GPIO_Init+0x1d4>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	4a4a      	ldr	r2, [pc, #296]	@ (8003f0c <HAL_GPIO_Init+0x2cc>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d013      	beq.n	8003e10 <HAL_GPIO_Init+0x1d0>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	4a49      	ldr	r2, [pc, #292]	@ (8003f10 <HAL_GPIO_Init+0x2d0>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d00d      	beq.n	8003e0c <HAL_GPIO_Init+0x1cc>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	4a48      	ldr	r2, [pc, #288]	@ (8003f14 <HAL_GPIO_Init+0x2d4>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d007      	beq.n	8003e08 <HAL_GPIO_Init+0x1c8>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	4a47      	ldr	r2, [pc, #284]	@ (8003f18 <HAL_GPIO_Init+0x2d8>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d101      	bne.n	8003e04 <HAL_GPIO_Init+0x1c4>
 8003e00:	2304      	movs	r3, #4
 8003e02:	e008      	b.n	8003e16 <HAL_GPIO_Init+0x1d6>
 8003e04:	2307      	movs	r3, #7
 8003e06:	e006      	b.n	8003e16 <HAL_GPIO_Init+0x1d6>
 8003e08:	2303      	movs	r3, #3
 8003e0a:	e004      	b.n	8003e16 <HAL_GPIO_Init+0x1d6>
 8003e0c:	2302      	movs	r3, #2
 8003e0e:	e002      	b.n	8003e16 <HAL_GPIO_Init+0x1d6>
 8003e10:	2301      	movs	r3, #1
 8003e12:	e000      	b.n	8003e16 <HAL_GPIO_Init+0x1d6>
 8003e14:	2300      	movs	r3, #0
 8003e16:	697a      	ldr	r2, [r7, #20]
 8003e18:	f002 0203 	and.w	r2, r2, #3
 8003e1c:	0092      	lsls	r2, r2, #2
 8003e1e:	4093      	lsls	r3, r2
 8003e20:	693a      	ldr	r2, [r7, #16]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003e26:	4938      	ldr	r1, [pc, #224]	@ (8003f08 <HAL_GPIO_Init+0x2c8>)
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	089b      	lsrs	r3, r3, #2
 8003e2c:	3302      	adds	r3, #2
 8003e2e:	693a      	ldr	r2, [r7, #16]
 8003e30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e34:	4b39      	ldr	r3, [pc, #228]	@ (8003f1c <HAL_GPIO_Init+0x2dc>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	43db      	mvns	r3, r3
 8003e3e:	693a      	ldr	r2, [r7, #16]
 8003e40:	4013      	ands	r3, r2
 8003e42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d003      	beq.n	8003e58 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003e50:	693a      	ldr	r2, [r7, #16]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	4313      	orrs	r3, r2
 8003e56:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003e58:	4a30      	ldr	r2, [pc, #192]	@ (8003f1c <HAL_GPIO_Init+0x2dc>)
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003e5e:	4b2f      	ldr	r3, [pc, #188]	@ (8003f1c <HAL_GPIO_Init+0x2dc>)
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	43db      	mvns	r3, r3
 8003e68:	693a      	ldr	r2, [r7, #16]
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d003      	beq.n	8003e82 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003e7a:	693a      	ldr	r2, [r7, #16]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003e82:	4a26      	ldr	r2, [pc, #152]	@ (8003f1c <HAL_GPIO_Init+0x2dc>)
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003e88:	4b24      	ldr	r3, [pc, #144]	@ (8003f1c <HAL_GPIO_Init+0x2dc>)
 8003e8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	43db      	mvns	r3, r3
 8003e94:	693a      	ldr	r2, [r7, #16]
 8003e96:	4013      	ands	r3, r2
 8003e98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d003      	beq.n	8003eae <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8003ea6:	693a      	ldr	r2, [r7, #16]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003eae:	4a1b      	ldr	r2, [pc, #108]	@ (8003f1c <HAL_GPIO_Init+0x2dc>)
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8003eb6:	4b19      	ldr	r3, [pc, #100]	@ (8003f1c <HAL_GPIO_Init+0x2dc>)
 8003eb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ebc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	43db      	mvns	r3, r3
 8003ec2:	693a      	ldr	r2, [r7, #16]
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d003      	beq.n	8003edc <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8003ed4:	693a      	ldr	r2, [r7, #16]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003edc:	4a0f      	ldr	r2, [pc, #60]	@ (8003f1c <HAL_GPIO_Init+0x2dc>)
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	3301      	adds	r3, #1
 8003ee8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	f47f aeab 	bne.w	8003c50 <HAL_GPIO_Init+0x10>
  }
}
 8003efa:	bf00      	nop
 8003efc:	bf00      	nop
 8003efe:	371c      	adds	r7, #28
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr
 8003f08:	40010000 	.word	0x40010000
 8003f0c:	48000400 	.word	0x48000400
 8003f10:	48000800 	.word	0x48000800
 8003f14:	48000c00 	.word	0x48000c00
 8003f18:	48001000 	.word	0x48001000
 8003f1c:	58000800 	.word	0x58000800

08003f20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b083      	sub	sp, #12
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	460b      	mov	r3, r1
 8003f2a:	807b      	strh	r3, [r7, #2]
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f30:	787b      	ldrb	r3, [r7, #1]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d003      	beq.n	8003f3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f36:	887a      	ldrh	r2, [r7, #2]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f3c:	e002      	b.n	8003f44 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f3e:	887a      	ldrh	r2, [r7, #2]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003f44:	bf00      	nop
 8003f46:	370c      	adds	r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr

08003f50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b082      	sub	sp, #8
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	4603      	mov	r3, r0
 8003f58:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003f5a:	4b08      	ldr	r3, [pc, #32]	@ (8003f7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f5c:	68da      	ldr	r2, [r3, #12]
 8003f5e:	88fb      	ldrh	r3, [r7, #6]
 8003f60:	4013      	ands	r3, r2
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d006      	beq.n	8003f74 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f66:	4a05      	ldr	r2, [pc, #20]	@ (8003f7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f68:	88fb      	ldrh	r3, [r7, #6]
 8003f6a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f6c:	88fb      	ldrh	r3, [r7, #6]
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f7fd faf3 	bl	800155a <HAL_GPIO_EXTI_Callback>
  }
}
 8003f74:	bf00      	nop
 8003f76:	3708      	adds	r7, #8
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	58000800 	.word	0x58000800

08003f80 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b082      	sub	sp, #8
 8003f84:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8003f86:	4b0a      	ldr	r3, [pc, #40]	@ (8003fb0 <HAL_HSEM_IRQHandler+0x30>)
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8003f8c:	4b08      	ldr	r3, [pc, #32]	@ (8003fb0 <HAL_HSEM_IRQHandler+0x30>)
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	43db      	mvns	r3, r3
 8003f94:	4906      	ldr	r1, [pc, #24]	@ (8003fb0 <HAL_HSEM_IRQHandler+0x30>)
 8003f96:	4013      	ands	r3, r2
 8003f98:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8003f9a:	4a05      	ldr	r2, [pc, #20]	@ (8003fb0 <HAL_HSEM_IRQHandler+0x30>)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f000 f807 	bl	8003fb4 <HAL_HSEM_FreeCallback>
}
 8003fa6:	bf00      	nop
 8003fa8:	3708      	adds	r7, #8
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	58001500 	.word	0x58001500

08003fb4 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8003fbc:	bf00      	nop
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr

08003fc8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b082      	sub	sp, #8
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d101      	bne.n	8003fda <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e08d      	b.n	80040f6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d106      	bne.n	8003ff4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f000 f885 	bl	80040fe <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2224      	movs	r2, #36	@ 0x24
 8003ff8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f022 0201 	bic.w	r2, r2, #1
 800400a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	685a      	ldr	r2, [r3, #4]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004018:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	689a      	ldr	r2, [r3, #8]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004028:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	68db      	ldr	r3, [r3, #12]
 800402e:	2b01      	cmp	r3, #1
 8004030:	d107      	bne.n	8004042 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	689a      	ldr	r2, [r3, #8]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800403e:	609a      	str	r2, [r3, #8]
 8004040:	e006      	b.n	8004050 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	689a      	ldr	r2, [r3, #8]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800404e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	2b02      	cmp	r3, #2
 8004056:	d108      	bne.n	800406a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	685a      	ldr	r2, [r3, #4]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004066:	605a      	str	r2, [r3, #4]
 8004068:	e007      	b.n	800407a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	685a      	ldr	r2, [r3, #4]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004078:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	6812      	ldr	r2, [r2, #0]
 8004084:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004088:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800408c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	68da      	ldr	r2, [r3, #12]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800409c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	691a      	ldr	r2, [r3, #16]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	695b      	ldr	r3, [r3, #20]
 80040a6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	430a      	orrs	r2, r1
 80040b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	69d9      	ldr	r1, [r3, #28]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6a1a      	ldr	r2, [r3, #32]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	430a      	orrs	r2, r1
 80040c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f042 0201 	orr.w	r2, r2, #1
 80040d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2220      	movs	r2, #32
 80040e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80040f4:	2300      	movs	r3, #0
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3708      	adds	r7, #8
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}

080040fe <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80040fe:	b480      	push	{r7}
 8004100:	b083      	sub	sp, #12
 8004102:	af00      	add	r7, sp, #0
 8004104:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8004106:	bf00      	nop
 8004108:	370c      	adds	r7, #12
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr
	...

08004114 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b088      	sub	sp, #32
 8004118:	af02      	add	r7, sp, #8
 800411a:	60f8      	str	r0, [r7, #12]
 800411c:	4608      	mov	r0, r1
 800411e:	4611      	mov	r1, r2
 8004120:	461a      	mov	r2, r3
 8004122:	4603      	mov	r3, r0
 8004124:	817b      	strh	r3, [r7, #10]
 8004126:	460b      	mov	r3, r1
 8004128:	813b      	strh	r3, [r7, #8]
 800412a:	4613      	mov	r3, r2
 800412c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b20      	cmp	r3, #32
 8004138:	f040 80f9 	bne.w	800432e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800413c:	6a3b      	ldr	r3, [r7, #32]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d002      	beq.n	8004148 <HAL_I2C_Mem_Write+0x34>
 8004142:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004144:	2b00      	cmp	r3, #0
 8004146:	d105      	bne.n	8004154 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800414e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e0ed      	b.n	8004330 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800415a:	2b01      	cmp	r3, #1
 800415c:	d101      	bne.n	8004162 <HAL_I2C_Mem_Write+0x4e>
 800415e:	2302      	movs	r3, #2
 8004160:	e0e6      	b.n	8004330 <HAL_I2C_Mem_Write+0x21c>
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2201      	movs	r2, #1
 8004166:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800416a:	f7ff f879 	bl	8003260 <HAL_GetTick>
 800416e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	9300      	str	r3, [sp, #0]
 8004174:	2319      	movs	r3, #25
 8004176:	2201      	movs	r2, #1
 8004178:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800417c:	68f8      	ldr	r0, [r7, #12]
 800417e:	f000 f955 	bl	800442c <I2C_WaitOnFlagUntilTimeout>
 8004182:	4603      	mov	r3, r0
 8004184:	2b00      	cmp	r3, #0
 8004186:	d001      	beq.n	800418c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e0d1      	b.n	8004330 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2221      	movs	r2, #33	@ 0x21
 8004190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2240      	movs	r2, #64	@ 0x40
 8004198:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2200      	movs	r2, #0
 80041a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6a3a      	ldr	r2, [r7, #32]
 80041a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80041ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2200      	movs	r2, #0
 80041b2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80041b4:	88f8      	ldrh	r0, [r7, #6]
 80041b6:	893a      	ldrh	r2, [r7, #8]
 80041b8:	8979      	ldrh	r1, [r7, #10]
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	9301      	str	r3, [sp, #4]
 80041be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041c0:	9300      	str	r3, [sp, #0]
 80041c2:	4603      	mov	r3, r0
 80041c4:	68f8      	ldr	r0, [r7, #12]
 80041c6:	f000 f8b9 	bl	800433c <I2C_RequestMemoryWrite>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d005      	beq.n	80041dc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2200      	movs	r2, #0
 80041d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e0a9      	b.n	8004330 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	2bff      	cmp	r3, #255	@ 0xff
 80041e4:	d90e      	bls.n	8004204 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	22ff      	movs	r2, #255	@ 0xff
 80041ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041f0:	b2da      	uxtb	r2, r3
 80041f2:	8979      	ldrh	r1, [r7, #10]
 80041f4:	2300      	movs	r3, #0
 80041f6:	9300      	str	r3, [sp, #0]
 80041f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80041fc:	68f8      	ldr	r0, [r7, #12]
 80041fe:	f000 fad9 	bl	80047b4 <I2C_TransferConfig>
 8004202:	e00f      	b.n	8004224 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004208:	b29a      	uxth	r2, r3
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004212:	b2da      	uxtb	r2, r3
 8004214:	8979      	ldrh	r1, [r7, #10]
 8004216:	2300      	movs	r3, #0
 8004218:	9300      	str	r3, [sp, #0]
 800421a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800421e:	68f8      	ldr	r0, [r7, #12]
 8004220:	f000 fac8 	bl	80047b4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004224:	697a      	ldr	r2, [r7, #20]
 8004226:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004228:	68f8      	ldr	r0, [r7, #12]
 800422a:	f000 f958 	bl	80044de <I2C_WaitOnTXISFlagUntilTimeout>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d001      	beq.n	8004238 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e07b      	b.n	8004330 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423c:	781a      	ldrb	r2, [r3, #0]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004248:	1c5a      	adds	r2, r3, #1
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004252:	b29b      	uxth	r3, r3
 8004254:	3b01      	subs	r3, #1
 8004256:	b29a      	uxth	r2, r3
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004260:	3b01      	subs	r3, #1
 8004262:	b29a      	uxth	r2, r3
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800426c:	b29b      	uxth	r3, r3
 800426e:	2b00      	cmp	r3, #0
 8004270:	d034      	beq.n	80042dc <HAL_I2C_Mem_Write+0x1c8>
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004276:	2b00      	cmp	r3, #0
 8004278:	d130      	bne.n	80042dc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	9300      	str	r3, [sp, #0]
 800427e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004280:	2200      	movs	r2, #0
 8004282:	2180      	movs	r1, #128	@ 0x80
 8004284:	68f8      	ldr	r0, [r7, #12]
 8004286:	f000 f8d1 	bl	800442c <I2C_WaitOnFlagUntilTimeout>
 800428a:	4603      	mov	r3, r0
 800428c:	2b00      	cmp	r3, #0
 800428e:	d001      	beq.n	8004294 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	e04d      	b.n	8004330 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004298:	b29b      	uxth	r3, r3
 800429a:	2bff      	cmp	r3, #255	@ 0xff
 800429c:	d90e      	bls.n	80042bc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	22ff      	movs	r2, #255	@ 0xff
 80042a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042a8:	b2da      	uxtb	r2, r3
 80042aa:	8979      	ldrh	r1, [r7, #10]
 80042ac:	2300      	movs	r3, #0
 80042ae:	9300      	str	r3, [sp, #0]
 80042b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80042b4:	68f8      	ldr	r0, [r7, #12]
 80042b6:	f000 fa7d 	bl	80047b4 <I2C_TransferConfig>
 80042ba:	e00f      	b.n	80042dc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042c0:	b29a      	uxth	r2, r3
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042ca:	b2da      	uxtb	r2, r3
 80042cc:	8979      	ldrh	r1, [r7, #10]
 80042ce:	2300      	movs	r3, #0
 80042d0:	9300      	str	r3, [sp, #0]
 80042d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80042d6:	68f8      	ldr	r0, [r7, #12]
 80042d8:	f000 fa6c 	bl	80047b4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d19e      	bne.n	8004224 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042e6:	697a      	ldr	r2, [r7, #20]
 80042e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042ea:	68f8      	ldr	r0, [r7, #12]
 80042ec:	f000 f93e 	bl	800456c <I2C_WaitOnSTOPFlagUntilTimeout>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d001      	beq.n	80042fa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e01a      	b.n	8004330 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2220      	movs	r2, #32
 8004300:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	6859      	ldr	r1, [r3, #4]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	4b0a      	ldr	r3, [pc, #40]	@ (8004338 <HAL_I2C_Mem_Write+0x224>)
 800430e:	400b      	ands	r3, r1
 8004310:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2220      	movs	r2, #32
 8004316:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2200      	movs	r2, #0
 8004326:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800432a:	2300      	movs	r3, #0
 800432c:	e000      	b.n	8004330 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800432e:	2302      	movs	r3, #2
  }
}
 8004330:	4618      	mov	r0, r3
 8004332:	3718      	adds	r7, #24
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}
 8004338:	fe00e800 	.word	0xfe00e800

0800433c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b086      	sub	sp, #24
 8004340:	af02      	add	r7, sp, #8
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	4608      	mov	r0, r1
 8004346:	4611      	mov	r1, r2
 8004348:	461a      	mov	r2, r3
 800434a:	4603      	mov	r3, r0
 800434c:	817b      	strh	r3, [r7, #10]
 800434e:	460b      	mov	r3, r1
 8004350:	813b      	strh	r3, [r7, #8]
 8004352:	4613      	mov	r3, r2
 8004354:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004356:	88fb      	ldrh	r3, [r7, #6]
 8004358:	b2da      	uxtb	r2, r3
 800435a:	8979      	ldrh	r1, [r7, #10]
 800435c:	4b20      	ldr	r3, [pc, #128]	@ (80043e0 <I2C_RequestMemoryWrite+0xa4>)
 800435e:	9300      	str	r3, [sp, #0]
 8004360:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004364:	68f8      	ldr	r0, [r7, #12]
 8004366:	f000 fa25 	bl	80047b4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800436a:	69fa      	ldr	r2, [r7, #28]
 800436c:	69b9      	ldr	r1, [r7, #24]
 800436e:	68f8      	ldr	r0, [r7, #12]
 8004370:	f000 f8b5 	bl	80044de <I2C_WaitOnTXISFlagUntilTimeout>
 8004374:	4603      	mov	r3, r0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d001      	beq.n	800437e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e02c      	b.n	80043d8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800437e:	88fb      	ldrh	r3, [r7, #6]
 8004380:	2b01      	cmp	r3, #1
 8004382:	d105      	bne.n	8004390 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004384:	893b      	ldrh	r3, [r7, #8]
 8004386:	b2da      	uxtb	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	629a      	str	r2, [r3, #40]	@ 0x28
 800438e:	e015      	b.n	80043bc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004390:	893b      	ldrh	r3, [r7, #8]
 8004392:	0a1b      	lsrs	r3, r3, #8
 8004394:	b29b      	uxth	r3, r3
 8004396:	b2da      	uxtb	r2, r3
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800439e:	69fa      	ldr	r2, [r7, #28]
 80043a0:	69b9      	ldr	r1, [r7, #24]
 80043a2:	68f8      	ldr	r0, [r7, #12]
 80043a4:	f000 f89b 	bl	80044de <I2C_WaitOnTXISFlagUntilTimeout>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d001      	beq.n	80043b2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e012      	b.n	80043d8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80043b2:	893b      	ldrh	r3, [r7, #8]
 80043b4:	b2da      	uxtb	r2, r3
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	9300      	str	r3, [sp, #0]
 80043c0:	69bb      	ldr	r3, [r7, #24]
 80043c2:	2200      	movs	r2, #0
 80043c4:	2180      	movs	r1, #128	@ 0x80
 80043c6:	68f8      	ldr	r0, [r7, #12]
 80043c8:	f000 f830 	bl	800442c <I2C_WaitOnFlagUntilTimeout>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d001      	beq.n	80043d6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e000      	b.n	80043d8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80043d6:	2300      	movs	r3, #0
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3710      	adds	r7, #16
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}
 80043e0:	80002000 	.word	0x80002000

080043e4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b083      	sub	sp, #12
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	699b      	ldr	r3, [r3, #24]
 80043f2:	f003 0302 	and.w	r3, r3, #2
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d103      	bne.n	8004402 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	2200      	movs	r2, #0
 8004400:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	699b      	ldr	r3, [r3, #24]
 8004408:	f003 0301 	and.w	r3, r3, #1
 800440c:	2b01      	cmp	r3, #1
 800440e:	d007      	beq.n	8004420 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	699a      	ldr	r2, [r3, #24]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f042 0201 	orr.w	r2, r2, #1
 800441e:	619a      	str	r2, [r3, #24]
  }
}
 8004420:	bf00      	nop
 8004422:	370c      	adds	r7, #12
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr

0800442c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	60f8      	str	r0, [r7, #12]
 8004434:	60b9      	str	r1, [r7, #8]
 8004436:	603b      	str	r3, [r7, #0]
 8004438:	4613      	mov	r3, r2
 800443a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800443c:	e03b      	b.n	80044b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800443e:	69ba      	ldr	r2, [r7, #24]
 8004440:	6839      	ldr	r1, [r7, #0]
 8004442:	68f8      	ldr	r0, [r7, #12]
 8004444:	f000 f8d6 	bl	80045f4 <I2C_IsErrorOccurred>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d001      	beq.n	8004452 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e041      	b.n	80044d6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004458:	d02d      	beq.n	80044b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800445a:	f7fe ff01 	bl	8003260 <HAL_GetTick>
 800445e:	4602      	mov	r2, r0
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	1ad3      	subs	r3, r2, r3
 8004464:	683a      	ldr	r2, [r7, #0]
 8004466:	429a      	cmp	r2, r3
 8004468:	d302      	bcc.n	8004470 <I2C_WaitOnFlagUntilTimeout+0x44>
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d122      	bne.n	80044b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	699a      	ldr	r2, [r3, #24]
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	4013      	ands	r3, r2
 800447a:	68ba      	ldr	r2, [r7, #8]
 800447c:	429a      	cmp	r2, r3
 800447e:	bf0c      	ite	eq
 8004480:	2301      	moveq	r3, #1
 8004482:	2300      	movne	r3, #0
 8004484:	b2db      	uxtb	r3, r3
 8004486:	461a      	mov	r2, r3
 8004488:	79fb      	ldrb	r3, [r7, #7]
 800448a:	429a      	cmp	r2, r3
 800448c:	d113      	bne.n	80044b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004492:	f043 0220 	orr.w	r2, r3, #32
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2220      	movs	r2, #32
 800449e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2200      	movs	r2, #0
 80044a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e00f      	b.n	80044d6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	699a      	ldr	r2, [r3, #24]
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	4013      	ands	r3, r2
 80044c0:	68ba      	ldr	r2, [r7, #8]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	bf0c      	ite	eq
 80044c6:	2301      	moveq	r3, #1
 80044c8:	2300      	movne	r3, #0
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	461a      	mov	r2, r3
 80044ce:	79fb      	ldrb	r3, [r7, #7]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d0b4      	beq.n	800443e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3710      	adds	r7, #16
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}

080044de <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80044de:	b580      	push	{r7, lr}
 80044e0:	b084      	sub	sp, #16
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	60f8      	str	r0, [r7, #12]
 80044e6:	60b9      	str	r1, [r7, #8]
 80044e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80044ea:	e033      	b.n	8004554 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80044ec:	687a      	ldr	r2, [r7, #4]
 80044ee:	68b9      	ldr	r1, [r7, #8]
 80044f0:	68f8      	ldr	r0, [r7, #12]
 80044f2:	f000 f87f 	bl	80045f4 <I2C_IsErrorOccurred>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d001      	beq.n	8004500 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e031      	b.n	8004564 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004506:	d025      	beq.n	8004554 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004508:	f7fe feaa 	bl	8003260 <HAL_GetTick>
 800450c:	4602      	mov	r2, r0
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	1ad3      	subs	r3, r2, r3
 8004512:	68ba      	ldr	r2, [r7, #8]
 8004514:	429a      	cmp	r2, r3
 8004516:	d302      	bcc.n	800451e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d11a      	bne.n	8004554 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	699b      	ldr	r3, [r3, #24]
 8004524:	f003 0302 	and.w	r3, r3, #2
 8004528:	2b02      	cmp	r3, #2
 800452a:	d013      	beq.n	8004554 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004530:	f043 0220 	orr.w	r2, r3, #32
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2220      	movs	r2, #32
 800453c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2200      	movs	r2, #0
 8004544:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2200      	movs	r2, #0
 800454c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004550:	2301      	movs	r3, #1
 8004552:	e007      	b.n	8004564 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	f003 0302 	and.w	r3, r3, #2
 800455e:	2b02      	cmp	r3, #2
 8004560:	d1c4      	bne.n	80044ec <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004562:	2300      	movs	r3, #0
}
 8004564:	4618      	mov	r0, r3
 8004566:	3710      	adds	r7, #16
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}

0800456c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	60f8      	str	r0, [r7, #12]
 8004574:	60b9      	str	r1, [r7, #8]
 8004576:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004578:	e02f      	b.n	80045da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800457a:	687a      	ldr	r2, [r7, #4]
 800457c:	68b9      	ldr	r1, [r7, #8]
 800457e:	68f8      	ldr	r0, [r7, #12]
 8004580:	f000 f838 	bl	80045f4 <I2C_IsErrorOccurred>
 8004584:	4603      	mov	r3, r0
 8004586:	2b00      	cmp	r3, #0
 8004588:	d001      	beq.n	800458e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e02d      	b.n	80045ea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800458e:	f7fe fe67 	bl	8003260 <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	68ba      	ldr	r2, [r7, #8]
 800459a:	429a      	cmp	r2, r3
 800459c:	d302      	bcc.n	80045a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d11a      	bne.n	80045da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	699b      	ldr	r3, [r3, #24]
 80045aa:	f003 0320 	and.w	r3, r3, #32
 80045ae:	2b20      	cmp	r3, #32
 80045b0:	d013      	beq.n	80045da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045b6:	f043 0220 	orr.w	r2, r3, #32
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2220      	movs	r2, #32
 80045c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2200      	movs	r2, #0
 80045ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e007      	b.n	80045ea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	699b      	ldr	r3, [r3, #24]
 80045e0:	f003 0320 	and.w	r3, r3, #32
 80045e4:	2b20      	cmp	r3, #32
 80045e6:	d1c8      	bne.n	800457a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045e8:	2300      	movs	r3, #0
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3710      	adds	r7, #16
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
	...

080045f4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b08a      	sub	sp, #40	@ 0x28
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004600:	2300      	movs	r3, #0
 8004602:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	699b      	ldr	r3, [r3, #24]
 800460c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800460e:	2300      	movs	r3, #0
 8004610:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	f003 0310 	and.w	r3, r3, #16
 800461c:	2b00      	cmp	r3, #0
 800461e:	d068      	beq.n	80046f2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2210      	movs	r2, #16
 8004626:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004628:	e049      	b.n	80046be <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004630:	d045      	beq.n	80046be <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004632:	f7fe fe15 	bl	8003260 <HAL_GetTick>
 8004636:	4602      	mov	r2, r0
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	1ad3      	subs	r3, r2, r3
 800463c:	68ba      	ldr	r2, [r7, #8]
 800463e:	429a      	cmp	r2, r3
 8004640:	d302      	bcc.n	8004648 <I2C_IsErrorOccurred+0x54>
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d13a      	bne.n	80046be <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004652:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800465a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	699b      	ldr	r3, [r3, #24]
 8004662:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004666:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800466a:	d121      	bne.n	80046b0 <I2C_IsErrorOccurred+0xbc>
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004672:	d01d      	beq.n	80046b0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004674:	7cfb      	ldrb	r3, [r7, #19]
 8004676:	2b20      	cmp	r3, #32
 8004678:	d01a      	beq.n	80046b0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	685a      	ldr	r2, [r3, #4]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004688:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800468a:	f7fe fde9 	bl	8003260 <HAL_GetTick>
 800468e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004690:	e00e      	b.n	80046b0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004692:	f7fe fde5 	bl	8003260 <HAL_GetTick>
 8004696:	4602      	mov	r2, r0
 8004698:	69fb      	ldr	r3, [r7, #28]
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	2b19      	cmp	r3, #25
 800469e:	d907      	bls.n	80046b0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80046a0:	6a3b      	ldr	r3, [r7, #32]
 80046a2:	f043 0320 	orr.w	r3, r3, #32
 80046a6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80046ae:	e006      	b.n	80046be <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	699b      	ldr	r3, [r3, #24]
 80046b6:	f003 0320 	and.w	r3, r3, #32
 80046ba:	2b20      	cmp	r3, #32
 80046bc:	d1e9      	bne.n	8004692 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	699b      	ldr	r3, [r3, #24]
 80046c4:	f003 0320 	and.w	r3, r3, #32
 80046c8:	2b20      	cmp	r3, #32
 80046ca:	d003      	beq.n	80046d4 <I2C_IsErrorOccurred+0xe0>
 80046cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d0aa      	beq.n	800462a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80046d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d103      	bne.n	80046e4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2220      	movs	r2, #32
 80046e2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80046e4:	6a3b      	ldr	r3, [r7, #32]
 80046e6:	f043 0304 	orr.w	r3, r3, #4
 80046ea:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	699b      	ldr	r3, [r3, #24]
 80046f8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004700:	2b00      	cmp	r3, #0
 8004702:	d00b      	beq.n	800471c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004704:	6a3b      	ldr	r3, [r7, #32]
 8004706:	f043 0301 	orr.w	r3, r3, #1
 800470a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004714:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800471c:	69bb      	ldr	r3, [r7, #24]
 800471e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004722:	2b00      	cmp	r3, #0
 8004724:	d00b      	beq.n	800473e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004726:	6a3b      	ldr	r3, [r7, #32]
 8004728:	f043 0308 	orr.w	r3, r3, #8
 800472c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004736:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004744:	2b00      	cmp	r3, #0
 8004746:	d00b      	beq.n	8004760 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004748:	6a3b      	ldr	r3, [r7, #32]
 800474a:	f043 0302 	orr.w	r3, r3, #2
 800474e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004758:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004760:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004764:	2b00      	cmp	r3, #0
 8004766:	d01c      	beq.n	80047a2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004768:	68f8      	ldr	r0, [r7, #12]
 800476a:	f7ff fe3b 	bl	80043e4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	6859      	ldr	r1, [r3, #4]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	4b0d      	ldr	r3, [pc, #52]	@ (80047b0 <I2C_IsErrorOccurred+0x1bc>)
 800477a:	400b      	ands	r3, r1
 800477c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004782:	6a3b      	ldr	r3, [r7, #32]
 8004784:	431a      	orrs	r2, r3
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2220      	movs	r2, #32
 800478e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2200      	movs	r2, #0
 8004796:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2200      	movs	r2, #0
 800479e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80047a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3728      	adds	r7, #40	@ 0x28
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	fe00e800 	.word	0xfe00e800

080047b4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b087      	sub	sp, #28
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	60f8      	str	r0, [r7, #12]
 80047bc:	607b      	str	r3, [r7, #4]
 80047be:	460b      	mov	r3, r1
 80047c0:	817b      	strh	r3, [r7, #10]
 80047c2:	4613      	mov	r3, r2
 80047c4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047c6:	897b      	ldrh	r3, [r7, #10]
 80047c8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80047cc:	7a7b      	ldrb	r3, [r7, #9]
 80047ce:	041b      	lsls	r3, r3, #16
 80047d0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047d4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047da:	6a3b      	ldr	r3, [r7, #32]
 80047dc:	4313      	orrs	r3, r2
 80047de:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80047e2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	685a      	ldr	r2, [r3, #4]
 80047ea:	6a3b      	ldr	r3, [r7, #32]
 80047ec:	0d5b      	lsrs	r3, r3, #21
 80047ee:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80047f2:	4b08      	ldr	r3, [pc, #32]	@ (8004814 <I2C_TransferConfig+0x60>)
 80047f4:	430b      	orrs	r3, r1
 80047f6:	43db      	mvns	r3, r3
 80047f8:	ea02 0103 	and.w	r1, r2, r3
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	697a      	ldr	r2, [r7, #20]
 8004802:	430a      	orrs	r2, r1
 8004804:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004806:	bf00      	nop
 8004808:	371c      	adds	r7, #28
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr
 8004812:	bf00      	nop
 8004814:	03ff63ff 	.word	0x03ff63ff

08004818 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b084      	sub	sp, #16
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8004820:	2300      	movs	r3, #0
 8004822:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d01e      	beq.n	8004868 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 800482a:	4b13      	ldr	r3, [pc, #76]	@ (8004878 <HAL_IPCC_Init+0x60>)
 800482c:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004834:	b2db      	uxtb	r3, r3
 8004836:	2b00      	cmp	r3, #0
 8004838:	d102      	bne.n	8004840 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f7fe fb0a 	bl	8002e54 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8004840:	68b8      	ldr	r0, [r7, #8]
 8004842:	f000 f85b 	bl	80048fc <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f000 f82c 	bl	80048b0 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2201      	movs	r2, #1
 8004862:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8004866:	e001      	b.n	800486c <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 800486c:	7bfb      	ldrb	r3, [r7, #15]
}
 800486e:	4618      	mov	r0, r3
 8004870:	3710      	adds	r7, #16
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
 8004876:	bf00      	nop
 8004878:	58000c00 	.word	0x58000c00

0800487c <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800487c:	b480      	push	{r7}
 800487e:	b085      	sub	sp, #20
 8004880:	af00      	add	r7, sp, #0
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	60b9      	str	r1, [r7, #8]
 8004886:	4613      	mov	r3, r2
 8004888:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 800488a:	bf00      	nop
 800488c:	3714      	adds	r7, #20
 800488e:	46bd      	mov	sp, r7
 8004890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004894:	4770      	bx	lr

08004896 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8004896:	b480      	push	{r7}
 8004898:	b085      	sub	sp, #20
 800489a:	af00      	add	r7, sp, #0
 800489c:	60f8      	str	r0, [r7, #12]
 800489e:	60b9      	str	r1, [r7, #8]
 80048a0:	4613      	mov	r3, r2
 80048a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 80048a4:	bf00      	nop
 80048a6:	3714      	adds	r7, #20
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr

080048b0 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b085      	sub	sp, #20
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80048b8:	2300      	movs	r3, #0
 80048ba:	60fb      	str	r3, [r7, #12]
 80048bc:	e00f      	b.n	80048de <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 80048be:	687a      	ldr	r2, [r7, #4]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	4413      	add	r3, r2
 80048c6:	4a0b      	ldr	r2, [pc, #44]	@ (80048f4 <IPCC_SetDefaultCallbacks+0x44>)
 80048c8:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	3306      	adds	r3, #6
 80048d0:	009b      	lsls	r3, r3, #2
 80048d2:	4413      	add	r3, r2
 80048d4:	4a08      	ldr	r2, [pc, #32]	@ (80048f8 <IPCC_SetDefaultCallbacks+0x48>)
 80048d6:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	3301      	adds	r3, #1
 80048dc:	60fb      	str	r3, [r7, #12]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2b05      	cmp	r3, #5
 80048e2:	d9ec      	bls.n	80048be <IPCC_SetDefaultCallbacks+0xe>
  }
}
 80048e4:	bf00      	nop
 80048e6:	bf00      	nop
 80048e8:	3714      	adds	r7, #20
 80048ea:	46bd      	mov	sp, r7
 80048ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f0:	4770      	bx	lr
 80048f2:	bf00      	nop
 80048f4:	0800487d 	.word	0x0800487d
 80048f8:	08004897 	.word	0x08004897

080048fc <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b083      	sub	sp, #12
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 8004910:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	223f      	movs	r2, #63	@ 0x3f
 8004916:	609a      	str	r2, [r3, #8]
}
 8004918:	bf00      	nop
 800491a:	370c      	adds	r7, #12
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr

08004924 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004924:	b480      	push	{r7}
 8004926:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004928:	4b05      	ldr	r3, [pc, #20]	@ (8004940 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a04      	ldr	r2, [pc, #16]	@ (8004940 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800492e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004932:	6013      	str	r3, [r2, #0]
}
 8004934:	bf00      	nop
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	58000400 	.word	0x58000400

08004944 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004944:	b480      	push	{r7}
 8004946:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8004948:	4b04      	ldr	r3, [pc, #16]	@ (800495c <HAL_PWREx_GetVoltageRange+0x18>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8004950:	4618      	mov	r0, r3
 8004952:	46bd      	mov	sp, r7
 8004954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004958:	4770      	bx	lr
 800495a:	bf00      	nop
 800495c:	58000400 	.word	0x58000400

08004960 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8004960:	b480      	push	{r7}
 8004962:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8004964:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800496e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004972:	d101      	bne.n	8004978 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8004974:	2301      	movs	r3, #1
 8004976:	e000      	b.n	800497a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr

08004984 <LL_RCC_HSE_Enable>:
{
 8004984:	b480      	push	{r7}
 8004986:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8004988:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004992:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004996:	6013      	str	r3, [r2, #0]
}
 8004998:	bf00      	nop
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr

080049a2 <LL_RCC_HSE_Disable>:
{
 80049a2:	b480      	push	{r7}
 80049a4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80049a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80049b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049b4:	6013      	str	r3, [r2, #0]
}
 80049b6:	bf00      	nop
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <LL_RCC_HSE_IsReady>:
{
 80049c0:	b480      	push	{r7}
 80049c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80049c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049d2:	d101      	bne.n	80049d8 <LL_RCC_HSE_IsReady+0x18>
 80049d4:	2301      	movs	r3, #1
 80049d6:	e000      	b.n	80049da <LL_RCC_HSE_IsReady+0x1a>
 80049d8:	2300      	movs	r3, #0
}
 80049da:	4618      	mov	r0, r3
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr

080049e4 <LL_RCC_HSI_Enable>:
{
 80049e4:	b480      	push	{r7}
 80049e6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80049e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80049f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049f6:	6013      	str	r3, [r2, #0]
}
 80049f8:	bf00      	nop
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr

08004a02 <LL_RCC_HSI_Disable>:
{
 8004a02:	b480      	push	{r7}
 8004a04:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8004a06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004a10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a14:	6013      	str	r3, [r2, #0]
}
 8004a16:	bf00      	nop
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr

08004a20 <LL_RCC_HSI_IsReady>:
{
 8004a20:	b480      	push	{r7}
 8004a22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004a24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a32:	d101      	bne.n	8004a38 <LL_RCC_HSI_IsReady+0x18>
 8004a34:	2301      	movs	r3, #1
 8004a36:	e000      	b.n	8004a3a <LL_RCC_HSI_IsReady+0x1a>
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr

08004a44 <LL_RCC_HSI_SetCalibTrimming>:
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004a4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	061b      	lsls	r3, r3, #24
 8004a5a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	604b      	str	r3, [r1, #4]
}
 8004a62:	bf00      	nop
 8004a64:	370c      	adds	r7, #12
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr

08004a6e <LL_RCC_HSI48_Enable>:
{
 8004a6e:	b480      	push	{r7}
 8004a70:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8004a72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004a76:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a7a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004a7e:	f043 0301 	orr.w	r3, r3, #1
 8004a82:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8004a86:	bf00      	nop
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr

08004a90 <LL_RCC_HSI48_Disable>:
{
 8004a90:	b480      	push	{r7}
 8004a92:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8004a94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004a98:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a9c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004aa0:	f023 0301 	bic.w	r3, r3, #1
 8004aa4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8004aa8:	bf00      	nop
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab0:	4770      	bx	lr

08004ab2 <LL_RCC_HSI48_IsReady>:
{
 8004ab2:	b480      	push	{r7}
 8004ab4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8004ab6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004aba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004abe:	f003 0302 	and.w	r3, r3, #2
 8004ac2:	2b02      	cmp	r3, #2
 8004ac4:	d101      	bne.n	8004aca <LL_RCC_HSI48_IsReady+0x18>
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e000      	b.n	8004acc <LL_RCC_HSI48_IsReady+0x1a>
 8004aca:	2300      	movs	r3, #0
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad4:	4770      	bx	lr

08004ad6 <LL_RCC_LSE_Enable>:
{
 8004ad6:	b480      	push	{r7}
 8004ad8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004ada:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ae2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004ae6:	f043 0301 	orr.w	r3, r3, #1
 8004aea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004aee:	bf00      	nop
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr

08004af8 <LL_RCC_LSE_Disable>:
{
 8004af8:	b480      	push	{r7}
 8004afa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004afc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b04:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004b08:	f023 0301 	bic.w	r3, r3, #1
 8004b0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004b10:	bf00      	nop
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr

08004b1a <LL_RCC_LSE_EnableBypass>:
{
 8004b1a:	b480      	push	{r7}
 8004b1c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004b1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b26:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004b2a:	f043 0304 	orr.w	r3, r3, #4
 8004b2e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004b32:	bf00      	nop
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <LL_RCC_LSE_DisableBypass>:
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004b40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004b4c:	f023 0304 	bic.w	r3, r3, #4
 8004b50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004b54:	bf00      	nop
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr

08004b5e <LL_RCC_LSE_IsReady>:
{
 8004b5e:	b480      	push	{r7}
 8004b60:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004b62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b6a:	f003 0302 	and.w	r3, r3, #2
 8004b6e:	2b02      	cmp	r3, #2
 8004b70:	d101      	bne.n	8004b76 <LL_RCC_LSE_IsReady+0x18>
 8004b72:	2301      	movs	r3, #1
 8004b74:	e000      	b.n	8004b78 <LL_RCC_LSE_IsReady+0x1a>
 8004b76:	2300      	movs	r3, #0
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr

08004b82 <LL_RCC_LSI1_Enable>:
{
 8004b82:	b480      	push	{r7}
 8004b84:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8004b86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004b92:	f043 0301 	orr.w	r3, r3, #1
 8004b96:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004b9a:	bf00      	nop
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr

08004ba4 <LL_RCC_LSI1_Disable>:
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8004ba8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004bac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bb0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004bb4:	f023 0301 	bic.w	r3, r3, #1
 8004bb8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004bbc:	bf00      	nop
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr

08004bc6 <LL_RCC_LSI1_IsReady>:
{
 8004bc6:	b480      	push	{r7}
 8004bc8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8004bca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004bce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bd2:	f003 0302 	and.w	r3, r3, #2
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d101      	bne.n	8004bde <LL_RCC_LSI1_IsReady+0x18>
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e000      	b.n	8004be0 <LL_RCC_LSI1_IsReady+0x1a>
 8004bde:	2300      	movs	r3, #0
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr

08004bea <LL_RCC_LSI2_Enable>:
{
 8004bea:	b480      	push	{r7}
 8004bec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004bee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004bf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bf6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004bfa:	f043 0304 	orr.w	r3, r3, #4
 8004bfe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004c02:	bf00      	nop
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <LL_RCC_LSI2_Disable>:
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004c10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004c1c:	f023 0304 	bic.w	r3, r3, #4
 8004c20:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004c24:	bf00      	nop
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr

08004c2e <LL_RCC_LSI2_IsReady>:
{
 8004c2e:	b480      	push	{r7}
 8004c30:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8004c32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c3a:	f003 0308 	and.w	r3, r3, #8
 8004c3e:	2b08      	cmp	r3, #8
 8004c40:	d101      	bne.n	8004c46 <LL_RCC_LSI2_IsReady+0x18>
 8004c42:	2301      	movs	r3, #1
 8004c44:	e000      	b.n	8004c48 <LL_RCC_LSI2_IsReady+0x1a>
 8004c46:	2300      	movs	r3, #0
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr

08004c52 <LL_RCC_LSI2_SetTrimming>:
{
 8004c52:	b480      	push	{r7}
 8004c54:	b083      	sub	sp, #12
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8004c5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c62:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	021b      	lsls	r3, r3, #8
 8004c6a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8004c74:	bf00      	nop
 8004c76:	370c      	adds	r7, #12
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr

08004c80 <LL_RCC_MSI_Enable>:
{
 8004c80:	b480      	push	{r7}
 8004c82:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8004c84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004c8e:	f043 0301 	orr.w	r3, r3, #1
 8004c92:	6013      	str	r3, [r2, #0]
}
 8004c94:	bf00      	nop
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr

08004c9e <LL_RCC_MSI_Disable>:
{
 8004c9e:	b480      	push	{r7}
 8004ca0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8004ca2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004cac:	f023 0301 	bic.w	r3, r3, #1
 8004cb0:	6013      	str	r3, [r2, #0]
}
 8004cb2:	bf00      	nop
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <LL_RCC_MSI_IsReady>:
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8004cc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f003 0302 	and.w	r3, r3, #2
 8004cca:	2b02      	cmp	r3, #2
 8004ccc:	d101      	bne.n	8004cd2 <LL_RCC_MSI_IsReady+0x16>
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e000      	b.n	8004cd4 <LL_RCC_MSI_IsReady+0x18>
 8004cd2:	2300      	movs	r3, #0
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cdc:	4770      	bx	lr

08004cde <LL_RCC_MSI_SetRange>:
{
 8004cde:	b480      	push	{r7}
 8004ce0:	b083      	sub	sp, #12
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8004ce6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004cf0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	600b      	str	r3, [r1, #0]
}
 8004cfa:	bf00      	nop
 8004cfc:	370c      	adds	r7, #12
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr

08004d06 <LL_RCC_MSI_GetRange>:
{
 8004d06:	b480      	push	{r7}
 8004d08:	b083      	sub	sp, #12
 8004d0a:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8004d0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d16:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2bb0      	cmp	r3, #176	@ 0xb0
 8004d1c:	d901      	bls.n	8004d22 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8004d1e:	23b0      	movs	r3, #176	@ 0xb0
 8004d20:	607b      	str	r3, [r7, #4]
  return msiRange;
 8004d22:	687b      	ldr	r3, [r7, #4]
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	370c      	adds	r7, #12
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2e:	4770      	bx	lr

08004d30 <LL_RCC_MSI_SetCalibTrimming>:
{
 8004d30:	b480      	push	{r7}
 8004d32:	b083      	sub	sp, #12
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8004d38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	021b      	lsls	r3, r3, #8
 8004d46:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	604b      	str	r3, [r1, #4]
}
 8004d4e:	bf00      	nop
 8004d50:	370c      	adds	r7, #12
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr

08004d5a <LL_RCC_SetSysClkSource>:
{
 8004d5a:	b480      	push	{r7}
 8004d5c:	b083      	sub	sp, #12
 8004d5e:	af00      	add	r7, sp, #0
 8004d60:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004d62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	f023 0203 	bic.w	r2, r3, #3
 8004d6c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	608b      	str	r3, [r1, #8]
}
 8004d76:	bf00      	nop
 8004d78:	370c      	adds	r7, #12
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr

08004d82 <LL_RCC_GetSysClkSource>:
{
 8004d82:	b480      	push	{r7}
 8004d84:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004d86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	f003 030c 	and.w	r3, r3, #12
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr

08004d9a <LL_RCC_SetAHBPrescaler>:
{
 8004d9a:	b480      	push	{r7}
 8004d9c:	b083      	sub	sp, #12
 8004d9e:	af00      	add	r7, sp, #0
 8004da0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8004da2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004dac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	608b      	str	r3, [r1, #8]
}
 8004db6:	bf00      	nop
 8004db8:	370c      	adds	r7, #12
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr

08004dc2 <LL_C2_RCC_SetAHBPrescaler>:
{
 8004dc2:	b480      	push	{r7}
 8004dc4:	b083      	sub	sp, #12
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8004dca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004dce:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004dd2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004dd6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8004de2:	bf00      	nop
 8004de4:	370c      	adds	r7, #12
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr

08004dee <LL_RCC_SetAHB4Prescaler>:
{
 8004dee:	b480      	push	{r7}
 8004df0:	b083      	sub	sp, #12
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8004df6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004dfa:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004dfe:	f023 020f 	bic.w	r2, r3, #15
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	091b      	lsrs	r3, r3, #4
 8004e06:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8004e10:	bf00      	nop
 8004e12:	370c      	adds	r7, #12
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr

08004e1c <LL_RCC_SetAPB1Prescaler>:
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8004e24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004e2e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	608b      	str	r3, [r1, #8]
}
 8004e38:	bf00      	nop
 8004e3a:	370c      	adds	r7, #12
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr

08004e44 <LL_RCC_SetAPB2Prescaler>:
{
 8004e44:	b480      	push	{r7}
 8004e46:	b083      	sub	sp, #12
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8004e4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004e56:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	608b      	str	r3, [r1, #8]
}
 8004e60:	bf00      	nop
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr

08004e6c <LL_RCC_GetAHBPrescaler>:
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004e70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <LL_RCC_GetAHB4Prescaler>:
{
 8004e84:	b480      	push	{r7}
 8004e86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8004e88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e8c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004e90:	011b      	lsls	r3, r3, #4
 8004e92:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9e:	4770      	bx	lr

08004ea0 <LL_RCC_GetAPB1Prescaler>:
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8004ea4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr

08004eb8 <LL_RCC_GetAPB2Prescaler>:
{
 8004eb8:	b480      	push	{r7}
 8004eba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004ebc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr

08004ed0 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8004ed4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004ede:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ee2:	6013      	str	r3, [r2, #0]
}
 8004ee4:	bf00      	nop
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr

08004eee <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8004eee:	b480      	push	{r7}
 8004ef0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8004ef2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004efc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f00:	6013      	str	r3, [r2, #0]
}
 8004f02:	bf00      	nop
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8004f10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f1a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f1e:	d101      	bne.n	8004f24 <LL_RCC_PLL_IsReady+0x18>
 8004f20:	2301      	movs	r3, #1
 8004f22:	e000      	b.n	8004f26 <LL_RCC_PLL_IsReady+0x1a>
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr

08004f30 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8004f30:	b480      	push	{r7}
 8004f32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004f34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f38:	68db      	ldr	r3, [r3, #12]
 8004f3a:	0a1b      	lsrs	r3, r3, #8
 8004f3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr

08004f4a <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8004f4a:	b480      	push	{r7}
 8004f4c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8004f4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f52:	68db      	ldr	r3, [r3, #12]
 8004f54:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f60:	4770      	bx	lr

08004f62 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8004f62:	b480      	push	{r7}
 8004f64:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004f66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	46bd      	mov	sp, r7
 8004f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f78:	4770      	bx	lr

08004f7a <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004f7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	f003 0303 	and.w	r3, r3, #3
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f90:	4770      	bx	lr

08004f92 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8004f92:	b480      	push	{r7}
 8004f94:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8004f96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fa0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fa4:	d101      	bne.n	8004faa <LL_RCC_IsActiveFlag_HPRE+0x18>
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e000      	b.n	8004fac <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8004faa:	2300      	movs	r3, #0
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb4:	4770      	bx	lr

08004fb6 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8004fb6:	b480      	push	{r7}
 8004fb8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8004fba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fbe:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004fc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fc6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004fca:	d101      	bne.n	8004fd0 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e000      	b.n	8004fd2 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8004fd0:	2300      	movs	r3, #0
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr

08004fdc <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8004fe0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fe4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004fe8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ff0:	d101      	bne.n	8004ff6 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e000      	b.n	8004ff8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8004ff6:	2300      	movs	r3, #0
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr

08005002 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8005002:	b480      	push	{r7}
 8005004:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8005006:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005010:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005014:	d101      	bne.n	800501a <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8005016:	2301      	movs	r3, #1
 8005018:	e000      	b.n	800501c <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800501a:	2300      	movs	r3, #0
}
 800501c:	4618      	mov	r0, r3
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr

08005026 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8005026:	b480      	push	{r7}
 8005028:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800502a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005034:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005038:	d101      	bne.n	800503e <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800503a:	2301      	movs	r3, #1
 800503c:	e000      	b.n	8005040 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800503e:	2300      	movs	r3, #0
}
 8005040:	4618      	mov	r0, r3
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr
	...

0800504c <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800504c:	b590      	push	{r4, r7, lr}
 800504e:	b08d      	sub	sp, #52	@ 0x34
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d101      	bne.n	800505e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e363      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 0320 	and.w	r3, r3, #32
 8005066:	2b00      	cmp	r3, #0
 8005068:	f000 808d 	beq.w	8005186 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800506c:	f7ff fe89 	bl	8004d82 <LL_RCC_GetSysClkSource>
 8005070:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005072:	f7ff ff82 	bl	8004f7a <LL_RCC_PLL_GetMainSource>
 8005076:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800507a:	2b00      	cmp	r3, #0
 800507c:	d005      	beq.n	800508a <HAL_RCC_OscConfig+0x3e>
 800507e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005080:	2b0c      	cmp	r3, #12
 8005082:	d147      	bne.n	8005114 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8005084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005086:	2b01      	cmp	r3, #1
 8005088:	d144      	bne.n	8005114 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	69db      	ldr	r3, [r3, #28]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d101      	bne.n	8005096 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e347      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800509a:	f7ff fe34 	bl	8004d06 <LL_RCC_MSI_GetRange>
 800509e:	4603      	mov	r3, r0
 80050a0:	429c      	cmp	r4, r3
 80050a2:	d914      	bls.n	80050ce <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a8:	4618      	mov	r0, r3
 80050aa:	f000 fd2f 	bl	8005b0c <RCC_SetFlashLatencyFromMSIRange>
 80050ae:	4603      	mov	r3, r0
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d001      	beq.n	80050b8 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e336      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050bc:	4618      	mov	r0, r3
 80050be:	f7ff fe0e 	bl	8004cde <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6a1b      	ldr	r3, [r3, #32]
 80050c6:	4618      	mov	r0, r3
 80050c8:	f7ff fe32 	bl	8004d30 <LL_RCC_MSI_SetCalibTrimming>
 80050cc:	e013      	b.n	80050f6 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7ff fe03 	bl	8004cde <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6a1b      	ldr	r3, [r3, #32]
 80050dc:	4618      	mov	r0, r3
 80050de:	f7ff fe27 	bl	8004d30 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e6:	4618      	mov	r0, r3
 80050e8:	f000 fd10 	bl	8005b0c <RCC_SetFlashLatencyFromMSIRange>
 80050ec:	4603      	mov	r3, r0
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d001      	beq.n	80050f6 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e317      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80050f6:	f000 fcc9 	bl	8005a8c <HAL_RCC_GetHCLKFreq>
 80050fa:	4603      	mov	r3, r0
 80050fc:	4aa4      	ldr	r2, [pc, #656]	@ (8005390 <HAL_RCC_OscConfig+0x344>)
 80050fe:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005100:	4ba4      	ldr	r3, [pc, #656]	@ (8005394 <HAL_RCC_OscConfig+0x348>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4618      	mov	r0, r3
 8005106:	f7fe f85d 	bl	80031c4 <HAL_InitTick>
 800510a:	4603      	mov	r3, r0
 800510c:	2b00      	cmp	r3, #0
 800510e:	d039      	beq.n	8005184 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e308      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	69db      	ldr	r3, [r3, #28]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d01e      	beq.n	800515a <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800511c:	f7ff fdb0 	bl	8004c80 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005120:	f7fe f89e 	bl	8003260 <HAL_GetTick>
 8005124:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8005126:	e008      	b.n	800513a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005128:	f7fe f89a 	bl	8003260 <HAL_GetTick>
 800512c:	4602      	mov	r2, r0
 800512e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	2b02      	cmp	r3, #2
 8005134:	d901      	bls.n	800513a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005136:	2303      	movs	r3, #3
 8005138:	e2f5      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800513a:	f7ff fdbf 	bl	8004cbc <LL_RCC_MSI_IsReady>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d0f1      	beq.n	8005128 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005148:	4618      	mov	r0, r3
 800514a:	f7ff fdc8 	bl	8004cde <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6a1b      	ldr	r3, [r3, #32]
 8005152:	4618      	mov	r0, r3
 8005154:	f7ff fdec 	bl	8004d30 <LL_RCC_MSI_SetCalibTrimming>
 8005158:	e015      	b.n	8005186 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800515a:	f7ff fda0 	bl	8004c9e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800515e:	f7fe f87f 	bl	8003260 <HAL_GetTick>
 8005162:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8005164:	e008      	b.n	8005178 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005166:	f7fe f87b 	bl	8003260 <HAL_GetTick>
 800516a:	4602      	mov	r2, r0
 800516c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800516e:	1ad3      	subs	r3, r2, r3
 8005170:	2b02      	cmp	r3, #2
 8005172:	d901      	bls.n	8005178 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005174:	2303      	movs	r3, #3
 8005176:	e2d6      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8005178:	f7ff fda0 	bl	8004cbc <LL_RCC_MSI_IsReady>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1f1      	bne.n	8005166 <HAL_RCC_OscConfig+0x11a>
 8005182:	e000      	b.n	8005186 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005184:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f003 0301 	and.w	r3, r3, #1
 800518e:	2b00      	cmp	r3, #0
 8005190:	d047      	beq.n	8005222 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005192:	f7ff fdf6 	bl	8004d82 <LL_RCC_GetSysClkSource>
 8005196:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005198:	f7ff feef 	bl	8004f7a <LL_RCC_PLL_GetMainSource>
 800519c:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800519e:	6a3b      	ldr	r3, [r7, #32]
 80051a0:	2b08      	cmp	r3, #8
 80051a2:	d005      	beq.n	80051b0 <HAL_RCC_OscConfig+0x164>
 80051a4:	6a3b      	ldr	r3, [r7, #32]
 80051a6:	2b0c      	cmp	r3, #12
 80051a8:	d108      	bne.n	80051bc <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80051aa:	69fb      	ldr	r3, [r7, #28]
 80051ac:	2b03      	cmp	r3, #3
 80051ae:	d105      	bne.n	80051bc <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d134      	bne.n	8005222 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e2b4      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051c4:	d102      	bne.n	80051cc <HAL_RCC_OscConfig+0x180>
 80051c6:	f7ff fbdd 	bl	8004984 <LL_RCC_HSE_Enable>
 80051ca:	e001      	b.n	80051d0 <HAL_RCC_OscConfig+0x184>
 80051cc:	f7ff fbe9 	bl	80049a2 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d012      	beq.n	80051fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d8:	f7fe f842 	bl	8003260 <HAL_GetTick>
 80051dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80051de:	e008      	b.n	80051f2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051e0:	f7fe f83e 	bl	8003260 <HAL_GetTick>
 80051e4:	4602      	mov	r2, r0
 80051e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	2b64      	cmp	r3, #100	@ 0x64
 80051ec:	d901      	bls.n	80051f2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80051ee:	2303      	movs	r3, #3
 80051f0:	e299      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80051f2:	f7ff fbe5 	bl	80049c0 <LL_RCC_HSE_IsReady>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d0f1      	beq.n	80051e0 <HAL_RCC_OscConfig+0x194>
 80051fc:	e011      	b.n	8005222 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051fe:	f7fe f82f 	bl	8003260 <HAL_GetTick>
 8005202:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8005204:	e008      	b.n	8005218 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005206:	f7fe f82b 	bl	8003260 <HAL_GetTick>
 800520a:	4602      	mov	r2, r0
 800520c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800520e:	1ad3      	subs	r3, r2, r3
 8005210:	2b64      	cmp	r3, #100	@ 0x64
 8005212:	d901      	bls.n	8005218 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8005214:	2303      	movs	r3, #3
 8005216:	e286      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8005218:	f7ff fbd2 	bl	80049c0 <LL_RCC_HSE_IsReady>
 800521c:	4603      	mov	r3, r0
 800521e:	2b00      	cmp	r3, #0
 8005220:	d1f1      	bne.n	8005206 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 0302 	and.w	r3, r3, #2
 800522a:	2b00      	cmp	r3, #0
 800522c:	d04c      	beq.n	80052c8 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800522e:	f7ff fda8 	bl	8004d82 <LL_RCC_GetSysClkSource>
 8005232:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005234:	f7ff fea1 	bl	8004f7a <LL_RCC_PLL_GetMainSource>
 8005238:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800523a:	69bb      	ldr	r3, [r7, #24]
 800523c:	2b04      	cmp	r3, #4
 800523e:	d005      	beq.n	800524c <HAL_RCC_OscConfig+0x200>
 8005240:	69bb      	ldr	r3, [r7, #24]
 8005242:	2b0c      	cmp	r3, #12
 8005244:	d10e      	bne.n	8005264 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	2b02      	cmp	r3, #2
 800524a:	d10b      	bne.n	8005264 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d101      	bne.n	8005258 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e266      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	691b      	ldr	r3, [r3, #16]
 800525c:	4618      	mov	r0, r3
 800525e:	f7ff fbf1 	bl	8004a44 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005262:	e031      	b.n	80052c8 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d019      	beq.n	80052a0 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800526c:	f7ff fbba 	bl	80049e4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005270:	f7fd fff6 	bl	8003260 <HAL_GetTick>
 8005274:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8005276:	e008      	b.n	800528a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005278:	f7fd fff2 	bl	8003260 <HAL_GetTick>
 800527c:	4602      	mov	r2, r0
 800527e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	2b02      	cmp	r3, #2
 8005284:	d901      	bls.n	800528a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8005286:	2303      	movs	r3, #3
 8005288:	e24d      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800528a:	f7ff fbc9 	bl	8004a20 <LL_RCC_HSI_IsReady>
 800528e:	4603      	mov	r3, r0
 8005290:	2b00      	cmp	r3, #0
 8005292:	d0f1      	beq.n	8005278 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	691b      	ldr	r3, [r3, #16]
 8005298:	4618      	mov	r0, r3
 800529a:	f7ff fbd3 	bl	8004a44 <LL_RCC_HSI_SetCalibTrimming>
 800529e:	e013      	b.n	80052c8 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052a0:	f7ff fbaf 	bl	8004a02 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052a4:	f7fd ffdc 	bl	8003260 <HAL_GetTick>
 80052a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80052aa:	e008      	b.n	80052be <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052ac:	f7fd ffd8 	bl	8003260 <HAL_GetTick>
 80052b0:	4602      	mov	r2, r0
 80052b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b4:	1ad3      	subs	r3, r2, r3
 80052b6:	2b02      	cmp	r3, #2
 80052b8:	d901      	bls.n	80052be <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80052ba:	2303      	movs	r3, #3
 80052bc:	e233      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 80052be:	f7ff fbaf 	bl	8004a20 <LL_RCC_HSI_IsReady>
 80052c2:	4603      	mov	r3, r0
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d1f1      	bne.n	80052ac <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 0308 	and.w	r3, r3, #8
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d106      	bne.n	80052e2 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80052dc:	2b00      	cmp	r3, #0
 80052de:	f000 80a3 	beq.w	8005428 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	695b      	ldr	r3, [r3, #20]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d076      	beq.n	80053d8 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0310 	and.w	r3, r3, #16
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d046      	beq.n	8005384 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80052f6:	f7ff fc66 	bl	8004bc6 <LL_RCC_LSI1_IsReady>
 80052fa:	4603      	mov	r3, r0
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d113      	bne.n	8005328 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8005300:	f7ff fc3f 	bl	8004b82 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005304:	f7fd ffac 	bl	8003260 <HAL_GetTick>
 8005308:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800530a:	e008      	b.n	800531e <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800530c:	f7fd ffa8 	bl	8003260 <HAL_GetTick>
 8005310:	4602      	mov	r2, r0
 8005312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005314:	1ad3      	subs	r3, r2, r3
 8005316:	2b02      	cmp	r3, #2
 8005318:	d901      	bls.n	800531e <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800531a:	2303      	movs	r3, #3
 800531c:	e203      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800531e:	f7ff fc52 	bl	8004bc6 <LL_RCC_LSI1_IsReady>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d0f1      	beq.n	800530c <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8005328:	f7ff fc5f 	bl	8004bea <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800532c:	f7fd ff98 	bl	8003260 <HAL_GetTick>
 8005330:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8005332:	e008      	b.n	8005346 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8005334:	f7fd ff94 	bl	8003260 <HAL_GetTick>
 8005338:	4602      	mov	r2, r0
 800533a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	2b03      	cmp	r3, #3
 8005340:	d901      	bls.n	8005346 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8005342:	2303      	movs	r3, #3
 8005344:	e1ef      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8005346:	f7ff fc72 	bl	8004c2e <LL_RCC_LSI2_IsReady>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d0f1      	beq.n	8005334 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	699b      	ldr	r3, [r3, #24]
 8005354:	4618      	mov	r0, r3
 8005356:	f7ff fc7c 	bl	8004c52 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800535a:	f7ff fc23 	bl	8004ba4 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800535e:	f7fd ff7f 	bl	8003260 <HAL_GetTick>
 8005362:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8005364:	e008      	b.n	8005378 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005366:	f7fd ff7b 	bl	8003260 <HAL_GetTick>
 800536a:	4602      	mov	r2, r0
 800536c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	2b02      	cmp	r3, #2
 8005372:	d901      	bls.n	8005378 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	e1d6      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8005378:	f7ff fc25 	bl	8004bc6 <LL_RCC_LSI1_IsReady>
 800537c:	4603      	mov	r3, r0
 800537e:	2b00      	cmp	r3, #0
 8005380:	d1f1      	bne.n	8005366 <HAL_RCC_OscConfig+0x31a>
 8005382:	e051      	b.n	8005428 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8005384:	f7ff fbfd 	bl	8004b82 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005388:	f7fd ff6a 	bl	8003260 <HAL_GetTick>
 800538c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800538e:	e00c      	b.n	80053aa <HAL_RCC_OscConfig+0x35e>
 8005390:	20000008 	.word	0x20000008
 8005394:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005398:	f7fd ff62 	bl	8003260 <HAL_GetTick>
 800539c:	4602      	mov	r2, r0
 800539e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053a0:	1ad3      	subs	r3, r2, r3
 80053a2:	2b02      	cmp	r3, #2
 80053a4:	d901      	bls.n	80053aa <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80053a6:	2303      	movs	r3, #3
 80053a8:	e1bd      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80053aa:	f7ff fc0c 	bl	8004bc6 <LL_RCC_LSI1_IsReady>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d0f1      	beq.n	8005398 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80053b4:	f7ff fc2a 	bl	8004c0c <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80053b8:	e008      	b.n	80053cc <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80053ba:	f7fd ff51 	bl	8003260 <HAL_GetTick>
 80053be:	4602      	mov	r2, r0
 80053c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c2:	1ad3      	subs	r3, r2, r3
 80053c4:	2b03      	cmp	r3, #3
 80053c6:	d901      	bls.n	80053cc <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80053c8:	2303      	movs	r3, #3
 80053ca:	e1ac      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80053cc:	f7ff fc2f 	bl	8004c2e <LL_RCC_LSI2_IsReady>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d1f1      	bne.n	80053ba <HAL_RCC_OscConfig+0x36e>
 80053d6:	e027      	b.n	8005428 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80053d8:	f7ff fc18 	bl	8004c0c <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053dc:	f7fd ff40 	bl	8003260 <HAL_GetTick>
 80053e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80053e2:	e008      	b.n	80053f6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80053e4:	f7fd ff3c 	bl	8003260 <HAL_GetTick>
 80053e8:	4602      	mov	r2, r0
 80053ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	2b03      	cmp	r3, #3
 80053f0:	d901      	bls.n	80053f6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e197      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80053f6:	f7ff fc1a 	bl	8004c2e <LL_RCC_LSI2_IsReady>
 80053fa:	4603      	mov	r3, r0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d1f1      	bne.n	80053e4 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8005400:	f7ff fbd0 	bl	8004ba4 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005404:	f7fd ff2c 	bl	8003260 <HAL_GetTick>
 8005408:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800540a:	e008      	b.n	800541e <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800540c:	f7fd ff28 	bl	8003260 <HAL_GetTick>
 8005410:	4602      	mov	r2, r0
 8005412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005414:	1ad3      	subs	r3, r2, r3
 8005416:	2b02      	cmp	r3, #2
 8005418:	d901      	bls.n	800541e <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800541a:	2303      	movs	r3, #3
 800541c:	e183      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800541e:	f7ff fbd2 	bl	8004bc6 <LL_RCC_LSI1_IsReady>
 8005422:	4603      	mov	r3, r0
 8005424:	2b00      	cmp	r3, #0
 8005426:	d1f1      	bne.n	800540c <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0304 	and.w	r3, r3, #4
 8005430:	2b00      	cmp	r3, #0
 8005432:	d05b      	beq.n	80054ec <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005434:	4ba7      	ldr	r3, [pc, #668]	@ (80056d4 <HAL_RCC_OscConfig+0x688>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800543c:	2b00      	cmp	r3, #0
 800543e:	d114      	bne.n	800546a <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8005440:	f7ff fa70 	bl	8004924 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005444:	f7fd ff0c 	bl	8003260 <HAL_GetTick>
 8005448:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800544a:	e008      	b.n	800545e <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800544c:	f7fd ff08 	bl	8003260 <HAL_GetTick>
 8005450:	4602      	mov	r2, r0
 8005452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005454:	1ad3      	subs	r3, r2, r3
 8005456:	2b02      	cmp	r3, #2
 8005458:	d901      	bls.n	800545e <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800545a:	2303      	movs	r3, #3
 800545c:	e163      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800545e:	4b9d      	ldr	r3, [pc, #628]	@ (80056d4 <HAL_RCC_OscConfig+0x688>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005466:	2b00      	cmp	r3, #0
 8005468:	d0f0      	beq.n	800544c <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	2b01      	cmp	r3, #1
 8005470:	d102      	bne.n	8005478 <HAL_RCC_OscConfig+0x42c>
 8005472:	f7ff fb30 	bl	8004ad6 <LL_RCC_LSE_Enable>
 8005476:	e00c      	b.n	8005492 <HAL_RCC_OscConfig+0x446>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	689b      	ldr	r3, [r3, #8]
 800547c:	2b05      	cmp	r3, #5
 800547e:	d104      	bne.n	800548a <HAL_RCC_OscConfig+0x43e>
 8005480:	f7ff fb4b 	bl	8004b1a <LL_RCC_LSE_EnableBypass>
 8005484:	f7ff fb27 	bl	8004ad6 <LL_RCC_LSE_Enable>
 8005488:	e003      	b.n	8005492 <HAL_RCC_OscConfig+0x446>
 800548a:	f7ff fb35 	bl	8004af8 <LL_RCC_LSE_Disable>
 800548e:	f7ff fb55 	bl	8004b3c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d014      	beq.n	80054c4 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800549a:	f7fd fee1 	bl	8003260 <HAL_GetTick>
 800549e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80054a0:	e00a      	b.n	80054b8 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054a2:	f7fd fedd 	bl	8003260 <HAL_GetTick>
 80054a6:	4602      	mov	r2, r0
 80054a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d901      	bls.n	80054b8 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80054b4:	2303      	movs	r3, #3
 80054b6:	e136      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80054b8:	f7ff fb51 	bl	8004b5e <LL_RCC_LSE_IsReady>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d0ef      	beq.n	80054a2 <HAL_RCC_OscConfig+0x456>
 80054c2:	e013      	b.n	80054ec <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054c4:	f7fd fecc 	bl	8003260 <HAL_GetTick>
 80054c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80054ca:	e00a      	b.n	80054e2 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054cc:	f7fd fec8 	bl	8003260 <HAL_GetTick>
 80054d0:	4602      	mov	r2, r0
 80054d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d4:	1ad3      	subs	r3, r2, r3
 80054d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054da:	4293      	cmp	r3, r2
 80054dc:	d901      	bls.n	80054e2 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80054de:	2303      	movs	r3, #3
 80054e0:	e121      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80054e2:	f7ff fb3c 	bl	8004b5e <LL_RCC_LSE_IsReady>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d1ef      	bne.n	80054cc <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d02c      	beq.n	8005552 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d014      	beq.n	800552a <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005500:	f7ff fab5 	bl	8004a6e <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005504:	f7fd feac 	bl	8003260 <HAL_GetTick>
 8005508:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800550a:	e008      	b.n	800551e <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800550c:	f7fd fea8 	bl	8003260 <HAL_GetTick>
 8005510:	4602      	mov	r2, r0
 8005512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005514:	1ad3      	subs	r3, r2, r3
 8005516:	2b02      	cmp	r3, #2
 8005518:	d901      	bls.n	800551e <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800551a:	2303      	movs	r3, #3
 800551c:	e103      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800551e:	f7ff fac8 	bl	8004ab2 <LL_RCC_HSI48_IsReady>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d0f1      	beq.n	800550c <HAL_RCC_OscConfig+0x4c0>
 8005528:	e013      	b.n	8005552 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800552a:	f7ff fab1 	bl	8004a90 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800552e:	f7fd fe97 	bl	8003260 <HAL_GetTick>
 8005532:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8005534:	e008      	b.n	8005548 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005536:	f7fd fe93 	bl	8003260 <HAL_GetTick>
 800553a:	4602      	mov	r2, r0
 800553c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800553e:	1ad3      	subs	r3, r2, r3
 8005540:	2b02      	cmp	r3, #2
 8005542:	d901      	bls.n	8005548 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8005544:	2303      	movs	r3, #3
 8005546:	e0ee      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8005548:	f7ff fab3 	bl	8004ab2 <LL_RCC_HSI48_IsReady>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1f1      	bne.n	8005536 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005556:	2b00      	cmp	r3, #0
 8005558:	f000 80e4 	beq.w	8005724 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800555c:	f7ff fc11 	bl	8004d82 <LL_RCC_GetSysClkSource>
 8005560:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8005562:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800556e:	2b02      	cmp	r3, #2
 8005570:	f040 80b4 	bne.w	80056dc <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f003 0203 	and.w	r2, r3, #3
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800557e:	429a      	cmp	r2, r3
 8005580:	d123      	bne.n	80055ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800558c:	429a      	cmp	r2, r3
 800558e:	d11c      	bne.n	80055ca <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	0a1b      	lsrs	r3, r3, #8
 8005594:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800559c:	429a      	cmp	r2, r3
 800559e:	d114      	bne.n	80055ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d10d      	bne.n	80055ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d106      	bne.n	80055ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d05d      	beq.n	8005686 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	2b0c      	cmp	r3, #12
 80055ce:	d058      	beq.n	8005682 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80055d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d001      	beq.n	80055e2 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e0a1      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80055e2:	f7ff fc84 	bl	8004eee <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80055e6:	f7fd fe3b 	bl	8003260 <HAL_GetTick>
 80055ea:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80055ec:	e008      	b.n	8005600 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055ee:	f7fd fe37 	bl	8003260 <HAL_GetTick>
 80055f2:	4602      	mov	r2, r0
 80055f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f6:	1ad3      	subs	r3, r2, r3
 80055f8:	2b02      	cmp	r3, #2
 80055fa:	d901      	bls.n	8005600 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80055fc:	2303      	movs	r3, #3
 80055fe:	e092      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005600:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800560a:	2b00      	cmp	r3, #0
 800560c:	d1ef      	bne.n	80055ee <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800560e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005612:	68da      	ldr	r2, [r3, #12]
 8005614:	4b30      	ldr	r3, [pc, #192]	@ (80056d8 <HAL_RCC_OscConfig+0x68c>)
 8005616:	4013      	ands	r3, r2
 8005618:	687a      	ldr	r2, [r7, #4]
 800561a:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800561c:	687a      	ldr	r2, [r7, #4]
 800561e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005620:	4311      	orrs	r1, r2
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005626:	0212      	lsls	r2, r2, #8
 8005628:	4311      	orrs	r1, r2
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800562e:	4311      	orrs	r1, r2
 8005630:	687a      	ldr	r2, [r7, #4]
 8005632:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005634:	4311      	orrs	r1, r2
 8005636:	687a      	ldr	r2, [r7, #4]
 8005638:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800563a:	430a      	orrs	r2, r1
 800563c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005640:	4313      	orrs	r3, r2
 8005642:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005644:	f7ff fc44 	bl	8004ed0 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005648:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800564c:	68db      	ldr	r3, [r3, #12]
 800564e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005652:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005656:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005658:	f7fd fe02 	bl	8003260 <HAL_GetTick>
 800565c:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800565e:	e008      	b.n	8005672 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005660:	f7fd fdfe 	bl	8003260 <HAL_GetTick>
 8005664:	4602      	mov	r2, r0
 8005666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005668:	1ad3      	subs	r3, r2, r3
 800566a:	2b02      	cmp	r3, #2
 800566c:	d901      	bls.n	8005672 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800566e:	2303      	movs	r3, #3
 8005670:	e059      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005672:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800567c:	2b00      	cmp	r3, #0
 800567e:	d0ef      	beq.n	8005660 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005680:	e050      	b.n	8005724 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e04f      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005686:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d147      	bne.n	8005724 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005694:	f7ff fc1c 	bl	8004ed0 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005698:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80056a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056a6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80056a8:	f7fd fdda 	bl	8003260 <HAL_GetTick>
 80056ac:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056ae:	e008      	b.n	80056c2 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056b0:	f7fd fdd6 	bl	8003260 <HAL_GetTick>
 80056b4:	4602      	mov	r2, r0
 80056b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	2b02      	cmp	r3, #2
 80056bc:	d901      	bls.n	80056c2 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 80056be:	2303      	movs	r3, #3
 80056c0:	e031      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d0ef      	beq.n	80056b0 <HAL_RCC_OscConfig+0x664>
 80056d0:	e028      	b.n	8005724 <HAL_RCC_OscConfig+0x6d8>
 80056d2:	bf00      	nop
 80056d4:	58000400 	.word	0x58000400
 80056d8:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	2b0c      	cmp	r3, #12
 80056e0:	d01e      	beq.n	8005720 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056e2:	f7ff fc04 	bl	8004eee <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056e6:	f7fd fdbb 	bl	8003260 <HAL_GetTick>
 80056ea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056ec:	e008      	b.n	8005700 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056ee:	f7fd fdb7 	bl	8003260 <HAL_GetTick>
 80056f2:	4602      	mov	r2, r0
 80056f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f6:	1ad3      	subs	r3, r2, r3
 80056f8:	2b02      	cmp	r3, #2
 80056fa:	d901      	bls.n	8005700 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 80056fc:	2303      	movs	r3, #3
 80056fe:	e012      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005700:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800570a:	2b00      	cmp	r3, #0
 800570c:	d1ef      	bne.n	80056ee <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800570e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005712:	68da      	ldr	r2, [r3, #12]
 8005714:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005718:	4b05      	ldr	r3, [pc, #20]	@ (8005730 <HAL_RCC_OscConfig+0x6e4>)
 800571a:	4013      	ands	r3, r2
 800571c:	60cb      	str	r3, [r1, #12]
 800571e:	e001      	b.n	8005724 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005720:	2301      	movs	r3, #1
 8005722:	e000      	b.n	8005726 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8005724:	2300      	movs	r3, #0
}
 8005726:	4618      	mov	r0, r3
 8005728:	3734      	adds	r7, #52	@ 0x34
 800572a:	46bd      	mov	sp, r7
 800572c:	bd90      	pop	{r4, r7, pc}
 800572e:	bf00      	nop
 8005730:	eefefffc 	.word	0xeefefffc

08005734 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b084      	sub	sp, #16
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d101      	bne.n	8005748 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005744:	2301      	movs	r3, #1
 8005746:	e12d      	b.n	80059a4 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005748:	4b98      	ldr	r3, [pc, #608]	@ (80059ac <HAL_RCC_ClockConfig+0x278>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 0307 	and.w	r3, r3, #7
 8005750:	683a      	ldr	r2, [r7, #0]
 8005752:	429a      	cmp	r2, r3
 8005754:	d91b      	bls.n	800578e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005756:	4b95      	ldr	r3, [pc, #596]	@ (80059ac <HAL_RCC_ClockConfig+0x278>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f023 0207 	bic.w	r2, r3, #7
 800575e:	4993      	ldr	r1, [pc, #588]	@ (80059ac <HAL_RCC_ClockConfig+0x278>)
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	4313      	orrs	r3, r2
 8005764:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005766:	f7fd fd7b 	bl	8003260 <HAL_GetTick>
 800576a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800576c:	e008      	b.n	8005780 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800576e:	f7fd fd77 	bl	8003260 <HAL_GetTick>
 8005772:	4602      	mov	r2, r0
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	1ad3      	subs	r3, r2, r3
 8005778:	2b02      	cmp	r3, #2
 800577a:	d901      	bls.n	8005780 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800577c:	2303      	movs	r3, #3
 800577e:	e111      	b.n	80059a4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005780:	4b8a      	ldr	r3, [pc, #552]	@ (80059ac <HAL_RCC_ClockConfig+0x278>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0307 	and.w	r3, r3, #7
 8005788:	683a      	ldr	r2, [r7, #0]
 800578a:	429a      	cmp	r2, r3
 800578c:	d1ef      	bne.n	800576e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f003 0302 	and.w	r3, r3, #2
 8005796:	2b00      	cmp	r3, #0
 8005798:	d016      	beq.n	80057c8 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	4618      	mov	r0, r3
 80057a0:	f7ff fafb 	bl	8004d9a <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80057a4:	f7fd fd5c 	bl	8003260 <HAL_GetTick>
 80057a8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80057aa:	e008      	b.n	80057be <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80057ac:	f7fd fd58 	bl	8003260 <HAL_GetTick>
 80057b0:	4602      	mov	r2, r0
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	1ad3      	subs	r3, r2, r3
 80057b6:	2b02      	cmp	r3, #2
 80057b8:	d901      	bls.n	80057be <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80057ba:	2303      	movs	r3, #3
 80057bc:	e0f2      	b.n	80059a4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80057be:	f7ff fbe8 	bl	8004f92 <LL_RCC_IsActiveFlag_HPRE>
 80057c2:	4603      	mov	r3, r0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d0f1      	beq.n	80057ac <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 0320 	and.w	r3, r3, #32
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d016      	beq.n	8005802 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	695b      	ldr	r3, [r3, #20]
 80057d8:	4618      	mov	r0, r3
 80057da:	f7ff faf2 	bl	8004dc2 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80057de:	f7fd fd3f 	bl	8003260 <HAL_GetTick>
 80057e2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80057e4:	e008      	b.n	80057f8 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80057e6:	f7fd fd3b 	bl	8003260 <HAL_GetTick>
 80057ea:	4602      	mov	r2, r0
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	1ad3      	subs	r3, r2, r3
 80057f0:	2b02      	cmp	r3, #2
 80057f2:	d901      	bls.n	80057f8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80057f4:	2303      	movs	r3, #3
 80057f6:	e0d5      	b.n	80059a4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80057f8:	f7ff fbdd 	bl	8004fb6 <LL_RCC_IsActiveFlag_C2HPRE>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d0f1      	beq.n	80057e6 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800580a:	2b00      	cmp	r3, #0
 800580c:	d016      	beq.n	800583c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	699b      	ldr	r3, [r3, #24]
 8005812:	4618      	mov	r0, r3
 8005814:	f7ff faeb 	bl	8004dee <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005818:	f7fd fd22 	bl	8003260 <HAL_GetTick>
 800581c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800581e:	e008      	b.n	8005832 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005820:	f7fd fd1e 	bl	8003260 <HAL_GetTick>
 8005824:	4602      	mov	r2, r0
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	1ad3      	subs	r3, r2, r3
 800582a:	2b02      	cmp	r3, #2
 800582c:	d901      	bls.n	8005832 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800582e:	2303      	movs	r3, #3
 8005830:	e0b8      	b.n	80059a4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005832:	f7ff fbd3 	bl	8004fdc <LL_RCC_IsActiveFlag_SHDHPRE>
 8005836:	4603      	mov	r3, r0
 8005838:	2b00      	cmp	r3, #0
 800583a:	d0f1      	beq.n	8005820 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f003 0304 	and.w	r3, r3, #4
 8005844:	2b00      	cmp	r3, #0
 8005846:	d016      	beq.n	8005876 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	68db      	ldr	r3, [r3, #12]
 800584c:	4618      	mov	r0, r3
 800584e:	f7ff fae5 	bl	8004e1c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005852:	f7fd fd05 	bl	8003260 <HAL_GetTick>
 8005856:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005858:	e008      	b.n	800586c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800585a:	f7fd fd01 	bl	8003260 <HAL_GetTick>
 800585e:	4602      	mov	r2, r0
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	1ad3      	subs	r3, r2, r3
 8005864:	2b02      	cmp	r3, #2
 8005866:	d901      	bls.n	800586c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8005868:	2303      	movs	r3, #3
 800586a:	e09b      	b.n	80059a4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800586c:	f7ff fbc9 	bl	8005002 <LL_RCC_IsActiveFlag_PPRE1>
 8005870:	4603      	mov	r3, r0
 8005872:	2b00      	cmp	r3, #0
 8005874:	d0f1      	beq.n	800585a <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 0308 	and.w	r3, r3, #8
 800587e:	2b00      	cmp	r3, #0
 8005880:	d017      	beq.n	80058b2 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	691b      	ldr	r3, [r3, #16]
 8005886:	00db      	lsls	r3, r3, #3
 8005888:	4618      	mov	r0, r3
 800588a:	f7ff fadb 	bl	8004e44 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800588e:	f7fd fce7 	bl	8003260 <HAL_GetTick>
 8005892:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005894:	e008      	b.n	80058a8 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005896:	f7fd fce3 	bl	8003260 <HAL_GetTick>
 800589a:	4602      	mov	r2, r0
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	1ad3      	subs	r3, r2, r3
 80058a0:	2b02      	cmp	r3, #2
 80058a2:	d901      	bls.n	80058a8 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80058a4:	2303      	movs	r3, #3
 80058a6:	e07d      	b.n	80059a4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80058a8:	f7ff fbbd 	bl	8005026 <LL_RCC_IsActiveFlag_PPRE2>
 80058ac:	4603      	mov	r3, r0
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d0f1      	beq.n	8005896 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f003 0301 	and.w	r3, r3, #1
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d043      	beq.n	8005946 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	2b02      	cmp	r3, #2
 80058c4:	d106      	bne.n	80058d4 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80058c6:	f7ff f87b 	bl	80049c0 <LL_RCC_HSE_IsReady>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d11e      	bne.n	800590e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e067      	b.n	80059a4 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	2b03      	cmp	r3, #3
 80058da:	d106      	bne.n	80058ea <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80058dc:	f7ff fb16 	bl	8004f0c <LL_RCC_PLL_IsReady>
 80058e0:	4603      	mov	r3, r0
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d113      	bne.n	800590e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80058e6:	2301      	movs	r3, #1
 80058e8:	e05c      	b.n	80059a4 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d106      	bne.n	8005900 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80058f2:	f7ff f9e3 	bl	8004cbc <LL_RCC_MSI_IsReady>
 80058f6:	4603      	mov	r3, r0
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d108      	bne.n	800590e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	e051      	b.n	80059a4 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8005900:	f7ff f88e 	bl	8004a20 <LL_RCC_HSI_IsReady>
 8005904:	4603      	mov	r3, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d101      	bne.n	800590e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e04a      	b.n	80059a4 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	4618      	mov	r0, r3
 8005914:	f7ff fa21 	bl	8004d5a <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005918:	f7fd fca2 	bl	8003260 <HAL_GetTick>
 800591c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800591e:	e00a      	b.n	8005936 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005920:	f7fd fc9e 	bl	8003260 <HAL_GetTick>
 8005924:	4602      	mov	r2, r0
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800592e:	4293      	cmp	r3, r2
 8005930:	d901      	bls.n	8005936 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8005932:	2303      	movs	r3, #3
 8005934:	e036      	b.n	80059a4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005936:	f7ff fa24 	bl	8004d82 <LL_RCC_GetSysClkSource>
 800593a:	4602      	mov	r2, r0
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	429a      	cmp	r2, r3
 8005944:	d1ec      	bne.n	8005920 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005946:	4b19      	ldr	r3, [pc, #100]	@ (80059ac <HAL_RCC_ClockConfig+0x278>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 0307 	and.w	r3, r3, #7
 800594e:	683a      	ldr	r2, [r7, #0]
 8005950:	429a      	cmp	r2, r3
 8005952:	d21b      	bcs.n	800598c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005954:	4b15      	ldr	r3, [pc, #84]	@ (80059ac <HAL_RCC_ClockConfig+0x278>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f023 0207 	bic.w	r2, r3, #7
 800595c:	4913      	ldr	r1, [pc, #76]	@ (80059ac <HAL_RCC_ClockConfig+0x278>)
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	4313      	orrs	r3, r2
 8005962:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005964:	f7fd fc7c 	bl	8003260 <HAL_GetTick>
 8005968:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800596a:	e008      	b.n	800597e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800596c:	f7fd fc78 	bl	8003260 <HAL_GetTick>
 8005970:	4602      	mov	r2, r0
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	1ad3      	subs	r3, r2, r3
 8005976:	2b02      	cmp	r3, #2
 8005978:	d901      	bls.n	800597e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800597a:	2303      	movs	r3, #3
 800597c:	e012      	b.n	80059a4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800597e:	4b0b      	ldr	r3, [pc, #44]	@ (80059ac <HAL_RCC_ClockConfig+0x278>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 0307 	and.w	r3, r3, #7
 8005986:	683a      	ldr	r2, [r7, #0]
 8005988:	429a      	cmp	r2, r3
 800598a:	d1ef      	bne.n	800596c <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800598c:	f000 f87e 	bl	8005a8c <HAL_RCC_GetHCLKFreq>
 8005990:	4603      	mov	r3, r0
 8005992:	4a07      	ldr	r2, [pc, #28]	@ (80059b0 <HAL_RCC_ClockConfig+0x27c>)
 8005994:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8005996:	f7fd fc6f 	bl	8003278 <HAL_GetTickPrio>
 800599a:	4603      	mov	r3, r0
 800599c:	4618      	mov	r0, r3
 800599e:	f7fd fc11 	bl	80031c4 <HAL_InitTick>
 80059a2:	4603      	mov	r3, r0
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3710      	adds	r7, #16
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}
 80059ac:	58004000 	.word	0x58004000
 80059b0:	20000008 	.word	0x20000008

080059b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059b4:	b590      	push	{r4, r7, lr}
 80059b6:	b085      	sub	sp, #20
 80059b8:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80059ba:	f7ff f9e2 	bl	8004d82 <LL_RCC_GetSysClkSource>
 80059be:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d10a      	bne.n	80059dc <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80059c6:	f7ff f99e 	bl	8004d06 <LL_RCC_MSI_GetRange>
 80059ca:	4603      	mov	r3, r0
 80059cc:	091b      	lsrs	r3, r3, #4
 80059ce:	f003 030f 	and.w	r3, r3, #15
 80059d2:	4a2b      	ldr	r2, [pc, #172]	@ (8005a80 <HAL_RCC_GetSysClockFreq+0xcc>)
 80059d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059d8:	60fb      	str	r3, [r7, #12]
 80059da:	e04b      	b.n	8005a74 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2b04      	cmp	r3, #4
 80059e0:	d102      	bne.n	80059e8 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80059e2:	4b28      	ldr	r3, [pc, #160]	@ (8005a84 <HAL_RCC_GetSysClockFreq+0xd0>)
 80059e4:	60fb      	str	r3, [r7, #12]
 80059e6:	e045      	b.n	8005a74 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2b08      	cmp	r3, #8
 80059ec:	d10a      	bne.n	8005a04 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80059ee:	f7fe ffb7 	bl	8004960 <LL_RCC_HSE_IsEnabledDiv2>
 80059f2:	4603      	mov	r3, r0
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d102      	bne.n	80059fe <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80059f8:	4b22      	ldr	r3, [pc, #136]	@ (8005a84 <HAL_RCC_GetSysClockFreq+0xd0>)
 80059fa:	60fb      	str	r3, [r7, #12]
 80059fc:	e03a      	b.n	8005a74 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80059fe:	4b22      	ldr	r3, [pc, #136]	@ (8005a88 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005a00:	60fb      	str	r3, [r7, #12]
 8005a02:	e037      	b.n	8005a74 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8005a04:	f7ff fab9 	bl	8004f7a <LL_RCC_PLL_GetMainSource>
 8005a08:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	2b02      	cmp	r3, #2
 8005a0e:	d003      	beq.n	8005a18 <HAL_RCC_GetSysClockFreq+0x64>
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	2b03      	cmp	r3, #3
 8005a14:	d003      	beq.n	8005a1e <HAL_RCC_GetSysClockFreq+0x6a>
 8005a16:	e00d      	b.n	8005a34 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8005a18:	4b1a      	ldr	r3, [pc, #104]	@ (8005a84 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005a1a:	60bb      	str	r3, [r7, #8]
        break;
 8005a1c:	e015      	b.n	8005a4a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005a1e:	f7fe ff9f 	bl	8004960 <LL_RCC_HSE_IsEnabledDiv2>
 8005a22:	4603      	mov	r3, r0
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d102      	bne.n	8005a2e <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8005a28:	4b16      	ldr	r3, [pc, #88]	@ (8005a84 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005a2a:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8005a2c:	e00d      	b.n	8005a4a <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8005a2e:	4b16      	ldr	r3, [pc, #88]	@ (8005a88 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005a30:	60bb      	str	r3, [r7, #8]
        break;
 8005a32:	e00a      	b.n	8005a4a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8005a34:	f7ff f967 	bl	8004d06 <LL_RCC_MSI_GetRange>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	091b      	lsrs	r3, r3, #4
 8005a3c:	f003 030f 	and.w	r3, r3, #15
 8005a40:	4a0f      	ldr	r2, [pc, #60]	@ (8005a80 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005a42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a46:	60bb      	str	r3, [r7, #8]
        break;
 8005a48:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8005a4a:	f7ff fa71 	bl	8004f30 <LL_RCC_PLL_GetN>
 8005a4e:	4602      	mov	r2, r0
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	fb03 f402 	mul.w	r4, r3, r2
 8005a56:	f7ff fa84 	bl	8004f62 <LL_RCC_PLL_GetDivider>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	091b      	lsrs	r3, r3, #4
 8005a5e:	3301      	adds	r3, #1
 8005a60:	fbb4 f4f3 	udiv	r4, r4, r3
 8005a64:	f7ff fa71 	bl	8004f4a <LL_RCC_PLL_GetR>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	0f5b      	lsrs	r3, r3, #29
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	fbb4 f3f3 	udiv	r3, r4, r3
 8005a72:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8005a74:	68fb      	ldr	r3, [r7, #12]
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	3714      	adds	r7, #20
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd90      	pop	{r4, r7, pc}
 8005a7e:	bf00      	nop
 8005a80:	08010974 	.word	0x08010974
 8005a84:	00f42400 	.word	0x00f42400
 8005a88:	01e84800 	.word	0x01e84800

08005a8c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a8c:	b598      	push	{r3, r4, r7, lr}
 8005a8e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8005a90:	f7ff ff90 	bl	80059b4 <HAL_RCC_GetSysClockFreq>
 8005a94:	4604      	mov	r4, r0
 8005a96:	f7ff f9e9 	bl	8004e6c <LL_RCC_GetAHBPrescaler>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	091b      	lsrs	r3, r3, #4
 8005a9e:	f003 030f 	and.w	r3, r3, #15
 8005aa2:	4a03      	ldr	r2, [pc, #12]	@ (8005ab0 <HAL_RCC_GetHCLKFreq+0x24>)
 8005aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005aa8:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	bd98      	pop	{r3, r4, r7, pc}
 8005ab0:	08010914 	.word	0x08010914

08005ab4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ab4:	b598      	push	{r3, r4, r7, lr}
 8005ab6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005ab8:	f7ff ffe8 	bl	8005a8c <HAL_RCC_GetHCLKFreq>
 8005abc:	4604      	mov	r4, r0
 8005abe:	f7ff f9ef 	bl	8004ea0 <LL_RCC_GetAPB1Prescaler>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	0a1b      	lsrs	r3, r3, #8
 8005ac6:	f003 0307 	and.w	r3, r3, #7
 8005aca:	4a04      	ldr	r2, [pc, #16]	@ (8005adc <HAL_RCC_GetPCLK1Freq+0x28>)
 8005acc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ad0:	f003 031f 	and.w	r3, r3, #31
 8005ad4:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	bd98      	pop	{r3, r4, r7, pc}
 8005adc:	08010954 	.word	0x08010954

08005ae0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ae0:	b598      	push	{r3, r4, r7, lr}
 8005ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8005ae4:	f7ff ffd2 	bl	8005a8c <HAL_RCC_GetHCLKFreq>
 8005ae8:	4604      	mov	r4, r0
 8005aea:	f7ff f9e5 	bl	8004eb8 <LL_RCC_GetAPB2Prescaler>
 8005aee:	4603      	mov	r3, r0
 8005af0:	0adb      	lsrs	r3, r3, #11
 8005af2:	f003 0307 	and.w	r3, r3, #7
 8005af6:	4a04      	ldr	r2, [pc, #16]	@ (8005b08 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005afc:	f003 031f 	and.w	r3, r3, #31
 8005b00:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	bd98      	pop	{r3, r4, r7, pc}
 8005b08:	08010954 	.word	0x08010954

08005b0c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8005b0c:	b590      	push	{r4, r7, lr}
 8005b0e:	b085      	sub	sp, #20
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2bb0      	cmp	r3, #176	@ 0xb0
 8005b18:	d903      	bls.n	8005b22 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8005b1a:	4b15      	ldr	r3, [pc, #84]	@ (8005b70 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8005b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b1e:	60fb      	str	r3, [r7, #12]
 8005b20:	e007      	b.n	8005b32 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	091b      	lsrs	r3, r3, #4
 8005b26:	f003 030f 	and.w	r3, r3, #15
 8005b2a:	4a11      	ldr	r2, [pc, #68]	@ (8005b70 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8005b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b30:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8005b32:	f7ff f9a7 	bl	8004e84 <LL_RCC_GetAHB4Prescaler>
 8005b36:	4603      	mov	r3, r0
 8005b38:	091b      	lsrs	r3, r3, #4
 8005b3a:	f003 030f 	and.w	r3, r3, #15
 8005b3e:	4a0d      	ldr	r2, [pc, #52]	@ (8005b74 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8005b40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b44:	68fa      	ldr	r2, [r7, #12]
 8005b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b4a:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	4a0a      	ldr	r2, [pc, #40]	@ (8005b78 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8005b50:	fba2 2303 	umull	r2, r3, r2, r3
 8005b54:	0c9c      	lsrs	r4, r3, #18
 8005b56:	f7fe fef5 	bl	8004944 <HAL_PWREx_GetVoltageRange>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	4619      	mov	r1, r3
 8005b5e:	4620      	mov	r0, r4
 8005b60:	f000 f80c 	bl	8005b7c <RCC_SetFlashLatency>
 8005b64:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3714      	adds	r7, #20
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd90      	pop	{r4, r7, pc}
 8005b6e:	bf00      	nop
 8005b70:	08010974 	.word	0x08010974
 8005b74:	08010914 	.word	0x08010914
 8005b78:	431bde83 	.word	0x431bde83

08005b7c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8005b7c:	b590      	push	{r4, r7, lr}
 8005b7e:	b093      	sub	sp, #76	@ 0x4c
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
 8005b84:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8005b86:	4b37      	ldr	r3, [pc, #220]	@ (8005c64 <RCC_SetFlashLatency+0xe8>)
 8005b88:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8005b8c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005b8e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8005b92:	4a35      	ldr	r2, [pc, #212]	@ (8005c68 <RCC_SetFlashLatency+0xec>)
 8005b94:	f107 031c 	add.w	r3, r7, #28
 8005b98:	ca07      	ldmia	r2, {r0, r1, r2}
 8005b9a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8005b9e:	4b33      	ldr	r3, [pc, #204]	@ (8005c6c <RCC_SetFlashLatency+0xf0>)
 8005ba0:	f107 040c 	add.w	r4, r7, #12
 8005ba4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005ba6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8005baa:	2300      	movs	r3, #0
 8005bac:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bb4:	d11a      	bne.n	8005bec <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bba:	e013      	b.n	8005be4 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8005bbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bbe:	009b      	lsls	r3, r3, #2
 8005bc0:	3348      	adds	r3, #72	@ 0x48
 8005bc2:	443b      	add	r3, r7
 8005bc4:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	429a      	cmp	r2, r3
 8005bcc:	d807      	bhi.n	8005bde <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005bce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bd0:	009b      	lsls	r3, r3, #2
 8005bd2:	3348      	adds	r3, #72	@ 0x48
 8005bd4:	443b      	add	r3, r7
 8005bd6:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8005bda:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8005bdc:	e020      	b.n	8005c20 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005bde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005be0:	3301      	adds	r3, #1
 8005be2:	643b      	str	r3, [r7, #64]	@ 0x40
 8005be4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005be6:	2b03      	cmp	r3, #3
 8005be8:	d9e8      	bls.n	8005bbc <RCC_SetFlashLatency+0x40>
 8005bea:	e019      	b.n	8005c20 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005bec:	2300      	movs	r3, #0
 8005bee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005bf0:	e013      	b.n	8005c1a <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8005bf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	3348      	adds	r3, #72	@ 0x48
 8005bf8:	443b      	add	r3, r7
 8005bfa:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d807      	bhi.n	8005c14 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005c04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c06:	009b      	lsls	r3, r3, #2
 8005c08:	3348      	adds	r3, #72	@ 0x48
 8005c0a:	443b      	add	r3, r7
 8005c0c:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8005c10:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8005c12:	e005      	b.n	8005c20 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005c14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c16:	3301      	adds	r3, #1
 8005c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c1c:	2b02      	cmp	r3, #2
 8005c1e:	d9e8      	bls.n	8005bf2 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8005c20:	4b13      	ldr	r3, [pc, #76]	@ (8005c70 <RCC_SetFlashLatency+0xf4>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f023 0207 	bic.w	r2, r3, #7
 8005c28:	4911      	ldr	r1, [pc, #68]	@ (8005c70 <RCC_SetFlashLatency+0xf4>)
 8005c2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005c30:	f7fd fb16 	bl	8003260 <HAL_GetTick>
 8005c34:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8005c36:	e008      	b.n	8005c4a <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005c38:	f7fd fb12 	bl	8003260 <HAL_GetTick>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c40:	1ad3      	subs	r3, r2, r3
 8005c42:	2b02      	cmp	r3, #2
 8005c44:	d901      	bls.n	8005c4a <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8005c46:	2303      	movs	r3, #3
 8005c48:	e007      	b.n	8005c5a <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8005c4a:	4b09      	ldr	r3, [pc, #36]	@ (8005c70 <RCC_SetFlashLatency+0xf4>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f003 0307 	and.w	r3, r3, #7
 8005c52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c54:	429a      	cmp	r2, r3
 8005c56:	d1ef      	bne.n	8005c38 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8005c58:	2300      	movs	r3, #0
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	374c      	adds	r7, #76	@ 0x4c
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd90      	pop	{r4, r7, pc}
 8005c62:	bf00      	nop
 8005c64:	0800f758 	.word	0x0800f758
 8005c68:	0800f768 	.word	0x0800f768
 8005c6c:	0800f774 	.word	0x0800f774
 8005c70:	58004000 	.word	0x58004000

08005c74 <LL_RCC_LSE_IsEnabled>:
{
 8005c74:	b480      	push	{r7}
 8005c76:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8005c78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c80:	f003 0301 	and.w	r3, r3, #1
 8005c84:	2b01      	cmp	r3, #1
 8005c86:	d101      	bne.n	8005c8c <LL_RCC_LSE_IsEnabled+0x18>
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e000      	b.n	8005c8e <LL_RCC_LSE_IsEnabled+0x1a>
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	46bd      	mov	sp, r7
 8005c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c96:	4770      	bx	lr

08005c98 <LL_RCC_LSE_IsReady>:
{
 8005c98:	b480      	push	{r7}
 8005c9a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005c9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ca4:	f003 0302 	and.w	r3, r3, #2
 8005ca8:	2b02      	cmp	r3, #2
 8005caa:	d101      	bne.n	8005cb0 <LL_RCC_LSE_IsReady+0x18>
 8005cac:	2301      	movs	r3, #1
 8005cae:	e000      	b.n	8005cb2 <LL_RCC_LSE_IsReady+0x1a>
 8005cb0:	2300      	movs	r3, #0
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr

08005cbc <LL_RCC_SetRFWKPClockSource>:
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8005cc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ccc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005cd0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8005cdc:	bf00      	nop
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <LL_RCC_SetSMPSClockSource>:
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b083      	sub	sp, #12
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8005cf0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cf6:	f023 0203 	bic.w	r2, r3, #3
 8005cfa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8005d04:	bf00      	nop
 8005d06:	370c      	adds	r7, #12
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0e:	4770      	bx	lr

08005d10 <LL_RCC_SetSMPSPrescaler>:
{
 8005d10:	b480      	push	{r7}
 8005d12:	b083      	sub	sp, #12
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8005d18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d1e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005d22:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8005d2c:	bf00      	nop
 8005d2e:	370c      	adds	r7, #12
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr

08005d38 <LL_RCC_SetUSARTClockSource>:
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b083      	sub	sp, #12
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8005d40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d48:	f023 0203 	bic.w	r2, r3, #3
 8005d4c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	4313      	orrs	r3, r2
 8005d54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005d58:	bf00      	nop
 8005d5a:	370c      	adds	r7, #12
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d62:	4770      	bx	lr

08005d64 <LL_RCC_SetLPUARTClockSource>:
{
 8005d64:	b480      	push	{r7}
 8005d66:	b083      	sub	sp, #12
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8005d6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d74:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005d78:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr

08005d90 <LL_RCC_SetI2CClockSource>:
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8005d98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d9c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	091b      	lsrs	r3, r3, #4
 8005da4:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8005da8:	43db      	mvns	r3, r3
 8005daa:	401a      	ands	r2, r3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	011b      	lsls	r3, r3, #4
 8005db0:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8005db4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005db8:	4313      	orrs	r3, r2
 8005dba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005dbe:	bf00      	nop
 8005dc0:	370c      	adds	r7, #12
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr

08005dca <LL_RCC_SetLPTIMClockSource>:
{
 8005dca:	b480      	push	{r7}
 8005dcc:	b083      	sub	sp, #12
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8005dd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dd6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	0c1b      	lsrs	r3, r3, #16
 8005dde:	041b      	lsls	r3, r3, #16
 8005de0:	43db      	mvns	r3, r3
 8005de2:	401a      	ands	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	041b      	lsls	r3, r3, #16
 8005de8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005dec:	4313      	orrs	r3, r2
 8005dee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005df2:	bf00      	nop
 8005df4:	370c      	adds	r7, #12
 8005df6:	46bd      	mov	sp, r7
 8005df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfc:	4770      	bx	lr

08005dfe <LL_RCC_SetSAIClockSource>:
{
 8005dfe:	b480      	push	{r7}
 8005e00:	b083      	sub	sp, #12
 8005e02:	af00      	add	r7, sp, #0
 8005e04:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8005e06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e0e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005e12:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005e1e:	bf00      	nop
 8005e20:	370c      	adds	r7, #12
 8005e22:	46bd      	mov	sp, r7
 8005e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e28:	4770      	bx	lr

08005e2a <LL_RCC_SetRNGClockSource>:
{
 8005e2a:	b480      	push	{r7}
 8005e2c:	b083      	sub	sp, #12
 8005e2e:	af00      	add	r7, sp, #0
 8005e30:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8005e32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e3a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005e3e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005e4a:	bf00      	nop
 8005e4c:	370c      	adds	r7, #12
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e54:	4770      	bx	lr

08005e56 <LL_RCC_SetCLK48ClockSource>:
{
 8005e56:	b480      	push	{r7}
 8005e58:	b083      	sub	sp, #12
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8005e5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e66:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005e6a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	4313      	orrs	r3, r2
 8005e72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005e76:	bf00      	nop
 8005e78:	370c      	adds	r7, #12
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr

08005e82 <LL_RCC_SetUSBClockSource>:
{
 8005e82:	b580      	push	{r7, lr}
 8005e84:	b082      	sub	sp, #8
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f7ff ffe3 	bl	8005e56 <LL_RCC_SetCLK48ClockSource>
}
 8005e90:	bf00      	nop
 8005e92:	3708      	adds	r7, #8
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}

08005e98 <LL_RCC_SetADCClockSource>:
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8005ea0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ea8:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005eac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005eb8:	bf00      	nop
 8005eba:	370c      	adds	r7, #12
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr

08005ec4 <LL_RCC_SetRTCClockSource>:
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b083      	sub	sp, #12
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8005ecc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ed4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005ed8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8005ee4:	bf00      	nop
 8005ee6:	370c      	adds	r7, #12
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr

08005ef0 <LL_RCC_GetRTCClockSource>:
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8005ef4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005efc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr

08005f0a <LL_RCC_ForceBackupDomainReset>:
{
 8005f0a:	b480      	push	{r7}
 8005f0c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8005f0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f16:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f1e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005f22:	bf00      	nop
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <LL_RCC_ReleaseBackupDomainReset>:
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8005f30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f38:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005f44:	bf00      	nop
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr

08005f4e <LL_RCC_PLLSAI1_Enable>:
{
 8005f4e:	b480      	push	{r7}
 8005f50:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8005f52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f5c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005f60:	6013      	str	r3, [r2, #0]
}
 8005f62:	bf00      	nop
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <LL_RCC_PLLSAI1_Disable>:
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8005f70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f7a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005f7e:	6013      	str	r3, [r2, #0]
}
 8005f80:	bf00      	nop
 8005f82:	46bd      	mov	sp, r7
 8005f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f88:	4770      	bx	lr

08005f8a <LL_RCC_PLLSAI1_IsReady>:
{
 8005f8a:	b480      	push	{r7}
 8005f8c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8005f8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f98:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f9c:	d101      	bne.n	8005fa2 <LL_RCC_PLLSAI1_IsReady+0x18>
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e000      	b.n	8005fa4 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fac:	4770      	bx	lr

08005fae <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005fae:	b580      	push	{r7, lr}
 8005fb0:	b088      	sub	sp, #32
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8005fba:	2300      	movs	r3, #0
 8005fbc:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d034      	beq.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fce:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005fd2:	d021      	beq.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8005fd4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005fd8:	d81b      	bhi.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005fda:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005fde:	d01d      	beq.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8005fe0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005fe4:	d815      	bhi.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d00b      	beq.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8005fea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005fee:	d110      	bne.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8005ff0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ff4:	68db      	ldr	r3, [r3, #12]
 8005ff6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005ffa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ffe:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8006000:	e00d      	b.n	800601e <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	3304      	adds	r3, #4
 8006006:	4618      	mov	r0, r3
 8006008:	f000 f947 	bl	800629a <RCCEx_PLLSAI1_ConfigNP>
 800600c:	4603      	mov	r3, r0
 800600e:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006010:	e005      	b.n	800601e <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	77fb      	strb	r3, [r7, #31]
        break;
 8006016:	e002      	b.n	800601e <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8006018:	bf00      	nop
 800601a:	e000      	b.n	800601e <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800601c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800601e:	7ffb      	ldrb	r3, [r7, #31]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d105      	bne.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006028:	4618      	mov	r0, r3
 800602a:	f7ff fee8 	bl	8005dfe <LL_RCC_SetSAIClockSource>
 800602e:	e001      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006030:	7ffb      	ldrb	r3, [r7, #31]
 8006032:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800603c:	2b00      	cmp	r3, #0
 800603e:	d046      	beq.n	80060ce <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8006040:	f7ff ff56 	bl	8005ef0 <LL_RCC_GetRTCClockSource>
 8006044:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800604a:	69ba      	ldr	r2, [r7, #24]
 800604c:	429a      	cmp	r2, r3
 800604e:	d03c      	beq.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8006050:	f7fe fc68 	bl	8004924 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8006054:	69bb      	ldr	r3, [r7, #24]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d105      	bne.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800605e:	4618      	mov	r0, r3
 8006060:	f7ff ff30 	bl	8005ec4 <LL_RCC_SetRTCClockSource>
 8006064:	e02e      	b.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8006066:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800606a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800606e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8006070:	f7ff ff4b 	bl	8005f0a <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8006074:	f7ff ff5a 	bl	8005f2c <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006082:	4313      	orrs	r3, r2
 8006084:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8006086:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8006090:	f7ff fdf0 	bl	8005c74 <LL_RCC_LSE_IsEnabled>
 8006094:	4603      	mov	r3, r0
 8006096:	2b01      	cmp	r3, #1
 8006098:	d114      	bne.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800609a:	f7fd f8e1 	bl	8003260 <HAL_GetTick>
 800609e:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80060a0:	e00b      	b.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060a2:	f7fd f8dd 	bl	8003260 <HAL_GetTick>
 80060a6:	4602      	mov	r2, r0
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	1ad3      	subs	r3, r2, r3
 80060ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d902      	bls.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80060b4:	2303      	movs	r3, #3
 80060b6:	77fb      	strb	r3, [r7, #31]
              break;
 80060b8:	e004      	b.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80060ba:	f7ff fded 	bl	8005c98 <LL_RCC_LSE_IsReady>
 80060be:	4603      	mov	r3, r0
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d1ee      	bne.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80060c4:	7ffb      	ldrb	r3, [r7, #31]
 80060c6:	77bb      	strb	r3, [r7, #30]
 80060c8:	e001      	b.n	80060ce <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060ca:	7ffb      	ldrb	r3, [r7, #31]
 80060cc:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f003 0301 	and.w	r3, r3, #1
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d004      	beq.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	699b      	ldr	r3, [r3, #24]
 80060de:	4618      	mov	r0, r3
 80060e0:	f7ff fe2a 	bl	8005d38 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f003 0302 	and.w	r3, r3, #2
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d004      	beq.n	80060fa <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	69db      	ldr	r3, [r3, #28]
 80060f4:	4618      	mov	r0, r3
 80060f6:	f7ff fe35 	bl	8005d64 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f003 0310 	and.w	r3, r3, #16
 8006102:	2b00      	cmp	r3, #0
 8006104:	d004      	beq.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800610a:	4618      	mov	r0, r3
 800610c:	f7ff fe5d 	bl	8005dca <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f003 0320 	and.w	r3, r3, #32
 8006118:	2b00      	cmp	r3, #0
 800611a:	d004      	beq.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006120:	4618      	mov	r0, r3
 8006122:	f7ff fe52 	bl	8005dca <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f003 0304 	and.w	r3, r3, #4
 800612e:	2b00      	cmp	r3, #0
 8006130:	d004      	beq.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6a1b      	ldr	r3, [r3, #32]
 8006136:	4618      	mov	r0, r3
 8006138:	f7ff fe2a 	bl	8005d90 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 0308 	and.w	r3, r3, #8
 8006144:	2b00      	cmp	r3, #0
 8006146:	d004      	beq.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800614c:	4618      	mov	r0, r3
 800614e:	f7ff fe1f 	bl	8005d90 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800615a:	2b00      	cmp	r3, #0
 800615c:	d022      	beq.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006162:	4618      	mov	r0, r3
 8006164:	f7ff fe8d 	bl	8005e82 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800616c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006170:	d107      	bne.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8006172:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006176:	68db      	ldr	r3, [r3, #12]
 8006178:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800617c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006180:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006186:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800618a:	d10b      	bne.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	3304      	adds	r3, #4
 8006190:	4618      	mov	r0, r3
 8006192:	f000 f8dd 	bl	8006350 <RCCEx_PLLSAI1_ConfigNQ>
 8006196:	4603      	mov	r3, r0
 8006198:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800619a:	7ffb      	ldrb	r3, [r7, #31]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d001      	beq.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 80061a0:	7ffb      	ldrb	r3, [r7, #31]
 80061a2:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d02b      	beq.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061b8:	d008      	beq.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80061c2:	d003      	beq.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d105      	bne.n	80061d8 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061d0:	4618      	mov	r0, r3
 80061d2:	f7ff fe2a 	bl	8005e2a <LL_RCC_SetRNGClockSource>
 80061d6:	e00a      	b.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x240>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80061e0:	60fb      	str	r3, [r7, #12]
 80061e2:	2000      	movs	r0, #0
 80061e4:	f7ff fe21 	bl	8005e2a <LL_RCC_SetRNGClockSource>
 80061e8:	68f8      	ldr	r0, [r7, #12]
 80061ea:	f7ff fe34 	bl	8005e56 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f2:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80061f6:	d107      	bne.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80061f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061fc:	68db      	ldr	r3, [r3, #12]
 80061fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006202:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006206:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006210:	2b00      	cmp	r3, #0
 8006212:	d022      	beq.n	800625a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006218:	4618      	mov	r0, r3
 800621a:	f7ff fe3d 	bl	8005e98 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006222:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006226:	d107      	bne.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006228:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800622c:	68db      	ldr	r3, [r3, #12]
 800622e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006232:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006236:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800623c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006240:	d10b      	bne.n	800625a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	3304      	adds	r3, #4
 8006246:	4618      	mov	r0, r3
 8006248:	f000 f8dd 	bl	8006406 <RCCEx_PLLSAI1_ConfigNR>
 800624c:	4603      	mov	r3, r0
 800624e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8006250:	7ffb      	ldrb	r3, [r7, #31]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d001      	beq.n	800625a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8006256:	7ffb      	ldrb	r3, [r7, #31]
 8006258:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006262:	2b00      	cmp	r3, #0
 8006264:	d004      	beq.n	8006270 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800626a:	4618      	mov	r0, r3
 800626c:	f7ff fd26 	bl	8005cbc <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006278:	2b00      	cmp	r3, #0
 800627a:	d009      	beq.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006280:	4618      	mov	r0, r3
 8006282:	f7ff fd45 	bl	8005d10 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800628a:	4618      	mov	r0, r3
 800628c:	f7ff fd2c 	bl	8005ce8 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8006290:	7fbb      	ldrb	r3, [r7, #30]
}
 8006292:	4618      	mov	r0, r3
 8006294:	3720      	adds	r7, #32
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}

0800629a <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800629a:	b580      	push	{r7, lr}
 800629c:	b084      	sub	sp, #16
 800629e:	af00      	add	r7, sp, #0
 80062a0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80062a2:	2300      	movs	r3, #0
 80062a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80062a6:	f7ff fe61 	bl	8005f6c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80062aa:	f7fc ffd9 	bl	8003260 <HAL_GetTick>
 80062ae:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80062b0:	e009      	b.n	80062c6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80062b2:	f7fc ffd5 	bl	8003260 <HAL_GetTick>
 80062b6:	4602      	mov	r2, r0
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	1ad3      	subs	r3, r2, r3
 80062bc:	2b02      	cmp	r3, #2
 80062be:	d902      	bls.n	80062c6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80062c0:	2303      	movs	r3, #3
 80062c2:	73fb      	strb	r3, [r7, #15]
      break;
 80062c4:	e004      	b.n	80062d0 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80062c6:	f7ff fe60 	bl	8005f8a <LL_RCC_PLLSAI1_IsReady>
 80062ca:	4603      	mov	r3, r0
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d1f0      	bne.n	80062b2 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80062d0:	7bfb      	ldrb	r3, [r7, #15]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d137      	bne.n	8006346 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80062d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062da:	691b      	ldr	r3, [r3, #16]
 80062dc:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	021b      	lsls	r3, r3, #8
 80062e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80062ea:	4313      	orrs	r3, r2
 80062ec:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80062ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062f2:	691b      	ldr	r3, [r3, #16]
 80062f4:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006300:	4313      	orrs	r3, r2
 8006302:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8006304:	f7ff fe23 	bl	8005f4e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006308:	f7fc ffaa 	bl	8003260 <HAL_GetTick>
 800630c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800630e:	e009      	b.n	8006324 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006310:	f7fc ffa6 	bl	8003260 <HAL_GetTick>
 8006314:	4602      	mov	r2, r0
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	1ad3      	subs	r3, r2, r3
 800631a:	2b02      	cmp	r3, #2
 800631c:	d902      	bls.n	8006324 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800631e:	2303      	movs	r3, #3
 8006320:	73fb      	strb	r3, [r7, #15]
        break;
 8006322:	e004      	b.n	800632e <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006324:	f7ff fe31 	bl	8005f8a <LL_RCC_PLLSAI1_IsReady>
 8006328:	4603      	mov	r3, r0
 800632a:	2b01      	cmp	r3, #1
 800632c:	d1f0      	bne.n	8006310 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800632e:	7bfb      	ldrb	r3, [r7, #15]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d108      	bne.n	8006346 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8006334:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006338:	691a      	ldr	r2, [r3, #16]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	691b      	ldr	r3, [r3, #16]
 800633e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006342:	4313      	orrs	r3, r2
 8006344:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8006346:	7bfb      	ldrb	r3, [r7, #15]
}
 8006348:	4618      	mov	r0, r3
 800634a:	3710      	adds	r7, #16
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}

08006350 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b084      	sub	sp, #16
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006358:	2300      	movs	r3, #0
 800635a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800635c:	f7ff fe06 	bl	8005f6c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006360:	f7fc ff7e 	bl	8003260 <HAL_GetTick>
 8006364:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006366:	e009      	b.n	800637c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006368:	f7fc ff7a 	bl	8003260 <HAL_GetTick>
 800636c:	4602      	mov	r2, r0
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	1ad3      	subs	r3, r2, r3
 8006372:	2b02      	cmp	r3, #2
 8006374:	d902      	bls.n	800637c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8006376:	2303      	movs	r3, #3
 8006378:	73fb      	strb	r3, [r7, #15]
      break;
 800637a:	e004      	b.n	8006386 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800637c:	f7ff fe05 	bl	8005f8a <LL_RCC_PLLSAI1_IsReady>
 8006380:	4603      	mov	r3, r0
 8006382:	2b00      	cmp	r3, #0
 8006384:	d1f0      	bne.n	8006368 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8006386:	7bfb      	ldrb	r3, [r7, #15]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d137      	bne.n	80063fc <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800638c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006390:	691b      	ldr	r3, [r3, #16]
 8006392:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	021b      	lsls	r3, r3, #8
 800639c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80063a0:	4313      	orrs	r3, r2
 80063a2:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80063a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063a8:	691b      	ldr	r3, [r3, #16]
 80063aa:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80063b6:	4313      	orrs	r3, r2
 80063b8:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80063ba:	f7ff fdc8 	bl	8005f4e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063be:	f7fc ff4f 	bl	8003260 <HAL_GetTick>
 80063c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80063c4:	e009      	b.n	80063da <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80063c6:	f7fc ff4b 	bl	8003260 <HAL_GetTick>
 80063ca:	4602      	mov	r2, r0
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	1ad3      	subs	r3, r2, r3
 80063d0:	2b02      	cmp	r3, #2
 80063d2:	d902      	bls.n	80063da <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80063d4:	2303      	movs	r3, #3
 80063d6:	73fb      	strb	r3, [r7, #15]
        break;
 80063d8:	e004      	b.n	80063e4 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80063da:	f7ff fdd6 	bl	8005f8a <LL_RCC_PLLSAI1_IsReady>
 80063de:	4603      	mov	r3, r0
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	d1f0      	bne.n	80063c6 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80063e4:	7bfb      	ldrb	r3, [r7, #15]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d108      	bne.n	80063fc <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80063ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063ee:	691a      	ldr	r2, [r3, #16]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	691b      	ldr	r3, [r3, #16]
 80063f4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80063f8:	4313      	orrs	r3, r2
 80063fa:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80063fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3710      	adds	r7, #16
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}

08006406 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8006406:	b580      	push	{r7, lr}
 8006408:	b084      	sub	sp, #16
 800640a:	af00      	add	r7, sp, #0
 800640c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800640e:	2300      	movs	r3, #0
 8006410:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8006412:	f7ff fdab 	bl	8005f6c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006416:	f7fc ff23 	bl	8003260 <HAL_GetTick>
 800641a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800641c:	e009      	b.n	8006432 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800641e:	f7fc ff1f 	bl	8003260 <HAL_GetTick>
 8006422:	4602      	mov	r2, r0
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	1ad3      	subs	r3, r2, r3
 8006428:	2b02      	cmp	r3, #2
 800642a:	d902      	bls.n	8006432 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800642c:	2303      	movs	r3, #3
 800642e:	73fb      	strb	r3, [r7, #15]
      break;
 8006430:	e004      	b.n	800643c <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006432:	f7ff fdaa 	bl	8005f8a <LL_RCC_PLLSAI1_IsReady>
 8006436:	4603      	mov	r3, r0
 8006438:	2b00      	cmp	r3, #0
 800643a:	d1f0      	bne.n	800641e <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800643c:	7bfb      	ldrb	r3, [r7, #15]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d137      	bne.n	80064b2 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8006442:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006446:	691b      	ldr	r3, [r3, #16]
 8006448:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	021b      	lsls	r3, r3, #8
 8006452:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006456:	4313      	orrs	r3, r2
 8006458:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800645a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800645e:	691b      	ldr	r3, [r3, #16]
 8006460:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800646c:	4313      	orrs	r3, r2
 800646e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8006470:	f7ff fd6d 	bl	8005f4e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006474:	f7fc fef4 	bl	8003260 <HAL_GetTick>
 8006478:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800647a:	e009      	b.n	8006490 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800647c:	f7fc fef0 	bl	8003260 <HAL_GetTick>
 8006480:	4602      	mov	r2, r0
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	1ad3      	subs	r3, r2, r3
 8006486:	2b02      	cmp	r3, #2
 8006488:	d902      	bls.n	8006490 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800648a:	2303      	movs	r3, #3
 800648c:	73fb      	strb	r3, [r7, #15]
        break;
 800648e:	e004      	b.n	800649a <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006490:	f7ff fd7b 	bl	8005f8a <LL_RCC_PLLSAI1_IsReady>
 8006494:	4603      	mov	r3, r0
 8006496:	2b01      	cmp	r3, #1
 8006498:	d1f0      	bne.n	800647c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800649a:	7bfb      	ldrb	r3, [r7, #15]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d108      	bne.n	80064b2 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80064a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064a4:	691a      	ldr	r2, [r3, #16]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	691b      	ldr	r3, [r3, #16]
 80064aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80064ae:	4313      	orrs	r3, r2
 80064b0:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80064b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80064b4:	4618      	mov	r0, r3
 80064b6:	3710      	adds	r7, #16
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}

080064bc <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b084      	sub	sp, #16
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d101      	bne.n	80064ce <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e09f      	b.n	800660e <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d106      	bne.n	80064e8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2200      	movs	r2, #0
 80064de:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f7fc fcca 	bl	8002e7c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2202      	movs	r2, #2
 80064ec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80064f0:	4b49      	ldr	r3, [pc, #292]	@ (8006618 <HAL_RTC_Init+0x15c>)
 80064f2:	68db      	ldr	r3, [r3, #12]
 80064f4:	f003 0310 	and.w	r3, r3, #16
 80064f8:	2b10      	cmp	r3, #16
 80064fa:	d07e      	beq.n	80065fa <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	22ca      	movs	r2, #202	@ 0xca
 8006502:	625a      	str	r2, [r3, #36]	@ 0x24
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	2253      	movs	r2, #83	@ 0x53
 800650a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f000 f8ab 	bl	8006668 <RTC_EnterInitMode>
 8006512:	4603      	mov	r3, r0
 8006514:	2b00      	cmp	r3, #0
 8006516:	d00a      	beq.n	800652e <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	22ff      	movs	r2, #255	@ 0xff
 800651e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2204      	movs	r2, #4
 8006524:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      status = HAL_ERROR;
 8006528:	2301      	movs	r3, #1
 800652a:	73fb      	strb	r3, [r7, #15]
 800652c:	e067      	b.n	80065fe <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	687a      	ldr	r2, [r7, #4]
 8006536:	6812      	ldr	r2, [r2, #0]
 8006538:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800653c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006540:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	6899      	ldr	r1, [r3, #8]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	685a      	ldr	r2, [r3, #4]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	691b      	ldr	r3, [r3, #16]
 8006550:	431a      	orrs	r2, r3
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	699b      	ldr	r3, [r3, #24]
 8006556:	431a      	orrs	r2, r3
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	430a      	orrs	r2, r1
 800655e:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	687a      	ldr	r2, [r7, #4]
 8006566:	68d2      	ldr	r2, [r2, #12]
 8006568:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	6919      	ldr	r1, [r3, #16]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	041a      	lsls	r2, r3, #16
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	430a      	orrs	r2, r1
 800657c:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	68da      	ldr	r2, [r3, #12]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800658c:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f022 0203 	bic.w	r2, r2, #3
 800659c:	64da      	str	r2, [r3, #76]	@ 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	69da      	ldr	r2, [r3, #28]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	695b      	ldr	r3, [r3, #20]
 80065ac:	431a      	orrs	r2, r3
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	430a      	orrs	r2, r1
 80065b4:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	f003 0320 	and.w	r3, r3, #32
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d113      	bne.n	80065ec <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f000 f829 	bl	800661c <HAL_RTC_WaitForSynchro>
 80065ca:	4603      	mov	r3, r0
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d00d      	beq.n	80065ec <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	22ff      	movs	r2, #255	@ 0xff
 80065d6:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2204      	movs	r2, #4
 80065dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2200      	movs	r2, #0
 80065e4:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 80065e8:	2301      	movs	r3, #1
 80065ea:	e010      	b.n	800660e <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	22ff      	movs	r2, #255	@ 0xff
 80065f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      status = HAL_OK;
 80065f4:	2300      	movs	r3, #0
 80065f6:	73fb      	strb	r3, [r7, #15]
 80065f8:	e001      	b.n	80065fe <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 80065fa:	2300      	movs	r3, #0
 80065fc:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80065fe:	7bfb      	ldrb	r3, [r7, #15]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d103      	bne.n	800660c <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800660c:	7bfb      	ldrb	r3, [r7, #15]
}
 800660e:	4618      	mov	r0, r3
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
 8006616:	bf00      	nop
 8006618:	40002800 	.word	0x40002800

0800661c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b084      	sub	sp, #16
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	68da      	ldr	r2, [r3, #12]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006632:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8006634:	f7fc fe14 	bl	8003260 <HAL_GetTick>
 8006638:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800663a:	e009      	b.n	8006650 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800663c:	f7fc fe10 	bl	8003260 <HAL_GetTick>
 8006640:	4602      	mov	r2, r0
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	1ad3      	subs	r3, r2, r3
 8006646:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800664a:	d901      	bls.n	8006650 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800664c:	2303      	movs	r3, #3
 800664e:	e007      	b.n	8006660 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	68db      	ldr	r3, [r3, #12]
 8006656:	f003 0320 	and.w	r3, r3, #32
 800665a:	2b00      	cmp	r3, #0
 800665c:	d0ee      	beq.n	800663c <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800665e:	2300      	movs	r3, #0
}
 8006660:	4618      	mov	r0, r3
 8006662:	3710      	adds	r7, #16
 8006664:	46bd      	mov	sp, r7
 8006666:	bd80      	pop	{r7, pc}

08006668 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b084      	sub	sp, #16
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	68db      	ldr	r3, [r3, #12]
 8006676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800667a:	2b00      	cmp	r3, #0
 800667c:	d119      	bne.n	80066b2 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f04f 32ff 	mov.w	r2, #4294967295
 8006686:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006688:	f7fc fdea 	bl	8003260 <HAL_GetTick>
 800668c:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800668e:	e009      	b.n	80066a4 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006690:	f7fc fde6 	bl	8003260 <HAL_GetTick>
 8006694:	4602      	mov	r2, r0
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	1ad3      	subs	r3, r2, r3
 800669a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800669e:	d901      	bls.n	80066a4 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 80066a0:	2303      	movs	r3, #3
 80066a2:	e007      	b.n	80066b4 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	68db      	ldr	r3, [r3, #12]
 80066aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d0ee      	beq.n	8006690 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 80066b2:	2300      	movs	r3, #0
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3710      	adds	r7, #16
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 80066bc:	b480      	push	{r7}
 80066be:	b083      	sub	sp, #12
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80066ca:	2b01      	cmp	r3, #1
 80066cc:	d101      	bne.n	80066d2 <HAL_RTCEx_EnableBypassShadow+0x16>
 80066ce:	2302      	movs	r3, #2
 80066d0:	e024      	b.n	800671c <HAL_RTCEx_EnableBypassShadow+0x60>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2201      	movs	r2, #1
 80066d6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2202      	movs	r2, #2
 80066de:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	22ca      	movs	r2, #202	@ 0xca
 80066e8:	625a      	str	r2, [r3, #36]	@ 0x24
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	2253      	movs	r2, #83	@ 0x53
 80066f0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	689a      	ldr	r2, [r3, #8]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f042 0220 	orr.w	r2, r2, #32
 8006700:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	22ff      	movs	r2, #255	@ 0xff
 8006708:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2201      	movs	r2, #1
 800670e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800671a:	2300      	movs	r3, #0
}
 800671c:	4618      	mov	r0, r3
 800671e:	370c      	adds	r7, #12
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr

08006728 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b084      	sub	sp, #16
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d101      	bne.n	800673a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006736:	2301      	movs	r3, #1
 8006738:	e095      	b.n	8006866 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800673e:	2b00      	cmp	r3, #0
 8006740:	d108      	bne.n	8006754 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800674a:	d009      	beq.n	8006760 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2200      	movs	r2, #0
 8006750:	61da      	str	r2, [r3, #28]
 8006752:	e005      	b.n	8006760 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2200      	movs	r2, #0
 8006758:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2200      	movs	r2, #0
 800675e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2200      	movs	r2, #0
 8006764:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800676c:	b2db      	uxtb	r3, r3
 800676e:	2b00      	cmp	r3, #0
 8006770:	d106      	bne.n	8006780 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2200      	movs	r2, #0
 8006776:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f000 f877 	bl	800686e <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2202      	movs	r2, #2
 8006784:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006796:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	68db      	ldr	r3, [r3, #12]
 800679c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80067a0:	d902      	bls.n	80067a8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80067a2:	2300      	movs	r3, #0
 80067a4:	60fb      	str	r3, [r7, #12]
 80067a6:	e002      	b.n	80067ae <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80067a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80067ac:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	68db      	ldr	r3, [r3, #12]
 80067b2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80067b6:	d007      	beq.n	80067c8 <HAL_SPI_Init+0xa0>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	68db      	ldr	r3, [r3, #12]
 80067bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80067c0:	d002      	beq.n	80067c8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2200      	movs	r2, #0
 80067c6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	689b      	ldr	r3, [r3, #8]
 80067d4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80067d8:	431a      	orrs	r2, r3
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	691b      	ldr	r3, [r3, #16]
 80067de:	f003 0302 	and.w	r3, r3, #2
 80067e2:	431a      	orrs	r2, r3
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	695b      	ldr	r3, [r3, #20]
 80067e8:	f003 0301 	and.w	r3, r3, #1
 80067ec:	431a      	orrs	r2, r3
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	699b      	ldr	r3, [r3, #24]
 80067f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80067f6:	431a      	orrs	r2, r3
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	69db      	ldr	r3, [r3, #28]
 80067fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006800:	431a      	orrs	r2, r3
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6a1b      	ldr	r3, [r3, #32]
 8006806:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800680a:	ea42 0103 	orr.w	r1, r2, r3
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006812:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	430a      	orrs	r2, r1
 800681c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	699b      	ldr	r3, [r3, #24]
 8006822:	0c1b      	lsrs	r3, r3, #16
 8006824:	f003 0204 	and.w	r2, r3, #4
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800682c:	f003 0310 	and.w	r3, r3, #16
 8006830:	431a      	orrs	r2, r3
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006836:	f003 0308 	and.w	r3, r3, #8
 800683a:	431a      	orrs	r2, r3
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	68db      	ldr	r3, [r3, #12]
 8006840:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006844:	ea42 0103 	orr.w	r1, r2, r3
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	430a      	orrs	r2, r1
 8006854:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2201      	movs	r2, #1
 8006860:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006864:	2300      	movs	r3, #0
}
 8006866:	4618      	mov	r0, r3
 8006868:	3710      	adds	r7, #16
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}

0800686e <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800686e:	b480      	push	{r7}
 8006870:	b083      	sub	sp, #12
 8006872:	af00      	add	r7, sp, #0
 8006874:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8006876:	bf00      	nop
 8006878:	370c      	adds	r7, #12
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr

08006882 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006882:	b580      	push	{r7, lr}
 8006884:	b088      	sub	sp, #32
 8006886:	af00      	add	r7, sp, #0
 8006888:	60f8      	str	r0, [r7, #12]
 800688a:	60b9      	str	r1, [r7, #8]
 800688c:	603b      	str	r3, [r7, #0]
 800688e:	4613      	mov	r3, r2
 8006890:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006892:	2300      	movs	r3, #0
 8006894:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800689c:	2b01      	cmp	r3, #1
 800689e:	d101      	bne.n	80068a4 <HAL_SPI_Transmit+0x22>
 80068a0:	2302      	movs	r3, #2
 80068a2:	e15f      	b.n	8006b64 <HAL_SPI_Transmit+0x2e2>
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80068ac:	f7fc fcd8 	bl	8003260 <HAL_GetTick>
 80068b0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80068b2:	88fb      	ldrh	r3, [r7, #6]
 80068b4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80068bc:	b2db      	uxtb	r3, r3
 80068be:	2b01      	cmp	r3, #1
 80068c0:	d002      	beq.n	80068c8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80068c2:	2302      	movs	r3, #2
 80068c4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80068c6:	e148      	b.n	8006b5a <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d002      	beq.n	80068d4 <HAL_SPI_Transmit+0x52>
 80068ce:	88fb      	ldrh	r3, [r7, #6]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d102      	bne.n	80068da <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80068d4:	2301      	movs	r3, #1
 80068d6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80068d8:	e13f      	b.n	8006b5a <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2203      	movs	r2, #3
 80068de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2200      	movs	r2, #0
 80068e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	68ba      	ldr	r2, [r7, #8]
 80068ec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	88fa      	ldrh	r2, [r7, #6]
 80068f2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	88fa      	ldrh	r2, [r7, #6]
 80068f8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2200      	movs	r2, #0
 80068fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2200      	movs	r2, #0
 8006904:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2200      	movs	r2, #0
 800690c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	2200      	movs	r2, #0
 8006914:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2200      	movs	r2, #0
 800691a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006924:	d10f      	bne.n	8006946 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006934:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	681a      	ldr	r2, [r3, #0]
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006944:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006950:	2b40      	cmp	r3, #64	@ 0x40
 8006952:	d007      	beq.n	8006964 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006962:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	68db      	ldr	r3, [r3, #12]
 8006968:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800696c:	d94f      	bls.n	8006a0e <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d002      	beq.n	800697c <HAL_SPI_Transmit+0xfa>
 8006976:	8afb      	ldrh	r3, [r7, #22]
 8006978:	2b01      	cmp	r3, #1
 800697a:	d142      	bne.n	8006a02 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006980:	881a      	ldrh	r2, [r3, #0]
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800698c:	1c9a      	adds	r2, r3, #2
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006996:	b29b      	uxth	r3, r3
 8006998:	3b01      	subs	r3, #1
 800699a:	b29a      	uxth	r2, r3
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80069a0:	e02f      	b.n	8006a02 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	f003 0302 	and.w	r3, r3, #2
 80069ac:	2b02      	cmp	r3, #2
 80069ae:	d112      	bne.n	80069d6 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069b4:	881a      	ldrh	r2, [r3, #0]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069c0:	1c9a      	adds	r2, r3, #2
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	3b01      	subs	r3, #1
 80069ce:	b29a      	uxth	r2, r3
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80069d4:	e015      	b.n	8006a02 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80069d6:	f7fc fc43 	bl	8003260 <HAL_GetTick>
 80069da:	4602      	mov	r2, r0
 80069dc:	69bb      	ldr	r3, [r7, #24]
 80069de:	1ad3      	subs	r3, r2, r3
 80069e0:	683a      	ldr	r2, [r7, #0]
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d803      	bhi.n	80069ee <HAL_SPI_Transmit+0x16c>
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069ec:	d102      	bne.n	80069f4 <HAL_SPI_Transmit+0x172>
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d106      	bne.n	8006a02 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80069f4:	2303      	movs	r3, #3
 80069f6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	2201      	movs	r2, #1
 80069fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006a00:	e0ab      	b.n	8006b5a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d1ca      	bne.n	80069a2 <HAL_SPI_Transmit+0x120>
 8006a0c:	e080      	b.n	8006b10 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d002      	beq.n	8006a1c <HAL_SPI_Transmit+0x19a>
 8006a16:	8afb      	ldrh	r3, [r7, #22]
 8006a18:	2b01      	cmp	r3, #1
 8006a1a:	d174      	bne.n	8006b06 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	d912      	bls.n	8006a4c <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a2a:	881a      	ldrh	r2, [r3, #0]
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a36:	1c9a      	adds	r2, r3, #2
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a40:	b29b      	uxth	r3, r3
 8006a42:	3b02      	subs	r3, #2
 8006a44:	b29a      	uxth	r2, r3
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006a4a:	e05c      	b.n	8006b06 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	330c      	adds	r3, #12
 8006a56:	7812      	ldrb	r2, [r2, #0]
 8006a58:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a5e:	1c5a      	adds	r2, r3, #1
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a68:	b29b      	uxth	r3, r3
 8006a6a:	3b01      	subs	r3, #1
 8006a6c:	b29a      	uxth	r2, r3
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006a72:	e048      	b.n	8006b06 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	f003 0302 	and.w	r3, r3, #2
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	d12b      	bne.n	8006ada <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a86:	b29b      	uxth	r3, r3
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d912      	bls.n	8006ab2 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a90:	881a      	ldrh	r2, [r3, #0]
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a9c:	1c9a      	adds	r2, r3, #2
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006aa6:	b29b      	uxth	r3, r3
 8006aa8:	3b02      	subs	r3, #2
 8006aaa:	b29a      	uxth	r2, r3
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ab0:	e029      	b.n	8006b06 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	330c      	adds	r3, #12
 8006abc:	7812      	ldrb	r2, [r2, #0]
 8006abe:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ac4:	1c5a      	adds	r2, r3, #1
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	3b01      	subs	r3, #1
 8006ad2:	b29a      	uxth	r2, r3
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ad8:	e015      	b.n	8006b06 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ada:	f7fc fbc1 	bl	8003260 <HAL_GetTick>
 8006ade:	4602      	mov	r2, r0
 8006ae0:	69bb      	ldr	r3, [r7, #24]
 8006ae2:	1ad3      	subs	r3, r2, r3
 8006ae4:	683a      	ldr	r2, [r7, #0]
 8006ae6:	429a      	cmp	r2, r3
 8006ae8:	d803      	bhi.n	8006af2 <HAL_SPI_Transmit+0x270>
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006af0:	d102      	bne.n	8006af8 <HAL_SPI_Transmit+0x276>
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d106      	bne.n	8006b06 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8006af8:	2303      	movs	r3, #3
 8006afa:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	2201      	movs	r2, #1
 8006b00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006b04:	e029      	b.n	8006b5a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b0a:	b29b      	uxth	r3, r3
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d1b1      	bne.n	8006a74 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b10:	69ba      	ldr	r2, [r7, #24]
 8006b12:	6839      	ldr	r1, [r7, #0]
 8006b14:	68f8      	ldr	r0, [r7, #12]
 8006b16:	f000 fcf9 	bl	800750c <SPI_EndRxTxTransaction>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d002      	beq.n	8006b26 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2220      	movs	r2, #32
 8006b24:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	689b      	ldr	r3, [r3, #8]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d10a      	bne.n	8006b44 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b2e:	2300      	movs	r3, #0
 8006b30:	613b      	str	r3, [r7, #16]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	68db      	ldr	r3, [r3, #12]
 8006b38:	613b      	str	r3, [r7, #16]
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	689b      	ldr	r3, [r3, #8]
 8006b40:	613b      	str	r3, [r7, #16]
 8006b42:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d002      	beq.n	8006b52 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	77fb      	strb	r3, [r7, #31]
 8006b50:	e003      	b.n	8006b5a <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2201      	movs	r2, #1
 8006b56:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8006b62:	7ffb      	ldrb	r3, [r7, #31]
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3720      	adds	r7, #32
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd80      	pop	{r7, pc}

08006b6c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b088      	sub	sp, #32
 8006b70:	af02      	add	r7, sp, #8
 8006b72:	60f8      	str	r0, [r7, #12]
 8006b74:	60b9      	str	r1, [r7, #8]
 8006b76:	603b      	str	r3, [r7, #0]
 8006b78:	4613      	mov	r3, r2
 8006b7a:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006b86:	b2db      	uxtb	r3, r3
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d002      	beq.n	8006b92 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8006b8c:	2302      	movs	r3, #2
 8006b8e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006b90:	e11a      	b.n	8006dc8 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b9a:	d112      	bne.n	8006bc2 <HAL_SPI_Receive+0x56>
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	689b      	ldr	r3, [r3, #8]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d10e      	bne.n	8006bc2 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2204      	movs	r2, #4
 8006ba8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006bac:	88fa      	ldrh	r2, [r7, #6]
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	9300      	str	r3, [sp, #0]
 8006bb2:	4613      	mov	r3, r2
 8006bb4:	68ba      	ldr	r2, [r7, #8]
 8006bb6:	68b9      	ldr	r1, [r7, #8]
 8006bb8:	68f8      	ldr	r0, [r7, #12]
 8006bba:	f000 f90e 	bl	8006dda <HAL_SPI_TransmitReceive>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	e107      	b.n	8006dd2 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	d101      	bne.n	8006bd0 <HAL_SPI_Receive+0x64>
 8006bcc:	2302      	movs	r3, #2
 8006bce:	e100      	b.n	8006dd2 <HAL_SPI_Receive+0x266>
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006bd8:	f7fc fb42 	bl	8003260 <HAL_GetTick>
 8006bdc:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d002      	beq.n	8006bea <HAL_SPI_Receive+0x7e>
 8006be4:	88fb      	ldrh	r3, [r7, #6]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d102      	bne.n	8006bf0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006bea:	2301      	movs	r3, #1
 8006bec:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006bee:	e0eb      	b.n	8006dc8 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2204      	movs	r2, #4
 8006bf4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	68ba      	ldr	r2, [r7, #8]
 8006c02:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	88fa      	ldrh	r2, [r7, #6]
 8006c08:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	88fa      	ldrh	r2, [r7, #6]
 8006c10:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2200      	movs	r2, #0
 8006c18:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2200      	movs	r2, #0
 8006c24:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	2200      	movs	r2, #0
 8006c2a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	68db      	ldr	r3, [r3, #12]
 8006c36:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006c3a:	d908      	bls.n	8006c4e <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	685a      	ldr	r2, [r3, #4]
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006c4a:	605a      	str	r2, [r3, #4]
 8006c4c:	e007      	b.n	8006c5e <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	685a      	ldr	r2, [r3, #4]
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006c5c:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	689b      	ldr	r3, [r3, #8]
 8006c62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c66:	d10f      	bne.n	8006c88 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	681a      	ldr	r2, [r3, #0]
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c76:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006c86:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c92:	2b40      	cmp	r3, #64	@ 0x40
 8006c94:	d007      	beq.n	8006ca6 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	681a      	ldr	r2, [r3, #0]
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ca4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	68db      	ldr	r3, [r3, #12]
 8006caa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006cae:	d86f      	bhi.n	8006d90 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006cb0:	e034      	b.n	8006d1c <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	689b      	ldr	r3, [r3, #8]
 8006cb8:	f003 0301 	and.w	r3, r3, #1
 8006cbc:	2b01      	cmp	r3, #1
 8006cbe:	d117      	bne.n	8006cf0 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f103 020c 	add.w	r2, r3, #12
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ccc:	7812      	ldrb	r2, [r2, #0]
 8006cce:	b2d2      	uxtb	r2, r2
 8006cd0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cd6:	1c5a      	adds	r2, r3, #1
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ce2:	b29b      	uxth	r3, r3
 8006ce4:	3b01      	subs	r3, #1
 8006ce6:	b29a      	uxth	r2, r3
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006cee:	e015      	b.n	8006d1c <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006cf0:	f7fc fab6 	bl	8003260 <HAL_GetTick>
 8006cf4:	4602      	mov	r2, r0
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	1ad3      	subs	r3, r2, r3
 8006cfa:	683a      	ldr	r2, [r7, #0]
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	d803      	bhi.n	8006d08 <HAL_SPI_Receive+0x19c>
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d06:	d102      	bne.n	8006d0e <HAL_SPI_Receive+0x1a2>
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d106      	bne.n	8006d1c <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8006d0e:	2303      	movs	r3, #3
 8006d10:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2201      	movs	r2, #1
 8006d16:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006d1a:	e055      	b.n	8006dc8 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d22:	b29b      	uxth	r3, r3
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d1c4      	bne.n	8006cb2 <HAL_SPI_Receive+0x146>
 8006d28:	e038      	b.n	8006d9c <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	f003 0301 	and.w	r3, r3, #1
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d115      	bne.n	8006d64 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	68da      	ldr	r2, [r3, #12]
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d42:	b292      	uxth	r2, r2
 8006d44:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d4a:	1c9a      	adds	r2, r3, #2
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d56:	b29b      	uxth	r3, r3
 8006d58:	3b01      	subs	r3, #1
 8006d5a:	b29a      	uxth	r2, r3
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006d62:	e015      	b.n	8006d90 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d64:	f7fc fa7c 	bl	8003260 <HAL_GetTick>
 8006d68:	4602      	mov	r2, r0
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	1ad3      	subs	r3, r2, r3
 8006d6e:	683a      	ldr	r2, [r7, #0]
 8006d70:	429a      	cmp	r2, r3
 8006d72:	d803      	bhi.n	8006d7c <HAL_SPI_Receive+0x210>
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d7a:	d102      	bne.n	8006d82 <HAL_SPI_Receive+0x216>
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d106      	bne.n	8006d90 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8006d82:	2303      	movs	r3, #3
 8006d84:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2201      	movs	r2, #1
 8006d8a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006d8e:	e01b      	b.n	8006dc8 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d1c6      	bne.n	8006d2a <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d9c:	693a      	ldr	r2, [r7, #16]
 8006d9e:	6839      	ldr	r1, [r7, #0]
 8006da0:	68f8      	ldr	r0, [r7, #12]
 8006da2:	f000 fb5b 	bl	800745c <SPI_EndRxTransaction>
 8006da6:	4603      	mov	r3, r0
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d002      	beq.n	8006db2 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2220      	movs	r2, #32
 8006db0:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d002      	beq.n	8006dc0 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	75fb      	strb	r3, [r7, #23]
 8006dbe:	e003      	b.n	8006dc8 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8006dd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3718      	adds	r7, #24
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}

08006dda <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006dda:	b580      	push	{r7, lr}
 8006ddc:	b08a      	sub	sp, #40	@ 0x28
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	60f8      	str	r0, [r7, #12]
 8006de2:	60b9      	str	r1, [r7, #8]
 8006de4:	607a      	str	r2, [r7, #4]
 8006de6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006de8:	2301      	movs	r3, #1
 8006dea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006dec:	2300      	movs	r3, #0
 8006dee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006df8:	2b01      	cmp	r3, #1
 8006dfa:	d101      	bne.n	8006e00 <HAL_SPI_TransmitReceive+0x26>
 8006dfc:	2302      	movs	r3, #2
 8006dfe:	e20a      	b.n	8007216 <HAL_SPI_TransmitReceive+0x43c>
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	2201      	movs	r2, #1
 8006e04:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e08:	f7fc fa2a 	bl	8003260 <HAL_GetTick>
 8006e0c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006e14:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006e1c:	887b      	ldrh	r3, [r7, #2]
 8006e1e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8006e20:	887b      	ldrh	r3, [r7, #2]
 8006e22:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006e24:	7efb      	ldrb	r3, [r7, #27]
 8006e26:	2b01      	cmp	r3, #1
 8006e28:	d00e      	beq.n	8006e48 <HAL_SPI_TransmitReceive+0x6e>
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e30:	d106      	bne.n	8006e40 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d102      	bne.n	8006e40 <HAL_SPI_TransmitReceive+0x66>
 8006e3a:	7efb      	ldrb	r3, [r7, #27]
 8006e3c:	2b04      	cmp	r3, #4
 8006e3e:	d003      	beq.n	8006e48 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8006e40:	2302      	movs	r3, #2
 8006e42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8006e46:	e1e0      	b.n	800720a <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d005      	beq.n	8006e5a <HAL_SPI_TransmitReceive+0x80>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d002      	beq.n	8006e5a <HAL_SPI_TransmitReceive+0x80>
 8006e54:	887b      	ldrh	r3, [r7, #2]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d103      	bne.n	8006e62 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8006e60:	e1d3      	b.n	800720a <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	2b04      	cmp	r3, #4
 8006e6c:	d003      	beq.n	8006e76 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2205      	movs	r2, #5
 8006e72:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	687a      	ldr	r2, [r7, #4]
 8006e80:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	887a      	ldrh	r2, [r7, #2]
 8006e86:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	887a      	ldrh	r2, [r7, #2]
 8006e8e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	68ba      	ldr	r2, [r7, #8]
 8006e96:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	887a      	ldrh	r2, [r7, #2]
 8006e9c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	887a      	ldrh	r2, [r7, #2]
 8006ea2:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2200      	movs	r2, #0
 8006eae:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	68db      	ldr	r3, [r3, #12]
 8006eb4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006eb8:	d802      	bhi.n	8006ec0 <HAL_SPI_TransmitReceive+0xe6>
 8006eba:	8a3b      	ldrh	r3, [r7, #16]
 8006ebc:	2b01      	cmp	r3, #1
 8006ebe:	d908      	bls.n	8006ed2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	685a      	ldr	r2, [r3, #4]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006ece:	605a      	str	r2, [r3, #4]
 8006ed0:	e007      	b.n	8006ee2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	685a      	ldr	r2, [r3, #4]
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006ee0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eec:	2b40      	cmp	r3, #64	@ 0x40
 8006eee:	d007      	beq.n	8006f00 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	681a      	ldr	r2, [r3, #0]
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006efe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	68db      	ldr	r3, [r3, #12]
 8006f04:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006f08:	f240 8081 	bls.w	800700e <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d002      	beq.n	8006f1a <HAL_SPI_TransmitReceive+0x140>
 8006f14:	8a7b      	ldrh	r3, [r7, #18]
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	d16d      	bne.n	8006ff6 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f1e:	881a      	ldrh	r2, [r3, #0]
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f2a:	1c9a      	adds	r2, r3, #2
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	3b01      	subs	r3, #1
 8006f38:	b29a      	uxth	r2, r3
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f3e:	e05a      	b.n	8006ff6 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	689b      	ldr	r3, [r3, #8]
 8006f46:	f003 0302 	and.w	r3, r3, #2
 8006f4a:	2b02      	cmp	r3, #2
 8006f4c:	d11b      	bne.n	8006f86 <HAL_SPI_TransmitReceive+0x1ac>
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d016      	beq.n	8006f86 <HAL_SPI_TransmitReceive+0x1ac>
 8006f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d113      	bne.n	8006f86 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f62:	881a      	ldrh	r2, [r3, #0]
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f6e:	1c9a      	adds	r2, r3, #2
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f78:	b29b      	uxth	r3, r3
 8006f7a:	3b01      	subs	r3, #1
 8006f7c:	b29a      	uxth	r2, r3
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f82:	2300      	movs	r3, #0
 8006f84:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	f003 0301 	and.w	r3, r3, #1
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	d11c      	bne.n	8006fce <HAL_SPI_TransmitReceive+0x1f4>
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d016      	beq.n	8006fce <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	68da      	ldr	r2, [r3, #12]
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006faa:	b292      	uxth	r2, r2
 8006fac:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fb2:	1c9a      	adds	r2, r3, #2
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	3b01      	subs	r3, #1
 8006fc2:	b29a      	uxth	r2, r3
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006fce:	f7fc f947 	bl	8003260 <HAL_GetTick>
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	69fb      	ldr	r3, [r7, #28]
 8006fd6:	1ad3      	subs	r3, r2, r3
 8006fd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d80b      	bhi.n	8006ff6 <HAL_SPI_TransmitReceive+0x21c>
 8006fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fe4:	d007      	beq.n	8006ff6 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8006fe6:	2303      	movs	r3, #3
 8006fe8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2201      	movs	r2, #1
 8006ff0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8006ff4:	e109      	b.n	800720a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ffa:	b29b      	uxth	r3, r3
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d19f      	bne.n	8006f40 <HAL_SPI_TransmitReceive+0x166>
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007006:	b29b      	uxth	r3, r3
 8007008:	2b00      	cmp	r3, #0
 800700a:	d199      	bne.n	8006f40 <HAL_SPI_TransmitReceive+0x166>
 800700c:	e0e3      	b.n	80071d6 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d003      	beq.n	800701e <HAL_SPI_TransmitReceive+0x244>
 8007016:	8a7b      	ldrh	r3, [r7, #18]
 8007018:	2b01      	cmp	r3, #1
 800701a:	f040 80cf 	bne.w	80071bc <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007022:	b29b      	uxth	r3, r3
 8007024:	2b01      	cmp	r3, #1
 8007026:	d912      	bls.n	800704e <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800702c:	881a      	ldrh	r2, [r3, #0]
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007038:	1c9a      	adds	r2, r3, #2
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007042:	b29b      	uxth	r3, r3
 8007044:	3b02      	subs	r3, #2
 8007046:	b29a      	uxth	r2, r3
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800704c:	e0b6      	b.n	80071bc <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	330c      	adds	r3, #12
 8007058:	7812      	ldrb	r2, [r2, #0]
 800705a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007060:	1c5a      	adds	r2, r3, #1
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800706a:	b29b      	uxth	r3, r3
 800706c:	3b01      	subs	r3, #1
 800706e:	b29a      	uxth	r2, r3
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007074:	e0a2      	b.n	80071bc <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	689b      	ldr	r3, [r3, #8]
 800707c:	f003 0302 	and.w	r3, r3, #2
 8007080:	2b02      	cmp	r3, #2
 8007082:	d134      	bne.n	80070ee <HAL_SPI_TransmitReceive+0x314>
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007088:	b29b      	uxth	r3, r3
 800708a:	2b00      	cmp	r3, #0
 800708c:	d02f      	beq.n	80070ee <HAL_SPI_TransmitReceive+0x314>
 800708e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007090:	2b01      	cmp	r3, #1
 8007092:	d12c      	bne.n	80070ee <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007098:	b29b      	uxth	r3, r3
 800709a:	2b01      	cmp	r3, #1
 800709c:	d912      	bls.n	80070c4 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070a2:	881a      	ldrh	r2, [r3, #0]
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070ae:	1c9a      	adds	r2, r3, #2
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070b8:	b29b      	uxth	r3, r3
 80070ba:	3b02      	subs	r3, #2
 80070bc:	b29a      	uxth	r2, r3
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80070c2:	e012      	b.n	80070ea <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	330c      	adds	r3, #12
 80070ce:	7812      	ldrb	r2, [r2, #0]
 80070d0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070d6:	1c5a      	adds	r2, r3, #1
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070e0:	b29b      	uxth	r3, r3
 80070e2:	3b01      	subs	r3, #1
 80070e4:	b29a      	uxth	r2, r3
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80070ea:	2300      	movs	r3, #0
 80070ec:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	f003 0301 	and.w	r3, r3, #1
 80070f8:	2b01      	cmp	r3, #1
 80070fa:	d148      	bne.n	800718e <HAL_SPI_TransmitReceive+0x3b4>
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007102:	b29b      	uxth	r3, r3
 8007104:	2b00      	cmp	r3, #0
 8007106:	d042      	beq.n	800718e <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800710e:	b29b      	uxth	r3, r3
 8007110:	2b01      	cmp	r3, #1
 8007112:	d923      	bls.n	800715c <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	68da      	ldr	r2, [r3, #12]
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800711e:	b292      	uxth	r2, r2
 8007120:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007126:	1c9a      	adds	r2, r3, #2
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007132:	b29b      	uxth	r3, r3
 8007134:	3b02      	subs	r3, #2
 8007136:	b29a      	uxth	r2, r3
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007144:	b29b      	uxth	r3, r3
 8007146:	2b01      	cmp	r3, #1
 8007148:	d81f      	bhi.n	800718a <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	685a      	ldr	r2, [r3, #4]
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007158:	605a      	str	r2, [r3, #4]
 800715a:	e016      	b.n	800718a <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f103 020c 	add.w	r2, r3, #12
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007168:	7812      	ldrb	r2, [r2, #0]
 800716a:	b2d2      	uxtb	r2, r2
 800716c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007172:	1c5a      	adds	r2, r3, #1
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800717e:	b29b      	uxth	r3, r3
 8007180:	3b01      	subs	r3, #1
 8007182:	b29a      	uxth	r2, r3
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800718a:	2301      	movs	r3, #1
 800718c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800718e:	f7fc f867 	bl	8003260 <HAL_GetTick>
 8007192:	4602      	mov	r2, r0
 8007194:	69fb      	ldr	r3, [r7, #28]
 8007196:	1ad3      	subs	r3, r2, r3
 8007198:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800719a:	429a      	cmp	r2, r3
 800719c:	d803      	bhi.n	80071a6 <HAL_SPI_TransmitReceive+0x3cc>
 800719e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071a4:	d102      	bne.n	80071ac <HAL_SPI_TransmitReceive+0x3d2>
 80071a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d107      	bne.n	80071bc <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 80071ac:	2303      	movs	r3, #3
 80071ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	2201      	movs	r2, #1
 80071b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80071ba:	e026      	b.n	800720a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071c0:	b29b      	uxth	r3, r3
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	f47f af57 	bne.w	8007076 <HAL_SPI_TransmitReceive+0x29c>
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80071ce:	b29b      	uxth	r3, r3
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	f47f af50 	bne.w	8007076 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80071d6:	69fa      	ldr	r2, [r7, #28]
 80071d8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80071da:	68f8      	ldr	r0, [r7, #12]
 80071dc:	f000 f996 	bl	800750c <SPI_EndRxTxTransaction>
 80071e0:	4603      	mov	r3, r0
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d005      	beq.n	80071f2 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80071e6:	2301      	movs	r3, #1
 80071e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2220      	movs	r2, #32
 80071f0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d003      	beq.n	8007202 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80071fa:	2301      	movs	r3, #1
 80071fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007200:	e003      	b.n	800720a <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	2201      	movs	r2, #1
 8007206:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2200      	movs	r2, #0
 800720e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8007212:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8007216:	4618      	mov	r0, r3
 8007218:	3728      	adds	r7, #40	@ 0x28
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}
	...

08007220 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b088      	sub	sp, #32
 8007224:	af00      	add	r7, sp, #0
 8007226:	60f8      	str	r0, [r7, #12]
 8007228:	60b9      	str	r1, [r7, #8]
 800722a:	603b      	str	r3, [r7, #0]
 800722c:	4613      	mov	r3, r2
 800722e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007230:	f7fc f816 	bl	8003260 <HAL_GetTick>
 8007234:	4602      	mov	r2, r0
 8007236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007238:	1a9b      	subs	r3, r3, r2
 800723a:	683a      	ldr	r2, [r7, #0]
 800723c:	4413      	add	r3, r2
 800723e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007240:	f7fc f80e 	bl	8003260 <HAL_GetTick>
 8007244:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007246:	4b39      	ldr	r3, [pc, #228]	@ (800732c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	015b      	lsls	r3, r3, #5
 800724c:	0d1b      	lsrs	r3, r3, #20
 800724e:	69fa      	ldr	r2, [r7, #28]
 8007250:	fb02 f303 	mul.w	r3, r2, r3
 8007254:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007256:	e054      	b.n	8007302 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800725e:	d050      	beq.n	8007302 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007260:	f7fb fffe 	bl	8003260 <HAL_GetTick>
 8007264:	4602      	mov	r2, r0
 8007266:	69bb      	ldr	r3, [r7, #24]
 8007268:	1ad3      	subs	r3, r2, r3
 800726a:	69fa      	ldr	r2, [r7, #28]
 800726c:	429a      	cmp	r2, r3
 800726e:	d902      	bls.n	8007276 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007270:	69fb      	ldr	r3, [r7, #28]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d13d      	bne.n	80072f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	685a      	ldr	r2, [r3, #4]
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007284:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800728e:	d111      	bne.n	80072b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	689b      	ldr	r3, [r3, #8]
 8007294:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007298:	d004      	beq.n	80072a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	689b      	ldr	r3, [r3, #8]
 800729e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072a2:	d107      	bne.n	80072b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	681a      	ldr	r2, [r3, #0]
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80072b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072bc:	d10f      	bne.n	80072de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	681a      	ldr	r2, [r3, #0]
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80072cc:	601a      	str	r2, [r3, #0]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	681a      	ldr	r2, [r3, #0]
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80072dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2201      	movs	r2, #1
 80072e2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2200      	movs	r2, #0
 80072ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80072ee:	2303      	movs	r3, #3
 80072f0:	e017      	b.n	8007322 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d101      	bne.n	80072fc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80072f8:	2300      	movs	r3, #0
 80072fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	3b01      	subs	r3, #1
 8007300:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	689a      	ldr	r2, [r3, #8]
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	4013      	ands	r3, r2
 800730c:	68ba      	ldr	r2, [r7, #8]
 800730e:	429a      	cmp	r2, r3
 8007310:	bf0c      	ite	eq
 8007312:	2301      	moveq	r3, #1
 8007314:	2300      	movne	r3, #0
 8007316:	b2db      	uxtb	r3, r3
 8007318:	461a      	mov	r2, r3
 800731a:	79fb      	ldrb	r3, [r7, #7]
 800731c:	429a      	cmp	r2, r3
 800731e:	d19b      	bne.n	8007258 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007320:	2300      	movs	r3, #0
}
 8007322:	4618      	mov	r0, r3
 8007324:	3720      	adds	r7, #32
 8007326:	46bd      	mov	sp, r7
 8007328:	bd80      	pop	{r7, pc}
 800732a:	bf00      	nop
 800732c:	20000008 	.word	0x20000008

08007330 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b08a      	sub	sp, #40	@ 0x28
 8007334:	af00      	add	r7, sp, #0
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	60b9      	str	r1, [r7, #8]
 800733a:	607a      	str	r2, [r7, #4]
 800733c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800733e:	2300      	movs	r3, #0
 8007340:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007342:	f7fb ff8d 	bl	8003260 <HAL_GetTick>
 8007346:	4602      	mov	r2, r0
 8007348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800734a:	1a9b      	subs	r3, r3, r2
 800734c:	683a      	ldr	r2, [r7, #0]
 800734e:	4413      	add	r3, r2
 8007350:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007352:	f7fb ff85 	bl	8003260 <HAL_GetTick>
 8007356:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	330c      	adds	r3, #12
 800735e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007360:	4b3d      	ldr	r3, [pc, #244]	@ (8007458 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007362:	681a      	ldr	r2, [r3, #0]
 8007364:	4613      	mov	r3, r2
 8007366:	009b      	lsls	r3, r3, #2
 8007368:	4413      	add	r3, r2
 800736a:	00da      	lsls	r2, r3, #3
 800736c:	1ad3      	subs	r3, r2, r3
 800736e:	0d1b      	lsrs	r3, r3, #20
 8007370:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007372:	fb02 f303 	mul.w	r3, r2, r3
 8007376:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007378:	e060      	b.n	800743c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007380:	d107      	bne.n	8007392 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d104      	bne.n	8007392 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	781b      	ldrb	r3, [r3, #0]
 800738c:	b2db      	uxtb	r3, r3
 800738e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007390:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007398:	d050      	beq.n	800743c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800739a:	f7fb ff61 	bl	8003260 <HAL_GetTick>
 800739e:	4602      	mov	r2, r0
 80073a0:	6a3b      	ldr	r3, [r7, #32]
 80073a2:	1ad3      	subs	r3, r2, r3
 80073a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073a6:	429a      	cmp	r2, r3
 80073a8:	d902      	bls.n	80073b0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80073aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d13d      	bne.n	800742c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	685a      	ldr	r2, [r3, #4]
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80073be:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80073c8:	d111      	bne.n	80073ee <SPI_WaitFifoStateUntilTimeout+0xbe>
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	689b      	ldr	r3, [r3, #8]
 80073ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073d2:	d004      	beq.n	80073de <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	689b      	ldr	r3, [r3, #8]
 80073d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073dc:	d107      	bne.n	80073ee <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	681a      	ldr	r2, [r3, #0]
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80073ec:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073f6:	d10f      	bne.n	8007418 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	681a      	ldr	r2, [r3, #0]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007406:	601a      	str	r2, [r3, #0]
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	681a      	ldr	r2, [r3, #0]
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007416:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2201      	movs	r2, #1
 800741c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007428:	2303      	movs	r3, #3
 800742a:	e010      	b.n	800744e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800742c:	69bb      	ldr	r3, [r7, #24]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d101      	bne.n	8007436 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007432:	2300      	movs	r3, #0
 8007434:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007436:	69bb      	ldr	r3, [r7, #24]
 8007438:	3b01      	subs	r3, #1
 800743a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	689a      	ldr	r2, [r3, #8]
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	4013      	ands	r3, r2
 8007446:	687a      	ldr	r2, [r7, #4]
 8007448:	429a      	cmp	r2, r3
 800744a:	d196      	bne.n	800737a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800744c:	2300      	movs	r3, #0
}
 800744e:	4618      	mov	r0, r3
 8007450:	3728      	adds	r7, #40	@ 0x28
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}
 8007456:	bf00      	nop
 8007458:	20000008 	.word	0x20000008

0800745c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b086      	sub	sp, #24
 8007460:	af02      	add	r7, sp, #8
 8007462:	60f8      	str	r0, [r7, #12]
 8007464:	60b9      	str	r1, [r7, #8]
 8007466:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	685b      	ldr	r3, [r3, #4]
 800746c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007470:	d111      	bne.n	8007496 <SPI_EndRxTransaction+0x3a>
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	689b      	ldr	r3, [r3, #8]
 8007476:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800747a:	d004      	beq.n	8007486 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	689b      	ldr	r3, [r3, #8]
 8007480:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007484:	d107      	bne.n	8007496 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	681a      	ldr	r2, [r3, #0]
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007494:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	9300      	str	r3, [sp, #0]
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	2200      	movs	r2, #0
 800749e:	2180      	movs	r1, #128	@ 0x80
 80074a0:	68f8      	ldr	r0, [r7, #12]
 80074a2:	f7ff febd 	bl	8007220 <SPI_WaitFlagStateUntilTimeout>
 80074a6:	4603      	mov	r3, r0
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d007      	beq.n	80074bc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074b0:	f043 0220 	orr.w	r2, r3, #32
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80074b8:	2303      	movs	r3, #3
 80074ba:	e023      	b.n	8007504 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80074c4:	d11d      	bne.n	8007502 <SPI_EndRxTransaction+0xa6>
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	689b      	ldr	r3, [r3, #8]
 80074ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074ce:	d004      	beq.n	80074da <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074d8:	d113      	bne.n	8007502 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	9300      	str	r3, [sp, #0]
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	2200      	movs	r2, #0
 80074e2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80074e6:	68f8      	ldr	r0, [r7, #12]
 80074e8:	f7ff ff22 	bl	8007330 <SPI_WaitFifoStateUntilTimeout>
 80074ec:	4603      	mov	r3, r0
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d007      	beq.n	8007502 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074f6:	f043 0220 	orr.w	r2, r3, #32
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80074fe:	2303      	movs	r3, #3
 8007500:	e000      	b.n	8007504 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8007502:	2300      	movs	r3, #0
}
 8007504:	4618      	mov	r0, r3
 8007506:	3710      	adds	r7, #16
 8007508:	46bd      	mov	sp, r7
 800750a:	bd80      	pop	{r7, pc}

0800750c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b086      	sub	sp, #24
 8007510:	af02      	add	r7, sp, #8
 8007512:	60f8      	str	r0, [r7, #12]
 8007514:	60b9      	str	r1, [r7, #8]
 8007516:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	9300      	str	r3, [sp, #0]
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	2200      	movs	r2, #0
 8007520:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007524:	68f8      	ldr	r0, [r7, #12]
 8007526:	f7ff ff03 	bl	8007330 <SPI_WaitFifoStateUntilTimeout>
 800752a:	4603      	mov	r3, r0
 800752c:	2b00      	cmp	r3, #0
 800752e:	d007      	beq.n	8007540 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007534:	f043 0220 	orr.w	r2, r3, #32
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800753c:	2303      	movs	r3, #3
 800753e:	e027      	b.n	8007590 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	9300      	str	r3, [sp, #0]
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	2200      	movs	r2, #0
 8007548:	2180      	movs	r1, #128	@ 0x80
 800754a:	68f8      	ldr	r0, [r7, #12]
 800754c:	f7ff fe68 	bl	8007220 <SPI_WaitFlagStateUntilTimeout>
 8007550:	4603      	mov	r3, r0
 8007552:	2b00      	cmp	r3, #0
 8007554:	d007      	beq.n	8007566 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800755a:	f043 0220 	orr.w	r2, r3, #32
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007562:	2303      	movs	r3, #3
 8007564:	e014      	b.n	8007590 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	9300      	str	r3, [sp, #0]
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	2200      	movs	r2, #0
 800756e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007572:	68f8      	ldr	r0, [r7, #12]
 8007574:	f7ff fedc 	bl	8007330 <SPI_WaitFifoStateUntilTimeout>
 8007578:	4603      	mov	r3, r0
 800757a:	2b00      	cmp	r3, #0
 800757c:	d007      	beq.n	800758e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007582:	f043 0220 	orr.w	r2, r3, #32
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800758a:	2303      	movs	r3, #3
 800758c:	e000      	b.n	8007590 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800758e:	2300      	movs	r3, #0
}
 8007590:	4618      	mov	r0, r3
 8007592:	3710      	adds	r7, #16
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}

08007598 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b082      	sub	sp, #8
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d101      	bne.n	80075aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80075a6:	2301      	movs	r3, #1
 80075a8:	e049      	b.n	800763e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075b0:	b2db      	uxtb	r3, r3
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d106      	bne.n	80075c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2200      	movs	r2, #0
 80075ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f000 f841 	bl	8007646 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2202      	movs	r2, #2
 80075c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681a      	ldr	r2, [r3, #0]
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	3304      	adds	r3, #4
 80075d4:	4619      	mov	r1, r3
 80075d6:	4610      	mov	r0, r2
 80075d8:	f000 f9be 	bl	8007958 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2201      	movs	r2, #1
 80075e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2201      	movs	r2, #1
 80075e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2201      	movs	r2, #1
 80075f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2201      	movs	r2, #1
 80075f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2201      	movs	r2, #1
 8007600:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2201      	movs	r2, #1
 8007608:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2201      	movs	r2, #1
 8007610:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2201      	movs	r2, #1
 8007618:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2201      	movs	r2, #1
 8007620:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2201      	movs	r2, #1
 8007628:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2201      	movs	r2, #1
 8007630:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2201      	movs	r2, #1
 8007638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800763c:	2300      	movs	r3, #0
}
 800763e:	4618      	mov	r0, r3
 8007640:	3708      	adds	r7, #8
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}

08007646 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007646:	b480      	push	{r7}
 8007648:	b083      	sub	sp, #12
 800764a:	af00      	add	r7, sp, #0
 800764c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800764e:	bf00      	nop
 8007650:	370c      	adds	r7, #12
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr
	...

0800765c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800765c:	b480      	push	{r7}
 800765e:	b085      	sub	sp, #20
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800766a:	b2db      	uxtb	r3, r3
 800766c:	2b01      	cmp	r3, #1
 800766e:	d001      	beq.n	8007674 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007670:	2301      	movs	r3, #1
 8007672:	e036      	b.n	80076e2 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2202      	movs	r2, #2
 8007678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	68da      	ldr	r2, [r3, #12]
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f042 0201 	orr.w	r2, r2, #1
 800768a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a17      	ldr	r2, [pc, #92]	@ (80076f0 <HAL_TIM_Base_Start_IT+0x94>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d004      	beq.n	80076a0 <HAL_TIM_Base_Start_IT+0x44>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800769e:	d115      	bne.n	80076cc <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	689a      	ldr	r2, [r3, #8]
 80076a6:	4b13      	ldr	r3, [pc, #76]	@ (80076f4 <HAL_TIM_Base_Start_IT+0x98>)
 80076a8:	4013      	ands	r3, r2
 80076aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2b06      	cmp	r3, #6
 80076b0:	d015      	beq.n	80076de <HAL_TIM_Base_Start_IT+0x82>
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076b8:	d011      	beq.n	80076de <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	681a      	ldr	r2, [r3, #0]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f042 0201 	orr.w	r2, r2, #1
 80076c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076ca:	e008      	b.n	80076de <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	681a      	ldr	r2, [r3, #0]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f042 0201 	orr.w	r2, r2, #1
 80076da:	601a      	str	r2, [r3, #0]
 80076dc:	e000      	b.n	80076e0 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076de:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80076e0:	2300      	movs	r3, #0
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3714      	adds	r7, #20
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr
 80076ee:	bf00      	nop
 80076f0:	40012c00 	.word	0x40012c00
 80076f4:	00010007 	.word	0x00010007

080076f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b084      	sub	sp, #16
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	691b      	ldr	r3, [r3, #16]
 800770e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	f003 0302 	and.w	r3, r3, #2
 8007716:	2b00      	cmp	r3, #0
 8007718:	d020      	beq.n	800775c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	f003 0302 	and.w	r3, r3, #2
 8007720:	2b00      	cmp	r3, #0
 8007722:	d01b      	beq.n	800775c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f06f 0202 	mvn.w	r2, #2
 800772c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2201      	movs	r2, #1
 8007732:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	699b      	ldr	r3, [r3, #24]
 800773a:	f003 0303 	and.w	r3, r3, #3
 800773e:	2b00      	cmp	r3, #0
 8007740:	d003      	beq.n	800774a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f000 f8e9 	bl	800791a <HAL_TIM_IC_CaptureCallback>
 8007748:	e005      	b.n	8007756 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f000 f8db 	bl	8007906 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	f000 f8ec 	bl	800792e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2200      	movs	r2, #0
 800775a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	f003 0304 	and.w	r3, r3, #4
 8007762:	2b00      	cmp	r3, #0
 8007764:	d020      	beq.n	80077a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	f003 0304 	and.w	r3, r3, #4
 800776c:	2b00      	cmp	r3, #0
 800776e:	d01b      	beq.n	80077a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f06f 0204 	mvn.w	r2, #4
 8007778:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2202      	movs	r2, #2
 800777e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	699b      	ldr	r3, [r3, #24]
 8007786:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800778a:	2b00      	cmp	r3, #0
 800778c:	d003      	beq.n	8007796 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f000 f8c3 	bl	800791a <HAL_TIM_IC_CaptureCallback>
 8007794:	e005      	b.n	80077a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007796:	6878      	ldr	r0, [r7, #4]
 8007798:	f000 f8b5 	bl	8007906 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f000 f8c6 	bl	800792e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2200      	movs	r2, #0
 80077a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	f003 0308 	and.w	r3, r3, #8
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d020      	beq.n	80077f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	f003 0308 	and.w	r3, r3, #8
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d01b      	beq.n	80077f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f06f 0208 	mvn.w	r2, #8
 80077c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2204      	movs	r2, #4
 80077ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	69db      	ldr	r3, [r3, #28]
 80077d2:	f003 0303 	and.w	r3, r3, #3
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d003      	beq.n	80077e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f000 f89d 	bl	800791a <HAL_TIM_IC_CaptureCallback>
 80077e0:	e005      	b.n	80077ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f000 f88f 	bl	8007906 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	f000 f8a0 	bl	800792e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2200      	movs	r2, #0
 80077f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	f003 0310 	and.w	r3, r3, #16
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d020      	beq.n	8007840 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	f003 0310 	and.w	r3, r3, #16
 8007804:	2b00      	cmp	r3, #0
 8007806:	d01b      	beq.n	8007840 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f06f 0210 	mvn.w	r2, #16
 8007810:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2208      	movs	r2, #8
 8007816:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	69db      	ldr	r3, [r3, #28]
 800781e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007822:	2b00      	cmp	r3, #0
 8007824:	d003      	beq.n	800782e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f000 f877 	bl	800791a <HAL_TIM_IC_CaptureCallback>
 800782c:	e005      	b.n	800783a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f000 f869 	bl	8007906 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007834:	6878      	ldr	r0, [r7, #4]
 8007836:	f000 f87a 	bl	800792e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2200      	movs	r2, #0
 800783e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	f003 0301 	and.w	r3, r3, #1
 8007846:	2b00      	cmp	r3, #0
 8007848:	d00c      	beq.n	8007864 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	f003 0301 	and.w	r3, r3, #1
 8007850:	2b00      	cmp	r3, #0
 8007852:	d007      	beq.n	8007864 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f06f 0201 	mvn.w	r2, #1
 800785c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	f7fb fa04 	bl	8002c6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800786a:	2b00      	cmp	r3, #0
 800786c:	d104      	bne.n	8007878 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007874:	2b00      	cmp	r3, #0
 8007876:	d00c      	beq.n	8007892 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800787e:	2b00      	cmp	r3, #0
 8007880:	d007      	beq.n	8007892 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800788a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f000 f8dd 	bl	8007a4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007898:	2b00      	cmp	r3, #0
 800789a:	d00c      	beq.n	80078b6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d007      	beq.n	80078b6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80078ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f000 f8d5 	bl	8007a60 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d00c      	beq.n	80078da <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d007      	beq.n	80078da <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80078d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f000 f834 	bl	8007942 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	f003 0320 	and.w	r3, r3, #32
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d00c      	beq.n	80078fe <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	f003 0320 	and.w	r3, r3, #32
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d007      	beq.n	80078fe <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f06f 0220 	mvn.w	r2, #32
 80078f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f000 f89d 	bl	8007a38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80078fe:	bf00      	nop
 8007900:	3710      	adds	r7, #16
 8007902:	46bd      	mov	sp, r7
 8007904:	bd80      	pop	{r7, pc}

08007906 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007906:	b480      	push	{r7}
 8007908:	b083      	sub	sp, #12
 800790a:	af00      	add	r7, sp, #0
 800790c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800790e:	bf00      	nop
 8007910:	370c      	adds	r7, #12
 8007912:	46bd      	mov	sp, r7
 8007914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007918:	4770      	bx	lr

0800791a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800791a:	b480      	push	{r7}
 800791c:	b083      	sub	sp, #12
 800791e:	af00      	add	r7, sp, #0
 8007920:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007922:	bf00      	nop
 8007924:	370c      	adds	r7, #12
 8007926:	46bd      	mov	sp, r7
 8007928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792c:	4770      	bx	lr

0800792e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800792e:	b480      	push	{r7}
 8007930:	b083      	sub	sp, #12
 8007932:	af00      	add	r7, sp, #0
 8007934:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007936:	bf00      	nop
 8007938:	370c      	adds	r7, #12
 800793a:	46bd      	mov	sp, r7
 800793c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007940:	4770      	bx	lr

08007942 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007942:	b480      	push	{r7}
 8007944:	b083      	sub	sp, #12
 8007946:	af00      	add	r7, sp, #0
 8007948:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800794a:	bf00      	nop
 800794c:	370c      	adds	r7, #12
 800794e:	46bd      	mov	sp, r7
 8007950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007954:	4770      	bx	lr
	...

08007958 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007958:	b480      	push	{r7}
 800795a:	b085      	sub	sp, #20
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
 8007960:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	4a30      	ldr	r2, [pc, #192]	@ (8007a2c <TIM_Base_SetConfig+0xd4>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d003      	beq.n	8007978 <TIM_Base_SetConfig+0x20>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007976:	d108      	bne.n	800798a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800797e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	68fa      	ldr	r2, [r7, #12]
 8007986:	4313      	orrs	r3, r2
 8007988:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	4a27      	ldr	r2, [pc, #156]	@ (8007a2c <TIM_Base_SetConfig+0xd4>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d00b      	beq.n	80079aa <TIM_Base_SetConfig+0x52>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007998:	d007      	beq.n	80079aa <TIM_Base_SetConfig+0x52>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	4a24      	ldr	r2, [pc, #144]	@ (8007a30 <TIM_Base_SetConfig+0xd8>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d003      	beq.n	80079aa <TIM_Base_SetConfig+0x52>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	4a23      	ldr	r2, [pc, #140]	@ (8007a34 <TIM_Base_SetConfig+0xdc>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d108      	bne.n	80079bc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80079b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	68db      	ldr	r3, [r3, #12]
 80079b6:	68fa      	ldr	r2, [r7, #12]
 80079b8:	4313      	orrs	r3, r2
 80079ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	695b      	ldr	r3, [r3, #20]
 80079c6:	4313      	orrs	r3, r2
 80079c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	68fa      	ldr	r2, [r7, #12]
 80079ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	689a      	ldr	r2, [r3, #8]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	681a      	ldr	r2, [r3, #0]
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	4a12      	ldr	r2, [pc, #72]	@ (8007a2c <TIM_Base_SetConfig+0xd4>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d007      	beq.n	80079f8 <TIM_Base_SetConfig+0xa0>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	4a11      	ldr	r2, [pc, #68]	@ (8007a30 <TIM_Base_SetConfig+0xd8>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d003      	beq.n	80079f8 <TIM_Base_SetConfig+0xa0>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	4a10      	ldr	r2, [pc, #64]	@ (8007a34 <TIM_Base_SetConfig+0xdc>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d103      	bne.n	8007a00 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	691a      	ldr	r2, [r3, #16]
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2201      	movs	r2, #1
 8007a04:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	691b      	ldr	r3, [r3, #16]
 8007a0a:	f003 0301 	and.w	r3, r3, #1
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d105      	bne.n	8007a1e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	691b      	ldr	r3, [r3, #16]
 8007a16:	f023 0201 	bic.w	r2, r3, #1
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	611a      	str	r2, [r3, #16]
  }
}
 8007a1e:	bf00      	nop
 8007a20:	3714      	adds	r7, #20
 8007a22:	46bd      	mov	sp, r7
 8007a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a28:	4770      	bx	lr
 8007a2a:	bf00      	nop
 8007a2c:	40012c00 	.word	0x40012c00
 8007a30:	40014400 	.word	0x40014400
 8007a34:	40014800 	.word	0x40014800

08007a38 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b083      	sub	sp, #12
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a40:	bf00      	nop
 8007a42:	370c      	adds	r7, #12
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr

08007a4c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b083      	sub	sp, #12
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a54:	bf00      	nop
 8007a56:	370c      	adds	r7, #12
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5e:	4770      	bx	lr

08007a60 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007a60:	b480      	push	{r7}
 8007a62:	b083      	sub	sp, #12
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007a68:	bf00      	nop
 8007a6a:	370c      	adds	r7, #12
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a72:	4770      	bx	lr

08007a74 <LL_RCC_GetUSARTClockSource>:
{
 8007a74:	b480      	push	{r7}
 8007a76:	b083      	sub	sp, #12
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8007a7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007a80:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	4013      	ands	r3, r2
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	370c      	adds	r7, #12
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a92:	4770      	bx	lr

08007a94 <LL_RCC_GetLPUARTClockSource>:
{
 8007a94:	b480      	push	{r7}
 8007a96:	b083      	sub	sp, #12
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007a9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007aa0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	4013      	ands	r3, r2
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	370c      	adds	r7, #12
 8007aac:	46bd      	mov	sp, r7
 8007aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab2:	4770      	bx	lr

08007ab4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b082      	sub	sp, #8
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d101      	bne.n	8007ac6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	e042      	b.n	8007b4c <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d106      	bne.n	8007ade <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ad8:	6878      	ldr	r0, [r7, #4]
 8007ada:	f7fb fa07 	bl	8002eec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2224      	movs	r2, #36	@ 0x24
 8007ae2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	681a      	ldr	r2, [r3, #0]
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f022 0201 	bic.w	r2, r2, #1
 8007af4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d002      	beq.n	8007b04 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f000 fe32 	bl	8008768 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007b04:	6878      	ldr	r0, [r7, #4]
 8007b06:	f000 fc07 	bl	8008318 <UART_SetConfig>
 8007b0a:	4603      	mov	r3, r0
 8007b0c:	2b01      	cmp	r3, #1
 8007b0e:	d101      	bne.n	8007b14 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007b10:	2301      	movs	r3, #1
 8007b12:	e01b      	b.n	8007b4c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	685a      	ldr	r2, [r3, #4]
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007b22:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	689a      	ldr	r2, [r3, #8]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007b32:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	681a      	ldr	r2, [r3, #0]
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f042 0201 	orr.w	r2, r2, #1
 8007b42:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f000 feb1 	bl	80088ac <UART_CheckIdleState>
 8007b4a:	4603      	mov	r3, r0
}
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	3708      	adds	r7, #8
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bd80      	pop	{r7, pc}

08007b54 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b08a      	sub	sp, #40	@ 0x28
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	60f8      	str	r0, [r7, #12]
 8007b5c:	60b9      	str	r1, [r7, #8]
 8007b5e:	4613      	mov	r3, r2
 8007b60:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b68:	2b20      	cmp	r3, #32
 8007b6a:	d167      	bne.n	8007c3c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d002      	beq.n	8007b78 <HAL_UART_Transmit_DMA+0x24>
 8007b72:	88fb      	ldrh	r3, [r7, #6]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d101      	bne.n	8007b7c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e060      	b.n	8007c3e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	68ba      	ldr	r2, [r7, #8]
 8007b80:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	88fa      	ldrh	r2, [r7, #6]
 8007b86:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	88fa      	ldrh	r2, [r7, #6]
 8007b8e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	2200      	movs	r2, #0
 8007b96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2221      	movs	r2, #33	@ 0x21
 8007b9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d028      	beq.n	8007bfc <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007bae:	4a26      	ldr	r2, [pc, #152]	@ (8007c48 <HAL_UART_Transmit_DMA+0xf4>)
 8007bb0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007bb6:	4a25      	ldr	r2, [pc, #148]	@ (8007c4c <HAL_UART_Transmit_DMA+0xf8>)
 8007bb8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007bbe:	4a24      	ldr	r2, [pc, #144]	@ (8007c50 <HAL_UART_Transmit_DMA+0xfc>)
 8007bc0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bd2:	4619      	mov	r1, r3
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	3328      	adds	r3, #40	@ 0x28
 8007bda:	461a      	mov	r2, r3
 8007bdc:	88fb      	ldrh	r3, [r7, #6]
 8007bde:	f7fb fda5 	bl	800372c <HAL_DMA_Start_IT>
 8007be2:	4603      	mov	r3, r0
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d009      	beq.n	8007bfc <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	2210      	movs	r2, #16
 8007bec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2220      	movs	r2, #32
 8007bf4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	e020      	b.n	8007c3e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	2240      	movs	r2, #64	@ 0x40
 8007c02:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	3308      	adds	r3, #8
 8007c0a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	e853 3f00 	ldrex	r3, [r3]
 8007c12:	613b      	str	r3, [r7, #16]
   return(result);
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	3308      	adds	r3, #8
 8007c22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c24:	623a      	str	r2, [r7, #32]
 8007c26:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c28:	69f9      	ldr	r1, [r7, #28]
 8007c2a:	6a3a      	ldr	r2, [r7, #32]
 8007c2c:	e841 2300 	strex	r3, r2, [r1]
 8007c30:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c32:	69bb      	ldr	r3, [r7, #24]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d1e5      	bne.n	8007c04 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	e000      	b.n	8007c3e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8007c3c:	2302      	movs	r3, #2
  }
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3728      	adds	r7, #40	@ 0x28
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}
 8007c46:	bf00      	nop
 8007c48:	08008c29 	.word	0x08008c29
 8007c4c:	08008cc3 	.word	0x08008cc3
 8007c50:	08008cdf 	.word	0x08008cdf

08007c54 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b0ba      	sub	sp, #232	@ 0xe8
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	69db      	ldr	r3, [r3, #28]
 8007c62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	689b      	ldr	r3, [r3, #8]
 8007c76:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007c7a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007c7e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007c82:	4013      	ands	r3, r2
 8007c84:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007c88:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d11b      	bne.n	8007cc8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007c90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c94:	f003 0320 	and.w	r3, r3, #32
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d015      	beq.n	8007cc8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007c9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ca0:	f003 0320 	and.w	r3, r3, #32
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d105      	bne.n	8007cb4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007ca8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007cac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d009      	beq.n	8007cc8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	f000 8300 	beq.w	80082be <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007cc2:	6878      	ldr	r0, [r7, #4]
 8007cc4:	4798      	blx	r3
      }
      return;
 8007cc6:	e2fa      	b.n	80082be <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007cc8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	f000 8123 	beq.w	8007f18 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007cd2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007cd6:	4b8d      	ldr	r3, [pc, #564]	@ (8007f0c <HAL_UART_IRQHandler+0x2b8>)
 8007cd8:	4013      	ands	r3, r2
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d106      	bne.n	8007cec <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007cde:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007ce2:	4b8b      	ldr	r3, [pc, #556]	@ (8007f10 <HAL_UART_IRQHandler+0x2bc>)
 8007ce4:	4013      	ands	r3, r2
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	f000 8116 	beq.w	8007f18 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007cec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cf0:	f003 0301 	and.w	r3, r3, #1
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d011      	beq.n	8007d1c <HAL_UART_IRQHandler+0xc8>
 8007cf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d00b      	beq.n	8007d1c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	2201      	movs	r2, #1
 8007d0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d12:	f043 0201 	orr.w	r2, r3, #1
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d20:	f003 0302 	and.w	r3, r3, #2
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d011      	beq.n	8007d4c <HAL_UART_IRQHandler+0xf8>
 8007d28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d2c:	f003 0301 	and.w	r3, r3, #1
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d00b      	beq.n	8007d4c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	2202      	movs	r2, #2
 8007d3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d42:	f043 0204 	orr.w	r2, r3, #4
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d50:	f003 0304 	and.w	r3, r3, #4
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d011      	beq.n	8007d7c <HAL_UART_IRQHandler+0x128>
 8007d58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d5c:	f003 0301 	and.w	r3, r3, #1
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d00b      	beq.n	8007d7c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	2204      	movs	r2, #4
 8007d6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d72:	f043 0202 	orr.w	r2, r3, #2
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007d7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d80:	f003 0308 	and.w	r3, r3, #8
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d017      	beq.n	8007db8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007d88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d8c:	f003 0320 	and.w	r3, r3, #32
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d105      	bne.n	8007da0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007d94:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007d98:	4b5c      	ldr	r3, [pc, #368]	@ (8007f0c <HAL_UART_IRQHandler+0x2b8>)
 8007d9a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d00b      	beq.n	8007db8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	2208      	movs	r2, #8
 8007da6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dae:	f043 0208 	orr.w	r2, r3, #8
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007db8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007dbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d012      	beq.n	8007dea <HAL_UART_IRQHandler+0x196>
 8007dc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007dc8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d00c      	beq.n	8007dea <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007dd8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007de0:	f043 0220 	orr.w	r2, r3, #32
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	f000 8266 	beq.w	80082c2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007df6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007dfa:	f003 0320 	and.w	r3, r3, #32
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d013      	beq.n	8007e2a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007e02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e06:	f003 0320 	and.w	r3, r3, #32
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d105      	bne.n	8007e1a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007e0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007e12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d007      	beq.n	8007e2a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d003      	beq.n	8007e2a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e26:	6878      	ldr	r0, [r7, #4]
 8007e28:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e30:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	689b      	ldr	r3, [r3, #8]
 8007e3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e3e:	2b40      	cmp	r3, #64	@ 0x40
 8007e40:	d005      	beq.n	8007e4e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007e42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e46:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d054      	beq.n	8007ef8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 fe84 	bl	8008b5c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	689b      	ldr	r3, [r3, #8]
 8007e5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e5e:	2b40      	cmp	r3, #64	@ 0x40
 8007e60:	d146      	bne.n	8007ef0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	3308      	adds	r3, #8
 8007e68:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007e70:	e853 3f00 	ldrex	r3, [r3]
 8007e74:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007e78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007e7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	3308      	adds	r3, #8
 8007e8a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007e8e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007e92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e96:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007e9a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007e9e:	e841 2300 	strex	r3, r2, [r1]
 8007ea2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007ea6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d1d9      	bne.n	8007e62 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d017      	beq.n	8007ee8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ebe:	4a15      	ldr	r2, [pc, #84]	@ (8007f14 <HAL_UART_IRQHandler+0x2c0>)
 8007ec0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ec8:	4618      	mov	r0, r3
 8007eca:	f7fb fd09 	bl	80038e0 <HAL_DMA_Abort_IT>
 8007ece:	4603      	mov	r3, r0
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d019      	beq.n	8007f08 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007edc:	687a      	ldr	r2, [r7, #4]
 8007ede:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007ee2:	4610      	mov	r0, r2
 8007ee4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ee6:	e00f      	b.n	8007f08 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f000 f9ff 	bl	80082ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007eee:	e00b      	b.n	8007f08 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007ef0:	6878      	ldr	r0, [r7, #4]
 8007ef2:	f000 f9fb 	bl	80082ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ef6:	e007      	b.n	8007f08 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007ef8:	6878      	ldr	r0, [r7, #4]
 8007efa:	f000 f9f7 	bl	80082ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2200      	movs	r2, #0
 8007f02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007f06:	e1dc      	b.n	80082c2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f08:	bf00      	nop
    return;
 8007f0a:	e1da      	b.n	80082c2 <HAL_UART_IRQHandler+0x66e>
 8007f0c:	10000001 	.word	0x10000001
 8007f10:	04000120 	.word	0x04000120
 8007f14:	08008d5f 	.word	0x08008d5f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f1c:	2b01      	cmp	r3, #1
 8007f1e:	f040 8170 	bne.w	8008202 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007f22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f26:	f003 0310 	and.w	r3, r3, #16
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	f000 8169 	beq.w	8008202 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007f30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f34:	f003 0310 	and.w	r3, r3, #16
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	f000 8162 	beq.w	8008202 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	2210      	movs	r2, #16
 8007f44:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	689b      	ldr	r3, [r3, #8]
 8007f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f50:	2b40      	cmp	r3, #64	@ 0x40
 8007f52:	f040 80d8 	bne.w	8008106 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007f64:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	f000 80af 	beq.w	80080cc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007f74:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007f78:	429a      	cmp	r2, r3
 8007f7a:	f080 80a7 	bcs.w	80080cc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007f84:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f003 0320 	and.w	r3, r3, #32
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	f040 8087 	bne.w	80080aa <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fa4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007fa8:	e853 3f00 	ldrex	r3, [r3]
 8007fac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007fb0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007fb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007fb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	461a      	mov	r2, r3
 8007fc2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007fc6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007fca:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007fd2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007fd6:	e841 2300 	strex	r3, r2, [r1]
 8007fda:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007fde:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d1da      	bne.n	8007f9c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	3308      	adds	r3, #8
 8007fec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ff0:	e853 3f00 	ldrex	r3, [r3]
 8007ff4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007ff6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007ff8:	f023 0301 	bic.w	r3, r3, #1
 8007ffc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	3308      	adds	r3, #8
 8008006:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800800a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800800e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008010:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008012:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008016:	e841 2300 	strex	r3, r2, [r1]
 800801a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800801c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800801e:	2b00      	cmp	r3, #0
 8008020:	d1e1      	bne.n	8007fe6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	3308      	adds	r3, #8
 8008028:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800802a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800802c:	e853 3f00 	ldrex	r3, [r3]
 8008030:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008032:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008034:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008038:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	3308      	adds	r3, #8
 8008042:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008046:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008048:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800804a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800804c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800804e:	e841 2300 	strex	r3, r2, [r1]
 8008052:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008054:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008056:	2b00      	cmp	r3, #0
 8008058:	d1e3      	bne.n	8008022 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2220      	movs	r2, #32
 800805e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2200      	movs	r2, #0
 8008066:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800806e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008070:	e853 3f00 	ldrex	r3, [r3]
 8008074:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008076:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008078:	f023 0310 	bic.w	r3, r3, #16
 800807c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	461a      	mov	r2, r3
 8008086:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800808a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800808c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800808e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008090:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008092:	e841 2300 	strex	r3, r2, [r1]
 8008096:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008098:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800809a:	2b00      	cmp	r3, #0
 800809c:	d1e4      	bne.n	8008068 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080a4:	4618      	mov	r0, r3
 80080a6:	f7fb fbbc 	bl	8003822 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2202      	movs	r2, #2
 80080ae:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80080bc:	b29b      	uxth	r3, r3
 80080be:	1ad3      	subs	r3, r2, r3
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	4619      	mov	r1, r3
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f000 f91b 	bl	8008300 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80080ca:	e0fc      	b.n	80082c6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80080d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80080d6:	429a      	cmp	r2, r3
 80080d8:	f040 80f5 	bne.w	80082c6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f003 0320 	and.w	r3, r3, #32
 80080ea:	2b20      	cmp	r3, #32
 80080ec:	f040 80eb 	bne.w	80082c6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2202      	movs	r2, #2
 80080f4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80080fc:	4619      	mov	r1, r3
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	f000 f8fe 	bl	8008300 <HAL_UARTEx_RxEventCallback>
      return;
 8008104:	e0df      	b.n	80082c6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008112:	b29b      	uxth	r3, r3
 8008114:	1ad3      	subs	r3, r2, r3
 8008116:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008120:	b29b      	uxth	r3, r3
 8008122:	2b00      	cmp	r3, #0
 8008124:	f000 80d1 	beq.w	80082ca <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8008128:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800812c:	2b00      	cmp	r3, #0
 800812e:	f000 80cc 	beq.w	80082ca <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800813a:	e853 3f00 	ldrex	r3, [r3]
 800813e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008142:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008146:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	461a      	mov	r2, r3
 8008150:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008154:	647b      	str	r3, [r7, #68]	@ 0x44
 8008156:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008158:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800815a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800815c:	e841 2300 	strex	r3, r2, [r1]
 8008160:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008162:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008164:	2b00      	cmp	r3, #0
 8008166:	d1e4      	bne.n	8008132 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	3308      	adds	r3, #8
 800816e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008172:	e853 3f00 	ldrex	r3, [r3]
 8008176:	623b      	str	r3, [r7, #32]
   return(result);
 8008178:	6a3b      	ldr	r3, [r7, #32]
 800817a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800817e:	f023 0301 	bic.w	r3, r3, #1
 8008182:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	3308      	adds	r3, #8
 800818c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008190:	633a      	str	r2, [r7, #48]	@ 0x30
 8008192:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008194:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008196:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008198:	e841 2300 	strex	r3, r2, [r1]
 800819c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800819e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d1e1      	bne.n	8008168 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2220      	movs	r2, #32
 80081a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2200      	movs	r2, #0
 80081b0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2200      	movs	r2, #0
 80081b6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	e853 3f00 	ldrex	r3, [r3]
 80081c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	f023 0310 	bic.w	r3, r3, #16
 80081cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	461a      	mov	r2, r3
 80081d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80081da:	61fb      	str	r3, [r7, #28]
 80081dc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081de:	69b9      	ldr	r1, [r7, #24]
 80081e0:	69fa      	ldr	r2, [r7, #28]
 80081e2:	e841 2300 	strex	r3, r2, [r1]
 80081e6:	617b      	str	r3, [r7, #20]
   return(result);
 80081e8:	697b      	ldr	r3, [r7, #20]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d1e4      	bne.n	80081b8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2202      	movs	r2, #2
 80081f2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80081f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80081f8:	4619      	mov	r1, r3
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 f880 	bl	8008300 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008200:	e063      	b.n	80082ca <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008206:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800820a:	2b00      	cmp	r3, #0
 800820c:	d00e      	beq.n	800822c <HAL_UART_IRQHandler+0x5d8>
 800820e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008212:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008216:	2b00      	cmp	r3, #0
 8008218:	d008      	beq.n	800822c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008222:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008224:	6878      	ldr	r0, [r7, #4]
 8008226:	f000 fddb 	bl	8008de0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800822a:	e051      	b.n	80082d0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800822c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008230:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008234:	2b00      	cmp	r3, #0
 8008236:	d014      	beq.n	8008262 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008238:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800823c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008240:	2b00      	cmp	r3, #0
 8008242:	d105      	bne.n	8008250 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008244:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008248:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800824c:	2b00      	cmp	r3, #0
 800824e:	d008      	beq.n	8008262 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008254:	2b00      	cmp	r3, #0
 8008256:	d03a      	beq.n	80082ce <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	4798      	blx	r3
    }
    return;
 8008260:	e035      	b.n	80082ce <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008262:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008266:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800826a:	2b00      	cmp	r3, #0
 800826c:	d009      	beq.n	8008282 <HAL_UART_IRQHandler+0x62e>
 800826e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008272:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008276:	2b00      	cmp	r3, #0
 8008278:	d003      	beq.n	8008282 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f000 fd85 	bl	8008d8a <UART_EndTransmit_IT>
    return;
 8008280:	e026      	b.n	80082d0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008282:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008286:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800828a:	2b00      	cmp	r3, #0
 800828c:	d009      	beq.n	80082a2 <HAL_UART_IRQHandler+0x64e>
 800828e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008292:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008296:	2b00      	cmp	r3, #0
 8008298:	d003      	beq.n	80082a2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	f000 fdb4 	bl	8008e08 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80082a0:	e016      	b.n	80082d0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80082a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d010      	beq.n	80082d0 <HAL_UART_IRQHandler+0x67c>
 80082ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	da0c      	bge.n	80082d0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f000 fd9c 	bl	8008df4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80082bc:	e008      	b.n	80082d0 <HAL_UART_IRQHandler+0x67c>
      return;
 80082be:	bf00      	nop
 80082c0:	e006      	b.n	80082d0 <HAL_UART_IRQHandler+0x67c>
    return;
 80082c2:	bf00      	nop
 80082c4:	e004      	b.n	80082d0 <HAL_UART_IRQHandler+0x67c>
      return;
 80082c6:	bf00      	nop
 80082c8:	e002      	b.n	80082d0 <HAL_UART_IRQHandler+0x67c>
      return;
 80082ca:	bf00      	nop
 80082cc:	e000      	b.n	80082d0 <HAL_UART_IRQHandler+0x67c>
    return;
 80082ce:	bf00      	nop
  }
}
 80082d0:	37e8      	adds	r7, #232	@ 0xe8
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}
 80082d6:	bf00      	nop

080082d8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80082d8:	b480      	push	{r7}
 80082da:	b083      	sub	sp, #12
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80082e0:	bf00      	nop
 80082e2:	370c      	adds	r7, #12
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr

080082ec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80082ec:	b480      	push	{r7}
 80082ee:	b083      	sub	sp, #12
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80082f4:	bf00      	nop
 80082f6:	370c      	adds	r7, #12
 80082f8:	46bd      	mov	sp, r7
 80082fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fe:	4770      	bx	lr

08008300 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008300:	b480      	push	{r7}
 8008302:	b083      	sub	sp, #12
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
 8008308:	460b      	mov	r3, r1
 800830a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800830c:	bf00      	nop
 800830e:	370c      	adds	r7, #12
 8008310:	46bd      	mov	sp, r7
 8008312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008316:	4770      	bx	lr

08008318 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008318:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800831c:	b08c      	sub	sp, #48	@ 0x30
 800831e:	af00      	add	r7, sp, #0
 8008320:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008322:	2300      	movs	r3, #0
 8008324:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008328:	697b      	ldr	r3, [r7, #20]
 800832a:	689a      	ldr	r2, [r3, #8]
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	691b      	ldr	r3, [r3, #16]
 8008330:	431a      	orrs	r2, r3
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	695b      	ldr	r3, [r3, #20]
 8008336:	431a      	orrs	r2, r3
 8008338:	697b      	ldr	r3, [r7, #20]
 800833a:	69db      	ldr	r3, [r3, #28]
 800833c:	4313      	orrs	r3, r2
 800833e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008340:	697b      	ldr	r3, [r7, #20]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	681a      	ldr	r2, [r3, #0]
 8008346:	4baf      	ldr	r3, [pc, #700]	@ (8008604 <UART_SetConfig+0x2ec>)
 8008348:	4013      	ands	r3, r2
 800834a:	697a      	ldr	r2, [r7, #20]
 800834c:	6812      	ldr	r2, [r2, #0]
 800834e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008350:	430b      	orrs	r3, r1
 8008352:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008354:	697b      	ldr	r3, [r7, #20]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	68da      	ldr	r2, [r3, #12]
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	430a      	orrs	r2, r1
 8008368:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	699b      	ldr	r3, [r3, #24]
 800836e:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	4aa4      	ldr	r2, [pc, #656]	@ (8008608 <UART_SetConfig+0x2f0>)
 8008376:	4293      	cmp	r3, r2
 8008378:	d004      	beq.n	8008384 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	6a1b      	ldr	r3, [r3, #32]
 800837e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008380:	4313      	orrs	r3, r2
 8008382:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008384:	697b      	ldr	r3, [r7, #20]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800838e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008392:	697a      	ldr	r2, [r7, #20]
 8008394:	6812      	ldr	r2, [r2, #0]
 8008396:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008398:	430b      	orrs	r3, r1
 800839a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083a2:	f023 010f 	bic.w	r1, r3, #15
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80083aa:	697b      	ldr	r3, [r7, #20]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	430a      	orrs	r2, r1
 80083b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a95      	ldr	r2, [pc, #596]	@ (800860c <UART_SetConfig+0x2f4>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d125      	bne.n	8008408 <UART_SetConfig+0xf0>
 80083bc:	2003      	movs	r0, #3
 80083be:	f7ff fb59 	bl	8007a74 <LL_RCC_GetUSARTClockSource>
 80083c2:	4603      	mov	r3, r0
 80083c4:	2b03      	cmp	r3, #3
 80083c6:	d81b      	bhi.n	8008400 <UART_SetConfig+0xe8>
 80083c8:	a201      	add	r2, pc, #4	@ (adr r2, 80083d0 <UART_SetConfig+0xb8>)
 80083ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083ce:	bf00      	nop
 80083d0:	080083e1 	.word	0x080083e1
 80083d4:	080083f1 	.word	0x080083f1
 80083d8:	080083e9 	.word	0x080083e9
 80083dc:	080083f9 	.word	0x080083f9
 80083e0:	2301      	movs	r3, #1
 80083e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083e6:	e042      	b.n	800846e <UART_SetConfig+0x156>
 80083e8:	2302      	movs	r3, #2
 80083ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083ee:	e03e      	b.n	800846e <UART_SetConfig+0x156>
 80083f0:	2304      	movs	r3, #4
 80083f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083f6:	e03a      	b.n	800846e <UART_SetConfig+0x156>
 80083f8:	2308      	movs	r3, #8
 80083fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083fe:	e036      	b.n	800846e <UART_SetConfig+0x156>
 8008400:	2310      	movs	r3, #16
 8008402:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008406:	e032      	b.n	800846e <UART_SetConfig+0x156>
 8008408:	697b      	ldr	r3, [r7, #20]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4a7e      	ldr	r2, [pc, #504]	@ (8008608 <UART_SetConfig+0x2f0>)
 800840e:	4293      	cmp	r3, r2
 8008410:	d12a      	bne.n	8008468 <UART_SetConfig+0x150>
 8008412:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8008416:	f7ff fb3d 	bl	8007a94 <LL_RCC_GetLPUARTClockSource>
 800841a:	4603      	mov	r3, r0
 800841c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008420:	d01a      	beq.n	8008458 <UART_SetConfig+0x140>
 8008422:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008426:	d81b      	bhi.n	8008460 <UART_SetConfig+0x148>
 8008428:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800842c:	d00c      	beq.n	8008448 <UART_SetConfig+0x130>
 800842e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008432:	d815      	bhi.n	8008460 <UART_SetConfig+0x148>
 8008434:	2b00      	cmp	r3, #0
 8008436:	d003      	beq.n	8008440 <UART_SetConfig+0x128>
 8008438:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800843c:	d008      	beq.n	8008450 <UART_SetConfig+0x138>
 800843e:	e00f      	b.n	8008460 <UART_SetConfig+0x148>
 8008440:	2300      	movs	r3, #0
 8008442:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008446:	e012      	b.n	800846e <UART_SetConfig+0x156>
 8008448:	2302      	movs	r3, #2
 800844a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800844e:	e00e      	b.n	800846e <UART_SetConfig+0x156>
 8008450:	2304      	movs	r3, #4
 8008452:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008456:	e00a      	b.n	800846e <UART_SetConfig+0x156>
 8008458:	2308      	movs	r3, #8
 800845a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800845e:	e006      	b.n	800846e <UART_SetConfig+0x156>
 8008460:	2310      	movs	r3, #16
 8008462:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008466:	e002      	b.n	800846e <UART_SetConfig+0x156>
 8008468:	2310      	movs	r3, #16
 800846a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800846e:	697b      	ldr	r3, [r7, #20]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4a65      	ldr	r2, [pc, #404]	@ (8008608 <UART_SetConfig+0x2f0>)
 8008474:	4293      	cmp	r3, r2
 8008476:	f040 8097 	bne.w	80085a8 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800847a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800847e:	2b08      	cmp	r3, #8
 8008480:	d823      	bhi.n	80084ca <UART_SetConfig+0x1b2>
 8008482:	a201      	add	r2, pc, #4	@ (adr r2, 8008488 <UART_SetConfig+0x170>)
 8008484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008488:	080084ad 	.word	0x080084ad
 800848c:	080084cb 	.word	0x080084cb
 8008490:	080084b5 	.word	0x080084b5
 8008494:	080084cb 	.word	0x080084cb
 8008498:	080084bb 	.word	0x080084bb
 800849c:	080084cb 	.word	0x080084cb
 80084a0:	080084cb 	.word	0x080084cb
 80084a4:	080084cb 	.word	0x080084cb
 80084a8:	080084c3 	.word	0x080084c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084ac:	f7fd fb02 	bl	8005ab4 <HAL_RCC_GetPCLK1Freq>
 80084b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80084b2:	e010      	b.n	80084d6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80084b4:	4b56      	ldr	r3, [pc, #344]	@ (8008610 <UART_SetConfig+0x2f8>)
 80084b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80084b8:	e00d      	b.n	80084d6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80084ba:	f7fd fa7b 	bl	80059b4 <HAL_RCC_GetSysClockFreq>
 80084be:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80084c0:	e009      	b.n	80084d6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80084c2:	f248 0306 	movw	r3, #32774	@ 0x8006
 80084c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80084c8:	e005      	b.n	80084d6 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 80084ca:	2300      	movs	r3, #0
 80084cc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80084ce:	2301      	movs	r3, #1
 80084d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80084d4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80084d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084d8:	2b00      	cmp	r3, #0
 80084da:	f000 812b 	beq.w	8008734 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084e2:	4a4c      	ldr	r2, [pc, #304]	@ (8008614 <UART_SetConfig+0x2fc>)
 80084e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80084e8:	461a      	mov	r2, r3
 80084ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80084f0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80084f2:	697b      	ldr	r3, [r7, #20]
 80084f4:	685a      	ldr	r2, [r3, #4]
 80084f6:	4613      	mov	r3, r2
 80084f8:	005b      	lsls	r3, r3, #1
 80084fa:	4413      	add	r3, r2
 80084fc:	69ba      	ldr	r2, [r7, #24]
 80084fe:	429a      	cmp	r2, r3
 8008500:	d305      	bcc.n	800850e <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	685b      	ldr	r3, [r3, #4]
 8008506:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008508:	69ba      	ldr	r2, [r7, #24]
 800850a:	429a      	cmp	r2, r3
 800850c:	d903      	bls.n	8008516 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800850e:	2301      	movs	r3, #1
 8008510:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008514:	e10e      	b.n	8008734 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008518:	2200      	movs	r2, #0
 800851a:	60bb      	str	r3, [r7, #8]
 800851c:	60fa      	str	r2, [r7, #12]
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008522:	4a3c      	ldr	r2, [pc, #240]	@ (8008614 <UART_SetConfig+0x2fc>)
 8008524:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008528:	b29b      	uxth	r3, r3
 800852a:	2200      	movs	r2, #0
 800852c:	603b      	str	r3, [r7, #0]
 800852e:	607a      	str	r2, [r7, #4]
 8008530:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008534:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008538:	f7f8 f960 	bl	80007fc <__aeabi_uldivmod>
 800853c:	4602      	mov	r2, r0
 800853e:	460b      	mov	r3, r1
 8008540:	4610      	mov	r0, r2
 8008542:	4619      	mov	r1, r3
 8008544:	f04f 0200 	mov.w	r2, #0
 8008548:	f04f 0300 	mov.w	r3, #0
 800854c:	020b      	lsls	r3, r1, #8
 800854e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008552:	0202      	lsls	r2, r0, #8
 8008554:	6979      	ldr	r1, [r7, #20]
 8008556:	6849      	ldr	r1, [r1, #4]
 8008558:	0849      	lsrs	r1, r1, #1
 800855a:	2000      	movs	r0, #0
 800855c:	460c      	mov	r4, r1
 800855e:	4605      	mov	r5, r0
 8008560:	eb12 0804 	adds.w	r8, r2, r4
 8008564:	eb43 0905 	adc.w	r9, r3, r5
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	685b      	ldr	r3, [r3, #4]
 800856c:	2200      	movs	r2, #0
 800856e:	469a      	mov	sl, r3
 8008570:	4693      	mov	fp, r2
 8008572:	4652      	mov	r2, sl
 8008574:	465b      	mov	r3, fp
 8008576:	4640      	mov	r0, r8
 8008578:	4649      	mov	r1, r9
 800857a:	f7f8 f93f 	bl	80007fc <__aeabi_uldivmod>
 800857e:	4602      	mov	r2, r0
 8008580:	460b      	mov	r3, r1
 8008582:	4613      	mov	r3, r2
 8008584:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008586:	6a3b      	ldr	r3, [r7, #32]
 8008588:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800858c:	d308      	bcc.n	80085a0 <UART_SetConfig+0x288>
 800858e:	6a3b      	ldr	r3, [r7, #32]
 8008590:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008594:	d204      	bcs.n	80085a0 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	6a3a      	ldr	r2, [r7, #32]
 800859c:	60da      	str	r2, [r3, #12]
 800859e:	e0c9      	b.n	8008734 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 80085a0:	2301      	movs	r3, #1
 80085a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80085a6:	e0c5      	b.n	8008734 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	69db      	ldr	r3, [r3, #28]
 80085ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085b0:	d16d      	bne.n	800868e <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 80085b2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80085b6:	3b01      	subs	r3, #1
 80085b8:	2b07      	cmp	r3, #7
 80085ba:	d82d      	bhi.n	8008618 <UART_SetConfig+0x300>
 80085bc:	a201      	add	r2, pc, #4	@ (adr r2, 80085c4 <UART_SetConfig+0x2ac>)
 80085be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085c2:	bf00      	nop
 80085c4:	080085e5 	.word	0x080085e5
 80085c8:	080085ed 	.word	0x080085ed
 80085cc:	08008619 	.word	0x08008619
 80085d0:	080085f3 	.word	0x080085f3
 80085d4:	08008619 	.word	0x08008619
 80085d8:	08008619 	.word	0x08008619
 80085dc:	08008619 	.word	0x08008619
 80085e0:	080085fb 	.word	0x080085fb
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80085e4:	f7fd fa7c 	bl	8005ae0 <HAL_RCC_GetPCLK2Freq>
 80085e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80085ea:	e01b      	b.n	8008624 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80085ec:	4b08      	ldr	r3, [pc, #32]	@ (8008610 <UART_SetConfig+0x2f8>)
 80085ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80085f0:	e018      	b.n	8008624 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80085f2:	f7fd f9df 	bl	80059b4 <HAL_RCC_GetSysClockFreq>
 80085f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80085f8:	e014      	b.n	8008624 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80085fa:	f248 0306 	movw	r3, #32774	@ 0x8006
 80085fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008600:	e010      	b.n	8008624 <UART_SetConfig+0x30c>
 8008602:	bf00      	nop
 8008604:	cfff69f3 	.word	0xcfff69f3
 8008608:	40008000 	.word	0x40008000
 800860c:	40013800 	.word	0x40013800
 8008610:	00f42400 	.word	0x00f42400
 8008614:	080109b4 	.word	0x080109b4
      default:
        pclk = 0U;
 8008618:	2300      	movs	r3, #0
 800861a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800861c:	2301      	movs	r3, #1
 800861e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008622:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008626:	2b00      	cmp	r3, #0
 8008628:	f000 8084 	beq.w	8008734 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008630:	4a4b      	ldr	r2, [pc, #300]	@ (8008760 <UART_SetConfig+0x448>)
 8008632:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008636:	461a      	mov	r2, r3
 8008638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800863a:	fbb3 f3f2 	udiv	r3, r3, r2
 800863e:	005a      	lsls	r2, r3, #1
 8008640:	697b      	ldr	r3, [r7, #20]
 8008642:	685b      	ldr	r3, [r3, #4]
 8008644:	085b      	lsrs	r3, r3, #1
 8008646:	441a      	add	r2, r3
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	685b      	ldr	r3, [r3, #4]
 800864c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008650:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008652:	6a3b      	ldr	r3, [r7, #32]
 8008654:	2b0f      	cmp	r3, #15
 8008656:	d916      	bls.n	8008686 <UART_SetConfig+0x36e>
 8008658:	6a3b      	ldr	r3, [r7, #32]
 800865a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800865e:	d212      	bcs.n	8008686 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008660:	6a3b      	ldr	r3, [r7, #32]
 8008662:	b29b      	uxth	r3, r3
 8008664:	f023 030f 	bic.w	r3, r3, #15
 8008668:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800866a:	6a3b      	ldr	r3, [r7, #32]
 800866c:	085b      	lsrs	r3, r3, #1
 800866e:	b29b      	uxth	r3, r3
 8008670:	f003 0307 	and.w	r3, r3, #7
 8008674:	b29a      	uxth	r2, r3
 8008676:	8bfb      	ldrh	r3, [r7, #30]
 8008678:	4313      	orrs	r3, r2
 800867a:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800867c:	697b      	ldr	r3, [r7, #20]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	8bfa      	ldrh	r2, [r7, #30]
 8008682:	60da      	str	r2, [r3, #12]
 8008684:	e056      	b.n	8008734 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8008686:	2301      	movs	r3, #1
 8008688:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800868c:	e052      	b.n	8008734 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800868e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008692:	3b01      	subs	r3, #1
 8008694:	2b07      	cmp	r3, #7
 8008696:	d822      	bhi.n	80086de <UART_SetConfig+0x3c6>
 8008698:	a201      	add	r2, pc, #4	@ (adr r2, 80086a0 <UART_SetConfig+0x388>)
 800869a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800869e:	bf00      	nop
 80086a0:	080086c1 	.word	0x080086c1
 80086a4:	080086c9 	.word	0x080086c9
 80086a8:	080086df 	.word	0x080086df
 80086ac:	080086cf 	.word	0x080086cf
 80086b0:	080086df 	.word	0x080086df
 80086b4:	080086df 	.word	0x080086df
 80086b8:	080086df 	.word	0x080086df
 80086bc:	080086d7 	.word	0x080086d7
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80086c0:	f7fd fa0e 	bl	8005ae0 <HAL_RCC_GetPCLK2Freq>
 80086c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80086c6:	e010      	b.n	80086ea <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80086c8:	4b26      	ldr	r3, [pc, #152]	@ (8008764 <UART_SetConfig+0x44c>)
 80086ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80086cc:	e00d      	b.n	80086ea <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086ce:	f7fd f971 	bl	80059b4 <HAL_RCC_GetSysClockFreq>
 80086d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80086d4:	e009      	b.n	80086ea <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80086d6:	f248 0306 	movw	r3, #32774	@ 0x8006
 80086da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80086dc:	e005      	b.n	80086ea <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 80086de:	2300      	movs	r3, #0
 80086e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80086e2:	2301      	movs	r3, #1
 80086e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80086e8:	bf00      	nop
    }

    if (pclk != 0U)
 80086ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d021      	beq.n	8008734 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80086f0:	697b      	ldr	r3, [r7, #20]
 80086f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086f4:	4a1a      	ldr	r2, [pc, #104]	@ (8008760 <UART_SetConfig+0x448>)
 80086f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80086fa:	461a      	mov	r2, r3
 80086fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086fe:	fbb3 f2f2 	udiv	r2, r3, r2
 8008702:	697b      	ldr	r3, [r7, #20]
 8008704:	685b      	ldr	r3, [r3, #4]
 8008706:	085b      	lsrs	r3, r3, #1
 8008708:	441a      	add	r2, r3
 800870a:	697b      	ldr	r3, [r7, #20]
 800870c:	685b      	ldr	r3, [r3, #4]
 800870e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008712:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008714:	6a3b      	ldr	r3, [r7, #32]
 8008716:	2b0f      	cmp	r3, #15
 8008718:	d909      	bls.n	800872e <UART_SetConfig+0x416>
 800871a:	6a3b      	ldr	r3, [r7, #32]
 800871c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008720:	d205      	bcs.n	800872e <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008722:	6a3b      	ldr	r3, [r7, #32]
 8008724:	b29a      	uxth	r2, r3
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	60da      	str	r2, [r3, #12]
 800872c:	e002      	b.n	8008734 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800872e:	2301      	movs	r3, #1
 8008730:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008734:	697b      	ldr	r3, [r7, #20]
 8008736:	2201      	movs	r2, #1
 8008738:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	2201      	movs	r2, #1
 8008740:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008744:	697b      	ldr	r3, [r7, #20]
 8008746:	2200      	movs	r2, #0
 8008748:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	2200      	movs	r2, #0
 800874e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008750:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008754:	4618      	mov	r0, r3
 8008756:	3730      	adds	r7, #48	@ 0x30
 8008758:	46bd      	mov	sp, r7
 800875a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800875e:	bf00      	nop
 8008760:	080109b4 	.word	0x080109b4
 8008764:	00f42400 	.word	0x00f42400

08008768 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008768:	b480      	push	{r7}
 800876a:	b083      	sub	sp, #12
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008774:	f003 0308 	and.w	r3, r3, #8
 8008778:	2b00      	cmp	r3, #0
 800877a:	d00a      	beq.n	8008792 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	685b      	ldr	r3, [r3, #4]
 8008782:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	430a      	orrs	r2, r1
 8008790:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008796:	f003 0301 	and.w	r3, r3, #1
 800879a:	2b00      	cmp	r3, #0
 800879c:	d00a      	beq.n	80087b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	685b      	ldr	r3, [r3, #4]
 80087a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	430a      	orrs	r2, r1
 80087b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087b8:	f003 0302 	and.w	r3, r3, #2
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d00a      	beq.n	80087d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	430a      	orrs	r2, r1
 80087d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087da:	f003 0304 	and.w	r3, r3, #4
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d00a      	beq.n	80087f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	685b      	ldr	r3, [r3, #4]
 80087e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	430a      	orrs	r2, r1
 80087f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087fc:	f003 0310 	and.w	r3, r3, #16
 8008800:	2b00      	cmp	r3, #0
 8008802:	d00a      	beq.n	800881a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	689b      	ldr	r3, [r3, #8]
 800880a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	430a      	orrs	r2, r1
 8008818:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800881e:	f003 0320 	and.w	r3, r3, #32
 8008822:	2b00      	cmp	r3, #0
 8008824:	d00a      	beq.n	800883c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	689b      	ldr	r3, [r3, #8]
 800882c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	430a      	orrs	r2, r1
 800883a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008840:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008844:	2b00      	cmp	r3, #0
 8008846:	d01a      	beq.n	800887e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	685b      	ldr	r3, [r3, #4]
 800884e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	430a      	orrs	r2, r1
 800885c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008862:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008866:	d10a      	bne.n	800887e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	685b      	ldr	r3, [r3, #4]
 800886e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	430a      	orrs	r2, r1
 800887c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008882:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008886:	2b00      	cmp	r3, #0
 8008888:	d00a      	beq.n	80088a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	430a      	orrs	r2, r1
 800889e:	605a      	str	r2, [r3, #4]
  }
}
 80088a0:	bf00      	nop
 80088a2:	370c      	adds	r7, #12
 80088a4:	46bd      	mov	sp, r7
 80088a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088aa:	4770      	bx	lr

080088ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b098      	sub	sp, #96	@ 0x60
 80088b0:	af02      	add	r7, sp, #8
 80088b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2200      	movs	r2, #0
 80088b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80088bc:	f7fa fcd0 	bl	8003260 <HAL_GetTick>
 80088c0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f003 0308 	and.w	r3, r3, #8
 80088cc:	2b08      	cmp	r3, #8
 80088ce:	d12f      	bne.n	8008930 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80088d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80088d4:	9300      	str	r3, [sp, #0]
 80088d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088d8:	2200      	movs	r2, #0
 80088da:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f000 f88e 	bl	8008a00 <UART_WaitOnFlagUntilTimeout>
 80088e4:	4603      	mov	r3, r0
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d022      	beq.n	8008930 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088f2:	e853 3f00 	ldrex	r3, [r3]
 80088f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80088f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80088fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	461a      	mov	r2, r3
 8008906:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008908:	647b      	str	r3, [r7, #68]	@ 0x44
 800890a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800890c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800890e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008910:	e841 2300 	strex	r3, r2, [r1]
 8008914:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008916:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008918:	2b00      	cmp	r3, #0
 800891a:	d1e6      	bne.n	80088ea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2220      	movs	r2, #32
 8008920:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2200      	movs	r2, #0
 8008928:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800892c:	2303      	movs	r3, #3
 800892e:	e063      	b.n	80089f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	f003 0304 	and.w	r3, r3, #4
 800893a:	2b04      	cmp	r3, #4
 800893c:	d149      	bne.n	80089d2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800893e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008942:	9300      	str	r3, [sp, #0]
 8008944:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008946:	2200      	movs	r2, #0
 8008948:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f000 f857 	bl	8008a00 <UART_WaitOnFlagUntilTimeout>
 8008952:	4603      	mov	r3, r0
 8008954:	2b00      	cmp	r3, #0
 8008956:	d03c      	beq.n	80089d2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800895e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008960:	e853 3f00 	ldrex	r3, [r3]
 8008964:	623b      	str	r3, [r7, #32]
   return(result);
 8008966:	6a3b      	ldr	r3, [r7, #32]
 8008968:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800896c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	461a      	mov	r2, r3
 8008974:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008976:	633b      	str	r3, [r7, #48]	@ 0x30
 8008978:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800897a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800897c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800897e:	e841 2300 	strex	r3, r2, [r1]
 8008982:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008986:	2b00      	cmp	r3, #0
 8008988:	d1e6      	bne.n	8008958 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	3308      	adds	r3, #8
 8008990:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	e853 3f00 	ldrex	r3, [r3]
 8008998:	60fb      	str	r3, [r7, #12]
   return(result);
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	f023 0301 	bic.w	r3, r3, #1
 80089a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	3308      	adds	r3, #8
 80089a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80089aa:	61fa      	str	r2, [r7, #28]
 80089ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ae:	69b9      	ldr	r1, [r7, #24]
 80089b0:	69fa      	ldr	r2, [r7, #28]
 80089b2:	e841 2300 	strex	r3, r2, [r1]
 80089b6:	617b      	str	r3, [r7, #20]
   return(result);
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d1e5      	bne.n	800898a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2220      	movs	r2, #32
 80089c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2200      	movs	r2, #0
 80089ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80089ce:	2303      	movs	r3, #3
 80089d0:	e012      	b.n	80089f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	2220      	movs	r2, #32
 80089d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2220      	movs	r2, #32
 80089de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2200      	movs	r2, #0
 80089e6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2200      	movs	r2, #0
 80089ec:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2200      	movs	r2, #0
 80089f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80089f6:	2300      	movs	r3, #0
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	3758      	adds	r7, #88	@ 0x58
 80089fc:	46bd      	mov	sp, r7
 80089fe:	bd80      	pop	{r7, pc}

08008a00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b084      	sub	sp, #16
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	60f8      	str	r0, [r7, #12]
 8008a08:	60b9      	str	r1, [r7, #8]
 8008a0a:	603b      	str	r3, [r7, #0]
 8008a0c:	4613      	mov	r3, r2
 8008a0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a10:	e04f      	b.n	8008ab2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a12:	69bb      	ldr	r3, [r7, #24]
 8008a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a18:	d04b      	beq.n	8008ab2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a1a:	f7fa fc21 	bl	8003260 <HAL_GetTick>
 8008a1e:	4602      	mov	r2, r0
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	1ad3      	subs	r3, r2, r3
 8008a24:	69ba      	ldr	r2, [r7, #24]
 8008a26:	429a      	cmp	r2, r3
 8008a28:	d302      	bcc.n	8008a30 <UART_WaitOnFlagUntilTimeout+0x30>
 8008a2a:	69bb      	ldr	r3, [r7, #24]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d101      	bne.n	8008a34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008a30:	2303      	movs	r3, #3
 8008a32:	e04e      	b.n	8008ad2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f003 0304 	and.w	r3, r3, #4
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d037      	beq.n	8008ab2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	2b80      	cmp	r3, #128	@ 0x80
 8008a46:	d034      	beq.n	8008ab2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	2b40      	cmp	r3, #64	@ 0x40
 8008a4c:	d031      	beq.n	8008ab2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	69db      	ldr	r3, [r3, #28]
 8008a54:	f003 0308 	and.w	r3, r3, #8
 8008a58:	2b08      	cmp	r3, #8
 8008a5a:	d110      	bne.n	8008a7e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	2208      	movs	r2, #8
 8008a62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a64:	68f8      	ldr	r0, [r7, #12]
 8008a66:	f000 f879 	bl	8008b5c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	2208      	movs	r2, #8
 8008a6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	2200      	movs	r2, #0
 8008a76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	e029      	b.n	8008ad2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	69db      	ldr	r3, [r3, #28]
 8008a84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008a8c:	d111      	bne.n	8008ab2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008a96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a98:	68f8      	ldr	r0, [r7, #12]
 8008a9a:	f000 f85f 	bl	8008b5c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	2220      	movs	r2, #32
 8008aa2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008aae:	2303      	movs	r3, #3
 8008ab0:	e00f      	b.n	8008ad2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	69da      	ldr	r2, [r3, #28]
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	4013      	ands	r3, r2
 8008abc:	68ba      	ldr	r2, [r7, #8]
 8008abe:	429a      	cmp	r2, r3
 8008ac0:	bf0c      	ite	eq
 8008ac2:	2301      	moveq	r3, #1
 8008ac4:	2300      	movne	r3, #0
 8008ac6:	b2db      	uxtb	r3, r3
 8008ac8:	461a      	mov	r2, r3
 8008aca:	79fb      	ldrb	r3, [r7, #7]
 8008acc:	429a      	cmp	r2, r3
 8008ace:	d0a0      	beq.n	8008a12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ad0:	2300      	movs	r3, #0
}
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	3710      	adds	r7, #16
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}

08008ada <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008ada:	b480      	push	{r7}
 8008adc:	b08f      	sub	sp, #60	@ 0x3c
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae8:	6a3b      	ldr	r3, [r7, #32]
 8008aea:	e853 3f00 	ldrex	r3, [r3]
 8008aee:	61fb      	str	r3, [r7, #28]
   return(result);
 8008af0:	69fb      	ldr	r3, [r7, #28]
 8008af2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008af6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	461a      	mov	r2, r3
 8008afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b02:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b08:	e841 2300 	strex	r3, r2, [r1]
 8008b0c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d1e6      	bne.n	8008ae2 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	3308      	adds	r3, #8
 8008b1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	e853 3f00 	ldrex	r3, [r3]
 8008b22:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008b2a:	633b      	str	r3, [r7, #48]	@ 0x30
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	3308      	adds	r3, #8
 8008b32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b34:	61ba      	str	r2, [r7, #24]
 8008b36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b38:	6979      	ldr	r1, [r7, #20]
 8008b3a:	69ba      	ldr	r2, [r7, #24]
 8008b3c:	e841 2300 	strex	r3, r2, [r1]
 8008b40:	613b      	str	r3, [r7, #16]
   return(result);
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d1e5      	bne.n	8008b14 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2220      	movs	r2, #32
 8008b4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008b50:	bf00      	nop
 8008b52:	373c      	adds	r7, #60	@ 0x3c
 8008b54:	46bd      	mov	sp, r7
 8008b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5a:	4770      	bx	lr

08008b5c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	b095      	sub	sp, #84	@ 0x54
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b6c:	e853 3f00 	ldrex	r3, [r3]
 8008b70:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b78:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	461a      	mov	r2, r3
 8008b80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b82:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b84:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b86:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008b88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b8a:	e841 2300 	strex	r3, r2, [r1]
 8008b8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d1e6      	bne.n	8008b64 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	3308      	adds	r3, #8
 8008b9c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b9e:	6a3b      	ldr	r3, [r7, #32]
 8008ba0:	e853 3f00 	ldrex	r3, [r3]
 8008ba4:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ba6:	69fb      	ldr	r3, [r7, #28]
 8008ba8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008bac:	f023 0301 	bic.w	r3, r3, #1
 8008bb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	3308      	adds	r3, #8
 8008bb8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008bba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bbe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008bc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008bc2:	e841 2300 	strex	r3, r2, [r1]
 8008bc6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d1e3      	bne.n	8008b96 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bd2:	2b01      	cmp	r3, #1
 8008bd4:	d118      	bne.n	8008c08 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	e853 3f00 	ldrex	r3, [r3]
 8008be2:	60bb      	str	r3, [r7, #8]
   return(result);
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	f023 0310 	bic.w	r3, r3, #16
 8008bea:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	461a      	mov	r2, r3
 8008bf2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bf4:	61bb      	str	r3, [r7, #24]
 8008bf6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bf8:	6979      	ldr	r1, [r7, #20]
 8008bfa:	69ba      	ldr	r2, [r7, #24]
 8008bfc:	e841 2300 	strex	r3, r2, [r1]
 8008c00:	613b      	str	r3, [r7, #16]
   return(result);
 8008c02:	693b      	ldr	r3, [r7, #16]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d1e6      	bne.n	8008bd6 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2220      	movs	r2, #32
 8008c0c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2200      	movs	r2, #0
 8008c14:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2200      	movs	r2, #0
 8008c1a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008c1c:	bf00      	nop
 8008c1e:	3754      	adds	r7, #84	@ 0x54
 8008c20:	46bd      	mov	sp, r7
 8008c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c26:	4770      	bx	lr

08008c28 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b090      	sub	sp, #64	@ 0x40
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c34:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f003 0320 	and.w	r3, r3, #32
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d137      	bne.n	8008cb4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8008c44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c46:	2200      	movs	r2, #0
 8008c48:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008c4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	3308      	adds	r3, #8
 8008c52:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c56:	e853 3f00 	ldrex	r3, [r3]
 8008c5a:	623b      	str	r3, [r7, #32]
   return(result);
 8008c5c:	6a3b      	ldr	r3, [r7, #32]
 8008c5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c62:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008c64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	3308      	adds	r3, #8
 8008c6a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008c6c:	633a      	str	r2, [r7, #48]	@ 0x30
 8008c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c70:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c74:	e841 2300 	strex	r3, r2, [r1]
 8008c78:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d1e5      	bne.n	8008c4c <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c86:	693b      	ldr	r3, [r7, #16]
 8008c88:	e853 3f00 	ldrex	r3, [r3]
 8008c8c:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c94:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	461a      	mov	r2, r3
 8008c9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c9e:	61fb      	str	r3, [r7, #28]
 8008ca0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ca2:	69b9      	ldr	r1, [r7, #24]
 8008ca4:	69fa      	ldr	r2, [r7, #28]
 8008ca6:	e841 2300 	strex	r3, r2, [r1]
 8008caa:	617b      	str	r3, [r7, #20]
   return(result);
 8008cac:	697b      	ldr	r3, [r7, #20]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d1e6      	bne.n	8008c80 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008cb2:	e002      	b.n	8008cba <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008cb4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8008cb6:	f7f9 fb37 	bl	8002328 <HAL_UART_TxCpltCallback>
}
 8008cba:	bf00      	nop
 8008cbc:	3740      	adds	r7, #64	@ 0x40
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	bd80      	pop	{r7, pc}

08008cc2 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008cc2:	b580      	push	{r7, lr}
 8008cc4:	b084      	sub	sp, #16
 8008cc6:	af00      	add	r7, sp, #0
 8008cc8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cce:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008cd0:	68f8      	ldr	r0, [r7, #12]
 8008cd2:	f7ff fb01 	bl	80082d8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008cd6:	bf00      	nop
 8008cd8:	3710      	adds	r7, #16
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	bd80      	pop	{r7, pc}

08008cde <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008cde:	b580      	push	{r7, lr}
 8008ce0:	b086      	sub	sp, #24
 8008ce2:	af00      	add	r7, sp, #0
 8008ce4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cea:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008cec:	697b      	ldr	r3, [r7, #20]
 8008cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cf2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008cfa:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008cfc:	697b      	ldr	r3, [r7, #20]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	689b      	ldr	r3, [r3, #8]
 8008d02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d06:	2b80      	cmp	r3, #128	@ 0x80
 8008d08:	d109      	bne.n	8008d1e <UART_DMAError+0x40>
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	2b21      	cmp	r3, #33	@ 0x21
 8008d0e:	d106      	bne.n	8008d1e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	2200      	movs	r2, #0
 8008d14:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8008d18:	6978      	ldr	r0, [r7, #20]
 8008d1a:	f7ff fede 	bl	8008ada <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	689b      	ldr	r3, [r3, #8]
 8008d24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d28:	2b40      	cmp	r3, #64	@ 0x40
 8008d2a:	d109      	bne.n	8008d40 <UART_DMAError+0x62>
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	2b22      	cmp	r3, #34	@ 0x22
 8008d30:	d106      	bne.n	8008d40 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008d32:	697b      	ldr	r3, [r7, #20]
 8008d34:	2200      	movs	r2, #0
 8008d36:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8008d3a:	6978      	ldr	r0, [r7, #20]
 8008d3c:	f7ff ff0e 	bl	8008b5c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d46:	f043 0210 	orr.w	r2, r3, #16
 8008d4a:	697b      	ldr	r3, [r7, #20]
 8008d4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d50:	6978      	ldr	r0, [r7, #20]
 8008d52:	f7ff facb 	bl	80082ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d56:	bf00      	nop
 8008d58:	3718      	adds	r7, #24
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	bd80      	pop	{r7, pc}

08008d5e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d5e:	b580      	push	{r7, lr}
 8008d60:	b084      	sub	sp, #16
 8008d62:	af00      	add	r7, sp, #0
 8008d64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d6a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	2200      	movs	r2, #0
 8008d78:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d7c:	68f8      	ldr	r0, [r7, #12]
 8008d7e:	f7ff fab5 	bl	80082ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d82:	bf00      	nop
 8008d84:	3710      	adds	r7, #16
 8008d86:	46bd      	mov	sp, r7
 8008d88:	bd80      	pop	{r7, pc}

08008d8a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d8a:	b580      	push	{r7, lr}
 8008d8c:	b088      	sub	sp, #32
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	e853 3f00 	ldrex	r3, [r3]
 8008d9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008da6:	61fb      	str	r3, [r7, #28]
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	461a      	mov	r2, r3
 8008dae:	69fb      	ldr	r3, [r7, #28]
 8008db0:	61bb      	str	r3, [r7, #24]
 8008db2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008db4:	6979      	ldr	r1, [r7, #20]
 8008db6:	69ba      	ldr	r2, [r7, #24]
 8008db8:	e841 2300 	strex	r3, r2, [r1]
 8008dbc:	613b      	str	r3, [r7, #16]
   return(result);
 8008dbe:	693b      	ldr	r3, [r7, #16]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d1e6      	bne.n	8008d92 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2220      	movs	r2, #32
 8008dc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2200      	movs	r2, #0
 8008dd0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008dd2:	6878      	ldr	r0, [r7, #4]
 8008dd4:	f7f9 faa8 	bl	8002328 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008dd8:	bf00      	nop
 8008dda:	3720      	adds	r7, #32
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}

08008de0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008de0:	b480      	push	{r7}
 8008de2:	b083      	sub	sp, #12
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008de8:	bf00      	nop
 8008dea:	370c      	adds	r7, #12
 8008dec:	46bd      	mov	sp, r7
 8008dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df2:	4770      	bx	lr

08008df4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b083      	sub	sp, #12
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008dfc:	bf00      	nop
 8008dfe:	370c      	adds	r7, #12
 8008e00:	46bd      	mov	sp, r7
 8008e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e06:	4770      	bx	lr

08008e08 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008e08:	b480      	push	{r7}
 8008e0a:	b083      	sub	sp, #12
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008e10:	bf00      	nop
 8008e12:	370c      	adds	r7, #12
 8008e14:	46bd      	mov	sp, r7
 8008e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1a:	4770      	bx	lr

08008e1c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b085      	sub	sp, #20
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008e2a:	2b01      	cmp	r3, #1
 8008e2c:	d101      	bne.n	8008e32 <HAL_UARTEx_DisableFifoMode+0x16>
 8008e2e:	2302      	movs	r3, #2
 8008e30:	e027      	b.n	8008e82 <HAL_UARTEx_DisableFifoMode+0x66>
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2201      	movs	r2, #1
 8008e36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2224      	movs	r2, #36	@ 0x24
 8008e3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	681a      	ldr	r2, [r3, #0]
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f022 0201 	bic.w	r2, r2, #1
 8008e58:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008e60:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2200      	movs	r2, #0
 8008e66:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	68fa      	ldr	r2, [r7, #12]
 8008e6e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2220      	movs	r2, #32
 8008e74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e80:	2300      	movs	r3, #0
}
 8008e82:	4618      	mov	r0, r3
 8008e84:	3714      	adds	r7, #20
 8008e86:	46bd      	mov	sp, r7
 8008e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8c:	4770      	bx	lr

08008e8e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008e8e:	b580      	push	{r7, lr}
 8008e90:	b084      	sub	sp, #16
 8008e92:	af00      	add	r7, sp, #0
 8008e94:	6078      	str	r0, [r7, #4]
 8008e96:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008e9e:	2b01      	cmp	r3, #1
 8008ea0:	d101      	bne.n	8008ea6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008ea2:	2302      	movs	r3, #2
 8008ea4:	e02d      	b.n	8008f02 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2201      	movs	r2, #1
 8008eaa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2224      	movs	r2, #36	@ 0x24
 8008eb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	681a      	ldr	r2, [r3, #0]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f022 0201 	bic.w	r2, r2, #1
 8008ecc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	689b      	ldr	r3, [r3, #8]
 8008ed4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	683a      	ldr	r2, [r7, #0]
 8008ede:	430a      	orrs	r2, r1
 8008ee0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	f000 f850 	bl	8008f88 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	68fa      	ldr	r2, [r7, #12]
 8008eee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2220      	movs	r2, #32
 8008ef4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2200      	movs	r2, #0
 8008efc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f00:	2300      	movs	r3, #0
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3710      	adds	r7, #16
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}

08008f0a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008f0a:	b580      	push	{r7, lr}
 8008f0c:	b084      	sub	sp, #16
 8008f0e:	af00      	add	r7, sp, #0
 8008f10:	6078      	str	r0, [r7, #4]
 8008f12:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008f1a:	2b01      	cmp	r3, #1
 8008f1c:	d101      	bne.n	8008f22 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008f1e:	2302      	movs	r3, #2
 8008f20:	e02d      	b.n	8008f7e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2201      	movs	r2, #1
 8008f26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2224      	movs	r2, #36	@ 0x24
 8008f2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	681a      	ldr	r2, [r3, #0]
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f022 0201 	bic.w	r2, r2, #1
 8008f48:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	689b      	ldr	r3, [r3, #8]
 8008f50:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	683a      	ldr	r2, [r7, #0]
 8008f5a:	430a      	orrs	r2, r1
 8008f5c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008f5e:	6878      	ldr	r0, [r7, #4]
 8008f60:	f000 f812 	bl	8008f88 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	68fa      	ldr	r2, [r7, #12]
 8008f6a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2220      	movs	r2, #32
 8008f70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2200      	movs	r2, #0
 8008f78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f7c:	2300      	movs	r3, #0
}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	3710      	adds	r7, #16
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bd80      	pop	{r7, pc}
	...

08008f88 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008f88:	b480      	push	{r7}
 8008f8a:	b085      	sub	sp, #20
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d108      	bne.n	8008faa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2201      	movs	r2, #1
 8008f9c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2201      	movs	r2, #1
 8008fa4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008fa8:	e031      	b.n	800900e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008faa:	2308      	movs	r3, #8
 8008fac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008fae:	2308      	movs	r3, #8
 8008fb0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	689b      	ldr	r3, [r3, #8]
 8008fb8:	0e5b      	lsrs	r3, r3, #25
 8008fba:	b2db      	uxtb	r3, r3
 8008fbc:	f003 0307 	and.w	r3, r3, #7
 8008fc0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	689b      	ldr	r3, [r3, #8]
 8008fc8:	0f5b      	lsrs	r3, r3, #29
 8008fca:	b2db      	uxtb	r3, r3
 8008fcc:	f003 0307 	and.w	r3, r3, #7
 8008fd0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008fd2:	7bbb      	ldrb	r3, [r7, #14]
 8008fd4:	7b3a      	ldrb	r2, [r7, #12]
 8008fd6:	4911      	ldr	r1, [pc, #68]	@ (800901c <UARTEx_SetNbDataToProcess+0x94>)
 8008fd8:	5c8a      	ldrb	r2, [r1, r2]
 8008fda:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008fde:	7b3a      	ldrb	r2, [r7, #12]
 8008fe0:	490f      	ldr	r1, [pc, #60]	@ (8009020 <UARTEx_SetNbDataToProcess+0x98>)
 8008fe2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008fe4:	fb93 f3f2 	sdiv	r3, r3, r2
 8008fe8:	b29a      	uxth	r2, r3
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008ff0:	7bfb      	ldrb	r3, [r7, #15]
 8008ff2:	7b7a      	ldrb	r2, [r7, #13]
 8008ff4:	4909      	ldr	r1, [pc, #36]	@ (800901c <UARTEx_SetNbDataToProcess+0x94>)
 8008ff6:	5c8a      	ldrb	r2, [r1, r2]
 8008ff8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008ffc:	7b7a      	ldrb	r2, [r7, #13]
 8008ffe:	4908      	ldr	r1, [pc, #32]	@ (8009020 <UARTEx_SetNbDataToProcess+0x98>)
 8009000:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009002:	fb93 f3f2 	sdiv	r3, r3, r2
 8009006:	b29a      	uxth	r2, r3
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800900e:	bf00      	nop
 8009010:	3714      	adds	r7, #20
 8009012:	46bd      	mov	sp, r7
 8009014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009018:	4770      	bx	lr
 800901a:	bf00      	nop
 800901c:	080109cc 	.word	0x080109cc
 8009020:	080109d4 	.word	0x080109d4

08009024 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b088      	sub	sp, #32
 8009028:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800902a:	2300      	movs	r3, #0
 800902c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800902e:	f107 0308 	add.w	r3, r7, #8
 8009032:	2218      	movs	r2, #24
 8009034:	2100      	movs	r1, #0
 8009036:	4618      	mov	r0, r3
 8009038:	f001 fa9e 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x3f;
 800903c:	233f      	movs	r3, #63	@ 0x3f
 800903e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 8009040:	2381      	movs	r3, #129	@ 0x81
 8009042:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8009044:	1dfb      	adds	r3, r7, #7
 8009046:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8009048:	2301      	movs	r3, #1
 800904a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800904c:	f107 0308 	add.w	r3, r7, #8
 8009050:	2100      	movs	r1, #0
 8009052:	4618      	mov	r0, r3
 8009054:	f001 fd1a 	bl	800aa8c <hci_send_req>
 8009058:	4603      	mov	r3, r0
 800905a:	2b00      	cmp	r3, #0
 800905c:	da01      	bge.n	8009062 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800905e:	23ff      	movs	r3, #255	@ 0xff
 8009060:	e000      	b.n	8009064 <aci_gap_set_non_discoverable+0x40>
  return status;
 8009062:	79fb      	ldrb	r3, [r7, #7]
}
 8009064:	4618      	mov	r0, r3
 8009066:	3720      	adds	r7, #32
 8009068:	46bd      	mov	sp, r7
 800906a:	bd80      	pop	{r7, pc}

0800906c <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 800906c:	b5b0      	push	{r4, r5, r7, lr}
 800906e:	b0ce      	sub	sp, #312	@ 0x138
 8009070:	af00      	add	r7, sp, #0
 8009072:	4605      	mov	r5, r0
 8009074:	460c      	mov	r4, r1
 8009076:	4610      	mov	r0, r2
 8009078:	4619      	mov	r1, r3
 800907a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800907e:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009082:	462a      	mov	r2, r5
 8009084:	701a      	strb	r2, [r3, #0]
 8009086:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800908a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800908e:	4622      	mov	r2, r4
 8009090:	801a      	strh	r2, [r3, #0]
 8009092:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009096:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 800909a:	4602      	mov	r2, r0
 800909c:	801a      	strh	r2, [r3, #0]
 800909e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80090a2:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 80090a6:	460a      	mov	r2, r1
 80090a8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 80090aa:	f107 0310 	add.w	r3, r7, #16
 80090ae:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 80090b2:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 80090b6:	3308      	adds	r3, #8
 80090b8:	f107 0210 	add.w	r2, r7, #16
 80090bc:	4413      	add	r3, r2
 80090be:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 80090c2:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 80090c6:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 80090ca:	4413      	add	r3, r2
 80090cc:	3309      	adds	r3, #9
 80090ce:	f107 0210 	add.w	r2, r7, #16
 80090d2:	4413      	add	r3, r2
 80090d4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80090d8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80090dc:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80090e0:	2200      	movs	r2, #0
 80090e2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80090e4:	2300      	movs	r3, #0
 80090e6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 80090ea:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80090ee:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80090f2:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 80090f6:	7812      	ldrb	r2, [r2, #0]
 80090f8:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80090fa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80090fe:	3301      	adds	r3, #1
 8009100:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8009104:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009108:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800910c:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8009110:	8812      	ldrh	r2, [r2, #0]
 8009112:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 8009116:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800911a:	3302      	adds	r3, #2
 800911c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 8009120:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009124:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009128:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 800912c:	8812      	ldrh	r2, [r2, #0]
 800912e:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 8009132:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009136:	3302      	adds	r3, #2
 8009138:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 800913c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009140:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009144:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8009148:	7812      	ldrb	r2, [r2, #0]
 800914a:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800914c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009150:	3301      	adds	r3, #1
 8009152:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 8009156:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800915a:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800915e:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8009160:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009164:	3301      	adds	r3, #1
 8009166:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 800916a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800916e:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8009172:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8009174:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009178:	3301      	adds	r3, #1
 800917a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800917e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009182:	3308      	adds	r3, #8
 8009184:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8009188:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 800918c:	4618      	mov	r0, r3
 800918e:	f001 f9e3 	bl	800a558 <Osal_MemCpy>
    index_input += Local_Name_Length;
 8009192:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8009196:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800919a:	4413      	add	r3, r2
 800919c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 80091a0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80091a4:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 80091a8:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 80091aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80091ae:	3301      	adds	r3, #1
 80091b0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 80091b4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80091b8:	3301      	adds	r3, #1
 80091ba:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 80091be:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 80091c2:	4618      	mov	r0, r3
 80091c4:	f001 f9c8 	bl	800a558 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 80091c8:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 80091cc:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80091d0:	4413      	add	r3, r2
 80091d2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 80091d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80091da:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 80091de:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 80091e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80091e4:	3302      	adds	r3, #2
 80091e6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 80091ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80091ee:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 80091f2:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 80091f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80091f8:	3302      	adds	r3, #2
 80091fa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80091fe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009202:	2218      	movs	r2, #24
 8009204:	2100      	movs	r1, #0
 8009206:	4618      	mov	r0, r3
 8009208:	f001 f9b6 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x3f;
 800920c:	233f      	movs	r3, #63	@ 0x3f
 800920e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 8009212:	2383      	movs	r3, #131	@ 0x83
 8009214:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009218:	f107 0310 	add.w	r3, r7, #16
 800921c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009220:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009224:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009228:	f107 030f 	add.w	r3, r7, #15
 800922c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009230:	2301      	movs	r3, #1
 8009232:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009236:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800923a:	2100      	movs	r1, #0
 800923c:	4618      	mov	r0, r3
 800923e:	f001 fc25 	bl	800aa8c <hci_send_req>
 8009242:	4603      	mov	r3, r0
 8009244:	2b00      	cmp	r3, #0
 8009246:	da01      	bge.n	800924c <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 8009248:	23ff      	movs	r3, #255	@ 0xff
 800924a:	e004      	b.n	8009256 <aci_gap_set_discoverable+0x1ea>
  return status;
 800924c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009250:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009254:	781b      	ldrb	r3, [r3, #0]
}
 8009256:	4618      	mov	r0, r3
 8009258:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800925c:	46bd      	mov	sp, r7
 800925e:	bdb0      	pop	{r4, r5, r7, pc}

08009260 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b0cc      	sub	sp, #304	@ 0x130
 8009264:	af00      	add	r7, sp, #0
 8009266:	4602      	mov	r2, r0
 8009268:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800926c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009270:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 8009272:	f107 0310 	add.w	r3, r7, #16
 8009276:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800927a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800927e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009282:	2200      	movs	r2, #0
 8009284:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009286:	2300      	movs	r3, #0
 8009288:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 800928c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009290:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009294:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8009298:	7812      	ldrb	r2, [r2, #0]
 800929a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800929c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80092a0:	3301      	adds	r3, #1
 80092a2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80092a6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80092aa:	2218      	movs	r2, #24
 80092ac:	2100      	movs	r1, #0
 80092ae:	4618      	mov	r0, r3
 80092b0:	f001 f962 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x3f;
 80092b4:	233f      	movs	r3, #63	@ 0x3f
 80092b6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 80092ba:	2385      	movs	r3, #133	@ 0x85
 80092bc:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80092c0:	f107 0310 	add.w	r3, r7, #16
 80092c4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80092c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80092cc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80092d0:	f107 030f 	add.w	r3, r7, #15
 80092d4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80092d8:	2301      	movs	r3, #1
 80092da:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80092de:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80092e2:	2100      	movs	r1, #0
 80092e4:	4618      	mov	r0, r3
 80092e6:	f001 fbd1 	bl	800aa8c <hci_send_req>
 80092ea:	4603      	mov	r3, r0
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	da01      	bge.n	80092f4 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 80092f0:	23ff      	movs	r3, #255	@ 0xff
 80092f2:	e004      	b.n	80092fe <aci_gap_set_io_capability+0x9e>
  return status;
 80092f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80092f8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80092fc:	781b      	ldrb	r3, [r3, #0]
}
 80092fe:	4618      	mov	r0, r3
 8009300:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009304:	46bd      	mov	sp, r7
 8009306:	bd80      	pop	{r7, pc}

08009308 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 8009308:	b5b0      	push	{r4, r5, r7, lr}
 800930a:	b0cc      	sub	sp, #304	@ 0x130
 800930c:	af00      	add	r7, sp, #0
 800930e:	4605      	mov	r5, r0
 8009310:	460c      	mov	r4, r1
 8009312:	4610      	mov	r0, r2
 8009314:	4619      	mov	r1, r3
 8009316:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800931a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800931e:	462a      	mov	r2, r5
 8009320:	701a      	strb	r2, [r3, #0]
 8009322:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009326:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800932a:	4622      	mov	r2, r4
 800932c:	701a      	strb	r2, [r3, #0]
 800932e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009332:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8009336:	4602      	mov	r2, r0
 8009338:	701a      	strb	r2, [r3, #0]
 800933a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800933e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009342:	460a      	mov	r2, r1
 8009344:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 8009346:	f107 0310 	add.w	r3, r7, #16
 800934a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800934e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009352:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009356:	2200      	movs	r2, #0
 8009358:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800935a:	2300      	movs	r3, #0
 800935c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 8009360:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009364:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009368:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800936c:	7812      	ldrb	r2, [r2, #0]
 800936e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009370:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009374:	3301      	adds	r3, #1
 8009376:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 800937a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800937e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009382:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009386:	7812      	ldrb	r2, [r2, #0]
 8009388:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800938a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800938e:	3301      	adds	r3, #1
 8009390:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 8009394:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009398:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800939c:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 80093a0:	7812      	ldrb	r2, [r2, #0]
 80093a2:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80093a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80093a8:	3301      	adds	r3, #1
 80093aa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 80093ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80093b2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80093b6:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 80093ba:	7812      	ldrb	r2, [r2, #0]
 80093bc:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 80093be:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80093c2:	3301      	adds	r3, #1
 80093c4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 80093c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80093cc:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 80093d0:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 80093d2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80093d6:	3301      	adds	r3, #1
 80093d8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 80093dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80093e0:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 80093e4:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80093e6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80093ea:	3301      	adds	r3, #1
 80093ec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 80093f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80093f4:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 80093f8:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 80093fa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80093fe:	3301      	adds	r3, #1
 8009400:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 8009404:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009408:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800940c:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 8009410:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009414:	3304      	adds	r3, #4
 8009416:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800941a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800941e:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8009422:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 8009424:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009428:	3301      	adds	r3, #1
 800942a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800942e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009432:	2218      	movs	r2, #24
 8009434:	2100      	movs	r1, #0
 8009436:	4618      	mov	r0, r3
 8009438:	f001 f89e 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x3f;
 800943c:	233f      	movs	r3, #63	@ 0x3f
 800943e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 8009442:	2386      	movs	r3, #134	@ 0x86
 8009444:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009448:	f107 0310 	add.w	r3, r7, #16
 800944c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009450:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009454:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009458:	f107 030f 	add.w	r3, r7, #15
 800945c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009460:	2301      	movs	r3, #1
 8009462:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009466:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800946a:	2100      	movs	r1, #0
 800946c:	4618      	mov	r0, r3
 800946e:	f001 fb0d 	bl	800aa8c <hci_send_req>
 8009472:	4603      	mov	r3, r0
 8009474:	2b00      	cmp	r3, #0
 8009476:	da01      	bge.n	800947c <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 8009478:	23ff      	movs	r3, #255	@ 0xff
 800947a:	e004      	b.n	8009486 <aci_gap_set_authentication_requirement+0x17e>
  return status;
 800947c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009480:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009484:	781b      	ldrb	r3, [r3, #0]
}
 8009486:	4618      	mov	r0, r3
 8009488:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800948c:	46bd      	mov	sp, r7
 800948e:	bdb0      	pop	{r4, r5, r7, pc}

08009490 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b0cc      	sub	sp, #304	@ 0x130
 8009494:	af00      	add	r7, sp, #0
 8009496:	4602      	mov	r2, r0
 8009498:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800949c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80094a0:	6019      	str	r1, [r3, #0]
 80094a2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80094a6:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80094aa:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 80094ac:	f107 0310 	add.w	r3, r7, #16
 80094b0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80094b4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80094b8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80094bc:	2200      	movs	r2, #0
 80094be:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80094c0:	2300      	movs	r3, #0
 80094c2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 80094c6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80094ca:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80094ce:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80094d2:	8812      	ldrh	r2, [r2, #0]
 80094d4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80094d6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80094da:	3302      	adds	r3, #2
 80094dc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 80094e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80094e4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80094e8:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 80094ec:	6812      	ldr	r2, [r2, #0]
 80094ee:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 80094f2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80094f6:	3304      	adds	r3, #4
 80094f8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80094fc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009500:	2218      	movs	r2, #24
 8009502:	2100      	movs	r1, #0
 8009504:	4618      	mov	r0, r3
 8009506:	f001 f837 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x3f;
 800950a:	233f      	movs	r3, #63	@ 0x3f
 800950c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 8009510:	2388      	movs	r3, #136	@ 0x88
 8009512:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009516:	f107 0310 	add.w	r3, r7, #16
 800951a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800951e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009522:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009526:	f107 030f 	add.w	r3, r7, #15
 800952a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800952e:	2301      	movs	r3, #1
 8009530:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009534:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009538:	2100      	movs	r1, #0
 800953a:	4618      	mov	r0, r3
 800953c:	f001 faa6 	bl	800aa8c <hci_send_req>
 8009540:	4603      	mov	r3, r0
 8009542:	2b00      	cmp	r3, #0
 8009544:	da01      	bge.n	800954a <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 8009546:	23ff      	movs	r3, #255	@ 0xff
 8009548:	e004      	b.n	8009554 <aci_gap_pass_key_resp+0xc4>
  return status;
 800954a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800954e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009552:	781b      	ldrb	r3, [r3, #0]
}
 8009554:	4618      	mov	r0, r3
 8009556:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}

0800955e <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 800955e:	b590      	push	{r4, r7, lr}
 8009560:	b0cd      	sub	sp, #308	@ 0x134
 8009562:	af00      	add	r7, sp, #0
 8009564:	4604      	mov	r4, r0
 8009566:	4608      	mov	r0, r1
 8009568:	4611      	mov	r1, r2
 800956a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800956e:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8009572:	6013      	str	r3, [r2, #0]
 8009574:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009578:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800957c:	4622      	mov	r2, r4
 800957e:	701a      	strb	r2, [r3, #0]
 8009580:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009584:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009588:	4602      	mov	r2, r0
 800958a:	701a      	strb	r2, [r3, #0]
 800958c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009590:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8009594:	460a      	mov	r2, r1
 8009596:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8009598:	f107 0310 	add.w	r3, r7, #16
 800959c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80095a0:	f107 0308 	add.w	r3, r7, #8
 80095a4:	2207      	movs	r2, #7
 80095a6:	2100      	movs	r1, #0
 80095a8:	4618      	mov	r0, r3
 80095aa:	f000 ffe5 	bl	800a578 <Osal_MemSet>
  int index_input = 0;
 80095ae:	2300      	movs	r3, #0
 80095b0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 80095b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80095b8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80095bc:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80095c0:	7812      	ldrb	r2, [r2, #0]
 80095c2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80095c4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80095c8:	3301      	adds	r3, #1
 80095ca:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 80095ce:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80095d2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80095d6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80095da:	7812      	ldrb	r2, [r2, #0]
 80095dc:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80095de:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80095e2:	3301      	adds	r3, #1
 80095e4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 80095e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80095ec:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80095f0:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 80095f4:	7812      	ldrb	r2, [r2, #0]
 80095f6:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80095f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80095fc:	3301      	adds	r3, #1
 80095fe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009602:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009606:	2218      	movs	r2, #24
 8009608:	2100      	movs	r1, #0
 800960a:	4618      	mov	r0, r3
 800960c:	f000 ffb4 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009610:	233f      	movs	r3, #63	@ 0x3f
 8009612:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 8009616:	238a      	movs	r3, #138	@ 0x8a
 8009618:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800961c:	f107 0310 	add.w	r3, r7, #16
 8009620:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009624:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009628:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800962c:	f107 0308 	add.w	r3, r7, #8
 8009630:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8009634:	2307      	movs	r3, #7
 8009636:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800963a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800963e:	2100      	movs	r1, #0
 8009640:	4618      	mov	r0, r3
 8009642:	f001 fa23 	bl	800aa8c <hci_send_req>
 8009646:	4603      	mov	r3, r0
 8009648:	2b00      	cmp	r3, #0
 800964a:	da01      	bge.n	8009650 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800964c:	23ff      	movs	r3, #255	@ 0xff
 800964e:	e02e      	b.n	80096ae <aci_gap_init+0x150>
  if ( resp.Status )
 8009650:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009654:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009658:	781b      	ldrb	r3, [r3, #0]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d005      	beq.n	800966a <aci_gap_init+0x10c>
    return resp.Status;
 800965e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009662:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009666:	781b      	ldrb	r3, [r3, #0]
 8009668:	e021      	b.n	80096ae <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 800966a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800966e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009672:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8009676:	b29a      	uxth	r2, r3
 8009678:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800967c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8009684:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009688:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800968c:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8009690:	b29a      	uxth	r2, r3
 8009692:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8009696:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8009698:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800969c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80096a0:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 80096a4:	b29a      	uxth	r2, r3
 80096a6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80096aa:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80096ac:	2300      	movs	r3, #0
}
 80096ae:	4618      	mov	r0, r3
 80096b0:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bd90      	pop	{r4, r7, pc}

080096b8 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b0cc      	sub	sp, #304	@ 0x130
 80096bc:	af00      	add	r7, sp, #0
 80096be:	4602      	mov	r2, r0
 80096c0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80096c4:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80096c8:	6019      	str	r1, [r3, #0]
 80096ca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80096ce:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80096d2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 80096d4:	f107 0310 	add.w	r3, r7, #16
 80096d8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80096dc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80096e0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80096e4:	2200      	movs	r2, #0
 80096e6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80096e8:	2300      	movs	r3, #0
 80096ea:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 80096ee:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80096f2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80096f6:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80096fa:	7812      	ldrb	r2, [r2, #0]
 80096fc:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80096fe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009702:	3301      	adds	r3, #1
 8009704:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8009708:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800970c:	1c58      	adds	r0, r3, #1
 800970e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009712:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009716:	781a      	ldrb	r2, [r3, #0]
 8009718:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800971c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009720:	6819      	ldr	r1, [r3, #0]
 8009722:	f000 ff19 	bl	800a558 <Osal_MemCpy>
  index_input += AdvDataLen;
 8009726:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800972a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800972e:	781b      	ldrb	r3, [r3, #0]
 8009730:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8009734:	4413      	add	r3, r2
 8009736:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800973a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800973e:	2218      	movs	r2, #24
 8009740:	2100      	movs	r1, #0
 8009742:	4618      	mov	r0, r3
 8009744:	f000 ff18 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009748:	233f      	movs	r3, #63	@ 0x3f
 800974a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 800974e:	238e      	movs	r3, #142	@ 0x8e
 8009750:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009754:	f107 0310 	add.w	r3, r7, #16
 8009758:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800975c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009760:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009764:	f107 030f 	add.w	r3, r7, #15
 8009768:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800976c:	2301      	movs	r3, #1
 800976e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009772:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009776:	2100      	movs	r1, #0
 8009778:	4618      	mov	r0, r3
 800977a:	f001 f987 	bl	800aa8c <hci_send_req>
 800977e:	4603      	mov	r3, r0
 8009780:	2b00      	cmp	r3, #0
 8009782:	da01      	bge.n	8009788 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 8009784:	23ff      	movs	r3, #255	@ 0xff
 8009786:	e004      	b.n	8009792 <aci_gap_update_adv_data+0xda>
  return status;
 8009788:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800978c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009790:	781b      	ldrb	r3, [r3, #0]
}
 8009792:	4618      	mov	r0, r3
 8009794:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}

0800979c <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b088      	sub	sp, #32
 80097a0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80097a2:	2300      	movs	r3, #0
 80097a4:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80097a6:	f107 0308 	add.w	r3, r7, #8
 80097aa:	2218      	movs	r2, #24
 80097ac:	2100      	movs	r1, #0
 80097ae:	4618      	mov	r0, r3
 80097b0:	f000 fee2 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x3f;
 80097b4:	233f      	movs	r3, #63	@ 0x3f
 80097b6:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 80097b8:	2392      	movs	r3, #146	@ 0x92
 80097ba:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80097bc:	1dfb      	adds	r3, r7, #7
 80097be:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80097c0:	2301      	movs	r3, #1
 80097c2:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80097c4:	f107 0308 	add.w	r3, r7, #8
 80097c8:	2100      	movs	r1, #0
 80097ca:	4618      	mov	r0, r3
 80097cc:	f001 f95e 	bl	800aa8c <hci_send_req>
 80097d0:	4603      	mov	r3, r0
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	da01      	bge.n	80097da <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 80097d6:	23ff      	movs	r3, #255	@ 0xff
 80097d8:	e000      	b.n	80097dc <aci_gap_configure_filter_accept_list+0x40>
  return status;
 80097da:	79fb      	ldrb	r3, [r7, #7]
}
 80097dc:	4618      	mov	r0, r3
 80097de:	3720      	adds	r7, #32
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bd80      	pop	{r7, pc}

080097e4 <aci_gap_allow_rebond>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_allow_rebond( uint16_t Connection_Handle )
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b0cc      	sub	sp, #304	@ 0x130
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	4602      	mov	r2, r0
 80097ec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80097f0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80097f4:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_allow_rebond_cp0 *cp0 = (aci_gap_allow_rebond_cp0*)(cmd_buffer);
 80097f6:	f107 0310 	add.w	r3, r7, #16
 80097fa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80097fe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009802:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009806:	2200      	movs	r2, #0
 8009808:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800980a:	2300      	movs	r3, #0
 800980c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8009810:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009814:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009818:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800981c:	8812      	ldrh	r2, [r2, #0]
 800981e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009820:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009824:	3302      	adds	r3, #2
 8009826:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800982a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800982e:	2218      	movs	r2, #24
 8009830:	2100      	movs	r1, #0
 8009832:	4618      	mov	r0, r3
 8009834:	f000 fea0 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009838:	233f      	movs	r3, #63	@ 0x3f
 800983a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x095;
 800983e:	2395      	movs	r3, #149	@ 0x95
 8009840:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009844:	f107 0310 	add.w	r3, r7, #16
 8009848:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800984c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009850:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009854:	f107 030f 	add.w	r3, r7, #15
 8009858:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800985c:	2301      	movs	r3, #1
 800985e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009862:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009866:	2100      	movs	r1, #0
 8009868:	4618      	mov	r0, r3
 800986a:	f001 f90f 	bl	800aa8c <hci_send_req>
 800986e:	4603      	mov	r3, r0
 8009870:	2b00      	cmp	r3, #0
 8009872:	da01      	bge.n	8009878 <aci_gap_allow_rebond+0x94>
    return BLE_STATUS_TIMEOUT;
 8009874:	23ff      	movs	r3, #255	@ 0xff
 8009876:	e004      	b.n	8009882 <aci_gap_allow_rebond+0x9e>
  return status;
 8009878:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800987c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009880:	781b      	ldrb	r3, [r3, #0]
}
 8009882:	4618      	mov	r0, r3
 8009884:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}

0800988c <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b0cc      	sub	sp, #304	@ 0x130
 8009890:	af00      	add	r7, sp, #0
 8009892:	4602      	mov	r2, r0
 8009894:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009898:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800989c:	801a      	strh	r2, [r3, #0]
 800989e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80098a2:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80098a6:	460a      	mov	r2, r1
 80098a8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 80098aa:	f107 0310 	add.w	r3, r7, #16
 80098ae:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80098b2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80098b6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80098ba:	2200      	movs	r2, #0
 80098bc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80098be:	2300      	movs	r3, #0
 80098c0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 80098c4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80098c8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80098cc:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80098d0:	8812      	ldrh	r2, [r2, #0]
 80098d2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80098d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80098d8:	3302      	adds	r3, #2
 80098da:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 80098de:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80098e2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80098e6:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 80098ea:	7812      	ldrb	r2, [r2, #0]
 80098ec:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80098ee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80098f2:	3301      	adds	r3, #1
 80098f4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80098f8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80098fc:	2218      	movs	r2, #24
 80098fe:	2100      	movs	r1, #0
 8009900:	4618      	mov	r0, r3
 8009902:	f000 fe39 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009906:	233f      	movs	r3, #63	@ 0x3f
 8009908:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 800990c:	23a5      	movs	r3, #165	@ 0xa5
 800990e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009912:	f107 0310 	add.w	r3, r7, #16
 8009916:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800991a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800991e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009922:	f107 030f 	add.w	r3, r7, #15
 8009926:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800992a:	2301      	movs	r3, #1
 800992c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009930:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009934:	2100      	movs	r1, #0
 8009936:	4618      	mov	r0, r3
 8009938:	f001 f8a8 	bl	800aa8c <hci_send_req>
 800993c:	4603      	mov	r3, r0
 800993e:	2b00      	cmp	r3, #0
 8009940:	da01      	bge.n	8009946 <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 8009942:	23ff      	movs	r3, #255	@ 0xff
 8009944:	e004      	b.n	8009950 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 8009946:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800994a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800994e:	781b      	ldrb	r3, [r3, #0]
}
 8009950:	4618      	mov	r0, r3
 8009952:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009956:	46bd      	mov	sp, r7
 8009958:	bd80      	pop	{r7, pc}

0800995a <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 800995a:	b580      	push	{r7, lr}
 800995c:	b088      	sub	sp, #32
 800995e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8009960:	2300      	movs	r3, #0
 8009962:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009964:	f107 0308 	add.w	r3, r7, #8
 8009968:	2218      	movs	r2, #24
 800996a:	2100      	movs	r1, #0
 800996c:	4618      	mov	r0, r3
 800996e:	f000 fe03 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009972:	233f      	movs	r3, #63	@ 0x3f
 8009974:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8009976:	f240 1301 	movw	r3, #257	@ 0x101
 800997a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800997c:	1dfb      	adds	r3, r7, #7
 800997e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8009980:	2301      	movs	r3, #1
 8009982:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009984:	f107 0308 	add.w	r3, r7, #8
 8009988:	2100      	movs	r1, #0
 800998a:	4618      	mov	r0, r3
 800998c:	f001 f87e 	bl	800aa8c <hci_send_req>
 8009990:	4603      	mov	r3, r0
 8009992:	2b00      	cmp	r3, #0
 8009994:	da01      	bge.n	800999a <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8009996:	23ff      	movs	r3, #255	@ 0xff
 8009998:	e000      	b.n	800999c <aci_gatt_init+0x42>
  return status;
 800999a:	79fb      	ldrb	r3, [r7, #7]
}
 800999c:	4618      	mov	r0, r3
 800999e:	3720      	adds	r7, #32
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bd80      	pop	{r7, pc}

080099a4 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 80099a4:	b590      	push	{r4, r7, lr}
 80099a6:	b0cf      	sub	sp, #316	@ 0x13c
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	4604      	mov	r4, r0
 80099ac:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 80099b0:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 80099b4:	6001      	str	r1, [r0, #0]
 80099b6:	4610      	mov	r0, r2
 80099b8:	4619      	mov	r1, r3
 80099ba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80099be:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80099c2:	4622      	mov	r2, r4
 80099c4:	701a      	strb	r2, [r3, #0]
 80099c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80099ca:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 80099ce:	4602      	mov	r2, r0
 80099d0:	701a      	strb	r2, [r3, #0]
 80099d2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80099d6:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80099da:	460a      	mov	r2, r1
 80099dc:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 80099de:	f107 0310 	add.w	r3, r7, #16
 80099e2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 80099e6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80099ea:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80099ee:	781b      	ldrb	r3, [r3, #0]
 80099f0:	2b01      	cmp	r3, #1
 80099f2:	d00a      	beq.n	8009a0a <aci_gatt_add_service+0x66>
 80099f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80099f8:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80099fc:	781b      	ldrb	r3, [r3, #0]
 80099fe:	2b02      	cmp	r3, #2
 8009a00:	d101      	bne.n	8009a06 <aci_gatt_add_service+0x62>
 8009a02:	2311      	movs	r3, #17
 8009a04:	e002      	b.n	8009a0c <aci_gatt_add_service+0x68>
 8009a06:	2301      	movs	r3, #1
 8009a08:	e000      	b.n	8009a0c <aci_gatt_add_service+0x68>
 8009a0a:	2303      	movs	r3, #3
 8009a0c:	f107 0210 	add.w	r2, r7, #16
 8009a10:	4413      	add	r3, r2
 8009a12:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8009a16:	f107 030c 	add.w	r3, r7, #12
 8009a1a:	2203      	movs	r2, #3
 8009a1c:	2100      	movs	r1, #0
 8009a1e:	4618      	mov	r0, r3
 8009a20:	f000 fdaa 	bl	800a578 <Osal_MemSet>
  int index_input = 0;
 8009a24:	2300      	movs	r3, #0
 8009a26:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 8009a2a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009a2e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009a32:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8009a36:	7812      	ldrb	r2, [r2, #0]
 8009a38:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009a3a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009a3e:	3301      	adds	r3, #1
 8009a40:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8009a44:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009a48:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009a4c:	781b      	ldrb	r3, [r3, #0]
 8009a4e:	2b01      	cmp	r3, #1
 8009a50:	d002      	beq.n	8009a58 <aci_gatt_add_service+0xb4>
 8009a52:	2b02      	cmp	r3, #2
 8009a54:	d004      	beq.n	8009a60 <aci_gatt_add_service+0xbc>
 8009a56:	e007      	b.n	8009a68 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 8009a58:	2302      	movs	r3, #2
 8009a5a:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8009a5e:	e005      	b.n	8009a6c <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 8009a60:	2310      	movs	r3, #16
 8009a62:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8009a66:	e001      	b.n	8009a6c <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 8009a68:	2397      	movs	r3, #151	@ 0x97
 8009a6a:	e06c      	b.n	8009b46 <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 8009a6c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009a70:	1c58      	adds	r0, r3, #1
 8009a72:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 8009a76:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009a7a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8009a7e:	6819      	ldr	r1, [r3, #0]
 8009a80:	f000 fd6a 	bl	800a558 <Osal_MemCpy>
    index_input += size;
 8009a84:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8009a88:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8009a8c:	4413      	add	r3, r2
 8009a8e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 8009a92:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009a96:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009a9a:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8009a9e:	7812      	ldrb	r2, [r2, #0]
 8009aa0:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8009aa2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009aa6:	3301      	adds	r3, #1
 8009aa8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 8009aac:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009ab0:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009ab4:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8009ab8:	7812      	ldrb	r2, [r2, #0]
 8009aba:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 8009abc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009ac0:	3301      	adds	r3, #1
 8009ac2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009ac6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009aca:	2218      	movs	r2, #24
 8009acc:	2100      	movs	r1, #0
 8009ace:	4618      	mov	r0, r3
 8009ad0:	f000 fd52 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009ad4:	233f      	movs	r3, #63	@ 0x3f
 8009ad6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 8009ada:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8009ade:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009ae2:	f107 0310 	add.w	r3, r7, #16
 8009ae6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009aea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009aee:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8009af2:	f107 030c 	add.w	r3, r7, #12
 8009af6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8009afa:	2303      	movs	r3, #3
 8009afc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009b00:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009b04:	2100      	movs	r1, #0
 8009b06:	4618      	mov	r0, r3
 8009b08:	f000 ffc0 	bl	800aa8c <hci_send_req>
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	da01      	bge.n	8009b16 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 8009b12:	23ff      	movs	r3, #255	@ 0xff
 8009b14:	e017      	b.n	8009b46 <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 8009b16:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009b1a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009b1e:	781b      	ldrb	r3, [r3, #0]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d005      	beq.n	8009b30 <aci_gatt_add_service+0x18c>
    return resp.Status;
 8009b24:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009b28:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009b2c:	781b      	ldrb	r3, [r3, #0]
 8009b2e:	e00a      	b.n	8009b46 <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 8009b30:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009b34:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009b38:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8009b3c:	b29a      	uxth	r2, r3
 8009b3e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8009b42:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8009b44:	2300      	movs	r3, #0
}
 8009b46:	4618      	mov	r0, r3
 8009b48:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd90      	pop	{r4, r7, pc}

08009b50 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 8009b50:	b590      	push	{r4, r7, lr}
 8009b52:	b0d1      	sub	sp, #324	@ 0x144
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	4604      	mov	r4, r0
 8009b58:	4608      	mov	r0, r1
 8009b5a:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8009b5e:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8009b62:	600a      	str	r2, [r1, #0]
 8009b64:	4619      	mov	r1, r3
 8009b66:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009b6a:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8009b6e:	4622      	mov	r2, r4
 8009b70:	801a      	strh	r2, [r3, #0]
 8009b72:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009b76:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009b7a:	4602      	mov	r2, r0
 8009b7c:	701a      	strb	r2, [r3, #0]
 8009b7e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009b82:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 8009b86:	460a      	mov	r2, r1
 8009b88:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 8009b8a:	f107 0318 	add.w	r3, r7, #24
 8009b8e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8009b92:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009b96:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009b9a:	781b      	ldrb	r3, [r3, #0]
 8009b9c:	2b01      	cmp	r3, #1
 8009b9e:	d00a      	beq.n	8009bb6 <aci_gatt_add_char+0x66>
 8009ba0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009ba4:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009ba8:	781b      	ldrb	r3, [r3, #0]
 8009baa:	2b02      	cmp	r3, #2
 8009bac:	d101      	bne.n	8009bb2 <aci_gatt_add_char+0x62>
 8009bae:	2313      	movs	r3, #19
 8009bb0:	e002      	b.n	8009bb8 <aci_gatt_add_char+0x68>
 8009bb2:	2303      	movs	r3, #3
 8009bb4:	e000      	b.n	8009bb8 <aci_gatt_add_char+0x68>
 8009bb6:	2305      	movs	r3, #5
 8009bb8:	f107 0218 	add.w	r2, r7, #24
 8009bbc:	4413      	add	r3, r2
 8009bbe:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8009bc2:	f107 0314 	add.w	r3, r7, #20
 8009bc6:	2203      	movs	r2, #3
 8009bc8:	2100      	movs	r1, #0
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f000 fcd4 	bl	800a578 <Osal_MemSet>
  int index_input = 0;
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 8009bd6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8009bda:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8009bde:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8009be2:	8812      	ldrh	r2, [r2, #0]
 8009be4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009be6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009bea:	3302      	adds	r3, #2
 8009bec:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 8009bf0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8009bf4:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8009bf8:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8009bfc:	7812      	ldrb	r2, [r2, #0]
 8009bfe:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009c00:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009c04:	3301      	adds	r3, #1
 8009c06:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 8009c0a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009c0e:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009c12:	781b      	ldrb	r3, [r3, #0]
 8009c14:	2b01      	cmp	r3, #1
 8009c16:	d002      	beq.n	8009c1e <aci_gatt_add_char+0xce>
 8009c18:	2b02      	cmp	r3, #2
 8009c1a:	d004      	beq.n	8009c26 <aci_gatt_add_char+0xd6>
 8009c1c:	e007      	b.n	8009c2e <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 8009c1e:	2302      	movs	r3, #2
 8009c20:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8009c24:	e005      	b.n	8009c32 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 8009c26:	2310      	movs	r3, #16
 8009c28:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8009c2c:	e001      	b.n	8009c32 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 8009c2e:	2397      	movs	r3, #151	@ 0x97
 8009c30:	e091      	b.n	8009d56 <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 8009c32:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8009c36:	1cd8      	adds	r0, r3, #3
 8009c38:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8009c3c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009c40:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8009c44:	6819      	ldr	r1, [r3, #0]
 8009c46:	f000 fc87 	bl	800a558 <Osal_MemCpy>
    index_input += size;
 8009c4a:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8009c4e:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8009c52:	4413      	add	r3, r2
 8009c54:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 8009c58:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009c5c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8009c60:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 8009c64:	8812      	ldrh	r2, [r2, #0]
 8009c66:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8009c68:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009c6c:	3302      	adds	r3, #2
 8009c6e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 8009c72:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009c76:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8009c7a:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 8009c7c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009c80:	3301      	adds	r3, #1
 8009c82:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 8009c86:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009c8a:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8009c8e:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 8009c90:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009c94:	3301      	adds	r3, #1
 8009c96:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 8009c9a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009c9e:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 8009ca2:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8009ca4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009ca8:	3301      	adds	r3, #1
 8009caa:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 8009cae:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009cb2:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 8009cb6:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 8009cb8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009cbc:	3301      	adds	r3, #1
 8009cbe:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 8009cc2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009cc6:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 8009cca:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 8009ccc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009cd0:	3301      	adds	r3, #1
 8009cd2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009cd6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8009cda:	2218      	movs	r2, #24
 8009cdc:	2100      	movs	r1, #0
 8009cde:	4618      	mov	r0, r3
 8009ce0:	f000 fc4a 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009ce4:	233f      	movs	r3, #63	@ 0x3f
 8009ce6:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 8009cea:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8009cee:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 8009cf2:	f107 0318 	add.w	r3, r7, #24
 8009cf6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 8009cfa:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009cfe:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 8009d02:	f107 0314 	add.w	r3, r7, #20
 8009d06:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 8009d0a:	2303      	movs	r3, #3
 8009d0c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009d10:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8009d14:	2100      	movs	r1, #0
 8009d16:	4618      	mov	r0, r3
 8009d18:	f000 feb8 	bl	800aa8c <hci_send_req>
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	da01      	bge.n	8009d26 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 8009d22:	23ff      	movs	r3, #255	@ 0xff
 8009d24:	e017      	b.n	8009d56 <aci_gatt_add_char+0x206>
  if ( resp.Status )
 8009d26:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009d2a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009d2e:	781b      	ldrb	r3, [r3, #0]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d005      	beq.n	8009d40 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 8009d34:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009d38:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009d3c:	781b      	ldrb	r3, [r3, #0]
 8009d3e:	e00a      	b.n	8009d56 <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 8009d40:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009d44:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009d48:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8009d4c:	b29a      	uxth	r2, r3
 8009d4e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8009d52:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8009d54:	2300      	movs	r3, #0
}
 8009d56:	4618      	mov	r0, r3
 8009d58:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bd90      	pop	{r4, r7, pc}

08009d60 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 8009d60:	b5b0      	push	{r4, r5, r7, lr}
 8009d62:	b0cc      	sub	sp, #304	@ 0x130
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	4605      	mov	r5, r0
 8009d68:	460c      	mov	r4, r1
 8009d6a:	4610      	mov	r0, r2
 8009d6c:	4619      	mov	r1, r3
 8009d6e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009d72:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009d76:	462a      	mov	r2, r5
 8009d78:	801a      	strh	r2, [r3, #0]
 8009d7a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009d7e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009d82:	4622      	mov	r2, r4
 8009d84:	801a      	strh	r2, [r3, #0]
 8009d86:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009d8a:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 8009d8e:	4602      	mov	r2, r0
 8009d90:	701a      	strb	r2, [r3, #0]
 8009d92:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009d96:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8009d9a:	460a      	mov	r2, r1
 8009d9c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 8009d9e:	f107 0310 	add.w	r3, r7, #16
 8009da2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009da6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009daa:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009dae:	2200      	movs	r2, #0
 8009db0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009db2:	2300      	movs	r3, #0
 8009db4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 8009db8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009dbc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009dc0:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009dc4:	8812      	ldrh	r2, [r2, #0]
 8009dc6:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009dc8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009dcc:	3302      	adds	r3, #2
 8009dce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 8009dd2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009dd6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009dda:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8009dde:	8812      	ldrh	r2, [r2, #0]
 8009de0:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8009de2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009de6:	3302      	adds	r3, #2
 8009de8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 8009dec:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009df0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009df4:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 8009df8:	7812      	ldrb	r2, [r2, #0]
 8009dfa:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8009dfc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009e00:	3301      	adds	r3, #1
 8009e02:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 8009e06:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009e0a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009e0e:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 8009e12:	7812      	ldrb	r2, [r2, #0]
 8009e14:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8009e16:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009e1a:	3301      	adds	r3, #1
 8009e1c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8009e20:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009e24:	1d98      	adds	r0, r3, #6
 8009e26:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009e2a:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8009e2e:	781b      	ldrb	r3, [r3, #0]
 8009e30:	461a      	mov	r2, r3
 8009e32:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8009e36:	f000 fb8f 	bl	800a558 <Osal_MemCpy>
  index_input += Char_Value_Length;
 8009e3a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009e3e:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8009e42:	781b      	ldrb	r3, [r3, #0]
 8009e44:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8009e48:	4413      	add	r3, r2
 8009e4a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009e4e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009e52:	2218      	movs	r2, #24
 8009e54:	2100      	movs	r1, #0
 8009e56:	4618      	mov	r0, r3
 8009e58:	f000 fb8e 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009e5c:	233f      	movs	r3, #63	@ 0x3f
 8009e5e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 8009e62:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8009e66:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009e6a:	f107 0310 	add.w	r3, r7, #16
 8009e6e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009e72:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009e76:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009e7a:	f107 030f 	add.w	r3, r7, #15
 8009e7e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009e82:	2301      	movs	r3, #1
 8009e84:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009e88:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009e8c:	2100      	movs	r1, #0
 8009e8e:	4618      	mov	r0, r3
 8009e90:	f000 fdfc 	bl	800aa8c <hci_send_req>
 8009e94:	4603      	mov	r3, r0
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	da01      	bge.n	8009e9e <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 8009e9a:	23ff      	movs	r3, #255	@ 0xff
 8009e9c:	e004      	b.n	8009ea8 <aci_gatt_update_char_value+0x148>
  return status;
 8009e9e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009ea2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009ea6:	781b      	ldrb	r3, [r3, #0]
}
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	bdb0      	pop	{r4, r5, r7, pc}

08009eb2 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 8009eb2:	b580      	push	{r7, lr}
 8009eb4:	b0cc      	sub	sp, #304	@ 0x130
 8009eb6:	af00      	add	r7, sp, #0
 8009eb8:	4602      	mov	r2, r0
 8009eba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009ebe:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009ec2:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 8009ec4:	f107 0310 	add.w	r3, r7, #16
 8009ec8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009ecc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009ed0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009ed8:	2300      	movs	r3, #0
 8009eda:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8009ede:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009ee2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009ee6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009eea:	8812      	ldrh	r2, [r2, #0]
 8009eec:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009eee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009ef2:	3302      	adds	r3, #2
 8009ef4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009ef8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009efc:	2218      	movs	r2, #24
 8009efe:	2100      	movs	r1, #0
 8009f00:	4618      	mov	r0, r3
 8009f02:	f000 fb39 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009f06:	233f      	movs	r3, #63	@ 0x3f
 8009f08:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 8009f0c:	f240 1325 	movw	r3, #293	@ 0x125
 8009f10:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009f14:	f107 0310 	add.w	r3, r7, #16
 8009f18:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009f1c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009f20:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009f24:	f107 030f 	add.w	r3, r7, #15
 8009f28:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009f2c:	2301      	movs	r3, #1
 8009f2e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009f32:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009f36:	2100      	movs	r1, #0
 8009f38:	4618      	mov	r0, r3
 8009f3a:	f000 fda7 	bl	800aa8c <hci_send_req>
 8009f3e:	4603      	mov	r3, r0
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	da01      	bge.n	8009f48 <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 8009f44:	23ff      	movs	r3, #255	@ 0xff
 8009f46:	e004      	b.n	8009f52 <aci_gatt_confirm_indication+0xa0>
  return status;
 8009f48:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009f4c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009f50:	781b      	ldrb	r3, [r3, #0]
}
 8009f52:	4618      	mov	r0, r3
 8009f54:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd80      	pop	{r7, pc}

08009f5c <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b0cc      	sub	sp, #304	@ 0x130
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009f66:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009f6a:	601a      	str	r2, [r3, #0]
 8009f6c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009f70:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009f74:	4602      	mov	r2, r0
 8009f76:	701a      	strb	r2, [r3, #0]
 8009f78:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009f7c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009f80:	460a      	mov	r2, r1
 8009f82:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 8009f84:	f107 0310 	add.w	r3, r7, #16
 8009f88:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009f8c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009f90:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009f94:	2200      	movs	r2, #0
 8009f96:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009f98:	2300      	movs	r3, #0
 8009f9a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 8009f9e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009fa2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009fa6:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8009faa:	7812      	ldrb	r2, [r2, #0]
 8009fac:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009fae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009fb2:	3301      	adds	r3, #1
 8009fb4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 8009fb8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009fbc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009fc0:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009fc4:	7812      	ldrb	r2, [r2, #0]
 8009fc6:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8009fc8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009fcc:	3301      	adds	r3, #1
 8009fce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 8009fd2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009fd6:	1c98      	adds	r0, r3, #2
 8009fd8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009fdc:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009fe0:	781a      	ldrb	r2, [r3, #0]
 8009fe2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009fe6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009fea:	6819      	ldr	r1, [r3, #0]
 8009fec:	f000 fab4 	bl	800a558 <Osal_MemCpy>
  index_input += Length;
 8009ff0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009ff4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009ff8:	781b      	ldrb	r3, [r3, #0]
 8009ffa:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8009ffe:	4413      	add	r3, r2
 800a000:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a004:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a008:	2218      	movs	r2, #24
 800a00a:	2100      	movs	r1, #0
 800a00c:	4618      	mov	r0, r3
 800a00e:	f000 fab3 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a012:	233f      	movs	r3, #63	@ 0x3f
 800a014:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 800a018:	230c      	movs	r3, #12
 800a01a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a01e:	f107 0310 	add.w	r3, r7, #16
 800a022:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a026:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a02a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a02e:	f107 030f 	add.w	r3, r7, #15
 800a032:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a036:	2301      	movs	r3, #1
 800a038:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a03c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a040:	2100      	movs	r1, #0
 800a042:	4618      	mov	r0, r3
 800a044:	f000 fd22 	bl	800aa8c <hci_send_req>
 800a048:	4603      	mov	r3, r0
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	da01      	bge.n	800a052 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800a04e:	23ff      	movs	r3, #255	@ 0xff
 800a050:	e004      	b.n	800a05c <aci_hal_write_config_data+0x100>
  return status;
 800a052:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a056:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a05a:	781b      	ldrb	r3, [r3, #0]
}
 800a05c:	4618      	mov	r0, r3
 800a05e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a062:	46bd      	mov	sp, r7
 800a064:	bd80      	pop	{r7, pc}

0800a066 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 800a066:	b580      	push	{r7, lr}
 800a068:	b0cc      	sub	sp, #304	@ 0x130
 800a06a:	af00      	add	r7, sp, #0
 800a06c:	4602      	mov	r2, r0
 800a06e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a072:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a076:	701a      	strb	r2, [r3, #0]
 800a078:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a07c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a080:	460a      	mov	r2, r1
 800a082:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800a084:	f107 0310 	add.w	r3, r7, #16
 800a088:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a08c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a090:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a094:	2200      	movs	r2, #0
 800a096:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a098:	2300      	movs	r3, #0
 800a09a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 800a09e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a0a2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a0a6:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800a0aa:	7812      	ldrb	r2, [r2, #0]
 800a0ac:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a0ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a0b2:	3301      	adds	r3, #1
 800a0b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 800a0b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a0bc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a0c0:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a0c4:	7812      	ldrb	r2, [r2, #0]
 800a0c6:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800a0c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a0cc:	3301      	adds	r3, #1
 800a0ce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a0d2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a0d6:	2218      	movs	r2, #24
 800a0d8:	2100      	movs	r1, #0
 800a0da:	4618      	mov	r0, r3
 800a0dc:	f000 fa4c 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a0e0:	233f      	movs	r3, #63	@ 0x3f
 800a0e2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 800a0e6:	230f      	movs	r3, #15
 800a0e8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a0ec:	f107 0310 	add.w	r3, r7, #16
 800a0f0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a0f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a0f8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a0fc:	f107 030f 	add.w	r3, r7, #15
 800a100:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a104:	2301      	movs	r3, #1
 800a106:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a10a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a10e:	2100      	movs	r1, #0
 800a110:	4618      	mov	r0, r3
 800a112:	f000 fcbb 	bl	800aa8c <hci_send_req>
 800a116:	4603      	mov	r3, r0
 800a118:	2b00      	cmp	r3, #0
 800a11a:	da01      	bge.n	800a120 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800a11c:	23ff      	movs	r3, #255	@ 0xff
 800a11e:	e004      	b.n	800a12a <aci_hal_set_tx_power_level+0xc4>
  return status;
 800a120:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a124:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a128:	781b      	ldrb	r3, [r3, #0]
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a130:	46bd      	mov	sp, r7
 800a132:	bd80      	pop	{r7, pc}

0800a134 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b0cc      	sub	sp, #304	@ 0x130
 800a138:	af00      	add	r7, sp, #0
 800a13a:	4602      	mov	r2, r0
 800a13c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a140:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a144:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 800a146:	f107 0310 	add.w	r3, r7, #16
 800a14a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a14e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a152:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a156:	2200      	movs	r2, #0
 800a158:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a15a:	2300      	movs	r3, #0
 800a15c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 800a160:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a164:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a168:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a16c:	8812      	ldrh	r2, [r2, #0]
 800a16e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a170:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a174:	3302      	adds	r3, #2
 800a176:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a17a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a17e:	2218      	movs	r2, #24
 800a180:	2100      	movs	r1, #0
 800a182:	4618      	mov	r0, r3
 800a184:	f000 f9f8 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a188:	233f      	movs	r3, #63	@ 0x3f
 800a18a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 800a18e:	2318      	movs	r3, #24
 800a190:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a194:	f107 0310 	add.w	r3, r7, #16
 800a198:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a19c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a1a0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a1a4:	f107 030f 	add.w	r3, r7, #15
 800a1a8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a1b2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a1b6:	2100      	movs	r1, #0
 800a1b8:	4618      	mov	r0, r3
 800a1ba:	f000 fc67 	bl	800aa8c <hci_send_req>
 800a1be:	4603      	mov	r3, r0
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	da01      	bge.n	800a1c8 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 800a1c4:	23ff      	movs	r3, #255	@ 0xff
 800a1c6:	e004      	b.n	800a1d2 <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 800a1c8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a1cc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a1d0:	781b      	ldrb	r3, [r3, #0]
}
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}

0800a1dc <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b088      	sub	sp, #32
 800a1e0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a1e6:	f107 0308 	add.w	r3, r7, #8
 800a1ea:	2218      	movs	r2, #24
 800a1ec:	2100      	movs	r1, #0
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	f000 f9c2 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x03;
 800a1f4:	2303      	movs	r3, #3
 800a1f6:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800a1f8:	2303      	movs	r3, #3
 800a1fa:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800a1fc:	1dfb      	adds	r3, r7, #7
 800a1fe:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800a200:	2301      	movs	r3, #1
 800a202:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a204:	f107 0308 	add.w	r3, r7, #8
 800a208:	2100      	movs	r1, #0
 800a20a:	4618      	mov	r0, r3
 800a20c:	f000 fc3e 	bl	800aa8c <hci_send_req>
 800a210:	4603      	mov	r3, r0
 800a212:	2b00      	cmp	r3, #0
 800a214:	da01      	bge.n	800a21a <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800a216:	23ff      	movs	r3, #255	@ 0xff
 800a218:	e000      	b.n	800a21c <hci_reset+0x40>
  return status;
 800a21a:	79fb      	ldrb	r3, [r7, #7]
}
 800a21c:	4618      	mov	r0, r3
 800a21e:	3720      	adds	r7, #32
 800a220:	46bd      	mov	sp, r7
 800a222:	bd80      	pop	{r7, pc}

0800a224 <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy( uint16_t Connection_Handle,
                            uint8_t* TX_PHY,
                            uint8_t* RX_PHY )
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b0ce      	sub	sp, #312	@ 0x138
 800a228:	af00      	add	r7, sp, #0
 800a22a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a22e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a232:	6019      	str	r1, [r3, #0]
 800a234:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a238:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a23c:	601a      	str	r2, [r3, #0]
 800a23e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a242:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a246:	4602      	mov	r2, r0
 800a248:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 800a24a:	f107 0318 	add.w	r3, r7, #24
 800a24e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800a252:	f107 0310 	add.w	r3, r7, #16
 800a256:	2205      	movs	r2, #5
 800a258:	2100      	movs	r1, #0
 800a25a:	4618      	mov	r0, r3
 800a25c:	f000 f98c 	bl	800a578 <Osal_MemSet>
  int index_input = 0;
 800a260:	2300      	movs	r3, #0
 800a262:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Connection_Handle = Connection_Handle;
 800a266:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a26a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800a26e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a272:	8812      	ldrh	r2, [r2, #0]
 800a274:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a276:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a27a:	3302      	adds	r3, #2
 800a27c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a280:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800a284:	2218      	movs	r2, #24
 800a286:	2100      	movs	r1, #0
 800a288:	4618      	mov	r0, r3
 800a28a:	f000 f975 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x08;
 800a28e:	2308      	movs	r3, #8
 800a290:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x030;
 800a294:	2330      	movs	r3, #48	@ 0x30
 800a296:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800a29a:	f107 0318 	add.w	r3, r7, #24
 800a29e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800a2a2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a2a6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800a2aa:	f107 0310 	add.w	r3, r7, #16
 800a2ae:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800a2b2:	2305      	movs	r3, #5
 800a2b4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a2b8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800a2bc:	2100      	movs	r1, #0
 800a2be:	4618      	mov	r0, r3
 800a2c0:	f000 fbe4 	bl	800aa8c <hci_send_req>
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	da01      	bge.n	800a2ce <hci_le_read_phy+0xaa>
    return BLE_STATUS_TIMEOUT;
 800a2ca:	23ff      	movs	r3, #255	@ 0xff
 800a2cc:	e023      	b.n	800a316 <hci_le_read_phy+0xf2>
  if ( resp.Status )
 800a2ce:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a2d2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800a2d6:	781b      	ldrb	r3, [r3, #0]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d005      	beq.n	800a2e8 <hci_le_read_phy+0xc4>
    return resp.Status;
 800a2dc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a2e0:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800a2e4:	781b      	ldrb	r3, [r3, #0]
 800a2e6:	e016      	b.n	800a316 <hci_le_read_phy+0xf2>
  *TX_PHY = resp.TX_PHY;
 800a2e8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a2ec:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800a2f0:	78da      	ldrb	r2, [r3, #3]
 800a2f2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a2f6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	701a      	strb	r2, [r3, #0]
  *RX_PHY = resp.RX_PHY;
 800a2fe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a302:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800a306:	791a      	ldrb	r2, [r3, #4]
 800a308:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a30c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800a314:	2300      	movs	r3, #0
}
 800a316:	4618      	mov	r0, r3
 800a318:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800a31c:	46bd      	mov	sp, r7
 800a31e:	bd80      	pop	{r7, pc}

0800a320 <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 800a320:	b590      	push	{r4, r7, lr}
 800a322:	b0cd      	sub	sp, #308	@ 0x134
 800a324:	af00      	add	r7, sp, #0
 800a326:	4604      	mov	r4, r0
 800a328:	4608      	mov	r0, r1
 800a32a:	4611      	mov	r1, r2
 800a32c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a330:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a334:	4622      	mov	r2, r4
 800a336:	701a      	strb	r2, [r3, #0]
 800a338:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a33c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a340:	4602      	mov	r2, r0
 800a342:	701a      	strb	r2, [r3, #0]
 800a344:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a348:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800a34c:	460a      	mov	r2, r1
 800a34e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800a350:	f107 0310 	add.w	r3, r7, #16
 800a354:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a358:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a35c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a360:	2200      	movs	r2, #0
 800a362:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a364:	2300      	movs	r3, #0
 800a366:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 800a36a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a36e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a372:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800a376:	7812      	ldrb	r2, [r2, #0]
 800a378:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a37a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a37e:	3301      	adds	r3, #1
 800a380:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 800a384:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a388:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a38c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a390:	7812      	ldrb	r2, [r2, #0]
 800a392:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800a394:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a398:	3301      	adds	r3, #1
 800a39a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 800a39e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a3a2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a3a6:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800a3aa:	7812      	ldrb	r2, [r2, #0]
 800a3ac:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800a3ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a3b2:	3301      	adds	r3, #1
 800a3b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a3b8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a3bc:	2218      	movs	r2, #24
 800a3be:	2100      	movs	r1, #0
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	f000 f8d9 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x08;
 800a3c6:	2308      	movs	r3, #8
 800a3c8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 800a3cc:	2331      	movs	r3, #49	@ 0x31
 800a3ce:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a3d2:	f107 0310 	add.w	r3, r7, #16
 800a3d6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a3da:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a3de:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a3e2:	f107 030f 	add.w	r3, r7, #15
 800a3e6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a3ea:	2301      	movs	r3, #1
 800a3ec:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a3f0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a3f4:	2100      	movs	r1, #0
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	f000 fb48 	bl	800aa8c <hci_send_req>
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	da01      	bge.n	800a406 <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 800a402:	23ff      	movs	r3, #255	@ 0xff
 800a404:	e004      	b.n	800a410 <hci_le_set_default_phy+0xf0>
  return status;
 800a406:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a40a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a40e:	781b      	ldrb	r3, [r3, #0]
}
 800a410:	4618      	mov	r0, r3
 800a412:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800a416:	46bd      	mov	sp, r7
 800a418:	bd90      	pop	{r4, r7, pc}

0800a41a <aci_l2cap_connection_parameter_update_req>:
tBleStatus aci_l2cap_connection_parameter_update_req( uint16_t Connection_Handle,
                                                      uint16_t Conn_Interval_Min,
                                                      uint16_t Conn_Interval_Max,
                                                      uint16_t Latency,
                                                      uint16_t Timeout_Multiplier )
{
 800a41a:	b5b0      	push	{r4, r5, r7, lr}
 800a41c:	b0cc      	sub	sp, #304	@ 0x130
 800a41e:	af00      	add	r7, sp, #0
 800a420:	4605      	mov	r5, r0
 800a422:	460c      	mov	r4, r1
 800a424:	4610      	mov	r0, r2
 800a426:	4619      	mov	r1, r3
 800a428:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a42c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a430:	462a      	mov	r2, r5
 800a432:	801a      	strh	r2, [r3, #0]
 800a434:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a438:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a43c:	4622      	mov	r2, r4
 800a43e:	801a      	strh	r2, [r3, #0]
 800a440:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a444:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800a448:	4602      	mov	r2, r0
 800a44a:	801a      	strh	r2, [r3, #0]
 800a44c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a450:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a454:	460a      	mov	r2, r1
 800a456:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_l2cap_connection_parameter_update_req_cp0 *cp0 = (aci_l2cap_connection_parameter_update_req_cp0*)(cmd_buffer);
 800a458:	f107 0310 	add.w	r3, r7, #16
 800a45c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a460:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a464:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a468:	2200      	movs	r2, #0
 800a46a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a46c:	2300      	movs	r3, #0
 800a46e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800a472:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a476:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a47a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a47e:	8812      	ldrh	r2, [r2, #0]
 800a480:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a482:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a486:	3302      	adds	r3, #2
 800a488:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Conn_Interval_Min = Conn_Interval_Min;
 800a48c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a490:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a494:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800a498:	8812      	ldrh	r2, [r2, #0]
 800a49a:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800a49c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a4a0:	3302      	adds	r3, #2
 800a4a2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Conn_Interval_Max = Conn_Interval_Max;
 800a4a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a4aa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a4ae:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800a4b2:	8812      	ldrh	r2, [r2, #0]
 800a4b4:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 800a4b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a4ba:	3302      	adds	r3, #2
 800a4bc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Latency = Latency;
 800a4c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a4c4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a4c8:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800a4cc:	8812      	ldrh	r2, [r2, #0]
 800a4ce:	80da      	strh	r2, [r3, #6]
  index_input += 2;
 800a4d0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a4d4:	3302      	adds	r3, #2
 800a4d6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Timeout_Multiplier = Timeout_Multiplier;
 800a4da:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a4de:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 800a4e2:	811a      	strh	r2, [r3, #8]
  index_input += 2;
 800a4e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a4e8:	3302      	adds	r3, #2
 800a4ea:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a4ee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a4f2:	2218      	movs	r2, #24
 800a4f4:	2100      	movs	r1, #0
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	f000 f83e 	bl	800a578 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a4fc:	233f      	movs	r3, #63	@ 0x3f
 800a4fe:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x181;
 800a502:	f240 1381 	movw	r3, #385	@ 0x181
 800a506:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.event = 0x0F;
 800a50a:	230f      	movs	r3, #15
 800a50c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  rq.cparam = cmd_buffer;
 800a510:	f107 0310 	add.w	r3, r7, #16
 800a514:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a518:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a51c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a520:	f107 030f 	add.w	r3, r7, #15
 800a524:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a528:	2301      	movs	r3, #1
 800a52a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a52e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a532:	2100      	movs	r1, #0
 800a534:	4618      	mov	r0, r3
 800a536:	f000 faa9 	bl	800aa8c <hci_send_req>
 800a53a:	4603      	mov	r3, r0
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	da01      	bge.n	800a544 <aci_l2cap_connection_parameter_update_req+0x12a>
    return BLE_STATUS_TIMEOUT;
 800a540:	23ff      	movs	r3, #255	@ 0xff
 800a542:	e004      	b.n	800a54e <aci_l2cap_connection_parameter_update_req+0x134>
  return status;
 800a544:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a548:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a54c:	781b      	ldrb	r3, [r3, #0]
}
 800a54e:	4618      	mov	r0, r3
 800a550:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a554:	46bd      	mov	sp, r7
 800a556:	bdb0      	pop	{r4, r5, r7, pc}

0800a558 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b084      	sub	sp, #16
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	60f8      	str	r0, [r7, #12]
 800a560:	60b9      	str	r1, [r7, #8]
 800a562:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 800a564:	687a      	ldr	r2, [r7, #4]
 800a566:	68b9      	ldr	r1, [r7, #8]
 800a568:	68f8      	ldr	r0, [r7, #12]
 800a56a:	f003 ffee 	bl	800e54a <memcpy>
 800a56e:	4603      	mov	r3, r0
}
 800a570:	4618      	mov	r0, r3
 800a572:	3710      	adds	r7, #16
 800a574:	46bd      	mov	sp, r7
 800a576:	bd80      	pop	{r7, pc}

0800a578 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b084      	sub	sp, #16
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	60f8      	str	r0, [r7, #12]
 800a580:	60b9      	str	r1, [r7, #8]
 800a582:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800a584:	687a      	ldr	r2, [r7, #4]
 800a586:	68b9      	ldr	r1, [r7, #8]
 800a588:	68f8      	ldr	r0, [r7, #12]
 800a58a:	f003 ff69 	bl	800e460 <memset>
 800a58e:	4603      	mov	r3, r0
}
 800a590:	4618      	mov	r0, r3
 800a592:	3710      	adds	r7, #16
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}

0800a598 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 800a598:	b480      	push	{r7}
 800a59a:	af00      	add	r7, sp, #0
  return;
 800a59c:	bf00      	nop
}
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a4:	4770      	bx	lr

0800a5a6 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 800a5a6:	b480      	push	{r7}
 800a5a8:	af00      	add	r7, sp, #0
  return;
 800a5aa:	bf00      	nop
}
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b2:	4770      	bx	lr

0800a5b4 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 800a5b4:	b480      	push	{r7}
 800a5b6:	af00      	add	r7, sp, #0
  return;
 800a5b8:	bf00      	nop
}
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c0:	4770      	bx	lr

0800a5c2 <DIS_Init>:
__WEAK void DIS_Init( void )
{
 800a5c2:	b480      	push	{r7}
 800a5c4:	af00      	add	r7, sp, #0
  return;
 800a5c6:	bf00      	nop
}
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ce:	4770      	bx	lr

0800a5d0 <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 800a5d0:	b480      	push	{r7}
 800a5d2:	af00      	add	r7, sp, #0
  return;
 800a5d4:	bf00      	nop
}
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5dc:	4770      	bx	lr

0800a5de <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 800a5de:	b480      	push	{r7}
 800a5e0:	af00      	add	r7, sp, #0
  return;
 800a5e2:	bf00      	nop
}
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ea:	4770      	bx	lr

0800a5ec <HRS_Init>:
__WEAK void HRS_Init( void )
{
 800a5ec:	b480      	push	{r7}
 800a5ee:	af00      	add	r7, sp, #0
  return;
 800a5f0:	bf00      	nop
}
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f8:	4770      	bx	lr

0800a5fa <HTS_Init>:
__WEAK void HTS_Init( void )
{
 800a5fa:	b480      	push	{r7}
 800a5fc:	af00      	add	r7, sp, #0
  return;
 800a5fe:	bf00      	nop
}
 800a600:	46bd      	mov	sp, r7
 800a602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a606:	4770      	bx	lr

0800a608 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 800a608:	b480      	push	{r7}
 800a60a:	af00      	add	r7, sp, #0
  return;
 800a60c:	bf00      	nop
}
 800a60e:	46bd      	mov	sp, r7
 800a610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a614:	4770      	bx	lr

0800a616 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 800a616:	b480      	push	{r7}
 800a618:	af00      	add	r7, sp, #0
  return;
 800a61a:	bf00      	nop
}
 800a61c:	46bd      	mov	sp, r7
 800a61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a622:	4770      	bx	lr

0800a624 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 800a624:	b480      	push	{r7}
 800a626:	af00      	add	r7, sp, #0
  return;
 800a628:	bf00      	nop
}
 800a62a:	46bd      	mov	sp, r7
 800a62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a630:	4770      	bx	lr

0800a632 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 800a632:	b480      	push	{r7}
 800a634:	af00      	add	r7, sp, #0
  return;
 800a636:	bf00      	nop
}
 800a638:	46bd      	mov	sp, r7
 800a63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63e:	4770      	bx	lr

0800a640 <ZDD_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
  return;
}
__WEAK void ZDD_STM_Init( void )
{
 800a640:	b480      	push	{r7}
 800a642:	af00      	add	r7, sp, #0
  return;
 800a644:	bf00      	nop
}
 800a646:	46bd      	mov	sp, r7
 800a648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64c:	4770      	bx	lr

0800a64e <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 800a64e:	b480      	push	{r7}
 800a650:	af00      	add	r7, sp, #0
  return;
 800a652:	bf00      	nop
}
 800a654:	46bd      	mov	sp, r7
 800a656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65a:	4770      	bx	lr

0800a65c <MESH_Init>:
__WEAK void MESH_Init( void )
{
 800a65c:	b480      	push	{r7}
 800a65e:	af00      	add	r7, sp, #0
  return;
 800a660:	bf00      	nop
}
 800a662:	46bd      	mov	sp, r7
 800a664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a668:	4770      	bx	lr

0800a66a <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 800a66a:	b480      	push	{r7}
 800a66c:	af00      	add	r7, sp, #0
  return;
 800a66e:	bf00      	nop
}
 800a670:	46bd      	mov	sp, r7
 800a672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a676:	4770      	bx	lr

0800a678 <SVCCTL_InitCustomSvc>:
__WEAK void SVCCTL_InitCustomSvc( void )
{
 800a678:	b480      	push	{r7}
 800a67a:	af00      	add	r7, sp, #0
  return;
 800a67c:	bf00      	nop
}
 800a67e:	46bd      	mov	sp, r7
 800a680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a684:	4770      	bx	lr
	...

0800a688 <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800a68c:	4b04      	ldr	r3, [pc, #16]	@ (800a6a0 <SVCCTL_Init+0x18>)
 800a68e:	2200      	movs	r2, #0
 800a690:	711a      	strb	r2, [r3, #4]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800a692:	4b04      	ldr	r3, [pc, #16]	@ (800a6a4 <SVCCTL_Init+0x1c>)
 800a694:	2200      	movs	r2, #0
 800a696:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800a698:	f000 f806 	bl	800a6a8 <SVCCTL_SvcInit>

  return;
 800a69c:	bf00      	nop
}
 800a69e:	bd80      	pop	{r7, pc}
 800a6a0:	20000088 	.word	0x20000088
 800a6a4:	20000090 	.word	0x20000090

0800a6a8 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 800a6a8:	b580      	push	{r7, lr}
 800a6aa:	af00      	add	r7, sp, #0
  BAS_Init();
 800a6ac:	f7ff ff74 	bl	800a598 <BAS_Init>

  BLS_Init();
 800a6b0:	f7ff ff79 	bl	800a5a6 <BLS_Init>

  CRS_STM_Init();
 800a6b4:	f7ff ff7e 	bl	800a5b4 <CRS_STM_Init>

  DIS_Init();
 800a6b8:	f7ff ff83 	bl	800a5c2 <DIS_Init>

  EDS_STM_Init();
 800a6bc:	f7ff ff88 	bl	800a5d0 <EDS_STM_Init>

  HIDS_Init();
 800a6c0:	f7ff ff8d 	bl	800a5de <HIDS_Init>

  HRS_Init();
 800a6c4:	f7ff ff92 	bl	800a5ec <HRS_Init>

  HTS_Init();
 800a6c8:	f7ff ff97 	bl	800a5fa <HTS_Init>

  IAS_Init();
 800a6cc:	f7ff ff9c 	bl	800a608 <IAS_Init>

  LLS_Init();
 800a6d0:	f7ff ffa1 	bl	800a616 <LLS_Init>

  TPS_Init();
 800a6d4:	f7ff ffa6 	bl	800a624 <TPS_Init>

  MOTENV_STM_Init();
 800a6d8:	f7ff ffab 	bl	800a632 <MOTENV_STM_Init>


  //P2PS_STM_Init();
  Hermes_App_Init();
 800a6dc:	f001 fd3c 	bl	800c158 <Hermes_App_Init>

  ZDD_STM_Init();
 800a6e0:	f7ff ffae 	bl	800a640 <ZDD_STM_Init>

  OTAS_STM_Init();
 800a6e4:	f7ff ffb3 	bl	800a64e <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 800a6e8:	f7ff ffbf 	bl	800a66a <BVOPUS_STM_Init>

  MESH_Init();
 800a6ec:	f7ff ffb6 	bl	800a65c <MESH_Init>

  SVCCTL_InitCustomSvc();
 800a6f0:	f7ff ffc2 	bl	800a678 <SVCCTL_InitCustomSvc>
  
  return;
 800a6f4:	bf00      	nop
}
 800a6f6:	bd80      	pop	{r7, pc}

0800a6f8 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 800a6f8:	b480      	push	{r7}
 800a6fa:	b083      	sub	sp, #12
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800a700:	4b09      	ldr	r3, [pc, #36]	@ (800a728 <SVCCTL_RegisterSvcHandler+0x30>)
 800a702:	791b      	ldrb	r3, [r3, #4]
 800a704:	4619      	mov	r1, r3
 800a706:	4a08      	ldr	r2, [pc, #32]	@ (800a728 <SVCCTL_RegisterSvcHandler+0x30>)
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800a70e:	4b06      	ldr	r3, [pc, #24]	@ (800a728 <SVCCTL_RegisterSvcHandler+0x30>)
 800a710:	791b      	ldrb	r3, [r3, #4]
 800a712:	3301      	adds	r3, #1
 800a714:	b2da      	uxtb	r2, r3
 800a716:	4b04      	ldr	r3, [pc, #16]	@ (800a728 <SVCCTL_RegisterSvcHandler+0x30>)
 800a718:	711a      	strb	r2, [r3, #4]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 800a71a:	bf00      	nop
}
 800a71c:	370c      	adds	r7, #12
 800a71e:	46bd      	mov	sp, r7
 800a720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a724:	4770      	bx	lr
 800a726:	bf00      	nop
 800a728:	20000088 	.word	0x20000088

0800a72c <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b086      	sub	sp, #24
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	3301      	adds	r3, #1
 800a738:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800a73a:	2300      	movs	r3, #0
 800a73c:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 800a73e:	693b      	ldr	r3, [r7, #16]
 800a740:	781b      	ldrb	r3, [r3, #0]
 800a742:	2bff      	cmp	r3, #255	@ 0xff
 800a744:	d125      	bne.n	800a792 <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800a746:	693b      	ldr	r3, [r7, #16]
 800a748:	3302      	adds	r3, #2
 800a74a:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	881b      	ldrh	r3, [r3, #0]
 800a750:	b29b      	uxth	r3, r3
 800a752:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a756:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a75a:	d118      	bne.n	800a78e <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800a75c:	2300      	movs	r3, #0
 800a75e:	757b      	strb	r3, [r7, #21]
 800a760:	e00d      	b.n	800a77e <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800a762:	7d7b      	ldrb	r3, [r7, #21]
 800a764:	4a1a      	ldr	r2, [pc, #104]	@ (800a7d0 <SVCCTL_UserEvtRx+0xa4>)
 800a766:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a76a:	6878      	ldr	r0, [r7, #4]
 800a76c:	4798      	blx	r3
 800a76e:	4603      	mov	r3, r0
 800a770:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 800a772:	7dfb      	ldrb	r3, [r7, #23]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d108      	bne.n	800a78a <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800a778:	7d7b      	ldrb	r3, [r7, #21]
 800a77a:	3301      	adds	r3, #1
 800a77c:	757b      	strb	r3, [r7, #21]
 800a77e:	4b14      	ldr	r3, [pc, #80]	@ (800a7d0 <SVCCTL_UserEvtRx+0xa4>)
 800a780:	791b      	ldrb	r3, [r3, #4]
 800a782:	7d7a      	ldrb	r2, [r7, #21]
 800a784:	429a      	cmp	r2, r3
 800a786:	d3ec      	bcc.n	800a762 <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 800a788:	e002      	b.n	800a790 <SVCCTL_UserEvtRx+0x64>
              break;
 800a78a:	bf00      	nop
          break;
 800a78c:	e000      	b.n	800a790 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 800a78e:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800a790:	e000      	b.n	800a794 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 800a792:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 800a794:	7dfb      	ldrb	r3, [r7, #23]
 800a796:	2b02      	cmp	r3, #2
 800a798:	d00f      	beq.n	800a7ba <SVCCTL_UserEvtRx+0x8e>
 800a79a:	2b02      	cmp	r3, #2
 800a79c:	dc10      	bgt.n	800a7c0 <SVCCTL_UserEvtRx+0x94>
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d002      	beq.n	800a7a8 <SVCCTL_UserEvtRx+0x7c>
 800a7a2:	2b01      	cmp	r3, #1
 800a7a4:	d006      	beq.n	800a7b4 <SVCCTL_UserEvtRx+0x88>
 800a7a6:	e00b      	b.n	800a7c0 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800a7a8:	6878      	ldr	r0, [r7, #4]
 800a7aa:	f001 ff19 	bl	800c5e0 <SVCCTL_App_Notification>
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	75bb      	strb	r3, [r7, #22]
      break;
 800a7b2:	e008      	b.n	800a7c6 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	75bb      	strb	r3, [r7, #22]
      break;
 800a7b8:	e005      	b.n	800a7c6 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	75bb      	strb	r3, [r7, #22]
      break;
 800a7be:	e002      	b.n	800a7c6 <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 800a7c0:	2301      	movs	r3, #1
 800a7c2:	75bb      	strb	r3, [r7, #22]
      break;
 800a7c4:	bf00      	nop
  }

  return (return_status);
 800a7c6:	7dbb      	ldrb	r3, [r7, #22]
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	3718      	adds	r7, #24
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	bd80      	pop	{r7, pc}
 800a7d0:	20000088 	.word	0x20000088

0800a7d4 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b088      	sub	sp, #32
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800a7dc:	f107 030c 	add.w	r3, r7, #12
 800a7e0:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 800a7e8:	69fb      	ldr	r3, [r7, #28]
 800a7ea:	212e      	movs	r1, #46	@ 0x2e
 800a7ec:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 800a7f0:	f000 fae8 	bl	800adc4 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800a7f4:	69fb      	ldr	r3, [r7, #28]
 800a7f6:	330b      	adds	r3, #11
 800a7f8:	78db      	ldrb	r3, [r3, #3]
}
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	3720      	adds	r7, #32
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}

0800a802 <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800a802:	b580      	push	{r7, lr}
 800a804:	b088      	sub	sp, #32
 800a806:	af00      	add	r7, sp, #0
 800a808:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800a80a:	f107 030c 	add.w	r3, r7, #12
 800a80e:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800a816:	69fb      	ldr	r3, [r7, #28]
 800a818:	210f      	movs	r1, #15
 800a81a:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 800a81e:	f000 fad1 	bl	800adc4 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800a822:	69fb      	ldr	r3, [r7, #28]
 800a824:	330b      	adds	r3, #11
 800a826:	78db      	ldrb	r3, [r3, #3]
}
 800a828:	4618      	mov	r0, r3
 800a82a:	3720      	adds	r7, #32
 800a82c:	46bd      	mov	sp, r7
 800a82e:	bd80      	pop	{r7, pc}

0800a830 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 800a830:	b580      	push	{r7, lr}
 800a832:	b088      	sub	sp, #32
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800a838:	f107 030c 	add.w	r3, r7, #12
 800a83c:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 800a83e:	69fb      	ldr	r3, [r7, #28]
 800a840:	687a      	ldr	r2, [r7, #4]
 800a842:	2110      	movs	r1, #16
 800a844:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 800a848:	f000 fabc 	bl	800adc4 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800a84c:	69fb      	ldr	r3, [r7, #28]
 800a84e:	330b      	adds	r3, #11
 800a850:	78db      	ldrb	r3, [r3, #3]
}
 800a852:	4618      	mov	r0, r3
 800a854:	3720      	adds	r7, #32
 800a856:	46bd      	mov	sp, r7
 800a858:	bd80      	pop	{r7, pc}
	...

0800a85c <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 800a85c:	b480      	push	{r7}
 800a85e:	b08b      	sub	sp, #44	@ 0x2c
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 800a864:	2300      	movs	r3, #0
 800a866:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 800a868:	2300      	movs	r3, #0
 800a86a:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 800a86c:	2300      	movs	r3, #0
 800a86e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 800a870:	2300      	movs	r3, #0
 800a872:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 800a874:	2300      	movs	r3, #0
 800a876:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 800a878:	2300      	movs	r3, #0
 800a87a:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 800a87c:	2300      	movs	r3, #0
 800a87e:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 800a880:	2300      	movs	r3, #0
 800a882:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800a884:	4b4a      	ldr	r3, [pc, #296]	@ (800a9b0 <SHCI_GetWirelessFwInfo+0x154>)
 800a886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a888:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800a88c:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800a88e:	693b      	ldr	r3, [r7, #16]
 800a890:	009b      	lsls	r3, r3, #2
 800a892:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800a896:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	4a44      	ldr	r2, [pc, #272]	@ (800a9b4 <SHCI_GetWirelessFwInfo+0x158>)
 800a8a4:	4293      	cmp	r3, r2
 800a8a6:	d10f      	bne.n	800a8c8 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800a8a8:	68bb      	ldr	r3, [r7, #8]
 800a8aa:	695b      	ldr	r3, [r3, #20]
 800a8ac:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800a8ae:	68bb      	ldr	r3, [r7, #8]
 800a8b0:	699b      	ldr	r3, [r3, #24]
 800a8b2:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800a8b4:	68bb      	ldr	r3, [r7, #8]
 800a8b6:	69db      	ldr	r3, [r3, #28]
 800a8b8:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800a8ba:	68bb      	ldr	r3, [r7, #8]
 800a8bc:	68db      	ldr	r3, [r3, #12]
 800a8be:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	691b      	ldr	r3, [r3, #16]
 800a8c4:	617b      	str	r3, [r7, #20]
 800a8c6:	e01a      	b.n	800a8fe <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800a8c8:	693b      	ldr	r3, [r7, #16]
 800a8ca:	009b      	lsls	r3, r3, #2
 800a8cc:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800a8d0:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800a8d4:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	691b      	ldr	r3, [r3, #16]
 800a8dc:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	695b      	ldr	r3, [r3, #20]
 800a8e4:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	699b      	ldr	r3, [r3, #24]
 800a8ec:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	685b      	ldr	r3, [r3, #4]
 800a8f4:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	689b      	ldr	r3, [r3, #8]
 800a8fc:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800a8fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a900:	0e1b      	lsrs	r3, r3, #24
 800a902:	b2da      	uxtb	r2, r3
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800a908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a90a:	0c1b      	lsrs	r3, r3, #16
 800a90c:	b2da      	uxtb	r2, r3
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800a912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a914:	0a1b      	lsrs	r3, r3, #8
 800a916:	b2da      	uxtb	r2, r3
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800a91c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a91e:	091b      	lsrs	r3, r3, #4
 800a920:	b2db      	uxtb	r3, r3
 800a922:	f003 030f 	and.w	r3, r3, #15
 800a926:	b2da      	uxtb	r2, r3
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800a92c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a92e:	b2db      	uxtb	r3, r3
 800a930:	f003 030f 	and.w	r3, r3, #15
 800a934:	b2da      	uxtb	r2, r3
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800a93a:	6a3b      	ldr	r3, [r7, #32]
 800a93c:	0e1b      	lsrs	r3, r3, #24
 800a93e:	b2da      	uxtb	r2, r3
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800a944:	6a3b      	ldr	r3, [r7, #32]
 800a946:	0c1b      	lsrs	r3, r3, #16
 800a948:	b2da      	uxtb	r2, r3
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800a94e:	6a3b      	ldr	r3, [r7, #32]
 800a950:	0a1b      	lsrs	r3, r3, #8
 800a952:	b2da      	uxtb	r2, r3
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800a958:	6a3b      	ldr	r3, [r7, #32]
 800a95a:	b2da      	uxtb	r2, r3
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800a960:	69fb      	ldr	r3, [r7, #28]
 800a962:	b2da      	uxtb	r2, r3
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800a968:	69bb      	ldr	r3, [r7, #24]
 800a96a:	0e1b      	lsrs	r3, r3, #24
 800a96c:	b2da      	uxtb	r2, r3
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800a972:	69bb      	ldr	r3, [r7, #24]
 800a974:	0c1b      	lsrs	r3, r3, #16
 800a976:	b2da      	uxtb	r2, r3
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800a97c:	69bb      	ldr	r3, [r7, #24]
 800a97e:	0a1b      	lsrs	r3, r3, #8
 800a980:	b2da      	uxtb	r2, r3
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800a986:	697b      	ldr	r3, [r7, #20]
 800a988:	0e1b      	lsrs	r3, r3, #24
 800a98a:	b2da      	uxtb	r2, r3
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800a990:	697b      	ldr	r3, [r7, #20]
 800a992:	0c1b      	lsrs	r3, r3, #16
 800a994:	b2da      	uxtb	r2, r3
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800a99a:	697b      	ldr	r3, [r7, #20]
 800a99c:	b2da      	uxtb	r2, r3
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800a9a2:	2300      	movs	r3, #0
}
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	372c      	adds	r7, #44	@ 0x2c
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ae:	4770      	bx	lr
 800a9b0:	58004000 	.word	0x58004000
 800a9b4:	a94656b9 	.word	0xa94656b9

0800a9b8 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800a9b8:	b580      	push	{r7, lr}
 800a9ba:	b082      	sub	sp, #8
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	6078      	str	r0, [r7, #4]
 800a9c0:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	685b      	ldr	r3, [r3, #4]
 800a9c6:	4a08      	ldr	r2, [pc, #32]	@ (800a9e8 <hci_init+0x30>)
 800a9c8:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800a9ca:	4a08      	ldr	r2, [pc, #32]	@ (800a9ec <hci_init+0x34>)
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800a9d0:	4806      	ldr	r0, [pc, #24]	@ (800a9ec <hci_init+0x34>)
 800a9d2:	f000 f979 	bl	800acc8 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800a9d6:	683b      	ldr	r3, [r7, #0]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	4618      	mov	r0, r3
 800a9dc:	f000 f8da 	bl	800ab94 <TlInit>

  return;
 800a9e0:	bf00      	nop
}
 800a9e2:	3708      	adds	r7, #8
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	bd80      	pop	{r7, pc}
 800a9e8:	20000454 	.word	0x20000454
 800a9ec:	2000042c 	.word	0x2000042c

0800a9f0 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b084      	sub	sp, #16
 800a9f4:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800a9f6:	4822      	ldr	r0, [pc, #136]	@ (800aa80 <hci_user_evt_proc+0x90>)
 800a9f8:	f000 fdd2 	bl	800b5a0 <LST_is_empty>
 800a9fc:	4603      	mov	r3, r0
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d12b      	bne.n	800aa5a <hci_user_evt_proc+0x6a>
 800aa02:	4b20      	ldr	r3, [pc, #128]	@ (800aa84 <hci_user_evt_proc+0x94>)
 800aa04:	781b      	ldrb	r3, [r3, #0]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d027      	beq.n	800aa5a <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800aa0a:	f107 030c 	add.w	r3, r7, #12
 800aa0e:	4619      	mov	r1, r3
 800aa10:	481b      	ldr	r0, [pc, #108]	@ (800aa80 <hci_user_evt_proc+0x90>)
 800aa12:	f000 fe54 	bl	800b6be <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800aa16:	4b1c      	ldr	r3, [pc, #112]	@ (800aa88 <hci_user_evt_proc+0x98>)
 800aa18:	69db      	ldr	r3, [r3, #28]
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d00c      	beq.n	800aa38 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800aa22:	2301      	movs	r3, #1
 800aa24:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800aa26:	4b18      	ldr	r3, [pc, #96]	@ (800aa88 <hci_user_evt_proc+0x98>)
 800aa28:	69db      	ldr	r3, [r3, #28]
 800aa2a:	1d3a      	adds	r2, r7, #4
 800aa2c:	4610      	mov	r0, r2
 800aa2e:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800aa30:	793a      	ldrb	r2, [r7, #4]
 800aa32:	4b14      	ldr	r3, [pc, #80]	@ (800aa84 <hci_user_evt_proc+0x94>)
 800aa34:	701a      	strb	r2, [r3, #0]
 800aa36:	e002      	b.n	800aa3e <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800aa38:	4b12      	ldr	r3, [pc, #72]	@ (800aa84 <hci_user_evt_proc+0x94>)
 800aa3a:	2201      	movs	r2, #1
 800aa3c:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800aa3e:	4b11      	ldr	r3, [pc, #68]	@ (800aa84 <hci_user_evt_proc+0x94>)
 800aa40:	781b      	ldrb	r3, [r3, #0]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d004      	beq.n	800aa50 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	4618      	mov	r0, r3
 800aa4a:	f000 fc0d 	bl	800b268 <TL_MM_EvtDone>
 800aa4e:	e004      	b.n	800aa5a <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	4619      	mov	r1, r3
 800aa54:	480a      	ldr	r0, [pc, #40]	@ (800aa80 <hci_user_evt_proc+0x90>)
 800aa56:	f000 fdc5 	bl	800b5e4 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800aa5a:	4809      	ldr	r0, [pc, #36]	@ (800aa80 <hci_user_evt_proc+0x90>)
 800aa5c:	f000 fda0 	bl	800b5a0 <LST_is_empty>
 800aa60:	4603      	mov	r3, r0
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d107      	bne.n	800aa76 <hci_user_evt_proc+0x86>
 800aa66:	4b07      	ldr	r3, [pc, #28]	@ (800aa84 <hci_user_evt_proc+0x94>)
 800aa68:	781b      	ldrb	r3, [r3, #0]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d003      	beq.n	800aa76 <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800aa6e:	4804      	ldr	r0, [pc, #16]	@ (800aa80 <hci_user_evt_proc+0x90>)
 800aa70:	f002 fbf0 	bl	800d254 <hci_notify_asynch_evt>
  }


  return;
 800aa74:	bf00      	nop
 800aa76:	bf00      	nop
}
 800aa78:	3710      	adds	r7, #16
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	bd80      	pop	{r7, pc}
 800aa7e:	bf00      	nop
 800aa80:	20000098 	.word	0x20000098
 800aa84:	200000a4 	.word	0x200000a4
 800aa88:	2000042c 	.word	0x2000042c

0800aa8c <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b088      	sub	sp, #32
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	6078      	str	r0, [r7, #4]
 800aa94:	460b      	mov	r3, r1
 800aa96:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800aa98:	2000      	movs	r0, #0
 800aa9a:	f000 f8d1 	bl	800ac40 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	885b      	ldrh	r3, [r3, #2]
 800aaa6:	b21b      	sxth	r3, r3
 800aaa8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aaac:	b21a      	sxth	r2, r3
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	881b      	ldrh	r3, [r3, #0]
 800aab2:	029b      	lsls	r3, r3, #10
 800aab4:	b21b      	sxth	r3, r3
 800aab6:	4313      	orrs	r3, r2
 800aab8:	b21b      	sxth	r3, r3
 800aaba:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 800aabc:	4b33      	ldr	r3, [pc, #204]	@ (800ab8c <hci_send_req+0x100>)
 800aabe:	2201      	movs	r2, #1
 800aac0:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	68db      	ldr	r3, [r3, #12]
 800aac6:	b2d9      	uxtb	r1, r3
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	689a      	ldr	r2, [r3, #8]
 800aacc:	8bbb      	ldrh	r3, [r7, #28]
 800aace:	4618      	mov	r0, r3
 800aad0:	f000 f890 	bl	800abf4 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800aad4:	e04e      	b.n	800ab74 <hci_send_req+0xe8>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800aad6:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800aada:	f002 fbd2 	bl	800d282 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800aade:	e043      	b.n	800ab68 <hci_send_req+0xdc>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800aae0:	f107 030c 	add.w	r3, r7, #12
 800aae4:	4619      	mov	r1, r3
 800aae6:	482a      	ldr	r0, [pc, #168]	@ (800ab90 <hci_send_req+0x104>)
 800aae8:	f000 fde9 	bl	800b6be <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	7a5b      	ldrb	r3, [r3, #9]
 800aaf0:	2b0f      	cmp	r3, #15
 800aaf2:	d114      	bne.n	800ab1e <hci_send_req+0x92>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	330b      	adds	r3, #11
 800aaf8:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800aafa:	693b      	ldr	r3, [r7, #16]
 800aafc:	885b      	ldrh	r3, [r3, #2]
 800aafe:	b29b      	uxth	r3, r3
 800ab00:	8bba      	ldrh	r2, [r7, #28]
 800ab02:	429a      	cmp	r2, r3
 800ab04:	d104      	bne.n	800ab10 <hci_send_req+0x84>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	691b      	ldr	r3, [r3, #16]
 800ab0a:	693a      	ldr	r2, [r7, #16]
 800ab0c:	7812      	ldrb	r2, [r2, #0]
 800ab0e:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800ab10:	693b      	ldr	r3, [r7, #16]
 800ab12:	785b      	ldrb	r3, [r3, #1]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d027      	beq.n	800ab68 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800ab18:	2301      	movs	r3, #1
 800ab1a:	77fb      	strb	r3, [r7, #31]
 800ab1c:	e024      	b.n	800ab68 <hci_send_req+0xdc>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	330b      	adds	r3, #11
 800ab22:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800ab24:	69bb      	ldr	r3, [r7, #24]
 800ab26:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800ab2a:	b29b      	uxth	r3, r3
 800ab2c:	8bba      	ldrh	r2, [r7, #28]
 800ab2e:	429a      	cmp	r2, r3
 800ab30:	d114      	bne.n	800ab5c <hci_send_req+0xd0>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	7a9b      	ldrb	r3, [r3, #10]
 800ab36:	3b03      	subs	r3, #3
 800ab38:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	695a      	ldr	r2, [r3, #20]
 800ab3e:	7dfb      	ldrb	r3, [r7, #23]
 800ab40:	429a      	cmp	r2, r3
 800ab42:	bfa8      	it	ge
 800ab44:	461a      	movge	r2, r3
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	6918      	ldr	r0, [r3, #16]
 800ab4e:	69bb      	ldr	r3, [r7, #24]
 800ab50:	1cd9      	adds	r1, r3, #3
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	695b      	ldr	r3, [r3, #20]
 800ab56:	461a      	mov	r2, r3
 800ab58:	f003 fcf7 	bl	800e54a <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800ab5c:	69bb      	ldr	r3, [r7, #24]
 800ab5e:	781b      	ldrb	r3, [r3, #0]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d001      	beq.n	800ab68 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800ab64:	2301      	movs	r3, #1
 800ab66:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800ab68:	4809      	ldr	r0, [pc, #36]	@ (800ab90 <hci_send_req+0x104>)
 800ab6a:	f000 fd19 	bl	800b5a0 <LST_is_empty>
 800ab6e:	4603      	mov	r3, r0
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d0b5      	beq.n	800aae0 <hci_send_req+0x54>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800ab74:	7ffb      	ldrb	r3, [r7, #31]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d0ad      	beq.n	800aad6 <hci_send_req+0x4a>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800ab7a:	2001      	movs	r0, #1
 800ab7c:	f000 f860 	bl	800ac40 <NotifyCmdStatus>

  return 0;
 800ab80:	2300      	movs	r3, #0
}
 800ab82:	4618      	mov	r0, r3
 800ab84:	3720      	adds	r7, #32
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd80      	pop	{r7, pc}
 800ab8a:	bf00      	nop
 800ab8c:	20000458 	.word	0x20000458
 800ab90:	2000044c 	.word	0x2000044c

0800ab94 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b086      	sub	sp, #24
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800ab9c:	480f      	ldr	r0, [pc, #60]	@ (800abdc <TlInit+0x48>)
 800ab9e:	f000 fcef 	bl	800b580 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800aba2:	4a0f      	ldr	r2, [pc, #60]	@ (800abe0 <TlInit+0x4c>)
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800aba8:	480e      	ldr	r0, [pc, #56]	@ (800abe4 <TlInit+0x50>)
 800abaa:	f000 fce9 	bl	800b580 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800abae:	4b0e      	ldr	r3, [pc, #56]	@ (800abe8 <TlInit+0x54>)
 800abb0:	2201      	movs	r2, #1
 800abb2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800abb4:	4b0d      	ldr	r3, [pc, #52]	@ (800abec <TlInit+0x58>)
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d00a      	beq.n	800abd2 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800abc0:	4b0b      	ldr	r3, [pc, #44]	@ (800abf0 <TlInit+0x5c>)
 800abc2:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800abc4:	4b09      	ldr	r3, [pc, #36]	@ (800abec <TlInit+0x58>)
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	f107 0208 	add.w	r2, r7, #8
 800abcc:	4610      	mov	r0, r2
 800abce:	4798      	blx	r3
  }

  return;
 800abd0:	bf00      	nop
 800abd2:	bf00      	nop
}
 800abd4:	3718      	adds	r7, #24
 800abd6:	46bd      	mov	sp, r7
 800abd8:	bd80      	pop	{r7, pc}
 800abda:	bf00      	nop
 800abdc:	2000044c 	.word	0x2000044c
 800abe0:	200000a0 	.word	0x200000a0
 800abe4:	20000098 	.word	0x20000098
 800abe8:	200000a4 	.word	0x200000a4
 800abec:	2000042c 	.word	0x2000042c
 800abf0:	0800ac81 	.word	0x0800ac81

0800abf4 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b082      	sub	sp, #8
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	4603      	mov	r3, r0
 800abfc:	603a      	str	r2, [r7, #0]
 800abfe:	80fb      	strh	r3, [r7, #6]
 800ac00:	460b      	mov	r3, r1
 800ac02:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800ac04:	4b0c      	ldr	r3, [pc, #48]	@ (800ac38 <SendCmd+0x44>)
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	88fa      	ldrh	r2, [r7, #6]
 800ac0a:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800ac0e:	4b0a      	ldr	r3, [pc, #40]	@ (800ac38 <SendCmd+0x44>)
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	797a      	ldrb	r2, [r7, #5]
 800ac14:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800ac16:	4b08      	ldr	r3, [pc, #32]	@ (800ac38 <SendCmd+0x44>)
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	330c      	adds	r3, #12
 800ac1c:	797a      	ldrb	r2, [r7, #5]
 800ac1e:	6839      	ldr	r1, [r7, #0]
 800ac20:	4618      	mov	r0, r3
 800ac22:	f003 fc92 	bl	800e54a <memcpy>

  hciContext.io.Send(0,0);
 800ac26:	4b05      	ldr	r3, [pc, #20]	@ (800ac3c <SendCmd+0x48>)
 800ac28:	691b      	ldr	r3, [r3, #16]
 800ac2a:	2100      	movs	r1, #0
 800ac2c:	2000      	movs	r0, #0
 800ac2e:	4798      	blx	r3

  return;
 800ac30:	bf00      	nop
}
 800ac32:	3708      	adds	r7, #8
 800ac34:	46bd      	mov	sp, r7
 800ac36:	bd80      	pop	{r7, pc}
 800ac38:	200000a0 	.word	0x200000a0
 800ac3c:	2000042c 	.word	0x2000042c

0800ac40 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b082      	sub	sp, #8
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	4603      	mov	r3, r0
 800ac48:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800ac4a:	79fb      	ldrb	r3, [r7, #7]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d108      	bne.n	800ac62 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800ac50:	4b0a      	ldr	r3, [pc, #40]	@ (800ac7c <NotifyCmdStatus+0x3c>)
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d00d      	beq.n	800ac74 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800ac58:	4b08      	ldr	r3, [pc, #32]	@ (800ac7c <NotifyCmdStatus+0x3c>)
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	2000      	movs	r0, #0
 800ac5e:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800ac60:	e008      	b.n	800ac74 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800ac62:	4b06      	ldr	r3, [pc, #24]	@ (800ac7c <NotifyCmdStatus+0x3c>)
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d004      	beq.n	800ac74 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800ac6a:	4b04      	ldr	r3, [pc, #16]	@ (800ac7c <NotifyCmdStatus+0x3c>)
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	2001      	movs	r0, #1
 800ac70:	4798      	blx	r3
  return;
 800ac72:	bf00      	nop
 800ac74:	bf00      	nop
}
 800ac76:	3708      	adds	r7, #8
 800ac78:	46bd      	mov	sp, r7
 800ac7a:	bd80      	pop	{r7, pc}
 800ac7c:	20000454 	.word	0x20000454

0800ac80 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b082      	sub	sp, #8
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	7a5b      	ldrb	r3, [r3, #9]
 800ac8c:	2b0f      	cmp	r3, #15
 800ac8e:	d003      	beq.n	800ac98 <TlEvtReceived+0x18>
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	7a5b      	ldrb	r3, [r3, #9]
 800ac94:	2b0e      	cmp	r3, #14
 800ac96:	d107      	bne.n	800aca8 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800ac98:	6879      	ldr	r1, [r7, #4]
 800ac9a:	4809      	ldr	r0, [pc, #36]	@ (800acc0 <TlEvtReceived+0x40>)
 800ac9c:	f000 fcc8 	bl	800b630 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800aca0:	2000      	movs	r0, #0
 800aca2:	f002 fae3 	bl	800d26c <hci_cmd_resp_release>
 800aca6:	e006      	b.n	800acb6 <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800aca8:	6879      	ldr	r1, [r7, #4]
 800acaa:	4806      	ldr	r0, [pc, #24]	@ (800acc4 <TlEvtReceived+0x44>)
 800acac:	f000 fcc0 	bl	800b630 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800acb0:	4804      	ldr	r0, [pc, #16]	@ (800acc4 <TlEvtReceived+0x44>)
 800acb2:	f002 facf 	bl	800d254 <hci_notify_asynch_evt>
  }

  return;
 800acb6:	bf00      	nop
}
 800acb8:	3708      	adds	r7, #8
 800acba:	46bd      	mov	sp, r7
 800acbc:	bd80      	pop	{r7, pc}
 800acbe:	bf00      	nop
 800acc0:	2000044c 	.word	0x2000044c
 800acc4:	20000098 	.word	0x20000098

0800acc8 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800acc8:	b480      	push	{r7}
 800acca:	b083      	sub	sp, #12
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	4a05      	ldr	r2, [pc, #20]	@ (800ace8 <hci_register_io_bus+0x20>)
 800acd4:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	4a04      	ldr	r2, [pc, #16]	@ (800acec <hci_register_io_bus+0x24>)
 800acda:	611a      	str	r2, [r3, #16]

  return;
 800acdc:	bf00      	nop
}
 800acde:	370c      	adds	r7, #12
 800ace0:	46bd      	mov	sp, r7
 800ace2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace6:	4770      	bx	lr
 800ace8:	0800afe1 	.word	0x0800afe1
 800acec:	0800b049 	.word	0x0800b049

0800acf0 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b082      	sub	sp, #8
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
 800acf8:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800acfa:	683b      	ldr	r3, [r7, #0]
 800acfc:	685b      	ldr	r3, [r3, #4]
 800acfe:	4a08      	ldr	r2, [pc, #32]	@ (800ad20 <shci_init+0x30>)
 800ad00:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800ad02:	4a08      	ldr	r2, [pc, #32]	@ (800ad24 <shci_init+0x34>)
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800ad08:	4806      	ldr	r0, [pc, #24]	@ (800ad24 <shci_init+0x34>)
 800ad0a:	f000 f915 	bl	800af38 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	4618      	mov	r0, r3
 800ad14:	f000 f898 	bl	800ae48 <TlInit>

  return;
 800ad18:	bf00      	nop
}
 800ad1a:	3708      	adds	r7, #8
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	bd80      	pop	{r7, pc}
 800ad20:	2000047c 	.word	0x2000047c
 800ad24:	2000045c 	.word	0x2000045c

0800ad28 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b084      	sub	sp, #16
 800ad2c:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800ad2e:	4822      	ldr	r0, [pc, #136]	@ (800adb8 <shci_user_evt_proc+0x90>)
 800ad30:	f000 fc36 	bl	800b5a0 <LST_is_empty>
 800ad34:	4603      	mov	r3, r0
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d12b      	bne.n	800ad92 <shci_user_evt_proc+0x6a>
 800ad3a:	4b20      	ldr	r3, [pc, #128]	@ (800adbc <shci_user_evt_proc+0x94>)
 800ad3c:	781b      	ldrb	r3, [r3, #0]
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d027      	beq.n	800ad92 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800ad42:	f107 030c 	add.w	r3, r7, #12
 800ad46:	4619      	mov	r1, r3
 800ad48:	481b      	ldr	r0, [pc, #108]	@ (800adb8 <shci_user_evt_proc+0x90>)
 800ad4a:	f000 fcb8 	bl	800b6be <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800ad4e:	4b1c      	ldr	r3, [pc, #112]	@ (800adc0 <shci_user_evt_proc+0x98>)
 800ad50:	69db      	ldr	r3, [r3, #28]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d00c      	beq.n	800ad70 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800ad5e:	4b18      	ldr	r3, [pc, #96]	@ (800adc0 <shci_user_evt_proc+0x98>)
 800ad60:	69db      	ldr	r3, [r3, #28]
 800ad62:	1d3a      	adds	r2, r7, #4
 800ad64:	4610      	mov	r0, r2
 800ad66:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800ad68:	793a      	ldrb	r2, [r7, #4]
 800ad6a:	4b14      	ldr	r3, [pc, #80]	@ (800adbc <shci_user_evt_proc+0x94>)
 800ad6c:	701a      	strb	r2, [r3, #0]
 800ad6e:	e002      	b.n	800ad76 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800ad70:	4b12      	ldr	r3, [pc, #72]	@ (800adbc <shci_user_evt_proc+0x94>)
 800ad72:	2201      	movs	r2, #1
 800ad74:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800ad76:	4b11      	ldr	r3, [pc, #68]	@ (800adbc <shci_user_evt_proc+0x94>)
 800ad78:	781b      	ldrb	r3, [r3, #0]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d004      	beq.n	800ad88 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	4618      	mov	r0, r3
 800ad82:	f000 fa71 	bl	800b268 <TL_MM_EvtDone>
 800ad86:	e004      	b.n	800ad92 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	4619      	mov	r1, r3
 800ad8c:	480a      	ldr	r0, [pc, #40]	@ (800adb8 <shci_user_evt_proc+0x90>)
 800ad8e:	f000 fc29 	bl	800b5e4 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800ad92:	4809      	ldr	r0, [pc, #36]	@ (800adb8 <shci_user_evt_proc+0x90>)
 800ad94:	f000 fc04 	bl	800b5a0 <LST_is_empty>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d107      	bne.n	800adae <shci_user_evt_proc+0x86>
 800ad9e:	4b07      	ldr	r3, [pc, #28]	@ (800adbc <shci_user_evt_proc+0x94>)
 800ada0:	781b      	ldrb	r3, [r3, #0]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d003      	beq.n	800adae <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800ada6:	4804      	ldr	r0, [pc, #16]	@ (800adb8 <shci_user_evt_proc+0x90>)
 800ada8:	f7f6 fbb5 	bl	8001516 <shci_notify_asynch_evt>
  }


  return;
 800adac:	bf00      	nop
 800adae:	bf00      	nop
}
 800adb0:	3710      	adds	r7, #16
 800adb2:	46bd      	mov	sp, r7
 800adb4:	bd80      	pop	{r7, pc}
 800adb6:	bf00      	nop
 800adb8:	200000a8 	.word	0x200000a8
 800adbc:	200000b8 	.word	0x200000b8
 800adc0:	2000045c 	.word	0x2000045c

0800adc4 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800adc4:	b580      	push	{r7, lr}
 800adc6:	b084      	sub	sp, #16
 800adc8:	af00      	add	r7, sp, #0
 800adca:	60ba      	str	r2, [r7, #8]
 800adcc:	607b      	str	r3, [r7, #4]
 800adce:	4603      	mov	r3, r0
 800add0:	81fb      	strh	r3, [r7, #14]
 800add2:	460b      	mov	r3, r1
 800add4:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800add6:	2000      	movs	r0, #0
 800add8:	f000 f868 	bl	800aeac <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800addc:	4b17      	ldr	r3, [pc, #92]	@ (800ae3c <shci_send+0x78>)
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	89fa      	ldrh	r2, [r7, #14]
 800ade2:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800ade6:	4b15      	ldr	r3, [pc, #84]	@ (800ae3c <shci_send+0x78>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	7b7a      	ldrb	r2, [r7, #13]
 800adec:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800adee:	4b13      	ldr	r3, [pc, #76]	@ (800ae3c <shci_send+0x78>)
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	330c      	adds	r3, #12
 800adf4:	7b7a      	ldrb	r2, [r7, #13]
 800adf6:	68b9      	ldr	r1, [r7, #8]
 800adf8:	4618      	mov	r0, r3
 800adfa:	f003 fba6 	bl	800e54a <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 800adfe:	4b10      	ldr	r3, [pc, #64]	@ (800ae40 <shci_send+0x7c>)
 800ae00:	2201      	movs	r2, #1
 800ae02:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 800ae04:	4b0f      	ldr	r3, [pc, #60]	@ (800ae44 <shci_send+0x80>)
 800ae06:	691b      	ldr	r3, [r3, #16]
 800ae08:	2100      	movs	r1, #0
 800ae0a:	2000      	movs	r0, #0
 800ae0c:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800ae0e:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800ae12:	f7f6 fb97 	bl	8001544 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	f103 0008 	add.w	r0, r3, #8
 800ae1c:	4b07      	ldr	r3, [pc, #28]	@ (800ae3c <shci_send+0x78>)
 800ae1e:	6819      	ldr	r1, [r3, #0]
 800ae20:	4b06      	ldr	r3, [pc, #24]	@ (800ae3c <shci_send+0x78>)
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	789b      	ldrb	r3, [r3, #2]
 800ae26:	3303      	adds	r3, #3
 800ae28:	461a      	mov	r2, r3
 800ae2a:	f003 fb8e 	bl	800e54a <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800ae2e:	2001      	movs	r0, #1
 800ae30:	f000 f83c 	bl	800aeac <Cmd_SetStatus>

  return;
 800ae34:	bf00      	nop
}
 800ae36:	3710      	adds	r7, #16
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	bd80      	pop	{r7, pc}
 800ae3c:	200000b4 	.word	0x200000b4
 800ae40:	20000480 	.word	0x20000480
 800ae44:	2000045c 	.word	0x2000045c

0800ae48 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800ae48:	b580      	push	{r7, lr}
 800ae4a:	b086      	sub	sp, #24
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800ae50:	4a10      	ldr	r2, [pc, #64]	@ (800ae94 <TlInit+0x4c>)
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800ae56:	4810      	ldr	r0, [pc, #64]	@ (800ae98 <TlInit+0x50>)
 800ae58:	f000 fb92 	bl	800b580 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800ae5c:	2001      	movs	r0, #1
 800ae5e:	f000 f825 	bl	800aeac <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800ae62:	4b0e      	ldr	r3, [pc, #56]	@ (800ae9c <TlInit+0x54>)
 800ae64:	2201      	movs	r2, #1
 800ae66:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800ae68:	4b0d      	ldr	r3, [pc, #52]	@ (800aea0 <TlInit+0x58>)
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d00c      	beq.n	800ae8a <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800ae74:	4b0b      	ldr	r3, [pc, #44]	@ (800aea4 <TlInit+0x5c>)
 800ae76:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800ae78:	4b0b      	ldr	r3, [pc, #44]	@ (800aea8 <TlInit+0x60>)
 800ae7a:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800ae7c:	4b08      	ldr	r3, [pc, #32]	@ (800aea0 <TlInit+0x58>)
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	f107 020c 	add.w	r2, r7, #12
 800ae84:	4610      	mov	r0, r2
 800ae86:	4798      	blx	r3
  }

  return;
 800ae88:	bf00      	nop
 800ae8a:	bf00      	nop
}
 800ae8c:	3718      	adds	r7, #24
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	bd80      	pop	{r7, pc}
 800ae92:	bf00      	nop
 800ae94:	200000b4 	.word	0x200000b4
 800ae98:	200000a8 	.word	0x200000a8
 800ae9c:	200000b8 	.word	0x200000b8
 800aea0:	2000045c 	.word	0x2000045c
 800aea4:	0800aefd 	.word	0x0800aefd
 800aea8:	0800af15 	.word	0x0800af15

0800aeac <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800aeac:	b580      	push	{r7, lr}
 800aeae:	b082      	sub	sp, #8
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	4603      	mov	r3, r0
 800aeb4:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800aeb6:	79fb      	ldrb	r3, [r7, #7]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d10b      	bne.n	800aed4 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800aebc:	4b0d      	ldr	r3, [pc, #52]	@ (800aef4 <Cmd_SetStatus+0x48>)
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d003      	beq.n	800aecc <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800aec4:	4b0b      	ldr	r3, [pc, #44]	@ (800aef4 <Cmd_SetStatus+0x48>)
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	2000      	movs	r0, #0
 800aeca:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800aecc:	4b0a      	ldr	r3, [pc, #40]	@ (800aef8 <Cmd_SetStatus+0x4c>)
 800aece:	2200      	movs	r2, #0
 800aed0:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800aed2:	e00b      	b.n	800aeec <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800aed4:	4b08      	ldr	r3, [pc, #32]	@ (800aef8 <Cmd_SetStatus+0x4c>)
 800aed6:	2201      	movs	r2, #1
 800aed8:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800aeda:	4b06      	ldr	r3, [pc, #24]	@ (800aef4 <Cmd_SetStatus+0x48>)
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d004      	beq.n	800aeec <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800aee2:	4b04      	ldr	r3, [pc, #16]	@ (800aef4 <Cmd_SetStatus+0x48>)
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	2001      	movs	r0, #1
 800aee8:	4798      	blx	r3
  return;
 800aeea:	bf00      	nop
 800aeec:	bf00      	nop
}
 800aeee:	3708      	adds	r7, #8
 800aef0:	46bd      	mov	sp, r7
 800aef2:	bd80      	pop	{r7, pc}
 800aef4:	2000047c 	.word	0x2000047c
 800aef8:	200000b0 	.word	0x200000b0

0800aefc <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b082      	sub	sp, #8
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800af04:	2000      	movs	r0, #0
 800af06:	f7f6 fb12 	bl	800152e <shci_cmd_resp_release>

  return;
 800af0a:	bf00      	nop
}
 800af0c:	3708      	adds	r7, #8
 800af0e:	46bd      	mov	sp, r7
 800af10:	bd80      	pop	{r7, pc}
	...

0800af14 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b082      	sub	sp, #8
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800af1c:	6879      	ldr	r1, [r7, #4]
 800af1e:	4805      	ldr	r0, [pc, #20]	@ (800af34 <TlUserEvtReceived+0x20>)
 800af20:	f000 fb86 	bl	800b630 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800af24:	4803      	ldr	r0, [pc, #12]	@ (800af34 <TlUserEvtReceived+0x20>)
 800af26:	f7f6 faf6 	bl	8001516 <shci_notify_asynch_evt>

  return;
 800af2a:	bf00      	nop
}
 800af2c:	3708      	adds	r7, #8
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}
 800af32:	bf00      	nop
 800af34:	200000a8 	.word	0x200000a8

0800af38 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800af38:	b480      	push	{r7}
 800af3a:	b083      	sub	sp, #12
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	4a05      	ldr	r2, [pc, #20]	@ (800af58 <shci_register_io_bus+0x20>)
 800af44:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	4a04      	ldr	r2, [pc, #16]	@ (800af5c <shci_register_io_bus+0x24>)
 800af4a:	611a      	str	r2, [r3, #16]

  return;
 800af4c:	bf00      	nop
}
 800af4e:	370c      	adds	r7, #12
 800af50:	46bd      	mov	sp, r7
 800af52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af56:	4770      	bx	lr
 800af58:	0800b0f5 	.word	0x0800b0f5
 800af5c:	0800b149 	.word	0x0800b149

0800af60 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 800af60:	b580      	push	{r7, lr}
 800af62:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800af64:	f002 fd1c 	bl	800d9a0 <HW_IPCC_Enable>

  return;
 800af68:	bf00      	nop
}
 800af6a:	bd80      	pop	{r7, pc}

0800af6c <TL_Init>:


void TL_Init( void )
{
 800af6c:	b580      	push	{r7, lr}
 800af6e:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800af70:	4b10      	ldr	r3, [pc, #64]	@ (800afb4 <TL_Init+0x48>)
 800af72:	4a11      	ldr	r2, [pc, #68]	@ (800afb8 <TL_Init+0x4c>)
 800af74:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800af76:	4b0f      	ldr	r3, [pc, #60]	@ (800afb4 <TL_Init+0x48>)
 800af78:	4a10      	ldr	r2, [pc, #64]	@ (800afbc <TL_Init+0x50>)
 800af7a:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800af7c:	4b0d      	ldr	r3, [pc, #52]	@ (800afb4 <TL_Init+0x48>)
 800af7e:	4a10      	ldr	r2, [pc, #64]	@ (800afc0 <TL_Init+0x54>)
 800af80:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800af82:	4b0c      	ldr	r3, [pc, #48]	@ (800afb4 <TL_Init+0x48>)
 800af84:	4a0f      	ldr	r2, [pc, #60]	@ (800afc4 <TL_Init+0x58>)
 800af86:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800af88:	4b0a      	ldr	r3, [pc, #40]	@ (800afb4 <TL_Init+0x48>)
 800af8a:	4a0f      	ldr	r2, [pc, #60]	@ (800afc8 <TL_Init+0x5c>)
 800af8c:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800af8e:	4b09      	ldr	r3, [pc, #36]	@ (800afb4 <TL_Init+0x48>)
 800af90:	4a0e      	ldr	r2, [pc, #56]	@ (800afcc <TL_Init+0x60>)
 800af92:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800af94:	4b07      	ldr	r3, [pc, #28]	@ (800afb4 <TL_Init+0x48>)
 800af96:	4a0e      	ldr	r2, [pc, #56]	@ (800afd0 <TL_Init+0x64>)
 800af98:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800af9a:	4b06      	ldr	r3, [pc, #24]	@ (800afb4 <TL_Init+0x48>)
 800af9c:	4a0d      	ldr	r2, [pc, #52]	@ (800afd4 <TL_Init+0x68>)
 800af9e:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800afa0:	4b04      	ldr	r3, [pc, #16]	@ (800afb4 <TL_Init+0x48>)
 800afa2:	4a0d      	ldr	r2, [pc, #52]	@ (800afd8 <TL_Init+0x6c>)
 800afa4:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800afa6:	4b03      	ldr	r3, [pc, #12]	@ (800afb4 <TL_Init+0x48>)
 800afa8:	4a0c      	ldr	r2, [pc, #48]	@ (800afdc <TL_Init+0x70>)
 800afaa:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800afac:	f002 fd0c 	bl	800d9c8 <HW_IPCC_Init>

  return;
 800afb0:	bf00      	nop
}
 800afb2:	bd80      	pop	{r7, pc}
 800afb4:	20030000 	.word	0x20030000
 800afb8:	20030028 	.word	0x20030028
 800afbc:	20030048 	.word	0x20030048
 800afc0:	20030058 	.word	0x20030058
 800afc4:	20030068 	.word	0x20030068
 800afc8:	20030070 	.word	0x20030070
 800afcc:	20030078 	.word	0x20030078
 800afd0:	20030080 	.word	0x20030080
 800afd4:	2003009c 	.word	0x2003009c
 800afd8:	200300a0 	.word	0x200300a0
 800afdc:	200300ac 	.word	0x200300ac

0800afe0 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b084      	sub	sp, #16
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800afec:	4811      	ldr	r0, [pc, #68]	@ (800b034 <TL_BLE_Init+0x54>)
 800afee:	f000 fac7 	bl	800b580 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800aff2:	4b11      	ldr	r3, [pc, #68]	@ (800b038 <TL_BLE_Init+0x58>)
 800aff4:	685b      	ldr	r3, [r3, #4]
 800aff6:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	689a      	ldr	r2, [r3, #8]
 800affc:	68bb      	ldr	r3, [r7, #8]
 800affe:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	68da      	ldr	r2, [r3, #12]
 800b004:	68bb      	ldr	r3, [r7, #8]
 800b006:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800b008:	68bb      	ldr	r3, [r7, #8]
 800b00a:	4a0c      	ldr	r2, [pc, #48]	@ (800b03c <TL_BLE_Init+0x5c>)
 800b00c:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800b00e:	68bb      	ldr	r3, [r7, #8]
 800b010:	4a08      	ldr	r2, [pc, #32]	@ (800b034 <TL_BLE_Init+0x54>)
 800b012:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800b014:	f002 fcee 	bl	800d9f4 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	4a08      	ldr	r2, [pc, #32]	@ (800b040 <TL_BLE_Init+0x60>)
 800b01e:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	685b      	ldr	r3, [r3, #4]
 800b024:	4a07      	ldr	r2, [pc, #28]	@ (800b044 <TL_BLE_Init+0x64>)
 800b026:	6013      	str	r3, [r2, #0]

  return 0;
 800b028:	2300      	movs	r3, #0
}
 800b02a:	4618      	mov	r0, r3
 800b02c:	3710      	adds	r7, #16
 800b02e:	46bd      	mov	sp, r7
 800b030:	bd80      	pop	{r7, pc}
 800b032:	bf00      	nop
 800b034:	200300c8 	.word	0x200300c8
 800b038:	20030000 	.word	0x20030000
 800b03c:	20030d7c 	.word	0x20030d7c
 800b040:	2000048c 	.word	0x2000048c
 800b044:	20000490 	.word	0x20000490

0800b048 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b082      	sub	sp, #8
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
 800b050:	460b      	mov	r3, r1
 800b052:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800b054:	4b09      	ldr	r3, [pc, #36]	@ (800b07c <TL_BLE_SendCmd+0x34>)
 800b056:	685b      	ldr	r3, [r3, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	2201      	movs	r2, #1
 800b05c:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800b05e:	4b07      	ldr	r3, [pc, #28]	@ (800b07c <TL_BLE_SendCmd+0x34>)
 800b060:	685b      	ldr	r3, [r3, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	4619      	mov	r1, r3
 800b066:	2001      	movs	r0, #1
 800b068:	f000 f96c 	bl	800b344 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 800b06c:	f002 fccc 	bl	800da08 <HW_IPCC_BLE_SendCmd>

  return 0;
 800b070:	2300      	movs	r3, #0
}
 800b072:	4618      	mov	r0, r3
 800b074:	3708      	adds	r7, #8
 800b076:	46bd      	mov	sp, r7
 800b078:	bd80      	pop	{r7, pc}
 800b07a:	bf00      	nop
 800b07c:	20030000 	.word	0x20030000

0800b080 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800b080:	b580      	push	{r7, lr}
 800b082:	b082      	sub	sp, #8
 800b084:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800b086:	e01c      	b.n	800b0c2 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800b088:	1d3b      	adds	r3, r7, #4
 800b08a:	4619      	mov	r1, r3
 800b08c:	4812      	ldr	r0, [pc, #72]	@ (800b0d8 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800b08e:	f000 fb16 	bl	800b6be <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	7a5b      	ldrb	r3, [r3, #9]
 800b096:	2b0f      	cmp	r3, #15
 800b098:	d003      	beq.n	800b0a2 <HW_IPCC_BLE_RxEvtNot+0x22>
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	7a5b      	ldrb	r3, [r3, #9]
 800b09e:	2b0e      	cmp	r3, #14
 800b0a0:	d105      	bne.n	800b0ae <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	4619      	mov	r1, r3
 800b0a6:	2002      	movs	r0, #2
 800b0a8:	f000 f94c 	bl	800b344 <OutputDbgTrace>
 800b0ac:	e004      	b.n	800b0b8 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	4619      	mov	r1, r3
 800b0b2:	2003      	movs	r0, #3
 800b0b4:	f000 f946 	bl	800b344 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800b0b8:	4b08      	ldr	r3, [pc, #32]	@ (800b0dc <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	687a      	ldr	r2, [r7, #4]
 800b0be:	4610      	mov	r0, r2
 800b0c0:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800b0c2:	4805      	ldr	r0, [pc, #20]	@ (800b0d8 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800b0c4:	f000 fa6c 	bl	800b5a0 <LST_is_empty>
 800b0c8:	4603      	mov	r3, r0
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d0dc      	beq.n	800b088 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800b0ce:	bf00      	nop
}
 800b0d0:	3708      	adds	r7, #8
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	bd80      	pop	{r7, pc}
 800b0d6:	bf00      	nop
 800b0d8:	200300c8 	.word	0x200300c8
 800b0dc:	2000048c 	.word	0x2000048c

0800b0e0 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 800b0e4:	4b02      	ldr	r3, [pc, #8]	@ (800b0f0 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	4798      	blx	r3

  return;
 800b0ea:	bf00      	nop
}
 800b0ec:	bd80      	pop	{r7, pc}
 800b0ee:	bf00      	nop
 800b0f0:	20000490 	.word	0x20000490

0800b0f4 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b084      	sub	sp, #16
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800b100:	480d      	ldr	r0, [pc, #52]	@ (800b138 <TL_SYS_Init+0x44>)
 800b102:	f000 fa3d 	bl	800b580 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800b106:	4b0d      	ldr	r3, [pc, #52]	@ (800b13c <TL_SYS_Init+0x48>)
 800b108:	68db      	ldr	r3, [r3, #12]
 800b10a:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	689a      	ldr	r2, [r3, #8]
 800b110:	68bb      	ldr	r3, [r7, #8]
 800b112:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800b114:	68bb      	ldr	r3, [r7, #8]
 800b116:	4a08      	ldr	r2, [pc, #32]	@ (800b138 <TL_SYS_Init+0x44>)
 800b118:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800b11a:	f002 fc97 	bl	800da4c <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	4a07      	ldr	r2, [pc, #28]	@ (800b140 <TL_SYS_Init+0x4c>)
 800b124:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	685b      	ldr	r3, [r3, #4]
 800b12a:	4a06      	ldr	r2, [pc, #24]	@ (800b144 <TL_SYS_Init+0x50>)
 800b12c:	6013      	str	r3, [r2, #0]

  return 0;
 800b12e:	2300      	movs	r3, #0
}
 800b130:	4618      	mov	r0, r3
 800b132:	3710      	adds	r7, #16
 800b134:	46bd      	mov	sp, r7
 800b136:	bd80      	pop	{r7, pc}
 800b138:	200300d0 	.word	0x200300d0
 800b13c:	20030000 	.word	0x20030000
 800b140:	20000494 	.word	0x20000494
 800b144:	20000498 	.word	0x20000498

0800b148 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b082      	sub	sp, #8
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
 800b150:	460b      	mov	r3, r1
 800b152:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800b154:	4b09      	ldr	r3, [pc, #36]	@ (800b17c <TL_SYS_SendCmd+0x34>)
 800b156:	68db      	ldr	r3, [r3, #12]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	2210      	movs	r2, #16
 800b15c:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800b15e:	4b07      	ldr	r3, [pc, #28]	@ (800b17c <TL_SYS_SendCmd+0x34>)
 800b160:	68db      	ldr	r3, [r3, #12]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	4619      	mov	r1, r3
 800b166:	2004      	movs	r0, #4
 800b168:	f000 f8ec 	bl	800b344 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800b16c:	f002 fc78 	bl	800da60 <HW_IPCC_SYS_SendCmd>

  return 0;
 800b170:	2300      	movs	r3, #0
}
 800b172:	4618      	mov	r0, r3
 800b174:	3708      	adds	r7, #8
 800b176:	46bd      	mov	sp, r7
 800b178:	bd80      	pop	{r7, pc}
 800b17a:	bf00      	nop
 800b17c:	20030000 	.word	0x20030000

0800b180 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800b180:	b580      	push	{r7, lr}
 800b182:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800b184:	4b07      	ldr	r3, [pc, #28]	@ (800b1a4 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800b186:	68db      	ldr	r3, [r3, #12]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	4619      	mov	r1, r3
 800b18c:	2005      	movs	r0, #5
 800b18e:	f000 f8d9 	bl	800b344 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800b192:	4b05      	ldr	r3, [pc, #20]	@ (800b1a8 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	4a03      	ldr	r2, [pc, #12]	@ (800b1a4 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800b198:	68d2      	ldr	r2, [r2, #12]
 800b19a:	6812      	ldr	r2, [r2, #0]
 800b19c:	4610      	mov	r0, r2
 800b19e:	4798      	blx	r3

  return;
 800b1a0:	bf00      	nop
}
 800b1a2:	bd80      	pop	{r7, pc}
 800b1a4:	20030000 	.word	0x20030000
 800b1a8:	20000494 	.word	0x20000494

0800b1ac <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b082      	sub	sp, #8
 800b1b0:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800b1b2:	e00e      	b.n	800b1d2 <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800b1b4:	1d3b      	adds	r3, r7, #4
 800b1b6:	4619      	mov	r1, r3
 800b1b8:	480b      	ldr	r0, [pc, #44]	@ (800b1e8 <HW_IPCC_SYS_EvtNot+0x3c>)
 800b1ba:	f000 fa80 	bl	800b6be <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	4619      	mov	r1, r3
 800b1c2:	2006      	movs	r0, #6
 800b1c4:	f000 f8be 	bl	800b344 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800b1c8:	4b08      	ldr	r3, [pc, #32]	@ (800b1ec <HW_IPCC_SYS_EvtNot+0x40>)
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	687a      	ldr	r2, [r7, #4]
 800b1ce:	4610      	mov	r0, r2
 800b1d0:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800b1d2:	4805      	ldr	r0, [pc, #20]	@ (800b1e8 <HW_IPCC_SYS_EvtNot+0x3c>)
 800b1d4:	f000 f9e4 	bl	800b5a0 <LST_is_empty>
 800b1d8:	4603      	mov	r3, r0
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d0ea      	beq.n	800b1b4 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800b1de:	bf00      	nop
}
 800b1e0:	3708      	adds	r7, #8
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd80      	pop	{r7, pc}
 800b1e6:	bf00      	nop
 800b1e8:	200300d0 	.word	0x200300d0
 800b1ec:	20000498 	.word	0x20000498

0800b1f0 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b082      	sub	sp, #8
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800b1f8:	4817      	ldr	r0, [pc, #92]	@ (800b258 <TL_MM_Init+0x68>)
 800b1fa:	f000 f9c1 	bl	800b580 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800b1fe:	4817      	ldr	r0, [pc, #92]	@ (800b25c <TL_MM_Init+0x6c>)
 800b200:	f000 f9be 	bl	800b580 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800b204:	4b16      	ldr	r3, [pc, #88]	@ (800b260 <TL_MM_Init+0x70>)
 800b206:	691b      	ldr	r3, [r3, #16]
 800b208:	4a16      	ldr	r2, [pc, #88]	@ (800b264 <TL_MM_Init+0x74>)
 800b20a:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800b20c:	4b15      	ldr	r3, [pc, #84]	@ (800b264 <TL_MM_Init+0x74>)
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	687a      	ldr	r2, [r7, #4]
 800b212:	6892      	ldr	r2, [r2, #8]
 800b214:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800b216:	4b13      	ldr	r3, [pc, #76]	@ (800b264 <TL_MM_Init+0x74>)
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	687a      	ldr	r2, [r7, #4]
 800b21c:	68d2      	ldr	r2, [r2, #12]
 800b21e:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800b220:	4b10      	ldr	r3, [pc, #64]	@ (800b264 <TL_MM_Init+0x74>)
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	4a0c      	ldr	r2, [pc, #48]	@ (800b258 <TL_MM_Init+0x68>)
 800b226:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800b228:	4b0e      	ldr	r3, [pc, #56]	@ (800b264 <TL_MM_Init+0x74>)
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	687a      	ldr	r2, [r7, #4]
 800b22e:	6812      	ldr	r2, [r2, #0]
 800b230:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800b232:	4b0c      	ldr	r3, [pc, #48]	@ (800b264 <TL_MM_Init+0x74>)
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	687a      	ldr	r2, [r7, #4]
 800b238:	6852      	ldr	r2, [r2, #4]
 800b23a:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800b23c:	4b09      	ldr	r3, [pc, #36]	@ (800b264 <TL_MM_Init+0x74>)
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	687a      	ldr	r2, [r7, #4]
 800b242:	6912      	ldr	r2, [r2, #16]
 800b244:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800b246:	4b07      	ldr	r3, [pc, #28]	@ (800b264 <TL_MM_Init+0x74>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	687a      	ldr	r2, [r7, #4]
 800b24c:	6952      	ldr	r2, [r2, #20]
 800b24e:	619a      	str	r2, [r3, #24]

  return;
 800b250:	bf00      	nop
}
 800b252:	3708      	adds	r7, #8
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}
 800b258:	200300b8 	.word	0x200300b8
 800b25c:	20000484 	.word	0x20000484
 800b260:	20030000 	.word	0x20030000
 800b264:	2000049c 	.word	0x2000049c

0800b268 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b082      	sub	sp, #8
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800b270:	6879      	ldr	r1, [r7, #4]
 800b272:	4807      	ldr	r0, [pc, #28]	@ (800b290 <TL_MM_EvtDone+0x28>)
 800b274:	f000 f9dc 	bl	800b630 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800b278:	6879      	ldr	r1, [r7, #4]
 800b27a:	2000      	movs	r0, #0
 800b27c:	f000 f862 	bl	800b344 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800b280:	4804      	ldr	r0, [pc, #16]	@ (800b294 <TL_MM_EvtDone+0x2c>)
 800b282:	f002 fc13 	bl	800daac <HW_IPCC_MM_SendFreeBuf>

  return;
 800b286:	bf00      	nop
}
 800b288:	3708      	adds	r7, #8
 800b28a:	46bd      	mov	sp, r7
 800b28c:	bd80      	pop	{r7, pc}
 800b28e:	bf00      	nop
 800b290:	20000484 	.word	0x20000484
 800b294:	0800b299 	.word	0x0800b299

0800b298 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b082      	sub	sp, #8
 800b29c:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800b29e:	e00c      	b.n	800b2ba <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800b2a0:	1d3b      	adds	r3, r7, #4
 800b2a2:	4619      	mov	r1, r3
 800b2a4:	480a      	ldr	r0, [pc, #40]	@ (800b2d0 <SendFreeBuf+0x38>)
 800b2a6:	f000 fa0a 	bl	800b6be <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800b2aa:	4b0a      	ldr	r3, [pc, #40]	@ (800b2d4 <SendFreeBuf+0x3c>)
 800b2ac:	691b      	ldr	r3, [r3, #16]
 800b2ae:	691b      	ldr	r3, [r3, #16]
 800b2b0:	687a      	ldr	r2, [r7, #4]
 800b2b2:	4611      	mov	r1, r2
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	f000 f9bb 	bl	800b630 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800b2ba:	4805      	ldr	r0, [pc, #20]	@ (800b2d0 <SendFreeBuf+0x38>)
 800b2bc:	f000 f970 	bl	800b5a0 <LST_is_empty>
 800b2c0:	4603      	mov	r3, r0
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d0ec      	beq.n	800b2a0 <SendFreeBuf+0x8>
  }

  return;
 800b2c6:	bf00      	nop
}
 800b2c8:	3708      	adds	r7, #8
 800b2ca:	46bd      	mov	sp, r7
 800b2cc:	bd80      	pop	{r7, pc}
 800b2ce:	bf00      	nop
 800b2d0:	20000484 	.word	0x20000484
 800b2d4:	20030000 	.word	0x20030000

0800b2d8 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800b2dc:	4805      	ldr	r0, [pc, #20]	@ (800b2f4 <TL_TRACES_Init+0x1c>)
 800b2de:	f000 f94f 	bl	800b580 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800b2e2:	4b05      	ldr	r3, [pc, #20]	@ (800b2f8 <TL_TRACES_Init+0x20>)
 800b2e4:	695b      	ldr	r3, [r3, #20]
 800b2e6:	4a03      	ldr	r2, [pc, #12]	@ (800b2f4 <TL_TRACES_Init+0x1c>)
 800b2e8:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800b2ea:	f002 fc15 	bl	800db18 <HW_IPCC_TRACES_Init>

  return;
 800b2ee:	bf00      	nop
}
 800b2f0:	bd80      	pop	{r7, pc}
 800b2f2:	bf00      	nop
 800b2f4:	200300c0 	.word	0x200300c0
 800b2f8:	20030000 	.word	0x20030000

0800b2fc <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b082      	sub	sp, #8
 800b300:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800b302:	e008      	b.n	800b316 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800b304:	1d3b      	adds	r3, r7, #4
 800b306:	4619      	mov	r1, r3
 800b308:	4808      	ldr	r0, [pc, #32]	@ (800b32c <HW_IPCC_TRACES_EvtNot+0x30>)
 800b30a:	f000 f9d8 	bl	800b6be <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	4618      	mov	r0, r3
 800b312:	f000 f80d 	bl	800b330 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800b316:	4805      	ldr	r0, [pc, #20]	@ (800b32c <HW_IPCC_TRACES_EvtNot+0x30>)
 800b318:	f000 f942 	bl	800b5a0 <LST_is_empty>
 800b31c:	4603      	mov	r3, r0
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d0f0      	beq.n	800b304 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800b322:	bf00      	nop
}
 800b324:	3708      	adds	r7, #8
 800b326:	46bd      	mov	sp, r7
 800b328:	bd80      	pop	{r7, pc}
 800b32a:	bf00      	nop
 800b32c:	200300c0 	.word	0x200300c0

0800b330 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 800b330:	b480      	push	{r7}
 800b332:	b083      	sub	sp, #12
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 800b338:	bf00      	nop
 800b33a:	370c      	adds	r7, #12
 800b33c:	46bd      	mov	sp, r7
 800b33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b342:	4770      	bx	lr

0800b344 <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800b344:	b480      	push	{r7}
 800b346:	b085      	sub	sp, #20
 800b348:	af00      	add	r7, sp, #0
 800b34a:	4603      	mov	r3, r0
 800b34c:	6039      	str	r1, [r7, #0]
 800b34e:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 800b350:	79fb      	ldrb	r3, [r7, #7]
 800b352:	2b06      	cmp	r3, #6
 800b354:	d845      	bhi.n	800b3e2 <OutputDbgTrace+0x9e>
 800b356:	a201      	add	r2, pc, #4	@ (adr r2, 800b35c <OutputDbgTrace+0x18>)
 800b358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b35c:	0800b379 	.word	0x0800b379
 800b360:	0800b39d 	.word	0x0800b39d
 800b364:	0800b3a3 	.word	0x0800b3a3
 800b368:	0800b3b7 	.word	0x0800b3b7
 800b36c:	0800b3c3 	.word	0x0800b3c3
 800b370:	0800b3c9 	.word	0x0800b3c9
 800b374:	0800b3d7 	.word	0x0800b3d7
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b378:	683b      	ldr	r3, [r7, #0]
 800b37a:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	7a5b      	ldrb	r3, [r3, #9]
 800b380:	2bff      	cmp	r3, #255	@ 0xff
 800b382:	d005      	beq.n	800b390 <OutputDbgTrace+0x4c>
 800b384:	2bff      	cmp	r3, #255	@ 0xff
 800b386:	dc05      	bgt.n	800b394 <OutputDbgTrace+0x50>
 800b388:	2b0e      	cmp	r3, #14
 800b38a:	d005      	beq.n	800b398 <OutputDbgTrace+0x54>
 800b38c:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 800b38e:	e001      	b.n	800b394 <OutputDbgTrace+0x50>
          break;
 800b390:	bf00      	nop
 800b392:	e027      	b.n	800b3e4 <OutputDbgTrace+0xa0>
          break;
 800b394:	bf00      	nop
 800b396:	e025      	b.n	800b3e4 <OutputDbgTrace+0xa0>
          break;
 800b398:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 800b39a:	e023      	b.n	800b3e4 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800b39c:	683b      	ldr	r3, [r7, #0]
 800b39e:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800b3a0:	e020      	b.n	800b3e4 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b3a2:	683b      	ldr	r3, [r7, #0]
 800b3a4:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	7a5b      	ldrb	r3, [r3, #9]
 800b3aa:	2b0e      	cmp	r3, #14
 800b3ac:	d001      	beq.n	800b3b2 <OutputDbgTrace+0x6e>
 800b3ae:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800b3b0:	e000      	b.n	800b3b4 <OutputDbgTrace+0x70>
          break;
 800b3b2:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800b3b4:	e016      	b.n	800b3e4 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b3b6:	683b      	ldr	r3, [r7, #0]
 800b3b8:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	7a5b      	ldrb	r3, [r3, #9]
 800b3be:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800b3c0:	e010      	b.n	800b3e4 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800b3c6:	e00d      	b.n	800b3e4 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	7a5b      	ldrb	r3, [r3, #9]
 800b3d0:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800b3d2:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800b3d4:	e006      	b.n	800b3e4 <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b3d6:	683b      	ldr	r3, [r7, #0]
 800b3d8:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	7a5b      	ldrb	r3, [r3, #9]
 800b3de:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800b3e0:	e000      	b.n	800b3e4 <OutputDbgTrace+0xa0>

    default:
      break;
 800b3e2:	bf00      	nop
  }

  return;
 800b3e4:	bf00      	nop
}
 800b3e6:	3714      	adds	r7, #20
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ee:	4770      	bx	lr

0800b3f0 <DbgTrace_TxCpltCallback>:
 * @note   Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue
 *         contains new trace data to transmit, start a new transmission.
 * @retval None
 */
static void DbgTrace_TxCpltCallback(void)
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b086      	sub	sp, #24
 800b3f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b3f6:	f3ef 8310 	mrs	r3, PRIMASK
 800b3fa:	60fb      	str	r3, [r7, #12]
  return(result);
 800b3fc:	68fb      	ldr	r3, [r7, #12]
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  uint8_t* buf;
  uint16_t bufSize;

  BACKUP_PRIMASK();
 800b3fe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b400:	b672      	cpsid	i
}
 800b402:	bf00      	nop

  DISABLE_IRQ();			/**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize);
 800b404:	1cbb      	adds	r3, r7, #2
 800b406:	4619      	mov	r1, r3
 800b408:	4812      	ldr	r0, [pc, #72]	@ (800b454 <DbgTrace_TxCpltCallback+0x64>)
 800b40a:	f000 fb9d 	bl	800bb48 <CircularQueue_Remove>

  /* Sense if new data to be sent */
  buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize);
 800b40e:	1cbb      	adds	r3, r7, #2
 800b410:	4619      	mov	r1, r3
 800b412:	4810      	ldr	r0, [pc, #64]	@ (800b454 <DbgTrace_TxCpltCallback+0x64>)
 800b414:	f000 fc87 	bl	800bd26 <CircularQueue_Sense>
 800b418:	6138      	str	r0, [r7, #16]


  if ( buf != NULL) 
 800b41a:	693b      	ldr	r3, [r7, #16]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d00c      	beq.n	800b43a <DbgTrace_TxCpltCallback+0x4a>
 800b420:	697b      	ldr	r3, [r7, #20]
 800b422:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b424:	68bb      	ldr	r3, [r7, #8]
 800b426:	f383 8810 	msr	PRIMASK, r3
}
 800b42a:	bf00      	nop
  {
    RESTORE_PRIMASK();
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
 800b42c:	887b      	ldrh	r3, [r7, #2]
 800b42e:	4a0a      	ldr	r2, [pc, #40]	@ (800b458 <DbgTrace_TxCpltCallback+0x68>)
 800b430:	4619      	mov	r1, r3
 800b432:	6938      	ldr	r0, [r7, #16]
 800b434:	f7f5 fd9c 	bl	8000f70 <DbgOutputTraces>

  DbgTracePeripheralReady = SET;

  RESTORE_PRIMASK();
#endif
}
 800b438:	e008      	b.n	800b44c <DbgTrace_TxCpltCallback+0x5c>
    DbgTracePeripheralReady = SET;
 800b43a:	4b08      	ldr	r3, [pc, #32]	@ (800b45c <DbgTrace_TxCpltCallback+0x6c>)
 800b43c:	2201      	movs	r2, #1
 800b43e:	701a      	strb	r2, [r3, #0]
 800b440:	697b      	ldr	r3, [r7, #20]
 800b442:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	f383 8810 	msr	PRIMASK, r3
}
 800b44a:	bf00      	nop
}
 800b44c:	bf00      	nop
 800b44e:	3718      	adds	r7, #24
 800b450:	46bd      	mov	sp, r7
 800b452:	bd80      	pop	{r7, pc}
 800b454:	200004a0 	.word	0x200004a0
 800b458:	0800b3f1 	.word	0x0800b3f1
 800b45c:	20000011 	.word	0x20000011

0800b460 <_write>:
 * @param	bufsize buffer size
 * @param	...: arguments to be formatted in format string
 * @retval none
 */
size_t _write(int handle, const unsigned char * buf, size_t bufSize)
{
 800b460:	b580      	push	{r7, lr}
 800b462:	b084      	sub	sp, #16
 800b464:	af00      	add	r7, sp, #0
 800b466:	60f8      	str	r0, [r7, #12]
 800b468:	60b9      	str	r1, [r7, #8]
 800b46a:	607a      	str	r2, [r7, #4]
  return ( DbgTraceWrite(handle, buf, bufSize) );
 800b46c:	687a      	ldr	r2, [r7, #4]
 800b46e:	68b9      	ldr	r1, [r7, #8]
 800b470:	68f8      	ldr	r0, [r7, #12]
 800b472:	f000 f805 	bl	800b480 <DbgTraceWrite>
 800b476:	4603      	mov	r3, r0
}
 800b478:	4618      	mov	r0, r3
 800b47a:	3710      	adds	r7, #16
 800b47c:	46bd      	mov	sp, r7
 800b47e:	bd80      	pop	{r7, pc}

0800b480 <DbgTraceWrite>:
 * @param buf buffer to write
 * @param bufsize buffer size
 * @retval Number of elements written
 */
size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize)
{
 800b480:	b580      	push	{r7, lr}
 800b482:	b08a      	sub	sp, #40	@ 0x28
 800b484:	af00      	add	r7, sp, #0
 800b486:	60f8      	str	r0, [r7, #12]
 800b488:	60b9      	str	r1, [r7, #8]
 800b48a:	607a      	str	r2, [r7, #4]
  size_t chars_written = 0;
 800b48c:	2300      	movs	r3, #0
 800b48e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b490:	f3ef 8310 	mrs	r3, PRIMASK
 800b494:	61bb      	str	r3, [r7, #24]
  return(result);
 800b496:	69bb      	ldr	r3, [r7, #24]
  uint8_t* buffer;

  BACKUP_PRIMASK();
 800b498:	623b      	str	r3, [r7, #32]

  /* Ignore flushes */
  if ( handle == -1 )
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4a0:	d102      	bne.n	800b4a8 <DbgTraceWrite+0x28>
  {
    chars_written = ( size_t ) 0;
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	627b      	str	r3, [r7, #36]	@ 0x24
 800b4a6:	e037      	b.n	800b518 <DbgTraceWrite+0x98>
  }
  /* Only allow stdout/stderr output */
  else if ( ( handle != 1 ) && ( handle != 2 ) )
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	2b01      	cmp	r3, #1
 800b4ac:	d006      	beq.n	800b4bc <DbgTraceWrite+0x3c>
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	2b02      	cmp	r3, #2
 800b4b2:	d003      	beq.n	800b4bc <DbgTraceWrite+0x3c>
  {
    chars_written = ( size_t ) - 1;
 800b4b4:	f04f 33ff 	mov.w	r3, #4294967295
 800b4b8:	627b      	str	r3, [r7, #36]	@ 0x24
 800b4ba:	e02d      	b.n	800b518 <DbgTraceWrite+0x98>
  }
  /* Parameters OK, call the low-level character output routine */
  else if (bufSize != 0)
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d02a      	beq.n	800b518 <DbgTraceWrite+0x98>
  {
    chars_written = bufSize;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800b4c6:	b672      	cpsid	i
}
 800b4c8:	bf00      	nop
    /* If queue emepty and TX free, send directly */
    /* CS Start */

#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
    DISABLE_IRQ();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
    buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1);
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	b29a      	uxth	r2, r3
 800b4ce:	2301      	movs	r3, #1
 800b4d0:	68b9      	ldr	r1, [r7, #8]
 800b4d2:	4814      	ldr	r0, [pc, #80]	@ (800b524 <DbgTraceWrite+0xa4>)
 800b4d4:	f000 f912 	bl	800b6fc <CircularQueue_Add>
 800b4d8:	61f8      	str	r0, [r7, #28]
    if (buffer && DbgTracePeripheralReady)
 800b4da:	69fb      	ldr	r3, [r7, #28]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d015      	beq.n	800b50c <DbgTraceWrite+0x8c>
 800b4e0:	4b11      	ldr	r3, [pc, #68]	@ (800b528 <DbgTraceWrite+0xa8>)
 800b4e2:	781b      	ldrb	r3, [r3, #0]
 800b4e4:	b2db      	uxtb	r3, r3
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d010      	beq.n	800b50c <DbgTraceWrite+0x8c>
    {
      DbgTracePeripheralReady = RESET;
 800b4ea:	4b0f      	ldr	r3, [pc, #60]	@ (800b528 <DbgTraceWrite+0xa8>)
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	701a      	strb	r2, [r3, #0]
 800b4f0:	6a3b      	ldr	r3, [r7, #32]
 800b4f2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b4f4:	697b      	ldr	r3, [r7, #20]
 800b4f6:	f383 8810 	msr	PRIMASK, r3
}
 800b4fa:	bf00      	nop
      RESTORE_PRIMASK();
      DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	b29b      	uxth	r3, r3
 800b500:	4a0a      	ldr	r2, [pc, #40]	@ (800b52c <DbgTraceWrite+0xac>)
 800b502:	4619      	mov	r1, r3
 800b504:	69f8      	ldr	r0, [r7, #28]
 800b506:	f7f5 fd33 	bl	8000f70 <DbgOutputTraces>
 800b50a:	e005      	b.n	800b518 <DbgTraceWrite+0x98>
 800b50c:	6a3b      	ldr	r3, [r7, #32]
 800b50e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b510:	693b      	ldr	r3, [r7, #16]
 800b512:	f383 8810 	msr	PRIMASK, r3
}
 800b516:	bf00      	nop
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
    while (!DbgTracePeripheralReady);
#endif
    /* CS END */
  }
  return ( chars_written );
 800b518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b51a:	4618      	mov	r0, r3
 800b51c:	3728      	adds	r7, #40	@ 0x28
 800b51e:	46bd      	mov	sp, r7
 800b520:	bd80      	pop	{r7, pc}
 800b522:	bf00      	nop
 800b524:	200004a0 	.word	0x200004a0
 800b528:	20000011 	.word	0x20000011
 800b52c:	0800b3f1 	.word	0x0800b3f1

0800b530 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800b530:	b480      	push	{r7}
 800b532:	b085      	sub	sp, #20
 800b534:	af00      	add	r7, sp, #0
 800b536:	4603      	mov	r3, r0
 800b538:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800b53a:	4b0f      	ldr	r3, [pc, #60]	@ (800b578 <OTP_Read+0x48>)
 800b53c:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800b53e:	e002      	b.n	800b546 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	3b08      	subs	r3, #8
 800b544:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	3307      	adds	r3, #7
 800b54a:	781b      	ldrb	r3, [r3, #0]
 800b54c:	79fa      	ldrb	r2, [r7, #7]
 800b54e:	429a      	cmp	r2, r3
 800b550:	d003      	beq.n	800b55a <OTP_Read+0x2a>
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	4a09      	ldr	r2, [pc, #36]	@ (800b57c <OTP_Read+0x4c>)
 800b556:	4293      	cmp	r3, r2
 800b558:	d1f2      	bne.n	800b540 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	3307      	adds	r3, #7
 800b55e:	781b      	ldrb	r3, [r3, #0]
 800b560:	79fa      	ldrb	r2, [r7, #7]
 800b562:	429a      	cmp	r2, r3
 800b564:	d001      	beq.n	800b56a <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800b566:	2300      	movs	r3, #0
 800b568:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800b56a:	68fb      	ldr	r3, [r7, #12]
}
 800b56c:	4618      	mov	r0, r3
 800b56e:	3714      	adds	r7, #20
 800b570:	46bd      	mov	sp, r7
 800b572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b576:	4770      	bx	lr
 800b578:	1fff73f8 	.word	0x1fff73f8
 800b57c:	1fff7000 	.word	0x1fff7000

0800b580 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800b580:	b480      	push	{r7}
 800b582:	b083      	sub	sp, #12
 800b584:	af00      	add	r7, sp, #0
 800b586:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	687a      	ldr	r2, [r7, #4]
 800b58c:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	687a      	ldr	r2, [r7, #4]
 800b592:	605a      	str	r2, [r3, #4]
}
 800b594:	bf00      	nop
 800b596:	370c      	adds	r7, #12
 800b598:	46bd      	mov	sp, r7
 800b59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b59e:	4770      	bx	lr

0800b5a0 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800b5a0:	b480      	push	{r7}
 800b5a2:	b087      	sub	sp, #28
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b5a8:	f3ef 8310 	mrs	r3, PRIMASK
 800b5ac:	60fb      	str	r3, [r7, #12]
  return(result);
 800b5ae:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b5b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800b5b2:	b672      	cpsid	i
}
 800b5b4:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	687a      	ldr	r2, [r7, #4]
 800b5bc:	429a      	cmp	r2, r3
 800b5be:	d102      	bne.n	800b5c6 <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800b5c0:	2301      	movs	r3, #1
 800b5c2:	75fb      	strb	r3, [r7, #23]
 800b5c4:	e001      	b.n	800b5ca <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	75fb      	strb	r3, [r7, #23]
 800b5ca:	693b      	ldr	r3, [r7, #16]
 800b5cc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b5ce:	68bb      	ldr	r3, [r7, #8]
 800b5d0:	f383 8810 	msr	PRIMASK, r3
}
 800b5d4:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800b5d6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b5d8:	4618      	mov	r0, r3
 800b5da:	371c      	adds	r7, #28
 800b5dc:	46bd      	mov	sp, r7
 800b5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e2:	4770      	bx	lr

0800b5e4 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800b5e4:	b480      	push	{r7}
 800b5e6:	b087      	sub	sp, #28
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	6078      	str	r0, [r7, #4]
 800b5ec:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b5ee:	f3ef 8310 	mrs	r3, PRIMASK
 800b5f2:	60fb      	str	r3, [r7, #12]
  return(result);
 800b5f4:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b5f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b5f8:	b672      	cpsid	i
}
 800b5fa:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681a      	ldr	r2, [r3, #0]
 800b600:	683b      	ldr	r3, [r7, #0]
 800b602:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	687a      	ldr	r2, [r7, #4]
 800b608:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	683a      	ldr	r2, [r7, #0]
 800b60e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	683a      	ldr	r2, [r7, #0]
 800b616:	605a      	str	r2, [r3, #4]
 800b618:	697b      	ldr	r3, [r7, #20]
 800b61a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b61c:	693b      	ldr	r3, [r7, #16]
 800b61e:	f383 8810 	msr	PRIMASK, r3
}
 800b622:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800b624:	bf00      	nop
 800b626:	371c      	adds	r7, #28
 800b628:	46bd      	mov	sp, r7
 800b62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62e:	4770      	bx	lr

0800b630 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800b630:	b480      	push	{r7}
 800b632:	b087      	sub	sp, #28
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
 800b638:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b63a:	f3ef 8310 	mrs	r3, PRIMASK
 800b63e:	60fb      	str	r3, [r7, #12]
  return(result);
 800b640:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b642:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b644:	b672      	cpsid	i
}
 800b646:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800b648:	683b      	ldr	r3, [r7, #0]
 800b64a:	687a      	ldr	r2, [r7, #4]
 800b64c:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	685a      	ldr	r2, [r3, #4]
 800b652:	683b      	ldr	r3, [r7, #0]
 800b654:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	683a      	ldr	r2, [r7, #0]
 800b65a:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	685b      	ldr	r3, [r3, #4]
 800b660:	683a      	ldr	r2, [r7, #0]
 800b662:	601a      	str	r2, [r3, #0]
 800b664:	697b      	ldr	r3, [r7, #20]
 800b666:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b668:	693b      	ldr	r3, [r7, #16]
 800b66a:	f383 8810 	msr	PRIMASK, r3
}
 800b66e:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800b670:	bf00      	nop
 800b672:	371c      	adds	r7, #28
 800b674:	46bd      	mov	sp, r7
 800b676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b67a:	4770      	bx	lr

0800b67c <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800b67c:	b480      	push	{r7}
 800b67e:	b087      	sub	sp, #28
 800b680:	af00      	add	r7, sp, #0
 800b682:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b684:	f3ef 8310 	mrs	r3, PRIMASK
 800b688:	60fb      	str	r3, [r7, #12]
  return(result);
 800b68a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b68c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b68e:	b672      	cpsid	i
}
 800b690:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	685b      	ldr	r3, [r3, #4]
 800b696:	687a      	ldr	r2, [r7, #4]
 800b698:	6812      	ldr	r2, [r2, #0]
 800b69a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	687a      	ldr	r2, [r7, #4]
 800b6a2:	6852      	ldr	r2, [r2, #4]
 800b6a4:	605a      	str	r2, [r3, #4]
 800b6a6:	697b      	ldr	r3, [r7, #20]
 800b6a8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b6aa:	693b      	ldr	r3, [r7, #16]
 800b6ac:	f383 8810 	msr	PRIMASK, r3
}
 800b6b0:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800b6b2:	bf00      	nop
 800b6b4:	371c      	adds	r7, #28
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6bc:	4770      	bx	lr

0800b6be <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800b6be:	b580      	push	{r7, lr}
 800b6c0:	b086      	sub	sp, #24
 800b6c2:	af00      	add	r7, sp, #0
 800b6c4:	6078      	str	r0, [r7, #4]
 800b6c6:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b6c8:	f3ef 8310 	mrs	r3, PRIMASK
 800b6cc:	60fb      	str	r3, [r7, #12]
  return(result);
 800b6ce:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b6d0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b6d2:	b672      	cpsid	i
}
 800b6d4:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	681a      	ldr	r2, [r3, #0]
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	4618      	mov	r0, r3
 800b6e4:	f7ff ffca 	bl	800b67c <LST_remove_node>
 800b6e8:	697b      	ldr	r3, [r7, #20]
 800b6ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b6ec:	693b      	ldr	r3, [r7, #16]
 800b6ee:	f383 8810 	msr	PRIMASK, r3
}
 800b6f2:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800b6f4:	bf00      	nop
 800b6f6:	3718      	adds	r7, #24
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	bd80      	pop	{r7, pc}

0800b6fc <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b08e      	sub	sp, #56	@ 0x38
 800b700:	af00      	add	r7, sp, #0
 800b702:	60f8      	str	r0, [r7, #12]
 800b704:	60b9      	str	r1, [r7, #8]
 800b706:	603b      	str	r3, [r7, #0]
 800b708:	4613      	mov	r3, r2
 800b70a:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 800b70c:	2300      	movs	r3, #0
 800b70e:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 800b710:	2300      	movs	r3, #0
 800b712:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size element (q->elementsize == 0) */
 800b714:	2300      	movs	r3, #0
 800b716:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 800b718:	2300      	movs	r3, #0
 800b71a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b71c:	2300      	movs	r3, #0
 800b71e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 800b720:	2300      	movs	r3, #0
 800b722:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicate size of parta of element that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 800b724:	2300      	movs	r3, #0
 800b726:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	891b      	ldrh	r3, [r3, #8]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d101      	bne.n	800b734 <CircularQueue_Add+0x38>
 800b730:	2302      	movs	r3, #2
 800b732:	e000      	b.n	800b736 <CircularQueue_Add+0x3a>
 800b734:	2300      	movs	r3, #0
 800b736:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	695b      	ldr	r3, [r3, #20]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d029      	beq.n	800b794 <CircularQueue_Add+0x98>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	891b      	ldrh	r3, [r3, #8]
 800b744:	2b00      	cmp	r3, #0
 800b746:	d122      	bne.n	800b78e <CircularQueue_Add+0x92>
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	681a      	ldr	r2, [r3, #0]
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	691b      	ldr	r3, [r3, #16]
 800b750:	4413      	add	r3, r2
 800b752:	781b      	ldrb	r3, [r3, #0]
 800b754:	4618      	mov	r0, r3
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	681a      	ldr	r2, [r3, #0]
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	691b      	ldr	r3, [r3, #16]
 800b75e:	1c59      	adds	r1, r3, #1
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	685b      	ldr	r3, [r3, #4]
 800b764:	4299      	cmp	r1, r3
 800b766:	d306      	bcc.n	800b776 <CircularQueue_Add+0x7a>
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	6919      	ldr	r1, [r3, #16]
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	685b      	ldr	r3, [r3, #4]
 800b770:	1acb      	subs	r3, r1, r3
 800b772:	3301      	adds	r3, #1
 800b774:	e002      	b.n	800b77c <CircularQueue_Add+0x80>
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	691b      	ldr	r3, [r3, #16]
 800b77a:	3301      	adds	r3, #1
 800b77c:	4413      	add	r3, r2
 800b77e:	781b      	ldrb	r3, [r3, #0]
 800b780:	021b      	lsls	r3, r3, #8
 800b782:	b29b      	uxth	r3, r3
 800b784:	4403      	add	r3, r0
 800b786:	b29b      	uxth	r3, r3
 800b788:	3302      	adds	r3, #2
 800b78a:	b29b      	uxth	r3, r3
 800b78c:	e001      	b.n	800b792 <CircularQueue_Add+0x96>
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	891b      	ldrh	r3, [r3, #8]
 800b792:	86fb      	strh	r3, [r7, #54]	@ 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	891b      	ldrh	r3, [r3, #8]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d002      	beq.n	800b7a2 <CircularQueue_Add+0xa6>
  {
    elementSize = q->elementSize;
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	891b      	ldrh	r3, [r3, #8]
 800b7a0:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	691a      	ldr	r2, [r3, #16]
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	68db      	ldr	r3, [r3, #12]
 800b7aa:	429a      	cmp	r2, r3
 800b7ac:	d307      	bcc.n	800b7be <CircularQueue_Add+0xc2>
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	685a      	ldr	r2, [r3, #4]
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	6919      	ldr	r1, [r3, #16]
 800b7b6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b7b8:	440b      	add	r3, r1
 800b7ba:	1ad3      	subs	r3, r2, r3
 800b7bc:	e000      	b.n	800b7c0 <CircularQueue_Add+0xc4>
 800b7be:	2300      	movs	r3, #0
 800b7c0:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 800b7c2:	88fa      	ldrh	r2, [r7, #6]
 800b7c4:	7ffb      	ldrb	r3, [r7, #31]
 800b7c6:	4413      	add	r3, r2
 800b7c8:	461a      	mov	r2, r3
 800b7ca:	683b      	ldr	r3, [r7, #0]
 800b7cc:	fb02 f303 	mul.w	r3, r2, r3
 800b7d0:	69ba      	ldr	r2, [r7, #24]
 800b7d2:	429a      	cmp	r2, r3
 800b7d4:	d80b      	bhi.n	800b7ee <CircularQueue_Add+0xf2>
 800b7d6:	88fa      	ldrh	r2, [r7, #6]
 800b7d8:	7ffb      	ldrb	r3, [r7, #31]
 800b7da:	4413      	add	r3, r2
 800b7dc:	461a      	mov	r2, r3
 800b7de:	69bb      	ldr	r3, [r7, #24]
 800b7e0:	fbb3 f1f2 	udiv	r1, r3, r2
 800b7e4:	fb01 f202 	mul.w	r2, r1, r2
 800b7e8:	1a9b      	subs	r3, r3, r2
 800b7ea:	b2db      	uxtb	r3, r3
 800b7ec:	e000      	b.n	800b7f0 <CircularQueue_Add+0xf4>
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 800b7f2:	7dfa      	ldrb	r2, [r7, #23]
 800b7f4:	7ffb      	ldrb	r3, [r7, #31]
 800b7f6:	429a      	cmp	r2, r3
 800b7f8:	bf8c      	ite	hi
 800b7fa:	2301      	movhi	r3, #1
 800b7fc:	2300      	movls	r3, #0
 800b7fe:	b2db      	uxtb	r3, r3
 800b800:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 800b802:	7fbb      	ldrb	r3, [r7, #30]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d008      	beq.n	800b81a <CircularQueue_Add+0x11e>
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	7f1b      	ldrb	r3, [r3, #28]
 800b80c:	f003 0301 	and.w	r3, r3, #1
 800b810:	2b00      	cmp	r3, #0
 800b812:	d002      	beq.n	800b81a <CircularQueue_Add+0x11e>
 800b814:	7dfb      	ldrb	r3, [r7, #23]
 800b816:	b29b      	uxth	r3, r3
 800b818:	e000      	b.n	800b81c <CircularQueue_Add+0x120>
 800b81a:	8bbb      	ldrh	r3, [r7, #28]
 800b81c:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 800b81e:	7fbb      	ldrb	r3, [r7, #30]
 800b820:	2b00      	cmp	r3, #0
 800b822:	d008      	beq.n	800b836 <CircularQueue_Add+0x13a>
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	7f1b      	ldrb	r3, [r3, #28]
 800b828:	f003 0302 	and.w	r3, r3, #2
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d002      	beq.n	800b836 <CircularQueue_Add+0x13a>
 800b830:	7ffb      	ldrb	r3, [r7, #31]
 800b832:	b29b      	uxth	r3, r3
 800b834:	e000      	b.n	800b838 <CircularQueue_Add+0x13c>
 800b836:	8bbb      	ldrh	r3, [r7, #28]
 800b838:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 800b83a:	88fb      	ldrh	r3, [r7, #6]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	f000 817e 	beq.w	800bb3e <CircularQueue_Add+0x442>
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	695a      	ldr	r2, [r3, #20]
 800b846:	88f9      	ldrh	r1, [r7, #6]
 800b848:	7ffb      	ldrb	r3, [r7, #31]
 800b84a:	440b      	add	r3, r1
 800b84c:	4619      	mov	r1, r3
 800b84e:	683b      	ldr	r3, [r7, #0]
 800b850:	fb01 f303 	mul.w	r3, r1, r3
 800b854:	441a      	add	r2, r3
 800b856:	8bbb      	ldrh	r3, [r7, #28]
 800b858:	441a      	add	r2, r3
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	685b      	ldr	r3, [r3, #4]
 800b85e:	429a      	cmp	r2, r3
 800b860:	f200 816d 	bhi.w	800bb3e <CircularQueue_Add+0x442>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 800b864:	2300      	movs	r3, #0
 800b866:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b868:	e14a      	b.n	800bb00 <CircularQueue_Add+0x404>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	691a      	ldr	r2, [r3, #16]
 800b86e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b870:	441a      	add	r2, r3
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	685b      	ldr	r3, [r3, #4]
 800b876:	429a      	cmp	r2, r3
 800b878:	d307      	bcc.n	800b88a <CircularQueue_Add+0x18e>
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	691a      	ldr	r2, [r3, #16]
 800b87e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b880:	441a      	add	r2, r3
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	685b      	ldr	r3, [r3, #4]
 800b886:	1ad3      	subs	r3, r2, r3
 800b888:	e003      	b.n	800b892 <CircularQueue_Add+0x196>
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	691a      	ldr	r2, [r3, #16]
 800b88e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b890:	4413      	add	r3, r2
 800b892:	68fa      	ldr	r2, [r7, #12]
 800b894:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	691b      	ldr	r3, [r3, #16]
 800b89a:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* store the element  */
      /* store first the element size if element size is variable */
      if (q->elementSize == 0) 
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	891b      	ldrh	r3, [r3, #8]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d130      	bne.n	800b906 <CircularQueue_Add+0x20a>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	681a      	ldr	r2, [r3, #0]
 800b8a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8aa:	1c59      	adds	r1, r3, #1
 800b8ac:	6339      	str	r1, [r7, #48]	@ 0x30
 800b8ae:	4413      	add	r3, r2
 800b8b0:	88fa      	ldrh	r2, [r7, #6]
 800b8b2:	b2d2      	uxtb	r2, r2
 800b8b4:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	685b      	ldr	r3, [r3, #4]
 800b8ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b8bc:	429a      	cmp	r2, r3
 800b8be:	d304      	bcc.n	800b8ca <CircularQueue_Add+0x1ce>
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	685b      	ldr	r3, [r3, #4]
 800b8c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b8c6:	1ad3      	subs	r3, r2, r3
 800b8c8:	e000      	b.n	800b8cc <CircularQueue_Add+0x1d0>
 800b8ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8cc:	633b      	str	r3, [r7, #48]	@ 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 800b8ce:	88fb      	ldrh	r3, [r7, #6]
 800b8d0:	0a1b      	lsrs	r3, r3, #8
 800b8d2:	b298      	uxth	r0, r3
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	681a      	ldr	r2, [r3, #0]
 800b8d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8da:	1c59      	adds	r1, r3, #1
 800b8dc:	6339      	str	r1, [r7, #48]	@ 0x30
 800b8de:	4413      	add	r3, r2
 800b8e0:	b2c2      	uxtb	r2, r0
 800b8e2:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	685b      	ldr	r3, [r3, #4]
 800b8e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b8ea:	429a      	cmp	r2, r3
 800b8ec:	d304      	bcc.n	800b8f8 <CircularQueue_Add+0x1fc>
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	685b      	ldr	r3, [r3, #4]
 800b8f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b8f4:	1ad3      	subs	r3, r2, r3
 800b8f6:	e000      	b.n	800b8fa <CircularQueue_Add+0x1fe>
 800b8f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8fa:	633b      	str	r3, [r7, #48]	@ 0x30
        q->byteCount += 2;
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	695b      	ldr	r3, [r3, #20]
 800b900:	1c9a      	adds	r2, r3, #2
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 800b906:	88fa      	ldrh	r2, [r7, #6]
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	6859      	ldr	r1, [r3, #4]
 800b90c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b90e:	1acb      	subs	r3, r1, r3
 800b910:	4293      	cmp	r3, r2
 800b912:	bf28      	it	cs
 800b914:	4613      	movcs	r3, r2
 800b916:	62bb      	str	r3, [r7, #40]	@ 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In this case part of data will copied at the end of the buffer and the rest a the beginning */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 800b918:	88fb      	ldrh	r3, [r7, #6]
 800b91a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b91c:	429a      	cmp	r2, r3
 800b91e:	d007      	beq.n	800b930 <CircularQueue_Add+0x234>
 800b920:	88fb      	ldrh	r3, [r7, #6]
 800b922:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b924:	429a      	cmp	r2, r3
 800b926:	d225      	bcs.n	800b974 <CircularQueue_Add+0x278>
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	7f1b      	ldrb	r3, [r3, #28]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d121      	bne.n	800b974 <CircularQueue_Add+0x278>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	681a      	ldr	r2, [r3, #0]
 800b934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b936:	18d0      	adds	r0, r2, r3
 800b938:	88fb      	ldrh	r3, [r7, #6]
 800b93a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b93c:	fb02 f303 	mul.w	r3, r2, r3
 800b940:	68ba      	ldr	r2, [r7, #8]
 800b942:	4413      	add	r3, r2
 800b944:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b946:	4619      	mov	r1, r3
 800b948:	f002 fdff 	bl	800e54a <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	695a      	ldr	r2, [r3, #20]
 800b950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b952:	441a      	add	r2, r3
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 800b958:	2300      	movs	r3, #0
 800b95a:	633b      	str	r3, [r7, #48]	@ 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 800b95c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b95e:	627b      	str	r3, [r7, #36]	@ 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 800b960:	88fa      	ldrh	r2, [r7, #6]
 800b962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b964:	1ad3      	subs	r3, r2, r3
 800b966:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* set the current element Size, will be used to calaculate next last position at beginning of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 800b968:	7ffb      	ldrb	r3, [r7, #31]
 800b96a:	b29a      	uxth	r2, r3
 800b96c:	88fb      	ldrh	r3, [r7, #6]
 800b96e:	4413      	add	r3, r2
 800b970:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800b972:	e0a4      	b.n	800babe <CircularQueue_Add+0x3c2>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 800b974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b976:	2b00      	cmp	r3, #0
 800b978:	f000 80a1 	beq.w	800babe <CircularQueue_Add+0x3c2>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	7f1b      	ldrb	r3, [r3, #28]
 800b980:	f003 0301 	and.w	r3, r3, #1
 800b984:	2b00      	cmp	r3, #0
 800b986:	d03a      	beq.n	800b9fe <CircularQueue_Add+0x302>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	891b      	ldrh	r3, [r3, #8]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d10d      	bne.n	800b9ac <CircularQueue_Add+0x2b0>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	681a      	ldr	r2, [r3, #0]
 800b994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b996:	3b02      	subs	r3, #2
 800b998:	4413      	add	r3, r2
 800b99a:	22ff      	movs	r2, #255	@ 0xff
 800b99c:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	681a      	ldr	r2, [r3, #0]
 800b9a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9a4:	3b01      	subs	r3, #1
 800b9a6:	4413      	add	r3, r2
 800b9a8:	22ff      	movs	r2, #255	@ 0xff
 800b9aa:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	695a      	ldr	r2, [r3, #20]
 800b9b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9b2:	441a      	add	r2, r3
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	627b      	str	r3, [r7, #36]	@ 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 800b9bc:	88fb      	ldrh	r3, [r7, #6]
 800b9be:	62bb      	str	r3, [r7, #40]	@ 0x28
          /* Wrap */
          curBuffPosition = 0; 
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	633b      	str	r3, [r7, #48]	@ 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	891b      	ldrh	r3, [r3, #8]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d16f      	bne.n	800baac <CircularQueue_Add+0x3b0>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	681a      	ldr	r2, [r3, #0]
 800b9d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9d2:	1c59      	adds	r1, r3, #1
 800b9d4:	6339      	str	r1, [r7, #48]	@ 0x30
 800b9d6:	4413      	add	r3, r2
 800b9d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b9da:	b2d2      	uxtb	r2, r2
 800b9dc:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800b9de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9e0:	0a18      	lsrs	r0, r3, #8
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	681a      	ldr	r2, [r3, #0]
 800b9e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9e8:	1c59      	adds	r1, r3, #1
 800b9ea:	6339      	str	r1, [r7, #48]	@ 0x30
 800b9ec:	4413      	add	r3, r2
 800b9ee:	b2c2      	uxtb	r2, r0
 800b9f0:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	695b      	ldr	r3, [r3, #20]
 800b9f6:	1c9a      	adds	r2, r3, #2
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	615a      	str	r2, [r3, #20]
 800b9fc:	e056      	b.n	800baac <CircularQueue_Add+0x3b0>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	7f1b      	ldrb	r3, [r3, #28]
 800ba02:	f003 0302 	and.w	r3, r3, #2
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d050      	beq.n	800baac <CircularQueue_Add+0x3b0>
        {
          if (q->elementSize == 0)
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	891b      	ldrh	r3, [r3, #8]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d14a      	bne.n	800baa8 <CircularQueue_Add+0x3ac>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	681a      	ldr	r2, [r3, #0]
 800ba16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba18:	3b02      	subs	r3, #2
 800ba1a:	4413      	add	r3, r2
 800ba1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ba1e:	b2d2      	uxtb	r2, r2
 800ba20:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800ba22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba24:	0a19      	lsrs	r1, r3, #8
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	681a      	ldr	r2, [r3, #0]
 800ba2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba2c:	3b01      	subs	r3, #1
 800ba2e:	4413      	add	r3, r2
 800ba30:	b2ca      	uxtb	r2, r1
 800ba32:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	681a      	ldr	r2, [r3, #0]
 800ba38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba3a:	18d0      	adds	r0, r2, r3
 800ba3c:	88fb      	ldrh	r3, [r7, #6]
 800ba3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ba40:	fb02 f303 	mul.w	r3, r2, r3
 800ba44:	68ba      	ldr	r2, [r7, #8]
 800ba46:	4413      	add	r3, r2
 800ba48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ba4a:	4619      	mov	r1, r3
 800ba4c:	f002 fd7d 	bl	800e54a <memcpy>
             q->byteCount += NbBytesToCopy; 
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	695a      	ldr	r2, [r3, #20]
 800ba54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba56:	441a      	add	r2, r3
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 800ba5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba5e:	627b      	str	r3, [r7, #36]	@ 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 800ba60:	88fa      	ldrh	r2, [r7, #6]
 800ba62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba64:	1ad3      	subs	r3, r2, r3
 800ba66:	62bb      	str	r3, [r7, #40]	@ 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	699b      	ldr	r3, [r3, #24]
 800ba6c:	1c5a      	adds	r2, r3, #1
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 800ba72:	2300      	movs	r3, #0
 800ba74:	633b      	str	r3, [r7, #48]	@ 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	681a      	ldr	r2, [r3, #0]
 800ba7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba7c:	1c59      	adds	r1, r3, #1
 800ba7e:	6339      	str	r1, [r7, #48]	@ 0x30
 800ba80:	4413      	add	r3, r2
 800ba82:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ba84:	b2d2      	uxtb	r2, r2
 800ba86:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800ba88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba8a:	0a18      	lsrs	r0, r3, #8
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	681a      	ldr	r2, [r3, #0]
 800ba90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba92:	1c59      	adds	r1, r3, #1
 800ba94:	6339      	str	r1, [r7, #48]	@ 0x30
 800ba96:	4413      	add	r3, r2
 800ba98:	b2c2      	uxtb	r2, r0
 800ba9a:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	695b      	ldr	r3, [r3, #20]
 800baa0:	1c9a      	adds	r2, r3, #2
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	615a      	str	r2, [r3, #20]
 800baa6:	e001      	b.n	800baac <CircularQueue_Add+0x3b0>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 800baa8:	2300      	movs	r3, #0
 800baaa:	e049      	b.n	800bb40 <CircularQueue_Add+0x444>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 800baac:	7ffb      	ldrb	r3, [r7, #31]
 800baae:	b29a      	uxth	r2, r3
 800bab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bab2:	b29b      	uxth	r3, r3
 800bab4:	4413      	add	r3, r2
 800bab6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        q->last = 0;        
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	2200      	movs	r2, #0
 800babc:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaining byte to copy */
      if (NbBytesToCopy)      
 800babe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d015      	beq.n	800baf0 <CircularQueue_Add+0x3f4>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	681a      	ldr	r2, [r3, #0]
 800bac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baca:	18d0      	adds	r0, r2, r3
 800bacc:	88fb      	ldrh	r3, [r7, #6]
 800bace:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bad0:	fb03 f202 	mul.w	r2, r3, r2
 800bad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bad6:	4413      	add	r3, r2
 800bad8:	68ba      	ldr	r2, [r7, #8]
 800bada:	4413      	add	r3, r2
 800badc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bade:	4619      	mov	r1, r3
 800bae0:	f002 fd33 	bl	800e54a <memcpy>
        q->byteCount += NbBytesToCopy;
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	695a      	ldr	r2, [r3, #20]
 800bae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baea:	441a      	add	r2, r3
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	699b      	ldr	r3, [r3, #24]
 800baf4:	1c5a      	adds	r2, r3, #1
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 800bafa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bafc:	3301      	adds	r3, #1
 800bafe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bb00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bb02:	683b      	ldr	r3, [r7, #0]
 800bb04:	429a      	cmp	r2, r3
 800bb06:	f4ff aeb0 	bcc.w	800b86a <CircularQueue_Add+0x16e>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	681a      	ldr	r2, [r3, #0]
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	6919      	ldr	r1, [r3, #16]
 800bb12:	7ffb      	ldrb	r3, [r7, #31]
 800bb14:	4419      	add	r1, r3
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	685b      	ldr	r3, [r3, #4]
 800bb1a:	4299      	cmp	r1, r3
 800bb1c:	d307      	bcc.n	800bb2e <CircularQueue_Add+0x432>
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	6919      	ldr	r1, [r3, #16]
 800bb22:	7ffb      	ldrb	r3, [r7, #31]
 800bb24:	4419      	add	r1, r3
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	685b      	ldr	r3, [r3, #4]
 800bb2a:	1acb      	subs	r3, r1, r3
 800bb2c:	e003      	b.n	800bb36 <CircularQueue_Add+0x43a>
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	6919      	ldr	r1, [r3, #16]
 800bb32:	7ffb      	ldrb	r3, [r7, #31]
 800bb34:	440b      	add	r3, r1
 800bb36:	4413      	add	r3, r2
 800bb38:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 800bb3a:	6a3b      	ldr	r3, [r7, #32]
 800bb3c:	e000      	b.n	800bb40 <CircularQueue_Add+0x444>
    return NULL;
 800bb3e:	2300      	movs	r3, #0
}
 800bb40:	4618      	mov	r0, r3
 800bb42:	3738      	adds	r7, #56	@ 0x38
 800bb44:	46bd      	mov	sp, r7
 800bb46:	bd80      	pop	{r7, pc}

0800bb48 <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 800bb48:	b480      	push	{r7}
 800bb4a:	b085      	sub	sp, #20
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
 800bb50:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800bb52:	2300      	movs	r3, #0
 800bb54:	727b      	strb	r3, [r7, #9]
  uint8_t* ptr= NULL;
 800bb56:	2300      	movs	r3, #0
 800bb58:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	891b      	ldrh	r3, [r3, #8]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d101      	bne.n	800bb66 <CircularQueue_Remove+0x1e>
 800bb62:	2302      	movs	r3, #2
 800bb64:	e000      	b.n	800bb68 <CircularQueue_Remove+0x20>
 800bb66:	2300      	movs	r3, #0
 800bb68:	727b      	strb	r3, [r7, #9]
  uint16_t eltSize = 0;
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	817b      	strh	r3, [r7, #10]
  if (q->byteCount > 0) 
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	695b      	ldr	r3, [r3, #20]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	f000 80ca 	beq.w	800bd0c <CircularQueue_Remove+0x1c4>
  {
    /* retrieve element Size */
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	891b      	ldrh	r3, [r3, #8]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d120      	bne.n	800bbc2 <CircularQueue_Remove+0x7a>
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681a      	ldr	r2, [r3, #0]
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	68db      	ldr	r3, [r3, #12]
 800bb88:	4413      	add	r3, r2
 800bb8a:	781b      	ldrb	r3, [r3, #0]
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	681a      	ldr	r2, [r3, #0]
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	68db      	ldr	r3, [r3, #12]
 800bb96:	1c59      	adds	r1, r3, #1
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	685b      	ldr	r3, [r3, #4]
 800bb9c:	4299      	cmp	r1, r3
 800bb9e:	d306      	bcc.n	800bbae <CircularQueue_Remove+0x66>
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	68d9      	ldr	r1, [r3, #12]
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	685b      	ldr	r3, [r3, #4]
 800bba8:	1acb      	subs	r3, r1, r3
 800bbaa:	3301      	adds	r3, #1
 800bbac:	e002      	b.n	800bbb4 <CircularQueue_Remove+0x6c>
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	68db      	ldr	r3, [r3, #12]
 800bbb2:	3301      	adds	r3, #1
 800bbb4:	4413      	add	r3, r2
 800bbb6:	781b      	ldrb	r3, [r3, #0]
 800bbb8:	021b      	lsls	r3, r3, #8
 800bbba:	b29b      	uxth	r3, r3
 800bbbc:	4403      	add	r3, r0
 800bbbe:	b29b      	uxth	r3, r3
 800bbc0:	e001      	b.n	800bbc6 <CircularQueue_Remove+0x7e>
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	891b      	ldrh	r3, [r3, #8]
 800bbc6:	817b      	strh	r3, [r7, #10]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	7f1b      	ldrb	r3, [r3, #28]
 800bbcc:	f003 0301 	and.w	r3, r3, #1
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d056      	beq.n	800bc82 <CircularQueue_Remove+0x13a>
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	7f1b      	ldrb	r3, [r3, #28]
 800bbd8:	f003 0302 	and.w	r3, r3, #2
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d150      	bne.n	800bc82 <CircularQueue_Remove+0x13a>
     {
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800bbe0:	897b      	ldrh	r3, [r7, #10]
 800bbe2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bbe6:	4293      	cmp	r3, r2
 800bbe8:	d103      	bne.n	800bbf2 <CircularQueue_Remove+0xaa>
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	891b      	ldrh	r3, [r3, #8]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d012      	beq.n	800bc18 <CircularQueue_Remove+0xd0>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	68da      	ldr	r2, [r3, #12]
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	691b      	ldr	r3, [r3, #16]
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800bbfa:	429a      	cmp	r2, r3
 800bbfc:	d941      	bls.n	800bc82 <CircularQueue_Remove+0x13a>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	891b      	ldrh	r3, [r3, #8]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d03d      	beq.n	800bc82 <CircularQueue_Remove+0x13a>
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	685a      	ldr	r2, [r3, #4]
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	68db      	ldr	r3, [r3, #12]
 800bc0e:	1ad3      	subs	r3, r2, r3
 800bc10:	687a      	ldr	r2, [r7, #4]
 800bc12:	8912      	ldrh	r2, [r2, #8]
 800bc14:	4293      	cmp	r3, r2
 800bc16:	d234      	bcs.n	800bc82 <CircularQueue_Remove+0x13a>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	695a      	ldr	r2, [r3, #20]
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	68d9      	ldr	r1, [r3, #12]
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	685b      	ldr	r3, [r3, #4]
 800bc24:	1acb      	subs	r3, r1, r3
 800bc26:	441a      	add	r2, r3
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	2200      	movs	r2, #0
 800bc30:	60da      	str	r2, [r3, #12]
          /* retrieve the right size after the wrap [if variable size element] */
          eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	891b      	ldrh	r3, [r3, #8]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d120      	bne.n	800bc7c <CircularQueue_Remove+0x134>
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681a      	ldr	r2, [r3, #0]
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	68db      	ldr	r3, [r3, #12]
 800bc42:	4413      	add	r3, r2
 800bc44:	781b      	ldrb	r3, [r3, #0]
 800bc46:	4618      	mov	r0, r3
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681a      	ldr	r2, [r3, #0]
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	68db      	ldr	r3, [r3, #12]
 800bc50:	1c59      	adds	r1, r3, #1
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	685b      	ldr	r3, [r3, #4]
 800bc56:	4299      	cmp	r1, r3
 800bc58:	d306      	bcc.n	800bc68 <CircularQueue_Remove+0x120>
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	68d9      	ldr	r1, [r3, #12]
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	685b      	ldr	r3, [r3, #4]
 800bc62:	1acb      	subs	r3, r1, r3
 800bc64:	3301      	adds	r3, #1
 800bc66:	e002      	b.n	800bc6e <CircularQueue_Remove+0x126>
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	68db      	ldr	r3, [r3, #12]
 800bc6c:	3301      	adds	r3, #1
 800bc6e:	4413      	add	r3, r2
 800bc70:	781b      	ldrb	r3, [r3, #0]
 800bc72:	021b      	lsls	r3, r3, #8
 800bc74:	b29b      	uxth	r3, r3
 800bc76:	4403      	add	r3, r0
 800bc78:	b29b      	uxth	r3, r3
 800bc7a:	e001      	b.n	800bc80 <CircularQueue_Remove+0x138>
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	891b      	ldrh	r3, [r3, #8]
 800bc80:	817b      	strh	r3, [r7, #10]
       }
     }

    /* retrieve element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	681a      	ldr	r2, [r3, #0]
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	68d9      	ldr	r1, [r3, #12]
 800bc8a:	7a7b      	ldrb	r3, [r7, #9]
 800bc8c:	4419      	add	r1, r3
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	685b      	ldr	r3, [r3, #4]
 800bc92:	4299      	cmp	r1, r3
 800bc94:	d307      	bcc.n	800bca6 <CircularQueue_Remove+0x15e>
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	68d9      	ldr	r1, [r3, #12]
 800bc9a:	7a7b      	ldrb	r3, [r7, #9]
 800bc9c:	4419      	add	r1, r3
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	685b      	ldr	r3, [r3, #4]
 800bca2:	1acb      	subs	r3, r1, r3
 800bca4:	e003      	b.n	800bcae <CircularQueue_Remove+0x166>
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	68d9      	ldr	r1, [r3, #12]
 800bcaa:	7a7b      	ldrb	r3, [r7, #9]
 800bcac:	440b      	add	r3, r1
 800bcae:	4413      	add	r3, r2
 800bcb0:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (eltSize + elemSizeStorageRoom) ;
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	695b      	ldr	r3, [r3, #20]
 800bcb6:	8979      	ldrh	r1, [r7, #10]
 800bcb8:	7a7a      	ldrb	r2, [r7, #9]
 800bcba:	440a      	add	r2, r1
 800bcbc:	1a9a      	subs	r2, r3, r2
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	695b      	ldr	r3, [r3, #20]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d01b      	beq.n	800bd02 <CircularQueue_Remove+0x1ba>
    {
      q->first = MOD((q->first+ eltSize + elemSizeStorageRoom ), q->queueMaxSize);
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	68da      	ldr	r2, [r3, #12]
 800bcce:	897b      	ldrh	r3, [r7, #10]
 800bcd0:	441a      	add	r2, r3
 800bcd2:	7a7b      	ldrb	r3, [r7, #9]
 800bcd4:	441a      	add	r2, r3
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	685b      	ldr	r3, [r3, #4]
 800bcda:	429a      	cmp	r2, r3
 800bcdc:	d309      	bcc.n	800bcf2 <CircularQueue_Remove+0x1aa>
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	68da      	ldr	r2, [r3, #12]
 800bce2:	897b      	ldrh	r3, [r7, #10]
 800bce4:	441a      	add	r2, r3
 800bce6:	7a7b      	ldrb	r3, [r7, #9]
 800bce8:	441a      	add	r2, r3
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	685b      	ldr	r3, [r3, #4]
 800bcee:	1ad3      	subs	r3, r2, r3
 800bcf0:	e005      	b.n	800bcfe <CircularQueue_Remove+0x1b6>
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	68da      	ldr	r2, [r3, #12]
 800bcf6:	897b      	ldrh	r3, [r7, #10]
 800bcf8:	441a      	add	r2, r3
 800bcfa:	7a7b      	ldrb	r3, [r7, #9]
 800bcfc:	4413      	add	r3, r2
 800bcfe:	687a      	ldr	r2, [r7, #4]
 800bd00:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	699b      	ldr	r3, [r3, #24]
 800bd06:	1e5a      	subs	r2, r3, #1
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	619a      	str	r2, [r3, #24]
  }
  if (elementSize != NULL)
 800bd0c:	683b      	ldr	r3, [r7, #0]
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d002      	beq.n	800bd18 <CircularQueue_Remove+0x1d0>
  {
    *elementSize = eltSize;
 800bd12:	683b      	ldr	r3, [r7, #0]
 800bd14:	897a      	ldrh	r2, [r7, #10]
 800bd16:	801a      	strh	r2, [r3, #0]
  }
  return ptr;
 800bd18:	68fb      	ldr	r3, [r7, #12]
}
 800bd1a:	4618      	mov	r0, r3
 800bd1c:	3714      	adds	r7, #20
 800bd1e:	46bd      	mov	sp, r7
 800bd20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd24:	4770      	bx	lr

0800bd26 <CircularQueue_Sense>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize:  Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on sensed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize)
{
 800bd26:	b480      	push	{r7}
 800bd28:	b087      	sub	sp, #28
 800bd2a:	af00      	add	r7, sp, #0
 800bd2c:	6078      	str	r0, [r7, #4]
 800bd2e:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800bd30:	2300      	movs	r3, #0
 800bd32:	72fb      	strb	r3, [r7, #11]
  uint8_t* x= NULL;
 800bd34:	2300      	movs	r3, #0
 800bd36:	617b      	str	r3, [r7, #20]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	891b      	ldrh	r3, [r3, #8]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d101      	bne.n	800bd44 <CircularQueue_Sense+0x1e>
 800bd40:	2302      	movs	r3, #2
 800bd42:	e000      	b.n	800bd46 <CircularQueue_Sense+0x20>
 800bd44:	2300      	movs	r3, #0
 800bd46:	72fb      	strb	r3, [r7, #11]
  uint16_t eltSize = 0;
 800bd48:	2300      	movs	r3, #0
 800bd4a:	827b      	strh	r3, [r7, #18]
  uint32_t FirstElemetPos = 0;
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	60fb      	str	r3, [r7, #12]
    
  if (q->byteCount > 0) 
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	695b      	ldr	r3, [r3, #20]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	f000 808e 	beq.w	800be76 <CircularQueue_Sense+0x150>
  {
    FirstElemetPos = q->first;
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	68db      	ldr	r3, [r3, #12]
 800bd5e:	60fb      	str	r3, [r7, #12]
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	891b      	ldrh	r3, [r3, #8]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d120      	bne.n	800bdaa <CircularQueue_Sense+0x84>
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681a      	ldr	r2, [r3, #0]
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	68db      	ldr	r3, [r3, #12]
 800bd70:	4413      	add	r3, r2
 800bd72:	781b      	ldrb	r3, [r3, #0]
 800bd74:	4618      	mov	r0, r3
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	681a      	ldr	r2, [r3, #0]
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	68db      	ldr	r3, [r3, #12]
 800bd7e:	1c59      	adds	r1, r3, #1
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	685b      	ldr	r3, [r3, #4]
 800bd84:	4299      	cmp	r1, r3
 800bd86:	d306      	bcc.n	800bd96 <CircularQueue_Sense+0x70>
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	68d9      	ldr	r1, [r3, #12]
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	685b      	ldr	r3, [r3, #4]
 800bd90:	1acb      	subs	r3, r1, r3
 800bd92:	3301      	adds	r3, #1
 800bd94:	e002      	b.n	800bd9c <CircularQueue_Sense+0x76>
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	68db      	ldr	r3, [r3, #12]
 800bd9a:	3301      	adds	r3, #1
 800bd9c:	4413      	add	r3, r2
 800bd9e:	781b      	ldrb	r3, [r3, #0]
 800bda0:	021b      	lsls	r3, r3, #8
 800bda2:	b29b      	uxth	r3, r3
 800bda4:	4403      	add	r3, r0
 800bda6:	b29b      	uxth	r3, r3
 800bda8:	e001      	b.n	800bdae <CircularQueue_Sense+0x88>
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	891b      	ldrh	r3, [r3, #8]
 800bdae:	827b      	strh	r3, [r7, #18]
    
    if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	7f1b      	ldrb	r3, [r3, #28]
 800bdb4:	f003 0301 	and.w	r3, r3, #1
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d047      	beq.n	800be4c <CircularQueue_Sense+0x126>
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	7f1b      	ldrb	r3, [r3, #28]
 800bdc0:	f003 0302 	and.w	r3, r3, #2
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d141      	bne.n	800be4c <CircularQueue_Sense+0x126>
    { 
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800bdc8:	8a7b      	ldrh	r3, [r7, #18]
 800bdca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bdce:	4293      	cmp	r3, r2
 800bdd0:	d103      	bne.n	800bdda <CircularQueue_Sense+0xb4>
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	891b      	ldrh	r3, [r3, #8]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d012      	beq.n	800be00 <CircularQueue_Sense+0xda>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	68da      	ldr	r2, [r3, #12]
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	691b      	ldr	r3, [r3, #16]
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800bde2:	429a      	cmp	r2, r3
 800bde4:	d932      	bls.n	800be4c <CircularQueue_Sense+0x126>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	891b      	ldrh	r3, [r3, #8]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d02e      	beq.n	800be4c <CircularQueue_Sense+0x126>
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	685a      	ldr	r2, [r3, #4]
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	68db      	ldr	r3, [r3, #12]
 800bdf6:	1ad3      	subs	r3, r2, r3
 800bdf8:	687a      	ldr	r2, [r7, #4]
 800bdfa:	8912      	ldrh	r2, [r2, #8]
 800bdfc:	4293      	cmp	r3, r2
 800bdfe:	d225      	bcs.n	800be4c <CircularQueue_Sense+0x126>

      {
        /* all data from current position up to the end of buffer are invalid */
        FirstElemetPos = 0; /* wrap to the begiining of buffer */
 800be00:	2300      	movs	r3, #0
 800be02:	60fb      	str	r3, [r7, #12]

        /* retrieve the right size after the wrap [if variable size element] */
        eltSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	891b      	ldrh	r3, [r3, #8]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d11c      	bne.n	800be46 <CircularQueue_Sense+0x120>
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681a      	ldr	r2, [r3, #0]
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	4413      	add	r3, r2
 800be14:	781b      	ldrb	r3, [r3, #0]
 800be16:	4618      	mov	r0, r3
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	681a      	ldr	r2, [r3, #0]
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	1c59      	adds	r1, r3, #1
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	685b      	ldr	r3, [r3, #4]
 800be24:	4299      	cmp	r1, r3
 800be26:	d305      	bcc.n	800be34 <CircularQueue_Sense+0x10e>
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	685b      	ldr	r3, [r3, #4]
 800be2c:	68f9      	ldr	r1, [r7, #12]
 800be2e:	1acb      	subs	r3, r1, r3
 800be30:	3301      	adds	r3, #1
 800be32:	e001      	b.n	800be38 <CircularQueue_Sense+0x112>
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	3301      	adds	r3, #1
 800be38:	4413      	add	r3, r2
 800be3a:	781b      	ldrb	r3, [r3, #0]
 800be3c:	021b      	lsls	r3, r3, #8
 800be3e:	b29b      	uxth	r3, r3
 800be40:	4403      	add	r3, r0
 800be42:	b29b      	uxth	r3, r3
 800be44:	e001      	b.n	800be4a <CircularQueue_Sense+0x124>
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	891b      	ldrh	r3, [r3, #8]
 800be4a:	827b      	strh	r3, [r7, #18]
      }
   }
   /* retrieve element */
    x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize));
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	681a      	ldr	r2, [r3, #0]
 800be50:	7af9      	ldrb	r1, [r7, #11]
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	4419      	add	r1, r3
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	685b      	ldr	r3, [r3, #4]
 800be5a:	4299      	cmp	r1, r3
 800be5c:	d306      	bcc.n	800be6c <CircularQueue_Sense+0x146>
 800be5e:	7af9      	ldrb	r1, [r7, #11]
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	4419      	add	r1, r3
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	685b      	ldr	r3, [r3, #4]
 800be68:	1acb      	subs	r3, r1, r3
 800be6a:	e002      	b.n	800be72 <CircularQueue_Sense+0x14c>
 800be6c:	7af9      	ldrb	r1, [r7, #11]
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	440b      	add	r3, r1
 800be72:	4413      	add	r3, r2
 800be74:	617b      	str	r3, [r7, #20]
  }
  if (elementSize != NULL)
 800be76:	683b      	ldr	r3, [r7, #0]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d002      	beq.n	800be82 <CircularQueue_Sense+0x15c>
  {
    *elementSize = eltSize;
 800be7c:	683b      	ldr	r3, [r7, #0]
 800be7e:	8a7a      	ldrh	r2, [r7, #18]
 800be80:	801a      	strh	r2, [r3, #0]
  }
  return x;
 800be82:	697b      	ldr	r3, [r7, #20]
}
 800be84:	4618      	mov	r0, r3
 800be86:	371c      	adds	r7, #28
 800be88:	46bd      	mov	sp, r7
 800be8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8e:	4770      	bx	lr

0800be90 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 800be90:	b480      	push	{r7}
 800be92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 800be94:	4b03      	ldr	r3, [pc, #12]	@ (800bea4 <LL_FLASH_GetUDN+0x14>)
 800be96:	681b      	ldr	r3, [r3, #0]
}
 800be98:	4618      	mov	r0, r3
 800be9a:	46bd      	mov	sp, r7
 800be9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea0:	4770      	bx	lr
 800bea2:	bf00      	nop
 800bea4:	1fff7580 	.word	0x1fff7580

0800bea8 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 800bea8:	b480      	push	{r7}
 800beaa:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800beac:	4b03      	ldr	r3, [pc, #12]	@ (800bebc <LL_FLASH_GetDeviceID+0x14>)
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	b2db      	uxtb	r3, r3
}
 800beb2:	4618      	mov	r0, r3
 800beb4:	46bd      	mov	sp, r7
 800beb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beba:	4770      	bx	lr
 800bebc:	1fff7584 	.word	0x1fff7584

0800bec0 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 800bec0:	b480      	push	{r7}
 800bec2:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 800bec4:	4b03      	ldr	r3, [pc, #12]	@ (800bed4 <LL_FLASH_GetSTCompanyID+0x14>)
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	0a1b      	lsrs	r3, r3, #8
}
 800beca:	4618      	mov	r0, r3
 800becc:	46bd      	mov	sp, r7
 800bece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed2:	4770      	bx	lr
 800bed4:	1fff7584 	.word	0x1fff7584

0800bed8 <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 800bed8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800beda:	b0b1      	sub	sp, #196	@ 0xc4
 800bedc:	af04      	add	r7, sp, #16
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800bede:	2392      	movs	r3, #146	@ 0x92
 800bee0:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */
  WirelessFwInfo_t wireless_info_instance;
  WirelessFwInfo_t *p_wireless_info = &wireless_info_instance;  
 800bee4:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800bee8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  char BdAddress[20];
  char StackVersion[23];
  char StackBranch[20];
  char FusVersion[20];
  const uint8_t *bdaddr=0;  
 800beec:	2300      	movs	r3, #0
 800beee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 800bef2:	4b86      	ldr	r3, [pc, #536]	@ (800c10c <APP_BLE_Init+0x234>)
 800bef4:	463c      	mov	r4, r7
 800bef6:	461d      	mov	r5, r3
 800bef8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800befa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800befc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800befe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800bf00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bf02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800bf04:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800bf08:	c403      	stmia	r4!, {r0, r1}
 800bf0a:	8022      	strh	r2, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 800bf0c:	f000 fe64 	bl	800cbd8 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 800bf10:	2101      	movs	r1, #1
 800bf12:	2002      	movs	r0, #2
 800bf14:	f001 fe28 	bl	800db68 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800bf18:	4a7d      	ldr	r2, [pc, #500]	@ (800c110 <APP_BLE_Init+0x238>)
 800bf1a:	2100      	movs	r1, #0
 800bf1c:	2004      	movs	r0, #4
 800bf1e:	f001 ff4f 	bl	800ddc0 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 800bf22:	463b      	mov	r3, r7
 800bf24:	4618      	mov	r0, r3
 800bf26:	f7fe fc55 	bl	800a7d4 <SHCI_C2_BLE_Init>
 800bf2a:	4603      	mov	r3, r0
 800bf2c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  if (status != SHCI_Success)
 800bf30:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d008      	beq.n	800bf4a <APP_BLE_Init+0x72>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
 800bf38:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800bf3c:	4619      	mov	r1, r3
 800bf3e:	4875      	ldr	r0, [pc, #468]	@ (800c114 <APP_BLE_Init+0x23c>)
 800bf40:	f002 f91e 	bl	800e180 <iprintf>
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 800bf44:	f7f6 fee4 	bl	8002d10 <Error_Handler>
 800bf48:	e002      	b.n	800bf50 <APP_BLE_Init+0x78>
  }
  else
  {
    APP_DBG_MSG("  Success: SHCI_C2_BLE_Init command\n\r");
 800bf4a:	4873      	ldr	r0, [pc, #460]	@ (800c118 <APP_BLE_Init+0x240>)
 800bf4c:	f002 f918 	bl	800e180 <iprintf>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 800bf50:	f000 fe58 	bl	800cc04 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 800bf54:	f7fe fb98 	bl	800a688 <SVCCTL_Init>


  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800bf58:	4b70      	ldr	r3, [pc, #448]	@ (800c11c <APP_BLE_Init+0x244>)
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 800bf60:	4b6e      	ldr	r3, [pc, #440]	@ (800c11c <APP_BLE_Init+0x244>)
 800bf62:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bf66:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 800bf68:	4a6d      	ldr	r2, [pc, #436]	@ (800c120 <APP_BLE_Init+0x248>)
 800bf6a:	2100      	movs	r1, #0
 800bf6c:	2001      	movs	r0, #1
 800bf6e:	f001 ff27 	bl	800ddc0 <UTIL_SEQ_RegTask>
#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
  UTIL_SEQ_RegTask(1<<CFG_TASK_CONN_UPDATE_REG_ID, UTIL_SEQ_RFU, Connection_Interval_Update_Req);
 800bf72:	4a6c      	ldr	r2, [pc, #432]	@ (800c124 <APP_BLE_Init+0x24c>)
 800bf74:	2100      	movs	r1, #0
 800bf76:	2002      	movs	r0, #2
 800bf78:	f001 ff22 	bl	800ddc0 <UTIL_SEQ_RegTask>
#if (BLE_CFG_OTA_REBOOT_CHAR != 0)
  a_ManufData[sizeof(a_ManufData)-8] = CFG_FEATURE_OTA_REBOOT;
#endif /* BLE_CFG_OTA_REBOOT_CHAR != 0 */

#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 800bf7c:	2006      	movs	r0, #6
 800bf7e:	f7fe f8d9 	bl	800a134 <aci_hal_set_radio_activity_mask>
 800bf82:	4603      	mov	r3, r0
 800bf84:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
  if (ret != BLE_STATUS_SUCCESS)
 800bf88:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d006      	beq.n	800bf9e <APP_BLE_Init+0xc6>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_radio_activity_mask command, result: 0x%x \n\r", ret);
 800bf90:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 800bf94:	4619      	mov	r1, r3
 800bf96:	4864      	ldr	r0, [pc, #400]	@ (800c128 <APP_BLE_Init+0x250>)
 800bf98:	f002 f8f2 	bl	800e180 <iprintf>
 800bf9c:	e002      	b.n	800bfa4 <APP_BLE_Init+0xcc>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_radio_activity_mask command\n\r");
 800bf9e:	4863      	ldr	r0, [pc, #396]	@ (800c12c <APP_BLE_Init+0x254>)
 800bfa0:	f002 f8ee 	bl	800e180 <iprintf>
  }
#endif /* RADIO_ACTIVITY_EVENT != 0 */

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
  index_con_int = 0;
 800bfa4:	4b62      	ldr	r3, [pc, #392]	@ (800c130 <APP_BLE_Init+0x258>)
 800bfa6:	2200      	movs	r2, #0
 800bfa8:	701a      	strb	r2, [r3, #0]
  mutex = 1;
 800bfaa:	4b62      	ldr	r3, [pc, #392]	@ (800c134 <APP_BLE_Init+0x25c>)
 800bfac:	2201      	movs	r2, #1
 800bfae:	701a      	strb	r2, [r3, #0]
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize P2P Server Application
   */
  P2PS_APP_Init();
 800bfb0:	f001 fa58 	bl	800d464 <P2PS_APP_Init>

  /* USER CODE BEGIN APP_BLE_Init_3 */
  Add_EEG_Stream_Notify_Service();
 800bfb4:	f000 f8da 	bl	800c16c <Add_EEG_Stream_Notify_Service>
  Add_Event_Notify_Service();
 800bfb8:	f000 f9c6 	bl	800c348 <Add_Event_Notify_Service>
  Add_Motion_Notify_Service();
 800bfbc:	f000 fa5c 	bl	800c478 <Add_Motion_Notify_Service>
   */
  //HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Cancel_Req);
  /**
   * Create timer to handle the Led Switch OFF
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.SwitchOffGPIO_timer_Id), hw_ts_SingleShot, Switch_OFF_GPIO);
 800bfc0:	4b5d      	ldr	r3, [pc, #372]	@ (800c138 <APP_BLE_Init+0x260>)
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	495d      	ldr	r1, [pc, #372]	@ (800c13c <APP_BLE_Init+0x264>)
 800bfc6:	2000      	movs	r0, #0
 800bfc8:	f7f5 ffd6 	bl	8001f78 <HW_TS_Create>

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 800bfcc:	4b53      	ldr	r3, [pc, #332]	@ (800c11c <APP_BLE_Init+0x244>)
 800bfce:	2200      	movs	r2, #0
 800bfd0:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 800bfd2:	4b52      	ldr	r3, [pc, #328]	@ (800c11c <APP_BLE_Init+0x244>)
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	761a      	strb	r2, [r3, #24]

  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 800bfd8:	4b59      	ldr	r3, [pc, #356]	@ (800c140 <APP_BLE_Init+0x268>)
 800bfda:	2280      	movs	r2, #128	@ 0x80
 800bfdc:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 800bfde:	4b59      	ldr	r3, [pc, #356]	@ (800c144 <APP_BLE_Init+0x26c>)
 800bfe0:	22a0      	movs	r2, #160	@ 0xa0
 800bfe2:	801a      	strh	r2, [r3, #0]

  /**
   * Start to Advertise to be connected by P2P Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 800bfe4:	2001      	movs	r0, #1
 800bfe6:	f000 ffbd 	bl	800cf64 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */
   /* Displays the board information: MAC Address, Stack version, FUS version*/ 
   if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success)
 800bfea:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 800bfee:	f7fe fc35 	bl	800a85c <SHCI_GetWirelessFwInfo>
 800bff2:	4603      	mov	r3, r0
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d15a      	bne.n	800c0ae <APP_BLE_Init+0x1d6>
   {
     // Error
   }
   else
   {
     bdaddr= BleGetBdAddress();
 800bff8:	f001 f852 	bl	800d0a0 <BleGetBdAddress>
 800bffc:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
     sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 800c000:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c004:	3305      	adds	r3, #5
 800c006:	781b      	ldrb	r3, [r3, #0]
 800c008:	461d      	mov	r5, r3
 800c00a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c00e:	3304      	adds	r3, #4
 800c010:	781b      	ldrb	r3, [r3, #0]
 800c012:	461e      	mov	r6, r3
 800c014:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c018:	3303      	adds	r3, #3
 800c01a:	781b      	ldrb	r3, [r3, #0]
 800c01c:	461a      	mov	r2, r3
 800c01e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c022:	3302      	adds	r3, #2
 800c024:	781b      	ldrb	r3, [r3, #0]
 800c026:	4619      	mov	r1, r3
 800c028:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c02c:	3301      	adds	r3, #1
 800c02e:	781b      	ldrb	r3, [r3, #0]
 800c030:	461c      	mov	r4, r3
 800c032:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c036:	781b      	ldrb	r3, [r3, #0]
 800c038:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 800c03c:	9303      	str	r3, [sp, #12]
 800c03e:	9402      	str	r4, [sp, #8]
 800c040:	9101      	str	r1, [sp, #4]
 800c042:	9200      	str	r2, [sp, #0]
 800c044:	4633      	mov	r3, r6
 800c046:	462a      	mov	r2, r5
 800c048:	493f      	ldr	r1, [pc, #252]	@ (800c148 <APP_BLE_Init+0x270>)
 800c04a:	f002 f911 	bl	800e270 <siprintf>
     sprintf(StackVersion, "BLE Stack=v%d.%d.%d", p_wireless_info->VersionMajor, p_wireless_info->VersionMinor, p_wireless_info->VersionSub);
 800c04e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c052:	781b      	ldrb	r3, [r3, #0]
 800c054:	461a      	mov	r2, r3
 800c056:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c05a:	785b      	ldrb	r3, [r3, #1]
 800c05c:	4619      	mov	r1, r3
 800c05e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c062:	789b      	ldrb	r3, [r3, #2]
 800c064:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 800c068:	9300      	str	r3, [sp, #0]
 800c06a:	460b      	mov	r3, r1
 800c06c:	4937      	ldr	r1, [pc, #220]	@ (800c14c <APP_BLE_Init+0x274>)
 800c06e:	f002 f8ff 	bl	800e270 <siprintf>
     sprintf(StackBranch, "Branch=%d Type=%d", p_wireless_info->VersionBranch, p_wireless_info->VersionReleaseType);
 800c072:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c076:	78db      	ldrb	r3, [r3, #3]
 800c078:	461a      	mov	r2, r3
 800c07a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c07e:	791b      	ldrb	r3, [r3, #4]
 800c080:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 800c084:	4932      	ldr	r1, [pc, #200]	@ (800c150 <APP_BLE_Init+0x278>)
 800c086:	f002 f8f3 	bl	800e270 <siprintf>
     sprintf(FusVersion, "FUS v%d.%d.%d", p_wireless_info->FusVersionMajor, p_wireless_info->FusVersionMinor, p_wireless_info->FusVersionSub);
 800c08a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c08e:	7a9b      	ldrb	r3, [r3, #10]
 800c090:	461a      	mov	r2, r3
 800c092:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c096:	7adb      	ldrb	r3, [r3, #11]
 800c098:	4619      	mov	r1, r3
 800c09a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c09e:	7b1b      	ldrb	r3, [r3, #12]
 800c0a0:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 800c0a4:	9300      	str	r3, [sp, #0]
 800c0a6:	460b      	mov	r3, r1
 800c0a8:	492a      	ldr	r1, [pc, #168]	@ (800c154 <APP_BLE_Init+0x27c>)
 800c0aa:	f002 f8e1 	bl	800e270 <siprintf>
     
   }
   HAL_Delay(4000);
 800c0ae:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800c0b2:	f7f5 f9ef 	bl	8001494 <HAL_Delay>
   /* Displays Application */
   
   sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 800c0b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c0ba:	3305      	adds	r3, #5
 800c0bc:	781b      	ldrb	r3, [r3, #0]
 800c0be:	461d      	mov	r5, r3
 800c0c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c0c4:	3304      	adds	r3, #4
 800c0c6:	781b      	ldrb	r3, [r3, #0]
 800c0c8:	461e      	mov	r6, r3
 800c0ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c0ce:	3303      	adds	r3, #3
 800c0d0:	781b      	ldrb	r3, [r3, #0]
 800c0d2:	461a      	mov	r2, r3
 800c0d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c0d8:	3302      	adds	r3, #2
 800c0da:	781b      	ldrb	r3, [r3, #0]
 800c0dc:	4619      	mov	r1, r3
 800c0de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c0e2:	3301      	adds	r3, #1
 800c0e4:	781b      	ldrb	r3, [r3, #0]
 800c0e6:	461c      	mov	r4, r3
 800c0e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c0ec:	781b      	ldrb	r3, [r3, #0]
 800c0ee:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 800c0f2:	9303      	str	r3, [sp, #12]
 800c0f4:	9402      	str	r4, [sp, #8]
 800c0f6:	9101      	str	r1, [sp, #4]
 800c0f8:	9200      	str	r2, [sp, #0]
 800c0fa:	4633      	mov	r3, r6
 800c0fc:	462a      	mov	r2, r5
 800c0fe:	4912      	ldr	r1, [pc, #72]	@ (800c148 <APP_BLE_Init+0x270>)
 800c100:	f002 f8b6 	bl	800e270 <siprintf>

  /* USER CODE END APP_BLE_Init_2 */

  return;
 800c104:	bf00      	nop
}
 800c106:	37b4      	adds	r7, #180	@ 0xb4
 800c108:	46bd      	mov	sp, r7
 800c10a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c10c:	0800f8b8 	.word	0x0800f8b8
 800c110:	0800a9f1 	.word	0x0800a9f1
 800c114:	0800f784 	.word	0x0800f784
 800c118:	0800f7bc 	.word	0x0800f7bc
 800c11c:	200004c8 	.word	0x200004c8
 800c120:	0800d129 	.word	0x0800d129
 800c124:	0800d229 	.word	0x0800d229
 800c128:	0800f7e4 	.word	0x0800f7e4
 800c12c:	0800f828 	.word	0x0800f828
 800c130:	20000564 	.word	0x20000564
 800c134:	20000565 	.word	0x20000565
 800c138:	0800d181 	.word	0x0800d181
 800c13c:	2000054e 	.word	0x2000054e
 800c140:	2000055c 	.word	0x2000055c
 800c144:	2000055e 	.word	0x2000055e
 800c148:	0800f860 	.word	0x0800f860
 800c14c:	0800f880 	.word	0x0800f880
 800c150:	0800f894 	.word	0x0800f894
 800c154:	0800f8a8 	.word	0x0800f8a8

0800c158 <Hermes_App_Init>:



void Hermes_App_Init(void){
 800c158:	b580      	push	{r7, lr}
 800c15a:	af00      	add	r7, sp, #0

	  SVCCTL_RegisterSvcHandler(Hermes_Event_Handler);
 800c15c:	4802      	ldr	r0, [pc, #8]	@ (800c168 <Hermes_App_Init+0x10>)
 800c15e:	f7fe facb 	bl	800a6f8 <SVCCTL_RegisterSvcHandler>

}
 800c162:	bf00      	nop
 800c164:	bd80      	pop	{r7, pc}
 800c166:	bf00      	nop
 800c168:	0800d309 	.word	0x0800d309

0800c16c <Add_EEG_Stream_Notify_Service>:



static tBleStatus Add_EEG_Stream_Notify_Service(void)
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b094      	sub	sp, #80	@ 0x50
 800c170:	af06      	add	r7, sp, #24
    tBleStatus ret = BLE_STATUS_SUCCESS;
 800c172:	2300      	movs	r3, #0
 800c174:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint8_t eeg_service_uuid[16];
    uint8_t eeg_stream_char_uuid[16];
    uint8_t eeg_config_char_uuid[16];

    // Add service
    COPY_EEG_SERVICE_UUID(eeg_service_uuid);
 800c178:	231b      	movs	r3, #27
 800c17a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800c17e:	23c5      	movs	r3, #197	@ 0xc5
 800c180:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800c184:	23d5      	movs	r3, #213	@ 0xd5
 800c186:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c18a:	23a5      	movs	r3, #165	@ 0xa5
 800c18c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c190:	2302      	movs	r3, #2
 800c192:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 800c196:	2300      	movs	r3, #0
 800c198:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800c19c:	2351      	movs	r3, #81	@ 0x51
 800c19e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c1a2:	23a1      	movs	r3, #161	@ 0xa1
 800c1a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c1a8:	23e5      	movs	r3, #229	@ 0xe5
 800c1aa:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 800c1ae:	2311      	movs	r3, #17
 800c1b0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800c1b4:	2367      	movs	r3, #103	@ 0x67
 800c1b6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800c1ba:	2349      	movs	r3, #73	@ 0x49
 800c1bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800c1c0:	23e0      	movs	r3, #224	@ 0xe0
 800c1c2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800c1c6:	2380      	movs	r3, #128	@ 0x80
 800c1c8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 800c1cc:	23a4      	movs	r3, #164	@ 0xa4
 800c1ce:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800c1d2:	239f      	movs	r3, #159	@ 0x9f
 800c1d4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    ret = aci_gatt_add_service(UUID_TYPE_128,
 800c1d8:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800c1dc:	4b54      	ldr	r3, [pc, #336]	@ (800c330 <Add_EEG_Stream_Notify_Service+0x1c4>)
 800c1de:	9300      	str	r3, [sp, #0]
 800c1e0:	2308      	movs	r3, #8
 800c1e2:	2201      	movs	r2, #1
 800c1e4:	2002      	movs	r0, #2
 800c1e6:	f7fd fbdd 	bl	80099a4 <aci_gatt_add_service>
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                              (Service_UUID_t *) eeg_service_uuid,
                              PRIMARY_SERVICE,
							  2 + 3 + 3, /* 2 for service + 3 + 3 for 2 characteristic */
                              &(BleApplicationContext.BleApplicationContext_legacy.eeg_service_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c1f0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d008      	beq.n	800c20a <Add_EEG_Stream_Notify_Service+0x9e>
    {
        APP_DBG_MSG("Error adding New Notify Service - ret=0x%x\n", ret);
 800c1f8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c1fc:	4619      	mov	r1, r3
 800c1fe:	484d      	ldr	r0, [pc, #308]	@ (800c334 <Add_EEG_Stream_Notify_Service+0x1c8>)
 800c200:	f001 ffbe 	bl	800e180 <iprintf>
        return ret;
 800c204:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c208:	e08e      	b.n	800c328 <Add_EEG_Stream_Notify_Service+0x1bc>
    }

    // Add characteristic
    COPY_EEG_DATA_UUID(eeg_stream_char_uuid);
 800c20a:	231b      	movs	r3, #27
 800c20c:	753b      	strb	r3, [r7, #20]
 800c20e:	23c5      	movs	r3, #197	@ 0xc5
 800c210:	757b      	strb	r3, [r7, #21]
 800c212:	23d5      	movs	r3, #213	@ 0xd5
 800c214:	75bb      	strb	r3, [r7, #22]
 800c216:	23a5      	movs	r3, #165	@ 0xa5
 800c218:	75fb      	strb	r3, [r7, #23]
 800c21a:	2302      	movs	r3, #2
 800c21c:	763b      	strb	r3, [r7, #24]
 800c21e:	2300      	movs	r3, #0
 800c220:	767b      	strb	r3, [r7, #25]
 800c222:	2351      	movs	r3, #81	@ 0x51
 800c224:	76bb      	strb	r3, [r7, #26]
 800c226:	23a1      	movs	r3, #161	@ 0xa1
 800c228:	76fb      	strb	r3, [r7, #27]
 800c22a:	23e5      	movs	r3, #229	@ 0xe5
 800c22c:	773b      	strb	r3, [r7, #28]
 800c22e:	2311      	movs	r3, #17
 800c230:	777b      	strb	r3, [r7, #29]
 800c232:	2367      	movs	r3, #103	@ 0x67
 800c234:	77bb      	strb	r3, [r7, #30]
 800c236:	2349      	movs	r3, #73	@ 0x49
 800c238:	77fb      	strb	r3, [r7, #31]
 800c23a:	23e1      	movs	r3, #225	@ 0xe1
 800c23c:	f887 3020 	strb.w	r3, [r7, #32]
 800c240:	2380      	movs	r3, #128	@ 0x80
 800c242:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 800c246:	23a4      	movs	r3, #164	@ 0xa4
 800c248:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800c24c:	239f      	movs	r3, #159	@ 0x9f
 800c24e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    ret = aci_gatt_add_char(BleApplicationContext.BleApplicationContext_legacy.eeg_service_handle,
 800c252:	4b39      	ldr	r3, [pc, #228]	@ (800c338 <Add_EEG_Stream_Notify_Service+0x1cc>)
 800c254:	f8b3 007e 	ldrh.w	r0, [r3, #126]	@ 0x7e
 800c258:	f107 0214 	add.w	r2, r7, #20
 800c25c:	4b37      	ldr	r3, [pc, #220]	@ (800c33c <Add_EEG_Stream_Notify_Service+0x1d0>)
 800c25e:	9305      	str	r3, [sp, #20]
 800c260:	2301      	movs	r3, #1
 800c262:	9304      	str	r3, [sp, #16]
 800c264:	230a      	movs	r3, #10
 800c266:	9303      	str	r3, [sp, #12]
 800c268:	2301      	movs	r3, #1
 800c26a:	9302      	str	r3, [sp, #8]
 800c26c:	2300      	movs	r3, #0
 800c26e:	9301      	str	r3, [sp, #4]
 800c270:	2310      	movs	r3, #16
 800c272:	9300      	str	r3, [sp, #0]
 800c274:	23f1      	movs	r3, #241	@ 0xf1
 800c276:	2102      	movs	r1, #2
 800c278:	f7fd fc6a 	bl	8009b50 <aci_gatt_add_char>
 800c27c:	4603      	mov	r3, r0
 800c27e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
						   GATT_NOTIFY_ATTRIBUTE_WRITE,
                           10,
                           CHAR_VALUE_LEN_VARIABLE,
                           &(BleApplicationContext.eeg_data_char_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c282:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c286:	2b00      	cmp	r3, #0
 800c288:	d008      	beq.n	800c29c <Add_EEG_Stream_Notify_Service+0x130>
    {
        APP_DBG_MSG("Error adding New Notify Characteristic - ret=0x%x\n", ret);
 800c28a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c28e:	4619      	mov	r1, r3
 800c290:	482b      	ldr	r0, [pc, #172]	@ (800c340 <Add_EEG_Stream_Notify_Service+0x1d4>)
 800c292:	f001 ff75 	bl	800e180 <iprintf>
        return ret;
 800c296:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c29a:	e045      	b.n	800c328 <Add_EEG_Stream_Notify_Service+0x1bc>
    }

    // Add characteristic
    COPY_EEG_CONFIG_UUID(eeg_config_char_uuid);
 800c29c:	231b      	movs	r3, #27
 800c29e:	713b      	strb	r3, [r7, #4]
 800c2a0:	23c5      	movs	r3, #197	@ 0xc5
 800c2a2:	717b      	strb	r3, [r7, #5]
 800c2a4:	23d5      	movs	r3, #213	@ 0xd5
 800c2a6:	71bb      	strb	r3, [r7, #6]
 800c2a8:	23a5      	movs	r3, #165	@ 0xa5
 800c2aa:	71fb      	strb	r3, [r7, #7]
 800c2ac:	2302      	movs	r3, #2
 800c2ae:	723b      	strb	r3, [r7, #8]
 800c2b0:	2300      	movs	r3, #0
 800c2b2:	727b      	strb	r3, [r7, #9]
 800c2b4:	2351      	movs	r3, #81	@ 0x51
 800c2b6:	72bb      	strb	r3, [r7, #10]
 800c2b8:	23a1      	movs	r3, #161	@ 0xa1
 800c2ba:	72fb      	strb	r3, [r7, #11]
 800c2bc:	23e5      	movs	r3, #229	@ 0xe5
 800c2be:	733b      	strb	r3, [r7, #12]
 800c2c0:	2311      	movs	r3, #17
 800c2c2:	737b      	strb	r3, [r7, #13]
 800c2c4:	2367      	movs	r3, #103	@ 0x67
 800c2c6:	73bb      	strb	r3, [r7, #14]
 800c2c8:	2349      	movs	r3, #73	@ 0x49
 800c2ca:	73fb      	strb	r3, [r7, #15]
 800c2cc:	23e2      	movs	r3, #226	@ 0xe2
 800c2ce:	743b      	strb	r3, [r7, #16]
 800c2d0:	2380      	movs	r3, #128	@ 0x80
 800c2d2:	747b      	strb	r3, [r7, #17]
 800c2d4:	23a4      	movs	r3, #164	@ 0xa4
 800c2d6:	74bb      	strb	r3, [r7, #18]
 800c2d8:	239f      	movs	r3, #159	@ 0x9f
 800c2da:	74fb      	strb	r3, [r7, #19]
    ret = aci_gatt_add_char(BleApplicationContext.BleApplicationContext_legacy.eeg_service_handle,
 800c2dc:	4b16      	ldr	r3, [pc, #88]	@ (800c338 <Add_EEG_Stream_Notify_Service+0x1cc>)
 800c2de:	f8b3 007e 	ldrh.w	r0, [r3, #126]	@ 0x7e
 800c2e2:	1d3a      	adds	r2, r7, #4
 800c2e4:	4b17      	ldr	r3, [pc, #92]	@ (800c344 <Add_EEG_Stream_Notify_Service+0x1d8>)
 800c2e6:	9305      	str	r3, [sp, #20]
 800c2e8:	2301      	movs	r3, #1
 800c2ea:	9304      	str	r3, [sp, #16]
 800c2ec:	230a      	movs	r3, #10
 800c2ee:	9303      	str	r3, [sp, #12]
 800c2f0:	2301      	movs	r3, #1
 800c2f2:	9302      	str	r3, [sp, #8]
 800c2f4:	2300      	movs	r3, #0
 800c2f6:	9301      	str	r3, [sp, #4]
 800c2f8:	2306      	movs	r3, #6
 800c2fa:	9300      	str	r3, [sp, #0]
 800c2fc:	2303      	movs	r3, #3
 800c2fe:	2102      	movs	r1, #2
 800c300:	f7fd fc26 	bl	8009b50 <aci_gatt_add_char>
 800c304:	4603      	mov	r3, r0
 800c306:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
						   GATT_NOTIFY_ATTRIBUTE_WRITE,
                           10,
                           CHAR_VALUE_LEN_VARIABLE,
                           &(BleApplicationContext.eeg_config_char_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c30a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d008      	beq.n	800c324 <Add_EEG_Stream_Notify_Service+0x1b8>
    {
        APP_DBG_MSG("Error adding New Notify Characteristic - ret=0x%x\n", ret);
 800c312:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c316:	4619      	mov	r1, r3
 800c318:	4809      	ldr	r0, [pc, #36]	@ (800c340 <Add_EEG_Stream_Notify_Service+0x1d4>)
 800c31a:	f001 ff31 	bl	800e180 <iprintf>
        return ret;
 800c31e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c322:	e001      	b.n	800c328 <Add_EEG_Stream_Notify_Service+0x1bc>
    }

    return ret;
 800c324:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 800c328:	4618      	mov	r0, r3
 800c32a:	3738      	adds	r7, #56	@ 0x38
 800c32c:	46bd      	mov	sp, r7
 800c32e:	bd80      	pop	{r7, pc}
 800c330:	20000546 	.word	0x20000546
 800c334:	0800f8f4 	.word	0x0800f8f4
 800c338:	200004c8 	.word	0x200004c8
 800c33c:	20000550 	.word	0x20000550
 800c340:	0800f920 	.word	0x0800f920
 800c344:	2000055a 	.word	0x2000055a

0800c348 <Add_Event_Notify_Service>:



static tBleStatus Add_Event_Notify_Service(void)
{
 800c348:	b580      	push	{r7, lr}
 800c34a:	b090      	sub	sp, #64	@ 0x40
 800c34c:	af06      	add	r7, sp, #24
    tBleStatus ret = BLE_STATUS_SUCCESS;
 800c34e:	2300      	movs	r3, #0
 800c350:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint8_t event_service_uuid[16];
    uint8_t event_char_uuid[16];

    // Add service
    COPY_EVENT_SERVICE_UUID(event_service_uuid);
 800c354:	231b      	movs	r3, #27
 800c356:	753b      	strb	r3, [r7, #20]
 800c358:	23c5      	movs	r3, #197	@ 0xc5
 800c35a:	757b      	strb	r3, [r7, #21]
 800c35c:	23d5      	movs	r3, #213	@ 0xd5
 800c35e:	75bb      	strb	r3, [r7, #22]
 800c360:	23a5      	movs	r3, #165	@ 0xa5
 800c362:	75fb      	strb	r3, [r7, #23]
 800c364:	2302      	movs	r3, #2
 800c366:	763b      	strb	r3, [r7, #24]
 800c368:	2300      	movs	r3, #0
 800c36a:	767b      	strb	r3, [r7, #25]
 800c36c:	2351      	movs	r3, #81	@ 0x51
 800c36e:	76bb      	strb	r3, [r7, #26]
 800c370:	23a1      	movs	r3, #161	@ 0xa1
 800c372:	76fb      	strb	r3, [r7, #27]
 800c374:	23e5      	movs	r3, #229	@ 0xe5
 800c376:	773b      	strb	r3, [r7, #28]
 800c378:	2311      	movs	r3, #17
 800c37a:	777b      	strb	r3, [r7, #29]
 800c37c:	2367      	movs	r3, #103	@ 0x67
 800c37e:	77bb      	strb	r3, [r7, #30]
 800c380:	2349      	movs	r3, #73	@ 0x49
 800c382:	77fb      	strb	r3, [r7, #31]
 800c384:	2300      	movs	r3, #0
 800c386:	f887 3020 	strb.w	r3, [r7, #32]
 800c38a:	2383      	movs	r3, #131	@ 0x83
 800c38c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 800c390:	23a4      	movs	r3, #164	@ 0xa4
 800c392:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800c396:	239f      	movs	r3, #159	@ 0x9f
 800c398:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    ret = aci_gatt_add_service(UUID_TYPE_128,
 800c39c:	f107 0114 	add.w	r1, r7, #20
 800c3a0:	4b30      	ldr	r3, [pc, #192]	@ (800c464 <Add_Event_Notify_Service+0x11c>)
 800c3a2:	9300      	str	r3, [sp, #0]
 800c3a4:	2305      	movs	r3, #5
 800c3a6:	2201      	movs	r2, #1
 800c3a8:	2002      	movs	r0, #2
 800c3aa:	f7fd fafb 	bl	80099a4 <aci_gatt_add_service>
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                              (Service_UUID_t *) event_service_uuid,
                              PRIMARY_SERVICE,
                              2 + 3, /* 2 for service + 3 for 1 characteristic */
                              &(BleApplicationContext.BleApplicationContext_legacy.event_service_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c3b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d008      	beq.n	800c3ce <Add_Event_Notify_Service+0x86>
    {
        APP_DBG_MSG("Error adding New Notify Service - ret=0x%x\n", ret);
 800c3bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c3c0:	4619      	mov	r1, r3
 800c3c2:	4829      	ldr	r0, [pc, #164]	@ (800c468 <Add_Event_Notify_Service+0x120>)
 800c3c4:	f001 fedc 	bl	800e180 <iprintf>
        return ret;
 800c3c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c3cc:	e045      	b.n	800c45a <Add_Event_Notify_Service+0x112>
    }

    // Add characteristic
    COPY_EVENT_UUID(event_char_uuid);
 800c3ce:	231b      	movs	r3, #27
 800c3d0:	713b      	strb	r3, [r7, #4]
 800c3d2:	23c5      	movs	r3, #197	@ 0xc5
 800c3d4:	717b      	strb	r3, [r7, #5]
 800c3d6:	23d5      	movs	r3, #213	@ 0xd5
 800c3d8:	71bb      	strb	r3, [r7, #6]
 800c3da:	23a5      	movs	r3, #165	@ 0xa5
 800c3dc:	71fb      	strb	r3, [r7, #7]
 800c3de:	2302      	movs	r3, #2
 800c3e0:	723b      	strb	r3, [r7, #8]
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	727b      	strb	r3, [r7, #9]
 800c3e6:	2351      	movs	r3, #81	@ 0x51
 800c3e8:	72bb      	strb	r3, [r7, #10]
 800c3ea:	23a1      	movs	r3, #161	@ 0xa1
 800c3ec:	72fb      	strb	r3, [r7, #11]
 800c3ee:	23e5      	movs	r3, #229	@ 0xe5
 800c3f0:	733b      	strb	r3, [r7, #12]
 800c3f2:	2311      	movs	r3, #17
 800c3f4:	737b      	strb	r3, [r7, #13]
 800c3f6:	2367      	movs	r3, #103	@ 0x67
 800c3f8:	73bb      	strb	r3, [r7, #14]
 800c3fa:	2349      	movs	r3, #73	@ 0x49
 800c3fc:	73fb      	strb	r3, [r7, #15]
 800c3fe:	2301      	movs	r3, #1
 800c400:	743b      	strb	r3, [r7, #16]
 800c402:	2383      	movs	r3, #131	@ 0x83
 800c404:	747b      	strb	r3, [r7, #17]
 800c406:	23a4      	movs	r3, #164	@ 0xa4
 800c408:	74bb      	strb	r3, [r7, #18]
 800c40a:	239f      	movs	r3, #159	@ 0x9f
 800c40c:	74fb      	strb	r3, [r7, #19]
    ret = aci_gatt_add_char(BleApplicationContext.BleApplicationContext_legacy.event_service_handle,
 800c40e:	4b17      	ldr	r3, [pc, #92]	@ (800c46c <Add_Event_Notify_Service+0x124>)
 800c410:	f8b3 0080 	ldrh.w	r0, [r3, #128]	@ 0x80
 800c414:	1d3a      	adds	r2, r7, #4
 800c416:	4b16      	ldr	r3, [pc, #88]	@ (800c470 <Add_Event_Notify_Service+0x128>)
 800c418:	9305      	str	r3, [sp, #20]
 800c41a:	2301      	movs	r3, #1
 800c41c:	9304      	str	r3, [sp, #16]
 800c41e:	230a      	movs	r3, #10
 800c420:	9303      	str	r3, [sp, #12]
 800c422:	2301      	movs	r3, #1
 800c424:	9302      	str	r3, [sp, #8]
 800c426:	2300      	movs	r3, #0
 800c428:	9301      	str	r3, [sp, #4]
 800c42a:	2310      	movs	r3, #16
 800c42c:	9300      	str	r3, [sp, #0]
 800c42e:	2304      	movs	r3, #4
 800c430:	2102      	movs	r1, #2
 800c432:	f7fd fb8d 	bl	8009b50 <aci_gatt_add_char>
 800c436:	4603      	mov	r3, r0
 800c438:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						   GATT_NOTIFY_ATTRIBUTE_WRITE,
                           10,
                           CHAR_VALUE_LEN_VARIABLE,
                           &(BleApplicationContext.event_char_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c43c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c440:	2b00      	cmp	r3, #0
 800c442:	d008      	beq.n	800c456 <Add_Event_Notify_Service+0x10e>
    {
        APP_DBG_MSG("Error adding New Notify Characteristic - ret=0x%x\n", ret);
 800c444:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c448:	4619      	mov	r1, r3
 800c44a:	480a      	ldr	r0, [pc, #40]	@ (800c474 <Add_Event_Notify_Service+0x12c>)
 800c44c:	f001 fe98 	bl	800e180 <iprintf>
        return ret;
 800c450:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c454:	e001      	b.n	800c45a <Add_Event_Notify_Service+0x112>
    }


    return ret;
 800c456:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c45a:	4618      	mov	r0, r3
 800c45c:	3728      	adds	r7, #40	@ 0x28
 800c45e:	46bd      	mov	sp, r7
 800c460:	bd80      	pop	{r7, pc}
 800c462:	bf00      	nop
 800c464:	20000548 	.word	0x20000548
 800c468:	0800f8f4 	.word	0x0800f8f4
 800c46c:	200004c8 	.word	0x200004c8
 800c470:	20000552 	.word	0x20000552
 800c474:	0800f920 	.word	0x0800f920

0800c478 <Add_Motion_Notify_Service>:



static tBleStatus Add_Motion_Notify_Service(void)
{
 800c478:	b580      	push	{r7, lr}
 800c47a:	b098      	sub	sp, #96	@ 0x60
 800c47c:	af06      	add	r7, sp, #24
    tBleStatus ret = BLE_STATUS_SUCCESS;
 800c47e:	2300      	movs	r3, #0
 800c480:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t accel_char_uuid[16];
    uint8_t gyro_char_uuid[16];
    uint8_t compass_char_uuid[16];

    // Add service
    COPY_MOTION_SERVICE_UUID(motion_service_uuid);
 800c484:	231b      	movs	r3, #27
 800c486:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 800c48a:	23c5      	movs	r3, #197	@ 0xc5
 800c48c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800c490:	23d5      	movs	r3, #213	@ 0xd5
 800c492:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800c496:	23a5      	movs	r3, #165	@ 0xa5
 800c498:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800c49c:	2302      	movs	r3, #2
 800c49e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 800c4a8:	2351      	movs	r3, #81	@ 0x51
 800c4aa:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 800c4ae:	23a1      	movs	r3, #161	@ 0xa1
 800c4b0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 800c4b4:	23e5      	movs	r3, #229	@ 0xe5
 800c4b6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 800c4ba:	2311      	movs	r3, #17
 800c4bc:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 800c4c0:	2367      	movs	r3, #103	@ 0x67
 800c4c2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800c4c6:	2349      	movs	r3, #73	@ 0x49
 800c4c8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
 800c4d2:	2382      	movs	r3, #130	@ 0x82
 800c4d4:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 800c4d8:	23a4      	movs	r3, #164	@ 0xa4
 800c4da:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c4de:	239f      	movs	r3, #159	@ 0x9f
 800c4e0:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    ret = aci_gatt_add_service(UUID_TYPE_128,
 800c4e4:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 800c4e8:	4b38      	ldr	r3, [pc, #224]	@ (800c5cc <Add_Motion_Notify_Service+0x154>)
 800c4ea:	9300      	str	r3, [sp, #0]
 800c4ec:	2305      	movs	r3, #5
 800c4ee:	2201      	movs	r2, #1
 800c4f0:	2002      	movs	r0, #2
 800c4f2:	f7fd fa57 	bl	80099a4 <aci_gatt_add_service>
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                              (Service_UUID_t *) motion_service_uuid,
                              PRIMARY_SERVICE,
                              2 + 3, /* 2 for service + 6 for 1 characteristic */
                              &(BleApplicationContext.BleApplicationContext_legacy.motion_service_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c4fc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c500:	2b00      	cmp	r3, #0
 800c502:	d008      	beq.n	800c516 <Add_Motion_Notify_Service+0x9e>
    {
        APP_DBG_MSG("Error adding New Notify Service - ret=0x%x\n", ret);
 800c504:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c508:	4619      	mov	r1, r3
 800c50a:	4831      	ldr	r0, [pc, #196]	@ (800c5d0 <Add_Motion_Notify_Service+0x158>)
 800c50c:	f001 fe38 	bl	800e180 <iprintf>
        return ret;
 800c510:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c514:	e056      	b.n	800c5c4 <Add_Motion_Notify_Service+0x14c>
    }

    // Add characteristic
    COPY_ACCEL_UUID(accel_char_uuid);
 800c516:	231b      	movs	r3, #27
 800c518:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800c51c:	23c5      	movs	r3, #197	@ 0xc5
 800c51e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800c522:	23d5      	movs	r3, #213	@ 0xd5
 800c524:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c528:	23a5      	movs	r3, #165	@ 0xa5
 800c52a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c52e:	2302      	movs	r3, #2
 800c530:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 800c534:	2300      	movs	r3, #0
 800c536:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800c53a:	2351      	movs	r3, #81	@ 0x51
 800c53c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c540:	23a1      	movs	r3, #161	@ 0xa1
 800c542:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c546:	23e5      	movs	r3, #229	@ 0xe5
 800c548:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 800c54c:	2311      	movs	r3, #17
 800c54e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800c552:	2367      	movs	r3, #103	@ 0x67
 800c554:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800c558:	2349      	movs	r3, #73	@ 0x49
 800c55a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800c55e:	2301      	movs	r3, #1
 800c560:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800c564:	2382      	movs	r3, #130	@ 0x82
 800c566:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 800c56a:	23a4      	movs	r3, #164	@ 0xa4
 800c56c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800c570:	239f      	movs	r3, #159	@ 0x9f
 800c572:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    ret = aci_gatt_add_char(BleApplicationContext.BleApplicationContext_legacy.motion_service_handle,
 800c576:	4b17      	ldr	r3, [pc, #92]	@ (800c5d4 <Add_Motion_Notify_Service+0x15c>)
 800c578:	f8b3 0082 	ldrh.w	r0, [r3, #130]	@ 0x82
 800c57c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800c580:	4b15      	ldr	r3, [pc, #84]	@ (800c5d8 <Add_Motion_Notify_Service+0x160>)
 800c582:	9305      	str	r3, [sp, #20]
 800c584:	2300      	movs	r3, #0
 800c586:	9304      	str	r3, [sp, #16]
 800c588:	230a      	movs	r3, #10
 800c58a:	9303      	str	r3, [sp, #12]
 800c58c:	2301      	movs	r3, #1
 800c58e:	9302      	str	r3, [sp, #8]
 800c590:	2300      	movs	r3, #0
 800c592:	9301      	str	r3, [sp, #4]
 800c594:	2310      	movs	r3, #16
 800c596:	9300      	str	r3, [sp, #0]
 800c598:	230c      	movs	r3, #12
 800c59a:	2102      	movs	r1, #2
 800c59c:	f7fd fad8 	bl	8009b50 <aci_gatt_add_char>
 800c5a0:	4603      	mov	r3, r0
 800c5a2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
						   GATT_NOTIFY_ATTRIBUTE_WRITE,
                           10,
                           0,
                           &(BleApplicationContext.accel_char_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c5a6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d008      	beq.n	800c5c0 <Add_Motion_Notify_Service+0x148>
    {
        APP_DBG_MSG("Error adding New Notify Characteristic - ret=0x%x\n", ret);
 800c5ae:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c5b2:	4619      	mov	r1, r3
 800c5b4:	4809      	ldr	r0, [pc, #36]	@ (800c5dc <Add_Motion_Notify_Service+0x164>)
 800c5b6:	f001 fde3 	bl	800e180 <iprintf>
        return ret;
 800c5ba:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c5be:	e001      	b.n	800c5c4 <Add_Motion_Notify_Service+0x14c>
    }

    */


    return ret;
 800c5c0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800c5c4:	4618      	mov	r0, r3
 800c5c6:	3748      	adds	r7, #72	@ 0x48
 800c5c8:	46bd      	mov	sp, r7
 800c5ca:	bd80      	pop	{r7, pc}
 800c5cc:	2000054a 	.word	0x2000054a
 800c5d0:	0800f8f4 	.word	0x0800f8f4
 800c5d4:	200004c8 	.word	0x200004c8
 800c5d8:	20000554 	.word	0x20000554
 800c5dc:	0800f920 	.word	0x0800f920

0800c5e0 <SVCCTL_App_Notification>:




SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 800c5e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c5e2:	b097      	sub	sp, #92	@ 0x5c
 800c5e4:	af04      	add	r7, sp, #16
 800c5e6:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  uint8_t           Tx_phy, Rx_phy;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 800c5e8:	2392      	movs	r3, #146	@ 0x92
 800c5ea:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  /* USER CODE BEGIN SVCCTL_App_Notification */
    char BdAddress[20];
    const uint8_t *bdaddr; 
  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	3301      	adds	r3, #1
 800c5f2:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (p_event_pckt->evt)
 800c5f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5f6:	781b      	ldrb	r3, [r3, #0]
 800c5f8:	2bff      	cmp	r3, #255	@ 0xff
 800c5fa:	f000 8187 	beq.w	800c90c <SVCCTL_App_Notification+0x32c>
 800c5fe:	2bff      	cmp	r3, #255	@ 0xff
 800c600:	f300 8273 	bgt.w	800caea <SVCCTL_App_Notification+0x50a>
 800c604:	2b05      	cmp	r3, #5
 800c606:	d002      	beq.n	800c60e <SVCCTL_App_Notification+0x2e>
 800c608:	2b3e      	cmp	r3, #62	@ 0x3e
 800c60a:	d055      	beq.n	800c6b8 <SVCCTL_App_Notification+0xd8>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 800c60c:	e26d      	b.n	800caea <SVCCTL_App_Notification+0x50a>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 800c60e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c610:	3302      	adds	r3, #2
 800c612:	623b      	str	r3, [r7, #32]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 800c614:	6a3b      	ldr	r3, [r7, #32]
 800c616:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c61a:	b29a      	uxth	r2, r3
 800c61c:	4baa      	ldr	r3, [pc, #680]	@ (800c8c8 <SVCCTL_App_Notification+0x2e8>)
 800c61e:	8adb      	ldrh	r3, [r3, #22]
 800c620:	429a      	cmp	r2, r3
 800c622:	d117      	bne.n	800c654 <SVCCTL_App_Notification+0x74>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 800c624:	4ba8      	ldr	r3, [pc, #672]	@ (800c8c8 <SVCCTL_App_Notification+0x2e8>)
 800c626:	2200      	movs	r2, #0
 800c628:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800c62a:	4ba7      	ldr	r3, [pc, #668]	@ (800c8c8 <SVCCTL_App_Notification+0x2e8>)
 800c62c:	2200      	movs	r2, #0
 800c62e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
        APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 800c632:	48a6      	ldr	r0, [pc, #664]	@ (800c8cc <SVCCTL_App_Notification+0x2ec>)
 800c634:	f001 fe14 	bl	800e260 <puts>
                    p_disconnection_complete_event->Connection_Handle,
 800c638:	6a3b      	ldr	r3, [r7, #32]
 800c63a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c63e:	b29b      	uxth	r3, r3
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 800c640:	4619      	mov	r1, r3
                    p_disconnection_complete_event->Reason);
 800c642:	6a3b      	ldr	r3, [r7, #32]
 800c644:	78db      	ldrb	r3, [r3, #3]
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 800c646:	461a      	mov	r2, r3
 800c648:	48a1      	ldr	r0, [pc, #644]	@ (800c8d0 <SVCCTL_App_Notification+0x2f0>)
 800c64a:	f001 fd99 	bl	800e180 <iprintf>
        mutex = 1;
 800c64e:	4ba1      	ldr	r3, [pc, #644]	@ (800c8d4 <SVCCTL_App_Notification+0x2f4>)
 800c650:	2201      	movs	r2, #1
 800c652:	701a      	strb	r2, [r3, #0]
      Adv_Request(APP_BLE_FAST_ADV);
 800c654:	2001      	movs	r0, #1
 800c656:	f000 fc85 	bl	800cf64 <Adv_Request>
      HandleNotification.P2P_Evt_Opcode = PEER_DISCON_HANDLE_EVT;
 800c65a:	4b9f      	ldr	r3, [pc, #636]	@ (800c8d8 <SVCCTL_App_Notification+0x2f8>)
 800c65c:	2201      	movs	r2, #1
 800c65e:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800c660:	4b99      	ldr	r3, [pc, #612]	@ (800c8c8 <SVCCTL_App_Notification+0x2e8>)
 800c662:	8ada      	ldrh	r2, [r3, #22]
 800c664:	4b9c      	ldr	r3, [pc, #624]	@ (800c8d8 <SVCCTL_App_Notification+0x2f8>)
 800c666:	805a      	strh	r2, [r3, #2]
      P2PS_APP_Notification(&HandleNotification);
 800c668:	489b      	ldr	r0, [pc, #620]	@ (800c8d8 <SVCCTL_App_Notification+0x2f8>)
 800c66a:	f000 fee3 	bl	800d434 <P2PS_APP_Notification>
      bdaddr= BleGetBdAddress();
 800c66e:	f000 fd17 	bl	800d0a0 <BleGetBdAddress>
 800c672:	6278      	str	r0, [r7, #36]	@ 0x24
      sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5], bdaddr[4], bdaddr[3], bdaddr[2], bdaddr[1], bdaddr[0]);
 800c674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c676:	3305      	adds	r3, #5
 800c678:	781b      	ldrb	r3, [r3, #0]
 800c67a:	461d      	mov	r5, r3
 800c67c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c67e:	3304      	adds	r3, #4
 800c680:	781b      	ldrb	r3, [r3, #0]
 800c682:	461e      	mov	r6, r3
 800c684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c686:	3303      	adds	r3, #3
 800c688:	781b      	ldrb	r3, [r3, #0]
 800c68a:	461a      	mov	r2, r3
 800c68c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c68e:	3302      	adds	r3, #2
 800c690:	781b      	ldrb	r3, [r3, #0]
 800c692:	4619      	mov	r1, r3
 800c694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c696:	3301      	adds	r3, #1
 800c698:	781b      	ldrb	r3, [r3, #0]
 800c69a:	461c      	mov	r4, r3
 800c69c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c69e:	781b      	ldrb	r3, [r3, #0]
 800c6a0:	f107 0008 	add.w	r0, r7, #8
 800c6a4:	9303      	str	r3, [sp, #12]
 800c6a6:	9402      	str	r4, [sp, #8]
 800c6a8:	9101      	str	r1, [sp, #4]
 800c6aa:	9200      	str	r2, [sp, #0]
 800c6ac:	4633      	mov	r3, r6
 800c6ae:	462a      	mov	r2, r5
 800c6b0:	498a      	ldr	r1, [pc, #552]	@ (800c8dc <SVCCTL_App_Notification+0x2fc>)
 800c6b2:	f001 fddd 	bl	800e270 <siprintf>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 800c6b6:	e21b      	b.n	800caf0 <SVCCTL_App_Notification+0x510>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 800c6b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6ba:	3302      	adds	r3, #2
 800c6bc:	637b      	str	r3, [r7, #52]	@ 0x34
      switch (p_meta_evt->subevent)
 800c6be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6c0:	781b      	ldrb	r3, [r3, #0]
 800c6c2:	2b0c      	cmp	r3, #12
 800c6c4:	d033      	beq.n	800c72e <SVCCTL_App_Notification+0x14e>
 800c6c6:	2b0c      	cmp	r3, #12
 800c6c8:	f300 80fc 	bgt.w	800c8c4 <SVCCTL_App_Notification+0x2e4>
 800c6cc:	2b01      	cmp	r3, #1
 800c6ce:	d06c      	beq.n	800c7aa <SVCCTL_App_Notification+0x1ca>
 800c6d0:	2b03      	cmp	r3, #3
 800c6d2:	f040 80f7 	bne.w	800c8c4 <SVCCTL_App_Notification+0x2e4>
          p_connection_update_complete_event = (hci_le_connection_update_complete_event_rp0 *) p_meta_evt->data;
 800c6d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6d8:	3301      	adds	r3, #1
 800c6da:	62fb      	str	r3, [r7, #44]	@ 0x2c
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE\n");
 800c6dc:	4880      	ldr	r0, [pc, #512]	@ (800c8e0 <SVCCTL_App_Notification+0x300>)
 800c6de:	f001 fdbf 	bl	800e260 <puts>
                       p_connection_update_complete_event->Conn_Interval*1.25,
 800c6e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6e4:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800c6e8:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	f7f4 f81c 	bl	8000728 <__aeabi_i2d>
 800c6f0:	f04f 0200 	mov.w	r2, #0
 800c6f4:	4b7b      	ldr	r3, [pc, #492]	@ (800c8e4 <SVCCTL_App_Notification+0x304>)
 800c6f6:	f7f3 fd9b 	bl	8000230 <__aeabi_dmul>
 800c6fa:	4602      	mov	r2, r0
 800c6fc:	460b      	mov	r3, r1
 800c6fe:	4610      	mov	r0, r2
 800c700:	4619      	mov	r1, r3
                       p_connection_update_complete_event->Conn_Latency,
 800c702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c704:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800c708:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800c70a:	461c      	mov	r4, r3
                       p_connection_update_complete_event->Supervision_Timeout*10);
 800c70c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c70e:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800c712:	b29b      	uxth	r3, r3
 800c714:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800c716:	4613      	mov	r3, r2
 800c718:	009b      	lsls	r3, r3, #2
 800c71a:	4413      	add	r3, r2
 800c71c:	005b      	lsls	r3, r3, #1
 800c71e:	9301      	str	r3, [sp, #4]
 800c720:	9400      	str	r4, [sp, #0]
 800c722:	4602      	mov	r2, r0
 800c724:	460b      	mov	r3, r1
 800c726:	4870      	ldr	r0, [pc, #448]	@ (800c8e8 <SVCCTL_App_Notification+0x308>)
 800c728:	f001 fd2a 	bl	800e180 <iprintf>
          break;
 800c72c:	e0cb      	b.n	800c8c6 <SVCCTL_App_Notification+0x2e6>
          p_evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)p_meta_evt->data;
 800c72e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c730:	3301      	adds	r3, #1
 800c732:	633b      	str	r3, [r7, #48]	@ 0x30
          APP_DBG_MSG("==>> HCI_LE_PHY_UPDATE_COMPLETE_SUBEVT_CODE - ");
 800c734:	486d      	ldr	r0, [pc, #436]	@ (800c8ec <SVCCTL_App_Notification+0x30c>)
 800c736:	f001 fd23 	bl	800e180 <iprintf>
          if (p_evt_le_phy_update_complete->Status == 0)
 800c73a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c73c:	781b      	ldrb	r3, [r3, #0]
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d103      	bne.n	800c74a <SVCCTL_App_Notification+0x16a>
            APP_DBG_MSG("status ok \n");
 800c742:	486b      	ldr	r0, [pc, #428]	@ (800c8f0 <SVCCTL_App_Notification+0x310>)
 800c744:	f001 fd8c 	bl	800e260 <puts>
 800c748:	e002      	b.n	800c750 <SVCCTL_App_Notification+0x170>
            APP_DBG_MSG("status nok \n");
 800c74a:	486a      	ldr	r0, [pc, #424]	@ (800c8f4 <SVCCTL_App_Notification+0x314>)
 800c74c:	f001 fd88 	bl	800e260 <puts>
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, &Tx_phy, &Rx_phy);
 800c750:	4b5d      	ldr	r3, [pc, #372]	@ (800c8c8 <SVCCTL_App_Notification+0x2e8>)
 800c752:	8adb      	ldrh	r3, [r3, #22]
 800c754:	f107 021e 	add.w	r2, r7, #30
 800c758:	f107 011f 	add.w	r1, r7, #31
 800c75c:	4618      	mov	r0, r3
 800c75e:	f7fd fd61 	bl	800a224 <hci_le_read_phy>
 800c762:	4603      	mov	r3, r0
 800c764:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 800c768:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d003      	beq.n	800c778 <SVCCTL_App_Notification+0x198>
            APP_DBG_MSG("==>> hci_le_read_phy : fail\n\r");
 800c770:	4861      	ldr	r0, [pc, #388]	@ (800c8f8 <SVCCTL_App_Notification+0x318>)
 800c772:	f001 fd05 	bl	800e180 <iprintf>
          break;
 800c776:	e0a6      	b.n	800c8c6 <SVCCTL_App_Notification+0x2e6>
            APP_DBG_MSG("==>> hci_le_read_phy - Success \n");
 800c778:	4860      	ldr	r0, [pc, #384]	@ (800c8fc <SVCCTL_App_Notification+0x31c>)
 800c77a:	f001 fd71 	bl	800e260 <puts>
            if ((Tx_phy == TX_2M) && (Rx_phy == RX_2M))
 800c77e:	7ffb      	ldrb	r3, [r7, #31]
 800c780:	2b02      	cmp	r3, #2
 800c782:	d10a      	bne.n	800c79a <SVCCTL_App_Notification+0x1ba>
 800c784:	7fbb      	ldrb	r3, [r7, #30]
 800c786:	2b02      	cmp	r3, #2
 800c788:	d107      	bne.n	800c79a <SVCCTL_App_Notification+0x1ba>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 800c78a:	7ffb      	ldrb	r3, [r7, #31]
 800c78c:	4619      	mov	r1, r3
 800c78e:	7fbb      	ldrb	r3, [r7, #30]
 800c790:	461a      	mov	r2, r3
 800c792:	485b      	ldr	r0, [pc, #364]	@ (800c900 <SVCCTL_App_Notification+0x320>)
 800c794:	f001 fcf4 	bl	800e180 <iprintf>
          break;
 800c798:	e095      	b.n	800c8c6 <SVCCTL_App_Notification+0x2e6>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 800c79a:	7ffb      	ldrb	r3, [r7, #31]
 800c79c:	4619      	mov	r1, r3
 800c79e:	7fbb      	ldrb	r3, [r7, #30]
 800c7a0:	461a      	mov	r2, r3
 800c7a2:	4857      	ldr	r0, [pc, #348]	@ (800c900 <SVCCTL_App_Notification+0x320>)
 800c7a4:	f001 fcec 	bl	800e180 <iprintf>
          break;
 800c7a8:	e08d      	b.n	800c8c6 <SVCCTL_App_Notification+0x2e6>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 800c7aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7ac:	3301      	adds	r3, #1
 800c7ae:	62bb      	str	r3, [r7, #40]	@ 0x28
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE - Connection handle: 0x%x\n", p_connection_complete_event->Connection_Handle);
 800c7b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7b2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c7b6:	b29b      	uxth	r3, r3
 800c7b8:	4619      	mov	r1, r3
 800c7ba:	4852      	ldr	r0, [pc, #328]	@ (800c904 <SVCCTL_App_Notification+0x324>)
 800c7bc:	f001 fce0 	bl	800e180 <iprintf>
                      p_connection_complete_event->Peer_Address[5],
 800c7c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7c2:	7a9b      	ldrb	r3, [r3, #10]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800c7c4:	4618      	mov	r0, r3
                      p_connection_complete_event->Peer_Address[4],
 800c7c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7c8:	7a5b      	ldrb	r3, [r3, #9]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800c7ca:	461c      	mov	r4, r3
                      p_connection_complete_event->Peer_Address[3],
 800c7cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7ce:	7a1b      	ldrb	r3, [r3, #8]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800c7d0:	461d      	mov	r5, r3
                      p_connection_complete_event->Peer_Address[2],
 800c7d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7d4:	79db      	ldrb	r3, [r3, #7]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800c7d6:	461a      	mov	r2, r3
                      p_connection_complete_event->Peer_Address[1],
 800c7d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7da:	799b      	ldrb	r3, [r3, #6]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800c7dc:	4619      	mov	r1, r3
                      p_connection_complete_event->Peer_Address[0]);
 800c7de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7e0:	795b      	ldrb	r3, [r3, #5]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800c7e2:	9302      	str	r3, [sp, #8]
 800c7e4:	9101      	str	r1, [sp, #4]
 800c7e6:	9200      	str	r2, [sp, #0]
 800c7e8:	462b      	mov	r3, r5
 800c7ea:	4622      	mov	r2, r4
 800c7ec:	4601      	mov	r1, r0
 800c7ee:	4846      	ldr	r0, [pc, #280]	@ (800c908 <SVCCTL_App_Notification+0x328>)
 800c7f0:	f001 fcc6 	bl	800e180 <iprintf>
                      p_connection_complete_event->Conn_Interval*1.25,
 800c7f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7f6:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 800c7fa:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800c7fc:	4618      	mov	r0, r3
 800c7fe:	f7f3 ff93 	bl	8000728 <__aeabi_i2d>
 800c802:	f04f 0200 	mov.w	r2, #0
 800c806:	4b37      	ldr	r3, [pc, #220]	@ (800c8e4 <SVCCTL_App_Notification+0x304>)
 800c808:	f7f3 fd12 	bl	8000230 <__aeabi_dmul>
 800c80c:	4602      	mov	r2, r0
 800c80e:	460b      	mov	r3, r1
 800c810:	4610      	mov	r0, r2
 800c812:	4619      	mov	r1, r3
                      p_connection_complete_event->Conn_Latency,
 800c814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c816:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 800c81a:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800c81c:	461c      	mov	r4, r3
                      p_connection_complete_event->Supervision_Timeout*10
 800c81e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c820:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 800c824:	b29b      	uxth	r3, r3
 800c826:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800c828:	4613      	mov	r3, r2
 800c82a:	009b      	lsls	r3, r3, #2
 800c82c:	4413      	add	r3, r2
 800c82e:	005b      	lsls	r3, r3, #1
 800c830:	9301      	str	r3, [sp, #4]
 800c832:	9400      	str	r4, [sp, #0]
 800c834:	4602      	mov	r2, r0
 800c836:	460b      	mov	r3, r1
 800c838:	482b      	ldr	r0, [pc, #172]	@ (800c8e8 <SVCCTL_App_Notification+0x308>)
 800c83a:	f001 fca1 	bl	800e180 <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 800c83e:	4b22      	ldr	r3, [pc, #136]	@ (800c8c8 <SVCCTL_App_Notification+0x2e8>)
 800c840:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c844:	2b04      	cmp	r3, #4
 800c846:	d104      	bne.n	800c852 <SVCCTL_App_Notification+0x272>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 800c848:	4b1f      	ldr	r3, [pc, #124]	@ (800c8c8 <SVCCTL_App_Notification+0x2e8>)
 800c84a:	2206      	movs	r2, #6
 800c84c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 800c850:	e003      	b.n	800c85a <SVCCTL_App_Notification+0x27a>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 800c852:	4b1d      	ldr	r3, [pc, #116]	@ (800c8c8 <SVCCTL_App_Notification+0x2e8>)
 800c854:	2205      	movs	r2, #5
 800c856:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 800c85a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c85c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c860:	b29a      	uxth	r2, r3
 800c862:	4b19      	ldr	r3, [pc, #100]	@ (800c8c8 <SVCCTL_App_Notification+0x2e8>)
 800c864:	82da      	strh	r2, [r3, #22]
          HandleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT;
 800c866:	4b1c      	ldr	r3, [pc, #112]	@ (800c8d8 <SVCCTL_App_Notification+0x2f8>)
 800c868:	2200      	movs	r2, #0
 800c86a:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800c86c:	4b16      	ldr	r3, [pc, #88]	@ (800c8c8 <SVCCTL_App_Notification+0x2e8>)
 800c86e:	8ada      	ldrh	r2, [r3, #22]
 800c870:	4b19      	ldr	r3, [pc, #100]	@ (800c8d8 <SVCCTL_App_Notification+0x2f8>)
 800c872:	805a      	strh	r2, [r3, #2]
          P2PS_APP_Notification(&HandleNotification);
 800c874:	4818      	ldr	r0, [pc, #96]	@ (800c8d8 <SVCCTL_App_Notification+0x2f8>)
 800c876:	f000 fddd 	bl	800d434 <P2PS_APP_Notification>
          bdaddr= BleGetBdAddress();
 800c87a:	f000 fc11 	bl	800d0a0 <BleGetBdAddress>
 800c87e:	6278      	str	r0, [r7, #36]	@ 0x24
          sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 800c880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c882:	3305      	adds	r3, #5
 800c884:	781b      	ldrb	r3, [r3, #0]
 800c886:	461d      	mov	r5, r3
 800c888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c88a:	3304      	adds	r3, #4
 800c88c:	781b      	ldrb	r3, [r3, #0]
 800c88e:	461e      	mov	r6, r3
 800c890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c892:	3303      	adds	r3, #3
 800c894:	781b      	ldrb	r3, [r3, #0]
 800c896:	461a      	mov	r2, r3
 800c898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c89a:	3302      	adds	r3, #2
 800c89c:	781b      	ldrb	r3, [r3, #0]
 800c89e:	4619      	mov	r1, r3
 800c8a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8a2:	3301      	adds	r3, #1
 800c8a4:	781b      	ldrb	r3, [r3, #0]
 800c8a6:	461c      	mov	r4, r3
 800c8a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8aa:	781b      	ldrb	r3, [r3, #0]
 800c8ac:	f107 0008 	add.w	r0, r7, #8
 800c8b0:	9303      	str	r3, [sp, #12]
 800c8b2:	9402      	str	r4, [sp, #8]
 800c8b4:	9101      	str	r1, [sp, #4]
 800c8b6:	9200      	str	r2, [sp, #0]
 800c8b8:	4633      	mov	r3, r6
 800c8ba:	462a      	mov	r2, r5
 800c8bc:	4907      	ldr	r1, [pc, #28]	@ (800c8dc <SVCCTL_App_Notification+0x2fc>)
 800c8be:	f001 fcd7 	bl	800e270 <siprintf>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 800c8c2:	e000      	b.n	800c8c6 <SVCCTL_App_Notification+0x2e6>
          break;
 800c8c4:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 800c8c6:	e113      	b.n	800caf0 <SVCCTL_App_Notification+0x510>
 800c8c8:	200004c8 	.word	0x200004c8
 800c8cc:	0800f954 	.word	0x0800f954
 800c8d0:	0800f980 	.word	0x0800f980
 800c8d4:	20000565 	.word	0x20000565
 800c8d8:	20000560 	.word	0x20000560
 800c8dc:	0800f860 	.word	0x0800f860
 800c8e0:	0800f9bc 	.word	0x0800f9bc
 800c8e4:	3ff40000 	.word	0x3ff40000
 800c8e8:	0800f9f0 	.word	0x0800f9f0
 800c8ec:	0800fa5c 	.word	0x0800fa5c
 800c8f0:	0800fa8c 	.word	0x0800fa8c
 800c8f4:	0800fa98 	.word	0x0800fa98
 800c8f8:	0800faa4 	.word	0x0800faa4
 800c8fc:	0800fac4 	.word	0x0800fac4
 800c900:	0800fae4 	.word	0x0800fae4
 800c904:	0800fb08 	.word	0x0800fb08
 800c908:	0800fb50 	.word	0x0800fb50
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 800c90c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c90e:	3302      	adds	r3, #2
 800c910:	63fb      	str	r3, [r7, #60]	@ 0x3c
      switch (p_blecore_evt->ecode)
 800c912:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c914:	881b      	ldrh	r3, [r3, #0]
 800c916:	b29b      	uxth	r3, r3
 800c918:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800c91c:	4293      	cmp	r3, r2
 800c91e:	f000 80da 	beq.w	800cad6 <SVCCTL_App_Notification+0x4f6>
 800c922:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800c926:	4293      	cmp	r3, r2
 800c928:	f300 80e1 	bgt.w	800caee <SVCCTL_App_Notification+0x50e>
 800c92c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c930:	f000 80c1 	beq.w	800cab6 <SVCCTL_App_Notification+0x4d6>
 800c934:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c938:	f300 80d9 	bgt.w	800caee <SVCCTL_App_Notification+0x50e>
 800c93c:	2b04      	cmp	r3, #4
 800c93e:	f000 80c2 	beq.w	800cac6 <SVCCTL_App_Notification+0x4e6>
 800c942:	2b04      	cmp	r3, #4
 800c944:	f2c0 80d3 	blt.w	800caee <SVCCTL_App_Notification+0x50e>
 800c948:	f240 420a 	movw	r2, #1034	@ 0x40a
 800c94c:	4293      	cmp	r3, r2
 800c94e:	f300 80ce 	bgt.w	800caee <SVCCTL_App_Notification+0x50e>
 800c952:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c956:	f2c0 80ca 	blt.w	800caee <SVCCTL_App_Notification+0x50e>
 800c95a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800c95e:	2b0a      	cmp	r3, #10
 800c960:	f200 80c5 	bhi.w	800caee <SVCCTL_App_Notification+0x50e>
 800c964:	a201      	add	r2, pc, #4	@ (adr r2, 800c96c <SVCCTL_App_Notification+0x38c>)
 800c966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c96a:	bf00      	nop
 800c96c:	0800c999 	.word	0x0800c999
 800c970:	0800ca81 	.word	0x0800ca81
 800c974:	0800c9a1 	.word	0x0800c9a1
 800c978:	0800c9d7 	.word	0x0800c9d7
 800c97c:	0800c9df 	.word	0x0800c9df
 800c980:	0800c9e7 	.word	0x0800c9e7
 800c984:	0800caef 	.word	0x0800caef
 800c988:	0800cabf 	.word	0x0800cabf
 800c98c:	0800ca1b 	.word	0x0800ca1b
 800c990:	0800ca2b 	.word	0x0800ca2b
 800c994:	0800ca23 	.word	0x0800ca23
          APP_DBG_MSG(">>== ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE \n");
 800c998:	4858      	ldr	r0, [pc, #352]	@ (800cafc <SVCCTL_App_Notification+0x51c>)
 800c99a:	f001 fc61 	bl	800e260 <puts>
          break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 800c99e:	e0a3      	b.n	800cae8 <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GAP_PASS_KEY_REQ_VSEVT_CODE \n");
 800c9a0:	4857      	ldr	r0, [pc, #348]	@ (800cb00 <SVCCTL_App_Notification+0x520>)
 800c9a2:	f001 fc5d 	bl	800e260 <puts>
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,123456);
 800c9a6:	4b57      	ldr	r3, [pc, #348]	@ (800cb04 <SVCCTL_App_Notification+0x524>)
 800c9a8:	8adb      	ldrh	r3, [r3, #22]
 800c9aa:	4957      	ldr	r1, [pc, #348]	@ (800cb08 <SVCCTL_App_Notification+0x528>)
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	f7fc fd6f 	bl	8009490 <aci_gap_pass_key_resp>
 800c9b2:	4603      	mov	r3, r0
 800c9b4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 800c9b8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d006      	beq.n	800c9ce <SVCCTL_App_Notification+0x3ee>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Fail, reason: 0x%x\n", ret);
 800c9c0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c9c4:	4619      	mov	r1, r3
 800c9c6:	4851      	ldr	r0, [pc, #324]	@ (800cb0c <SVCCTL_App_Notification+0x52c>)
 800c9c8:	f001 fbda 	bl	800e180 <iprintf>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 800c9cc:	e08c      	b.n	800cae8 <SVCCTL_App_Notification+0x508>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Success \n");
 800c9ce:	4850      	ldr	r0, [pc, #320]	@ (800cb10 <SVCCTL_App_Notification+0x530>)
 800c9d0:	f001 fc46 	bl	800e260 <puts>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 800c9d4:	e088      	b.n	800cae8 <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE\n");
 800c9d6:	484f      	ldr	r0, [pc, #316]	@ (800cb14 <SVCCTL_App_Notification+0x534>)
 800c9d8:	f001 fc42 	bl	800e260 <puts>
          break; /* ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE */
 800c9dc:	e084      	b.n	800cae8 <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG("==>> ACI_GAP_PERIPHERAL_SECURITY_INITIATED_VSEVT_CODE \n");
 800c9de:	484e      	ldr	r0, [pc, #312]	@ (800cb18 <SVCCTL_App_Notification+0x538>)
 800c9e0:	f001 fc3e 	bl	800e260 <puts>
          break; /* ACI_GAP_PERIPHERAL_SECURITY_INITIATED_VSEVT_CODE */
 800c9e4:	e080      	b.n	800cae8 <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG("==>> ACI_GAP_BOND_LOST_VSEVT_CODE \n");
 800c9e6:	484d      	ldr	r0, [pc, #308]	@ (800cb1c <SVCCTL_App_Notification+0x53c>)
 800c9e8:	f001 fc3a 	bl	800e260 <puts>
          ret = aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 800c9ec:	4b45      	ldr	r3, [pc, #276]	@ (800cb04 <SVCCTL_App_Notification+0x524>)
 800c9ee:	8adb      	ldrh	r3, [r3, #22]
 800c9f0:	4618      	mov	r0, r3
 800c9f2:	f7fc fef7 	bl	80097e4 <aci_gap_allow_rebond>
 800c9f6:	4603      	mov	r3, r0
 800c9f8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 800c9fc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d006      	beq.n	800ca12 <SVCCTL_App_Notification+0x432>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Fail, reason: 0x%x\n", ret);
 800ca04:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ca08:	4619      	mov	r1, r3
 800ca0a:	4845      	ldr	r0, [pc, #276]	@ (800cb20 <SVCCTL_App_Notification+0x540>)
 800ca0c:	f001 fbb8 	bl	800e180 <iprintf>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 800ca10:	e06a      	b.n	800cae8 <SVCCTL_App_Notification+0x508>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Success \n");
 800ca12:	4844      	ldr	r0, [pc, #272]	@ (800cb24 <SVCCTL_App_Notification+0x544>)
 800ca14:	f001 fc24 	bl	800e260 <puts>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 800ca18:	e066      	b.n	800cae8 <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE \n");
 800ca1a:	4843      	ldr	r0, [pc, #268]	@ (800cb28 <SVCCTL_App_Notification+0x548>)
 800ca1c:	f001 fc20 	bl	800e260 <puts>
          break; /* ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE */
 800ca20:	e062      	b.n	800cae8 <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE\n");
 800ca22:	4842      	ldr	r0, [pc, #264]	@ (800cb2c <SVCCTL_App_Notification+0x54c>)
 800ca24:	f001 fc1c 	bl	800e260 <puts>
          break; /* ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE */    
 800ca28:	e05e      	b.n	800cae8 <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE\n");
 800ca2a:	4841      	ldr	r0, [pc, #260]	@ (800cb30 <SVCCTL_App_Notification+0x550>)
 800ca2c:	f001 fc18 	bl	800e260 <puts>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(p_blecore_evt->data))->Numeric_Value);
 800ca30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca32:	3302      	adds	r3, #2
          APP_DBG_MSG("     - numeric_value = %ld\n",
 800ca34:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800ca38:	4619      	mov	r1, r3
 800ca3a:	483e      	ldr	r0, [pc, #248]	@ (800cb34 <SVCCTL_App_Notification+0x554>)
 800ca3c:	f001 fba0 	bl	800e180 <iprintf>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(p_blecore_evt->data))->Numeric_Value);
 800ca40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca42:	3302      	adds	r3, #2
          APP_DBG_MSG("     - Hex_value = %lx\n",
 800ca44:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800ca48:	4619      	mov	r1, r3
 800ca4a:	483b      	ldr	r0, [pc, #236]	@ (800cb38 <SVCCTL_App_Notification+0x558>)
 800ca4c:	f001 fb98 	bl	800e180 <iprintf>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES); /* CONFIRM_YES = 1 */
 800ca50:	4b2c      	ldr	r3, [pc, #176]	@ (800cb04 <SVCCTL_App_Notification+0x524>)
 800ca52:	8adb      	ldrh	r3, [r3, #22]
 800ca54:	2101      	movs	r1, #1
 800ca56:	4618      	mov	r0, r3
 800ca58:	f7fc ff18 	bl	800988c <aci_gap_numeric_comparison_value_confirm_yesno>
 800ca5c:	4603      	mov	r3, r0
 800ca5e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 800ca62:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d006      	beq.n	800ca78 <SVCCTL_App_Notification+0x498>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Fail, reason: 0x%x\n", ret);
 800ca6a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ca6e:	4619      	mov	r1, r3
 800ca70:	4832      	ldr	r0, [pc, #200]	@ (800cb3c <SVCCTL_App_Notification+0x55c>)
 800ca72:	f001 fb85 	bl	800e180 <iprintf>
          break;
 800ca76:	e037      	b.n	800cae8 <SVCCTL_App_Notification+0x508>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Success \n");
 800ca78:	4831      	ldr	r0, [pc, #196]	@ (800cb40 <SVCCTL_App_Notification+0x560>)
 800ca7a:	f001 fbf1 	bl	800e260 <puts>
          break;
 800ca7e:	e033      	b.n	800cae8 <SVCCTL_App_Notification+0x508>
          pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 800ca80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca82:	3302      	adds	r3, #2
 800ca84:	63bb      	str	r3, [r7, #56]	@ 0x38
          APP_DBG_MSG(">>== ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE\n");
 800ca86:	482f      	ldr	r0, [pc, #188]	@ (800cb44 <SVCCTL_App_Notification+0x564>)
 800ca88:	f001 fbea 	bl	800e260 <puts>
          if (pairing_complete->Status == 0)
 800ca8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca8e:	789b      	ldrb	r3, [r3, #2]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d103      	bne.n	800ca9c <SVCCTL_App_Notification+0x4bc>
            APP_DBG_MSG("     - Pairing Success\n");
 800ca94:	482c      	ldr	r0, [pc, #176]	@ (800cb48 <SVCCTL_App_Notification+0x568>)
 800ca96:	f001 fbe3 	bl	800e260 <puts>
 800ca9a:	e008      	b.n	800caae <SVCCTL_App_Notification+0x4ce>
            APP_DBG_MSG("     - Pairing KO \n     - Status: 0x%x\n     - Reason: 0x%x\n",pairing_complete->Status, pairing_complete->Reason);
 800ca9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca9e:	789b      	ldrb	r3, [r3, #2]
 800caa0:	4619      	mov	r1, r3
 800caa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800caa4:	78db      	ldrb	r3, [r3, #3]
 800caa6:	461a      	mov	r2, r3
 800caa8:	4828      	ldr	r0, [pc, #160]	@ (800cb4c <SVCCTL_App_Notification+0x56c>)
 800caaa:	f001 fb69 	bl	800e180 <iprintf>
          APP_DBG_MSG("\n");
 800caae:	200a      	movs	r0, #10
 800cab0:	f001 fb78 	bl	800e1a4 <putchar>
          break;    
 800cab4:	e018      	b.n	800cae8 <SVCCTL_App_Notification+0x508>
          mutex = 1;
 800cab6:	4b26      	ldr	r3, [pc, #152]	@ (800cb50 <SVCCTL_App_Notification+0x570>)
 800cab8:	2201      	movs	r2, #1
 800caba:	701a      	strb	r2, [r3, #0]
          break;
 800cabc:	e014      	b.n	800cae8 <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GAP_PROC_COMPLETE_VSEVT_CODE \r");
 800cabe:	4825      	ldr	r0, [pc, #148]	@ (800cb54 <SVCCTL_App_Notification+0x574>)
 800cac0:	f001 fb5e 	bl	800e180 <iprintf>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 800cac4:	e010      	b.n	800cae8 <SVCCTL_App_Notification+0x508>
          HW_TS_Start(BleApplicationContext.SwitchOffGPIO_timer_Id, (uint32_t)LED_ON_TIMEOUT);
 800cac6:	4b0f      	ldr	r3, [pc, #60]	@ (800cb04 <SVCCTL_App_Notification+0x524>)
 800cac8:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 800cacc:	210a      	movs	r1, #10
 800cace:	4618      	mov	r0, r3
 800cad0:	f7f5 fb50 	bl	8002174 <HW_TS_Start>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 800cad4:	e008      	b.n	800cae8 <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GATT_INDICATION_VSEVT_CODE \r");
 800cad6:	4820      	ldr	r0, [pc, #128]	@ (800cb58 <SVCCTL_App_Notification+0x578>)
 800cad8:	f001 fb52 	bl	800e180 <iprintf>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 800cadc:	4b09      	ldr	r3, [pc, #36]	@ (800cb04 <SVCCTL_App_Notification+0x524>)
 800cade:	8adb      	ldrh	r3, [r3, #22]
 800cae0:	4618      	mov	r0, r3
 800cae2:	f7fd f9e6 	bl	8009eb2 <aci_gatt_confirm_indication>
        break;
 800cae6:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800cae8:	e001      	b.n	800caee <SVCCTL_App_Notification+0x50e>
      break;
 800caea:	bf00      	nop
 800caec:	e000      	b.n	800caf0 <SVCCTL_App_Notification+0x510>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800caee:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800caf0:	2301      	movs	r3, #1
}
 800caf2:	4618      	mov	r0, r3
 800caf4:	374c      	adds	r7, #76	@ 0x4c
 800caf6:	46bd      	mov	sp, r7
 800caf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cafa:	bf00      	nop
 800cafc:	0800fba0 	.word	0x0800fba0
 800cb00:	0800fbd0 	.word	0x0800fbd0
 800cb04:	200004c8 	.word	0x200004c8
 800cb08:	0001e240 	.word	0x0001e240
 800cb0c:	0800fbf8 	.word	0x0800fbf8
 800cb10:	0800fc2c 	.word	0x0800fc2c
 800cb14:	0800fc54 	.word	0x0800fc54
 800cb18:	0800fc80 	.word	0x0800fc80
 800cb1c:	0800fcb8 	.word	0x0800fcb8
 800cb20:	0800fcdc 	.word	0x0800fcdc
 800cb24:	0800fd0c 	.word	0x0800fd0c
 800cb28:	0800fd34 	.word	0x0800fd34
 800cb2c:	0800fd60 	.word	0x0800fd60
 800cb30:	0800fd90 	.word	0x0800fd90
 800cb34:	0800fdc4 	.word	0x0800fdc4
 800cb38:	0800fde0 	.word	0x0800fde0
 800cb3c:	0800fdf8 	.word	0x0800fdf8
 800cb40:	0800fe48 	.word	0x0800fe48
 800cb44:	0800fe90 	.word	0x0800fe90
 800cb48:	0800febc 	.word	0x0800febc
 800cb4c:	0800fed4 	.word	0x0800fed4
 800cb50:	20000565 	.word	0x20000565
 800cb54:	0800ff10 	.word	0x0800ff10
 800cb58:	0800ff38 	.word	0x0800ff38

0800cb5c <APP_BLE_Send_EEGData_Notification>:
 *
 * Hermes Characteristics notifications
 *
 **/
uint8_t  APP_BLE_Send_EEGData_Notification(uint8_t* payload, uint8_t length)
{
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	b086      	sub	sp, #24
 800cb60:	af02      	add	r7, sp, #8
 800cb62:	6078      	str	r0, [r7, #4]
 800cb64:	460b      	mov	r3, r1
 800cb66:	70fb      	strb	r3, [r7, #3]
    uint8_t  ret = BLE_STATUS_INVALID_PARAMS;
 800cb68:	2392      	movs	r3, #146	@ 0x92
 800cb6a:	73fb      	strb	r3, [r7, #15]

    if(length <= NEW_NOTIFY_CHAR_VALUE_LENGTH)
 800cb6c:	78fb      	ldrb	r3, [r7, #3]
 800cb6e:	2bf1      	cmp	r3, #241	@ 0xf1
 800cb70:	d80e      	bhi.n	800cb90 <APP_BLE_Send_EEGData_Notification+0x34>
    {
        ret = aci_gatt_update_char_value(BleApplicationContext.BleApplicationContext_legacy.eeg_service_handle,
 800cb72:	4b0a      	ldr	r3, [pc, #40]	@ (800cb9c <APP_BLE_Send_EEGData_Notification+0x40>)
 800cb74:	f8b3 007e 	ldrh.w	r0, [r3, #126]	@ 0x7e
 800cb78:	4b08      	ldr	r3, [pc, #32]	@ (800cb9c <APP_BLE_Send_EEGData_Notification+0x40>)
 800cb7a:	f8b3 1088 	ldrh.w	r1, [r3, #136]	@ 0x88
 800cb7e:	78fa      	ldrb	r2, [r7, #3]
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	9300      	str	r3, [sp, #0]
 800cb84:	4613      	mov	r3, r2
 800cb86:	2200      	movs	r2, #0
 800cb88:	f7fd f8ea 	bl	8009d60 <aci_gatt_update_char_value>
 800cb8c:	4603      	mov	r3, r0
 800cb8e:	73fb      	strb	r3, [r7, #15]
                                        0, /* offset */
                                        length, /* data length */
                                        payload);
    }

    return ret;
 800cb90:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb92:	4618      	mov	r0, r3
 800cb94:	3710      	adds	r7, #16
 800cb96:	46bd      	mov	sp, r7
 800cb98:	bd80      	pop	{r7, pc}
 800cb9a:	bf00      	nop
 800cb9c:	200004c8 	.word	0x200004c8

0800cba0 <APP_BLE_Send_Event_Notification>:


uint8_t  APP_BLE_Send_Event_Notification(event_packet_t* payload)
{
 800cba0:	b580      	push	{r7, lr}
 800cba2:	b086      	sub	sp, #24
 800cba4:	af02      	add	r7, sp, #8
 800cba6:	6078      	str	r0, [r7, #4]
    uint8_t  ret = BLE_STATUS_INVALID_PARAMS;
 800cba8:	2392      	movs	r3, #146	@ 0x92
 800cbaa:	73fb      	strb	r3, [r7, #15]

	ret = aci_gatt_update_char_value(BleApplicationContext.BleApplicationContext_legacy.event_service_handle,
 800cbac:	4b09      	ldr	r3, [pc, #36]	@ (800cbd4 <APP_BLE_Send_Event_Notification+0x34>)
 800cbae:	f8b3 0080 	ldrh.w	r0, [r3, #128]	@ 0x80
 800cbb2:	4b08      	ldr	r3, [pc, #32]	@ (800cbd4 <APP_BLE_Send_Event_Notification+0x34>)
 800cbb4:	f8b3 108a 	ldrh.w	r1, [r3, #138]	@ 0x8a
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	9300      	str	r3, [sp, #0]
 800cbbc:	2303      	movs	r3, #3
 800cbbe:	2200      	movs	r2, #0
 800cbc0:	f7fd f8ce 	bl	8009d60 <aci_gatt_update_char_value>
 800cbc4:	4603      	mov	r3, r0
 800cbc6:	73fb      	strb	r3, [r7, #15]
									BleApplicationContext.event_char_handle,
									0, /* offset */
									sizeof(event_packet_t), /* data length */
									(uint8_t*)payload);

    return ret;
 800cbc8:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbca:	4618      	mov	r0, r3
 800cbcc:	3710      	adds	r7, #16
 800cbce:	46bd      	mov	sp, r7
 800cbd0:	bd80      	pop	{r7, pc}
 800cbd2:	bf00      	nop
 800cbd4:	200004c8 	.word	0x200004c8

0800cbd8 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 800cbd8:	b580      	push	{r7, lr}
 800cbda:	b082      	sub	sp, #8
 800cbdc:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800cbde:	4b06      	ldr	r3, [pc, #24]	@ (800cbf8 <Ble_Tl_Init+0x20>)
 800cbe0:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 800cbe2:	4b06      	ldr	r3, [pc, #24]	@ (800cbfc <Ble_Tl_Init+0x24>)
 800cbe4:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 800cbe6:	463b      	mov	r3, r7
 800cbe8:	4619      	mov	r1, r3
 800cbea:	4805      	ldr	r0, [pc, #20]	@ (800cc00 <Ble_Tl_Init+0x28>)
 800cbec:	f7fd fee4 	bl	800a9b8 <hci_init>

  return;
 800cbf0:	bf00      	nop
}
 800cbf2:	3708      	adds	r7, #8
 800cbf4:	46bd      	mov	sp, r7
 800cbf6:	bd80      	pop	{r7, pc}
 800cbf8:	200300d8 	.word	0x200300d8
 800cbfc:	0800d2d1 	.word	0x0800d2d1
 800cc00:	0800d299 	.word	0x0800d299

0800cc04 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 800cc04:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cc06:	b08d      	sub	sp, #52	@ 0x34
 800cc08:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 800cc0a:	2300      	movs	r3, #0
 800cc0c:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800cc0e:	2392      	movs	r3, #146	@ 0x92
 800cc10:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init*/

  APP_DBG_MSG("==>> Start Ble_Hci_Gap_Gatt_Init function\n");
 800cc12:	48a5      	ldr	r0, [pc, #660]	@ (800cea8 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800cc14:	f001 fb24 	bl	800e260 <puts>

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 800cc18:	f7fd fae0 	bl	800a1dc <hci_reset>
 800cc1c:	4603      	mov	r3, r0
 800cc1e:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800cc20:	7dfb      	ldrb	r3, [r7, #23]
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d005      	beq.n	800cc32 <Ble_Hci_Gap_Gatt_Init+0x2e>
  {
    APP_DBG_MSG("  Fail   : hci_reset command, result: 0x%x \n", ret);
 800cc26:	7dfb      	ldrb	r3, [r7, #23]
 800cc28:	4619      	mov	r1, r3
 800cc2a:	48a0      	ldr	r0, [pc, #640]	@ (800ceac <Ble_Hci_Gap_Gatt_Init+0x2a8>)
 800cc2c:	f001 faa8 	bl	800e180 <iprintf>
 800cc30:	e002      	b.n	800cc38 <Ble_Hci_Gap_Gatt_Init+0x34>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_reset command\n");
 800cc32:	489f      	ldr	r0, [pc, #636]	@ (800ceb0 <Ble_Hci_Gap_Gatt_Init+0x2ac>)
 800cc34:	f001 fb14 	bl	800e260 <puts>
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 800cc38:	f000 fa32 	bl	800d0a0 <BleGetBdAddress>
 800cc3c:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, (uint8_t*) p_bd_addr);
 800cc3e:	693a      	ldr	r2, [r7, #16]
 800cc40:	2106      	movs	r1, #6
 800cc42:	2000      	movs	r0, #0
 800cc44:	f7fd f98a 	bl	8009f5c <aci_hal_write_config_data>
 800cc48:	4603      	mov	r3, r0
 800cc4a:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800cc4c:	7dfb      	ldrb	r3, [r7, #23]
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d005      	beq.n	800cc5e <Ble_Hci_Gap_Gatt_Init+0x5a>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET, result: 0x%x \n", ret);
 800cc52:	7dfb      	ldrb	r3, [r7, #23]
 800cc54:	4619      	mov	r1, r3
 800cc56:	4897      	ldr	r0, [pc, #604]	@ (800ceb4 <Ble_Hci_Gap_Gatt_Init+0x2b0>)
 800cc58:	f001 fa92 	bl	800e180 <iprintf>
 800cc5c:	e021      	b.n	800cca2 <Ble_Hci_Gap_Gatt_Init+0x9e>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET\n");
 800cc5e:	4896      	ldr	r0, [pc, #600]	@ (800ceb8 <Ble_Hci_Gap_Gatt_Init+0x2b4>)
 800cc60:	f001 fafe 	bl	800e260 <puts>
    APP_DBG_MSG("  Public Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n",p_bd_addr[5],p_bd_addr[4],p_bd_addr[3],p_bd_addr[2],p_bd_addr[1],p_bd_addr[0]);
 800cc64:	693b      	ldr	r3, [r7, #16]
 800cc66:	3305      	adds	r3, #5
 800cc68:	781b      	ldrb	r3, [r3, #0]
 800cc6a:	4618      	mov	r0, r3
 800cc6c:	693b      	ldr	r3, [r7, #16]
 800cc6e:	3304      	adds	r3, #4
 800cc70:	781b      	ldrb	r3, [r3, #0]
 800cc72:	461c      	mov	r4, r3
 800cc74:	693b      	ldr	r3, [r7, #16]
 800cc76:	3303      	adds	r3, #3
 800cc78:	781b      	ldrb	r3, [r3, #0]
 800cc7a:	461d      	mov	r5, r3
 800cc7c:	693b      	ldr	r3, [r7, #16]
 800cc7e:	3302      	adds	r3, #2
 800cc80:	781b      	ldrb	r3, [r3, #0]
 800cc82:	461a      	mov	r2, r3
 800cc84:	693b      	ldr	r3, [r7, #16]
 800cc86:	3301      	adds	r3, #1
 800cc88:	781b      	ldrb	r3, [r3, #0]
 800cc8a:	4619      	mov	r1, r3
 800cc8c:	693b      	ldr	r3, [r7, #16]
 800cc8e:	781b      	ldrb	r3, [r3, #0]
 800cc90:	9302      	str	r3, [sp, #8]
 800cc92:	9101      	str	r1, [sp, #4]
 800cc94:	9200      	str	r2, [sp, #0]
 800cc96:	462b      	mov	r3, r5
 800cc98:	4622      	mov	r2, r4
 800cc9a:	4601      	mov	r1, r0
 800cc9c:	4887      	ldr	r0, [pc, #540]	@ (800cebc <Ble_Hci_Gap_Gatt_Init+0x2b8>)
 800cc9e:	f001 fa6f 	bl	800e180 <iprintf>
  }

#if (CFG_BLE_ADDRESS_TYPE == GAP_PUBLIC_ADDR)
  /* BLE MAC in ADV Packet */
  a_ManufData[ sizeof(a_ManufData)-6] = p_bd_addr[5];
 800cca2:	693b      	ldr	r3, [r7, #16]
 800cca4:	3305      	adds	r3, #5
 800cca6:	781a      	ldrb	r2, [r3, #0]
 800cca8:	4b85      	ldr	r3, [pc, #532]	@ (800cec0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800ccaa:	721a      	strb	r2, [r3, #8]
  a_ManufData[ sizeof(a_ManufData)-5] = p_bd_addr[4];
 800ccac:	693b      	ldr	r3, [r7, #16]
 800ccae:	3304      	adds	r3, #4
 800ccb0:	781a      	ldrb	r2, [r3, #0]
 800ccb2:	4b83      	ldr	r3, [pc, #524]	@ (800cec0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800ccb4:	725a      	strb	r2, [r3, #9]
  a_ManufData[ sizeof(a_ManufData)-4] = p_bd_addr[3];
 800ccb6:	693b      	ldr	r3, [r7, #16]
 800ccb8:	3303      	adds	r3, #3
 800ccba:	781a      	ldrb	r2, [r3, #0]
 800ccbc:	4b80      	ldr	r3, [pc, #512]	@ (800cec0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800ccbe:	729a      	strb	r2, [r3, #10]
  a_ManufData[ sizeof(a_ManufData)-3] = p_bd_addr[2];
 800ccc0:	693b      	ldr	r3, [r7, #16]
 800ccc2:	3302      	adds	r3, #2
 800ccc4:	781a      	ldrb	r2, [r3, #0]
 800ccc6:	4b7e      	ldr	r3, [pc, #504]	@ (800cec0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800ccc8:	72da      	strb	r2, [r3, #11]
  a_ManufData[ sizeof(a_ManufData)-2] = p_bd_addr[1];
 800ccca:	693b      	ldr	r3, [r7, #16]
 800cccc:	3301      	adds	r3, #1
 800ccce:	781a      	ldrb	r2, [r3, #0]
 800ccd0:	4b7b      	ldr	r3, [pc, #492]	@ (800cec0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800ccd2:	731a      	strb	r2, [r3, #12]
  a_ManufData[ sizeof(a_ManufData)-1] = p_bd_addr[0];
 800ccd4:	693b      	ldr	r3, [r7, #16]
 800ccd6:	781a      	ldrb	r2, [r3, #0]
 800ccd8:	4b79      	ldr	r3, [pc, #484]	@ (800cec0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800ccda:	735a      	strb	r2, [r3, #13]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 800ccdc:	4a79      	ldr	r2, [pc, #484]	@ (800cec4 <Ble_Hci_Gap_Gatt_Init+0x2c0>)
 800ccde:	2110      	movs	r1, #16
 800cce0:	2018      	movs	r0, #24
 800cce2:	f7fd f93b 	bl	8009f5c <aci_hal_write_config_data>
 800cce6:	4603      	mov	r3, r0
 800cce8:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800ccea:	7dfb      	ldrb	r3, [r7, #23]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d005      	beq.n	800ccfc <Ble_Hci_Gap_Gatt_Init+0xf8>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET, result: 0x%x \n", ret);
 800ccf0:	7dfb      	ldrb	r3, [r7, #23]
 800ccf2:	4619      	mov	r1, r3
 800ccf4:	4874      	ldr	r0, [pc, #464]	@ (800cec8 <Ble_Hci_Gap_Gatt_Init+0x2c4>)
 800ccf6:	f001 fa43 	bl	800e180 <iprintf>
 800ccfa:	e002      	b.n	800cd02 <Ble_Hci_Gap_Gatt_Init+0xfe>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET\n");
 800ccfc:	4873      	ldr	r0, [pc, #460]	@ (800cecc <Ble_Hci_Gap_Gatt_Init+0x2c8>)
 800ccfe:	f001 faaf 	bl	800e260 <puts>
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 800cd02:	4a73      	ldr	r2, [pc, #460]	@ (800ced0 <Ble_Hci_Gap_Gatt_Init+0x2cc>)
 800cd04:	2110      	movs	r1, #16
 800cd06:	2008      	movs	r0, #8
 800cd08:	f7fd f928 	bl	8009f5c <aci_hal_write_config_data>
 800cd0c:	4603      	mov	r3, r0
 800cd0e:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800cd10:	7dfb      	ldrb	r3, [r7, #23]
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d005      	beq.n	800cd22 <Ble_Hci_Gap_Gatt_Init+0x11e>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET, result: 0x%x \n", ret);
 800cd16:	7dfb      	ldrb	r3, [r7, #23]
 800cd18:	4619      	mov	r1, r3
 800cd1a:	486e      	ldr	r0, [pc, #440]	@ (800ced4 <Ble_Hci_Gap_Gatt_Init+0x2d0>)
 800cd1c:	f001 fa30 	bl	800e180 <iprintf>
 800cd20:	e002      	b.n	800cd28 <Ble_Hci_Gap_Gatt_Init+0x124>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET\n");
 800cd22:	486d      	ldr	r0, [pc, #436]	@ (800ced8 <Ble_Hci_Gap_Gatt_Init+0x2d4>)
 800cd24:	f001 fa9c 	bl	800e260 <puts>
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 800cd28:	211f      	movs	r1, #31
 800cd2a:	2001      	movs	r0, #1
 800cd2c:	f7fd f99b 	bl	800a066 <aci_hal_set_tx_power_level>
 800cd30:	4603      	mov	r3, r0
 800cd32:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800cd34:	7dfb      	ldrb	r3, [r7, #23]
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d005      	beq.n	800cd46 <Ble_Hci_Gap_Gatt_Init+0x142>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_tx_power_level command, result: 0x%x \n", ret);
 800cd3a:	7dfb      	ldrb	r3, [r7, #23]
 800cd3c:	4619      	mov	r1, r3
 800cd3e:	4867      	ldr	r0, [pc, #412]	@ (800cedc <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800cd40:	f001 fa1e 	bl	800e180 <iprintf>
 800cd44:	e002      	b.n	800cd4c <Ble_Hci_Gap_Gatt_Init+0x148>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_tx_power_level command\n");
 800cd46:	4866      	ldr	r0, [pc, #408]	@ (800cee0 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800cd48:	f001 fa8a 	bl	800e260 <puts>
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 800cd4c:	f7fc fe05 	bl	800995a <aci_gatt_init>
 800cd50:	4603      	mov	r3, r0
 800cd52:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800cd54:	7dfb      	ldrb	r3, [r7, #23]
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d005      	beq.n	800cd66 <Ble_Hci_Gap_Gatt_Init+0x162>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_init command, result: 0x%x \n", ret);
 800cd5a:	7dfb      	ldrb	r3, [r7, #23]
 800cd5c:	4619      	mov	r1, r3
 800cd5e:	4861      	ldr	r0, [pc, #388]	@ (800cee4 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800cd60:	f001 fa0e 	bl	800e180 <iprintf>
 800cd64:	e002      	b.n	800cd6c <Ble_Hci_Gap_Gatt_Init+0x168>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_init command\n");
 800cd66:	4860      	ldr	r0, [pc, #384]	@ (800cee8 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 800cd68:	f001 fa7a 	bl	800e260 <puts>
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 800cd6c:	2300      	movs	r3, #0
 800cd6e:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800cd70:	7bfb      	ldrb	r3, [r7, #15]
 800cd72:	f043 0301 	orr.w	r3, r3, #1
 800cd76:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 800cd78:	7bfb      	ldrb	r3, [r7, #15]
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d02b      	beq.n	800cdd6 <Ble_Hci_Gap_Gatt_Init+0x1d2>
  {
    const char *name = "Hermes V1";
 800cd7e:	4b5b      	ldr	r3, [pc, #364]	@ (800ceec <Ble_Hci_Gap_Gatt_Init+0x2e8>)
 800cd80:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 800cd82:	1dba      	adds	r2, r7, #6
 800cd84:	7bf8      	ldrb	r0, [r7, #15]
 800cd86:	1cbb      	adds	r3, r7, #2
 800cd88:	9301      	str	r3, [sp, #4]
 800cd8a:	1d3b      	adds	r3, r7, #4
 800cd8c:	9300      	str	r3, [sp, #0]
 800cd8e:	4613      	mov	r3, r2
 800cd90:	2207      	movs	r2, #7
 800cd92:	2100      	movs	r1, #0
 800cd94:	f7fc fbe3 	bl	800955e <aci_gap_init>
 800cd98:	4603      	mov	r3, r0
 800cd9a:	75fb      	strb	r3, [r7, #23]
                       APPBLE_GAP_DEVICE_NAME_LENGTH,
                       &gap_service_handle,
                       &gap_dev_name_char_handle,
                       &gap_appearance_char_handle);

    if (ret != BLE_STATUS_SUCCESS)
 800cd9c:	7dfb      	ldrb	r3, [r7, #23]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d005      	beq.n	800cdae <Ble_Hci_Gap_Gatt_Init+0x1aa>
    {
      APP_DBG_MSG("  Fail   : aci_gap_init command, result: 0x%x \n", ret);
 800cda2:	7dfb      	ldrb	r3, [r7, #23]
 800cda4:	4619      	mov	r1, r3
 800cda6:	4852      	ldr	r0, [pc, #328]	@ (800cef0 <Ble_Hci_Gap_Gatt_Init+0x2ec>)
 800cda8:	f001 f9ea 	bl	800e180 <iprintf>
 800cdac:	e002      	b.n	800cdb4 <Ble_Hci_Gap_Gatt_Init+0x1b0>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
 800cdae:	4851      	ldr	r0, [pc, #324]	@ (800cef4 <Ble_Hci_Gap_Gatt_Init+0x2f0>)
 800cdb0:	f001 fa56 	bl	800e260 <puts>
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 800cdb4:	88fc      	ldrh	r4, [r7, #6]
 800cdb6:	88bd      	ldrh	r5, [r7, #4]
 800cdb8:	68b8      	ldr	r0, [r7, #8]
 800cdba:	f7f3 f9e1 	bl	8000180 <strlen>
 800cdbe:	4603      	mov	r3, r0
 800cdc0:	b2da      	uxtb	r2, r3
 800cdc2:	68bb      	ldr	r3, [r7, #8]
 800cdc4:	9300      	str	r3, [sp, #0]
 800cdc6:	4613      	mov	r3, r2
 800cdc8:	2200      	movs	r2, #0
 800cdca:	4629      	mov	r1, r5
 800cdcc:	4620      	mov	r0, r4
 800cdce:	f7fc ffc7 	bl	8009d60 <aci_gatt_update_char_value>
 800cdd2:	4603      	mov	r3, r0
 800cdd4:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 800cdd6:	88f8      	ldrh	r0, [r7, #6]
 800cdd8:	8879      	ldrh	r1, [r7, #2]
 800cdda:	463b      	mov	r3, r7
 800cddc:	9300      	str	r3, [sp, #0]
 800cdde:	2302      	movs	r3, #2
 800cde0:	2200      	movs	r2, #0
 800cde2:	f7fc ffbd 	bl	8009d60 <aci_gatt_update_char_value>
 800cde6:	4603      	mov	r3, r0
 800cde8:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 800cdea:	2202      	movs	r2, #2
 800cdec:	2102      	movs	r1, #2
 800cdee:	2000      	movs	r0, #0
 800cdf0:	f7fd fa96 	bl	800a320 <hci_le_set_default_phy>
 800cdf4:	4603      	mov	r3, r0
 800cdf6:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800cdf8:	7dfb      	ldrb	r3, [r7, #23]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d005      	beq.n	800ce0a <Ble_Hci_Gap_Gatt_Init+0x206>
  {
    APP_DBG_MSG("  Fail   : hci_le_set_default_phy command, result: 0x%x \n", ret);
 800cdfe:	7dfb      	ldrb	r3, [r7, #23]
 800ce00:	4619      	mov	r1, r3
 800ce02:	483d      	ldr	r0, [pc, #244]	@ (800cef8 <Ble_Hci_Gap_Gatt_Init+0x2f4>)
 800ce04:	f001 f9bc 	bl	800e180 <iprintf>
 800ce08:	e002      	b.n	800ce10 <Ble_Hci_Gap_Gatt_Init+0x20c>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_le_set_default_phy command\n");
 800ce0a:	483c      	ldr	r0, [pc, #240]	@ (800cefc <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800ce0c:	f001 fa28 	bl	800e260 <puts>
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 800ce10:	4b3b      	ldr	r3, [pc, #236]	@ (800cf00 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800ce12:	2201      	movs	r2, #1
 800ce14:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 800ce16:	4b3a      	ldr	r3, [pc, #232]	@ (800cf00 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800ce18:	781b      	ldrb	r3, [r3, #0]
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	f7fc fa20 	bl	8009260 <aci_gap_set_io_capability>
 800ce20:	4603      	mov	r3, r0
 800ce22:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800ce24:	7dfb      	ldrb	r3, [r7, #23]
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d005      	beq.n	800ce36 <Ble_Hci_Gap_Gatt_Init+0x232>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_io_capability command, result: 0x%x \n", ret);
 800ce2a:	7dfb      	ldrb	r3, [r7, #23]
 800ce2c:	4619      	mov	r1, r3
 800ce2e:	4835      	ldr	r0, [pc, #212]	@ (800cf04 <Ble_Hci_Gap_Gatt_Init+0x300>)
 800ce30:	f001 f9a6 	bl	800e180 <iprintf>
 800ce34:	e002      	b.n	800ce3c <Ble_Hci_Gap_Gatt_Init+0x238>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_io_capability command\n");
 800ce36:	4834      	ldr	r0, [pc, #208]	@ (800cf08 <Ble_Hci_Gap_Gatt_Init+0x304>)
 800ce38:	f001 fa12 	bl	800e260 <puts>
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 800ce3c:	4b30      	ldr	r3, [pc, #192]	@ (800cf00 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800ce3e:	2201      	movs	r2, #1
 800ce40:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 800ce42:	4b2f      	ldr	r3, [pc, #188]	@ (800cf00 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800ce44:	2208      	movs	r2, #8
 800ce46:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 800ce48:	4b2d      	ldr	r3, [pc, #180]	@ (800cf00 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800ce4a:	2210      	movs	r2, #16
 800ce4c:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 800ce4e:	4b2c      	ldr	r3, [pc, #176]	@ (800cf00 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800ce50:	2200      	movs	r2, #0
 800ce52:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 800ce54:	4b2a      	ldr	r3, [pc, #168]	@ (800cf00 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800ce56:	4a2d      	ldr	r2, [pc, #180]	@ (800cf0c <Ble_Hci_Gap_Gatt_Init+0x308>)
 800ce58:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 800ce5a:	4b29      	ldr	r3, [pc, #164]	@ (800cf00 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800ce5c:	2201      	movs	r2, #1
 800ce5e:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 800ce60:	4b27      	ldr	r3, [pc, #156]	@ (800cf00 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800ce62:	789c      	ldrb	r4, [r3, #2]
 800ce64:	4b26      	ldr	r3, [pc, #152]	@ (800cf00 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800ce66:	785d      	ldrb	r5, [r3, #1]
 800ce68:	4b25      	ldr	r3, [pc, #148]	@ (800cf00 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800ce6a:	791b      	ldrb	r3, [r3, #4]
 800ce6c:	4a24      	ldr	r2, [pc, #144]	@ (800cf00 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800ce6e:	7952      	ldrb	r2, [r2, #5]
 800ce70:	4923      	ldr	r1, [pc, #140]	@ (800cf00 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800ce72:	78c9      	ldrb	r1, [r1, #3]
 800ce74:	4822      	ldr	r0, [pc, #136]	@ (800cf00 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800ce76:	6880      	ldr	r0, [r0, #8]
 800ce78:	2600      	movs	r6, #0
 800ce7a:	9604      	str	r6, [sp, #16]
 800ce7c:	9003      	str	r0, [sp, #12]
 800ce7e:	9102      	str	r1, [sp, #8]
 800ce80:	9201      	str	r2, [sp, #4]
 800ce82:	9300      	str	r3, [sp, #0]
 800ce84:	2300      	movs	r3, #0
 800ce86:	2201      	movs	r2, #1
 800ce88:	4629      	mov	r1, r5
 800ce8a:	4620      	mov	r0, r4
 800ce8c:	f7fc fa3c 	bl	8009308 <aci_gap_set_authentication_requirement>
 800ce90:	4603      	mov	r3, r0
 800ce92:	75fb      	strb	r3, [r7, #23]
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin,
                                               CFG_IDENTITY_ADDRESS);
  if (ret != BLE_STATUS_SUCCESS)
 800ce94:	7dfb      	ldrb	r3, [r7, #23]
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d03c      	beq.n	800cf14 <Ble_Hci_Gap_Gatt_Init+0x310>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_authentication_requirement command, result: 0x%x \n", ret);
 800ce9a:	7dfb      	ldrb	r3, [r7, #23]
 800ce9c:	4619      	mov	r1, r3
 800ce9e:	481c      	ldr	r0, [pc, #112]	@ (800cf10 <Ble_Hci_Gap_Gatt_Init+0x30c>)
 800cea0:	f001 f96e 	bl	800e180 <iprintf>
 800cea4:	e039      	b.n	800cf1a <Ble_Hci_Gap_Gatt_Init+0x316>
 800cea6:	bf00      	nop
 800cea8:	0800ff60 	.word	0x0800ff60
 800ceac:	0800ff8c 	.word	0x0800ff8c
 800ceb0:	0800ffbc 	.word	0x0800ffbc
 800ceb4:	0800ffdc 	.word	0x0800ffdc
 800ceb8:	08010038 	.word	0x08010038
 800cebc:	08010084 	.word	0x08010084
 800cec0:	20000014 	.word	0x20000014
 800cec4:	080109e4 	.word	0x080109e4
 800cec8:	080100c0 	.word	0x080100c0
 800cecc:	08010118 	.word	0x08010118
 800ced0:	080109f4 	.word	0x080109f4
 800ced4:	08010160 	.word	0x08010160
 800ced8:	080101b8 	.word	0x080101b8
 800cedc:	08010200 	.word	0x08010200
 800cee0:	08010240 	.word	0x08010240
 800cee4:	08010270 	.word	0x08010270
 800cee8:	080102a4 	.word	0x080102a4
 800ceec:	080102c8 	.word	0x080102c8
 800cef0:	080102d4 	.word	0x080102d4
 800cef4:	08010304 	.word	0x08010304
 800cef8:	08010324 	.word	0x08010324
 800cefc:	08010360 	.word	0x08010360
 800cf00:	200004c8 	.word	0x200004c8
 800cf04:	0801038c 	.word	0x0801038c
 800cf08:	080103cc 	.word	0x080103cc
 800cf0c:	0001b207 	.word	0x0001b207
 800cf10:	080103fc 	.word	0x080103fc
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_authentication_requirement command\n");
 800cf14:	480e      	ldr	r0, [pc, #56]	@ (800cf50 <Ble_Hci_Gap_Gatt_Init+0x34c>)
 800cf16:	f001 f9a3 	bl	800e260 <puts>
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 800cf1a:	4b0e      	ldr	r3, [pc, #56]	@ (800cf54 <Ble_Hci_Gap_Gatt_Init+0x350>)
 800cf1c:	789b      	ldrb	r3, [r3, #2]
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d00f      	beq.n	800cf42 <Ble_Hci_Gap_Gatt_Init+0x33e>
  {
    ret = aci_gap_configure_whitelist();
 800cf22:	f7fc fc3b 	bl	800979c <aci_gap_configure_filter_accept_list>
 800cf26:	4603      	mov	r3, r0
 800cf28:	75fb      	strb	r3, [r7, #23]
    if (ret != BLE_STATUS_SUCCESS)
 800cf2a:	7dfb      	ldrb	r3, [r7, #23]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d005      	beq.n	800cf3c <Ble_Hci_Gap_Gatt_Init+0x338>
    {
      APP_DBG_MSG("  Fail   : aci_gap_configure_whitelist command, result: 0x%x \n", ret);
 800cf30:	7dfb      	ldrb	r3, [r7, #23]
 800cf32:	4619      	mov	r1, r3
 800cf34:	4808      	ldr	r0, [pc, #32]	@ (800cf58 <Ble_Hci_Gap_Gatt_Init+0x354>)
 800cf36:	f001 f923 	bl	800e180 <iprintf>
 800cf3a:	e002      	b.n	800cf42 <Ble_Hci_Gap_Gatt_Init+0x33e>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
 800cf3c:	4807      	ldr	r0, [pc, #28]	@ (800cf5c <Ble_Hci_Gap_Gatt_Init+0x358>)
 800cf3e:	f001 f98f 	bl	800e260 <puts>
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
 800cf42:	4807      	ldr	r0, [pc, #28]	@ (800cf60 <Ble_Hci_Gap_Gatt_Init+0x35c>)
 800cf44:	f001 f91c 	bl	800e180 <iprintf>
}
 800cf48:	bf00      	nop
 800cf4a:	371c      	adds	r7, #28
 800cf4c:	46bd      	mov	sp, r7
 800cf4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf50:	08010448 	.word	0x08010448
 800cf54:	200004c8 	.word	0x200004c8
 800cf58:	08010484 	.word	0x08010484
 800cf5c:	080104c4 	.word	0x080104c4
 800cf60:	080104f4 	.word	0x080104f4

0800cf64 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b08c      	sub	sp, #48	@ 0x30
 800cf68:	af08      	add	r7, sp, #32
 800cf6a:	4603      	mov	r3, r0
 800cf6c:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800cf6e:	2392      	movs	r3, #146	@ 0x92
 800cf70:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;

  if (NewStatus == APP_BLE_FAST_ADV)
 800cf72:	79fb      	ldrb	r3, [r7, #7]
 800cf74:	2b01      	cmp	r3, #1
 800cf76:	d106      	bne.n	800cf86 <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 800cf78:	4b3b      	ldr	r3, [pc, #236]	@ (800d068 <Adv_Request+0x104>)
 800cf7a:	881b      	ldrh	r3, [r3, #0]
 800cf7c:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 800cf7e:	4b3b      	ldr	r3, [pc, #236]	@ (800d06c <Adv_Request+0x108>)
 800cf80:	881b      	ldrh	r3, [r3, #0]
 800cf82:	81bb      	strh	r3, [r7, #12]
 800cf84:	e005      	b.n	800cf92 <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 800cf86:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 800cf8a:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 800cf8c:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 800cf90:	81bb      	strh	r3, [r7, #12]
   * Stop the timer, it will be restarted for a new shot
   * It does not hurt if the timer was not running
   */
  //HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);

  if ((NewStatus == APP_BLE_LP_ADV)
 800cf92:	79fb      	ldrb	r3, [r7, #7]
 800cf94:	2b02      	cmp	r3, #2
 800cf96:	d119      	bne.n	800cfcc <Adv_Request+0x68>
      && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 800cf98:	4b35      	ldr	r3, [pc, #212]	@ (800d070 <Adv_Request+0x10c>)
 800cf9a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cf9e:	2b01      	cmp	r3, #1
 800cfa0:	d004      	beq.n	800cfac <Adv_Request+0x48>
          || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 800cfa2:	4b33      	ldr	r3, [pc, #204]	@ (800d070 <Adv_Request+0x10c>)
 800cfa4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cfa8:	2b02      	cmp	r3, #2
 800cfaa:	d10f      	bne.n	800cfcc <Adv_Request+0x68>
  {
    /* Connection in ADVERTISE mode have to stop the current advertising */
    ret = aci_gap_set_non_discoverable();
 800cfac:	f7fc f83a 	bl	8009024 <aci_gap_set_non_discoverable>
 800cfb0:	4603      	mov	r3, r0
 800cfb2:	72fb      	strb	r3, [r7, #11]
    if (ret != BLE_STATUS_SUCCESS)
 800cfb4:	7afb      	ldrb	r3, [r7, #11]
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d005      	beq.n	800cfc6 <Adv_Request+0x62>
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Stop Advertising Failed , result: %d \n", ret);
 800cfba:	7afb      	ldrb	r3, [r7, #11]
 800cfbc:	4619      	mov	r1, r3
 800cfbe:	482d      	ldr	r0, [pc, #180]	@ (800d074 <Adv_Request+0x110>)
 800cfc0:	f001 f8de 	bl	800e180 <iprintf>
 800cfc4:	e002      	b.n	800cfcc <Adv_Request+0x68>
    }
    else
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Successfully Stopped Advertising \n");
 800cfc6:	482c      	ldr	r0, [pc, #176]	@ (800d078 <Adv_Request+0x114>)
 800cfc8:	f001 f94a 	bl	800e260 <puts>
    }
  }

  BleApplicationContext.Device_Connection_Status = NewStatus;
 800cfcc:	4a28      	ldr	r2, [pc, #160]	@ (800d070 <Adv_Request+0x10c>)
 800cfce:	79fb      	ldrb	r3, [r7, #7]
 800cfd0:	f882 3084 	strb.w	r3, [r2, #132]	@ 0x84
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_IND,
 800cfd4:	4b26      	ldr	r3, [pc, #152]	@ (800d070 <Adv_Request+0x10c>)
 800cfd6:	7e1b      	ldrb	r3, [r3, #24]
 800cfd8:	89ba      	ldrh	r2, [r7, #12]
 800cfda:	89f9      	ldrh	r1, [r7, #14]
 800cfdc:	2000      	movs	r0, #0
 800cfde:	9006      	str	r0, [sp, #24]
 800cfe0:	2000      	movs	r0, #0
 800cfe2:	9005      	str	r0, [sp, #20]
 800cfe4:	4825      	ldr	r0, [pc, #148]	@ (800d07c <Adv_Request+0x118>)
 800cfe6:	9004      	str	r0, [sp, #16]
 800cfe8:	9303      	str	r3, [sp, #12]
 800cfea:	4b25      	ldr	r3, [pc, #148]	@ (800d080 <Adv_Request+0x11c>)
 800cfec:	9302      	str	r3, [sp, #8]
 800cfee:	230a      	movs	r3, #10
 800cff0:	9301      	str	r3, [sp, #4]
 800cff2:	2300      	movs	r3, #0
 800cff4:	9300      	str	r3, [sp, #0]
 800cff6:	2300      	movs	r3, #0
 800cff8:	2000      	movs	r0, #0
 800cffa:	f7fc f837 	bl	800906c <aci_gap_set_discoverable>
 800cffe:	4603      	mov	r3, r0
 800d000:	72fb      	strb	r3, [r7, #11]
                                 (uint8_t*) &a_LocalName,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
                                 0,
                                 0);
  if (ret != BLE_STATUS_SUCCESS)
 800d002:	7afb      	ldrb	r3, [r7, #11]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d005      	beq.n	800d014 <Adv_Request+0xb0>
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - fail, result: 0x%x \n", ret);
 800d008:	7afb      	ldrb	r3, [r7, #11]
 800d00a:	4619      	mov	r1, r3
 800d00c:	481d      	ldr	r0, [pc, #116]	@ (800d084 <Adv_Request+0x120>)
 800d00e:	f001 f8b7 	bl	800e180 <iprintf>
 800d012:	e002      	b.n	800d01a <Adv_Request+0xb6>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
 800d014:	481c      	ldr	r0, [pc, #112]	@ (800d088 <Adv_Request+0x124>)
 800d016:	f001 f923 	bl	800e260 <puts>
  }

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_ManufData), (uint8_t*) a_ManufData);
 800d01a:	491c      	ldr	r1, [pc, #112]	@ (800d08c <Adv_Request+0x128>)
 800d01c:	200e      	movs	r0, #14
 800d01e:	f7fc fb4b 	bl	80096b8 <aci_gap_update_adv_data>
 800d022:	4603      	mov	r3, r0
 800d024:	72fb      	strb	r3, [r7, #11]
  if (ret != BLE_STATUS_SUCCESS)
 800d026:	7afb      	ldrb	r3, [r7, #11]
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d00e      	beq.n	800d04a <Adv_Request+0xe6>
  {
    if (NewStatus == APP_BLE_FAST_ADV)
 800d02c:	79fb      	ldrb	r3, [r7, #7]
 800d02e:	2b01      	cmp	r3, #1
 800d030:	d105      	bne.n	800d03e <Adv_Request+0xda>
    {
      APP_DBG_MSG("==>> Start Fast Advertising Failed , result: %d \n\r", ret);
 800d032:	7afb      	ldrb	r3, [r7, #11]
 800d034:	4619      	mov	r1, r3
 800d036:	4816      	ldr	r0, [pc, #88]	@ (800d090 <Adv_Request+0x12c>)
 800d038:	f001 f8a2 	bl	800e180 <iprintf>
    {
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
    }
  }

  return;
 800d03c:	e010      	b.n	800d060 <Adv_Request+0xfc>
      APP_DBG_MSG("==>> Start Low Power Advertising Failed , result: %d \n\r", ret);
 800d03e:	7afb      	ldrb	r3, [r7, #11]
 800d040:	4619      	mov	r1, r3
 800d042:	4814      	ldr	r0, [pc, #80]	@ (800d094 <Adv_Request+0x130>)
 800d044:	f001 f89c 	bl	800e180 <iprintf>
  return;
 800d048:	e00a      	b.n	800d060 <Adv_Request+0xfc>
    if (NewStatus == APP_BLE_FAST_ADV)
 800d04a:	79fb      	ldrb	r3, [r7, #7]
 800d04c:	2b01      	cmp	r3, #1
 800d04e:	d103      	bne.n	800d058 <Adv_Request+0xf4>
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
 800d050:	4811      	ldr	r0, [pc, #68]	@ (800d098 <Adv_Request+0x134>)
 800d052:	f001 f895 	bl	800e180 <iprintf>
  return;
 800d056:	e003      	b.n	800d060 <Adv_Request+0xfc>
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
 800d058:	4810      	ldr	r0, [pc, #64]	@ (800d09c <Adv_Request+0x138>)
 800d05a:	f001 f891 	bl	800e180 <iprintf>
  return;
 800d05e:	bf00      	nop
}
 800d060:	3710      	adds	r7, #16
 800d062:	46bd      	mov	sp, r7
 800d064:	bd80      	pop	{r7, pc}
 800d066:	bf00      	nop
 800d068:	2000055c 	.word	0x2000055c
 800d06c:	2000055e 	.word	0x2000055e
 800d070:	200004c8 	.word	0x200004c8
 800d074:	08010520 	.word	0x08010520
 800d078:	0801056c 	.word	0x0801056c
 800d07c:	200004e1 	.word	0x200004e1
 800d080:	08010a04 	.word	0x08010a04
 800d084:	080105b4 	.word	0x080105b4
 800d088:	080105ec 	.word	0x080105ec
 800d08c:	20000014 	.word	0x20000014
 800d090:	08010614 	.word	0x08010614
 800d094:	08010648 	.word	0x08010648
 800d098:	08010680 	.word	0x08010680
 800d09c:	080106a8 	.word	0x080106a8

0800d0a0 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	b086      	sub	sp, #24
 800d0a4:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 800d0a6:	f7fe fef3 	bl	800be90 <LL_FLASH_GetUDN>
 800d0aa:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 800d0ac:	693b      	ldr	r3, [r7, #16]
 800d0ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0b2:	d023      	beq.n	800d0fc <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 800d0b4:	f7fe ff04 	bl	800bec0 <LL_FLASH_GetSTCompanyID>
 800d0b8:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800d0ba:	f7fe fef5 	bl	800bea8 <LL_FLASH_GetDeviceID>
 800d0be:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 800d0c0:	693b      	ldr	r3, [r7, #16]
 800d0c2:	b2da      	uxtb	r2, r3
 800d0c4:	4b16      	ldr	r3, [pc, #88]	@ (800d120 <BleGetBdAddress+0x80>)
 800d0c6:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 800d0c8:	693b      	ldr	r3, [r7, #16]
 800d0ca:	0a1b      	lsrs	r3, r3, #8
 800d0cc:	b2da      	uxtb	r2, r3
 800d0ce:	4b14      	ldr	r3, [pc, #80]	@ (800d120 <BleGetBdAddress+0x80>)
 800d0d0:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	b2da      	uxtb	r2, r3
 800d0d6:	4b12      	ldr	r3, [pc, #72]	@ (800d120 <BleGetBdAddress+0x80>)
 800d0d8:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 800d0da:	68bb      	ldr	r3, [r7, #8]
 800d0dc:	b2da      	uxtb	r2, r3
 800d0de:	4b10      	ldr	r3, [pc, #64]	@ (800d120 <BleGetBdAddress+0x80>)
 800d0e0:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 800d0e2:	68bb      	ldr	r3, [r7, #8]
 800d0e4:	0a1b      	lsrs	r3, r3, #8
 800d0e6:	b2da      	uxtb	r2, r3
 800d0e8:	4b0d      	ldr	r3, [pc, #52]	@ (800d120 <BleGetBdAddress+0x80>)
 800d0ea:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 800d0ec:	68bb      	ldr	r3, [r7, #8]
 800d0ee:	0c1b      	lsrs	r3, r3, #16
 800d0f0:	b2da      	uxtb	r2, r3
 800d0f2:	4b0b      	ldr	r3, [pc, #44]	@ (800d120 <BleGetBdAddress+0x80>)
 800d0f4:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 800d0f6:	4b0a      	ldr	r3, [pc, #40]	@ (800d120 <BleGetBdAddress+0x80>)
 800d0f8:	617b      	str	r3, [r7, #20]
 800d0fa:	e00b      	b.n	800d114 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 800d0fc:	2000      	movs	r0, #0
 800d0fe:	f7fe fa17 	bl	800b530 <OTP_Read>
 800d102:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	2b00      	cmp	r3, #0
 800d108:	d002      	beq.n	800d110 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	617b      	str	r3, [r7, #20]
 800d10e:	e001      	b.n	800d114 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 800d110:	4b04      	ldr	r3, [pc, #16]	@ (800d124 <BleGetBdAddress+0x84>)
 800d112:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 800d114:	697b      	ldr	r3, [r7, #20]
}
 800d116:	4618      	mov	r0, r3
 800d118:	3718      	adds	r7, #24
 800d11a:	46bd      	mov	sp, r7
 800d11c:	bd80      	pop	{r7, pc}
 800d11e:	bf00      	nop
 800d120:	200004c0 	.word	0x200004c0
 800d124:	080109dc 	.word	0x080109dc

0800d128 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR P2P SERVER
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 800d128:	b580      	push	{r7, lr}
 800d12a:	b082      	sub	sp, #8
 800d12c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 800d12e:	4b10      	ldr	r3, [pc, #64]	@ (800d170 <Adv_Cancel+0x48>)
 800d130:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d134:	2b05      	cmp	r3, #5
 800d136:	d017      	beq.n	800d168 <Adv_Cancel+0x40>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800d138:	2392      	movs	r3, #146	@ 0x92
 800d13a:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 800d13c:	f7fb ff72 	bl	8009024 <aci_gap_set_non_discoverable>
 800d140:	4603      	mov	r3, r0
 800d142:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800d144:	4b0a      	ldr	r3, [pc, #40]	@ (800d170 <Adv_Cancel+0x48>)
 800d146:	2200      	movs	r2, #0
 800d148:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
    if (ret != BLE_STATUS_SUCCESS)
 800d14c:	79fb      	ldrb	r3, [r7, #7]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d003      	beq.n	800d15a <Adv_Cancel+0x32>
    {
      APP_DBG_MSG("** STOP ADVERTISING **  Failed \r\n\r");
 800d152:	4808      	ldr	r0, [pc, #32]	@ (800d174 <Adv_Cancel+0x4c>)
 800d154:	f001 f814 	bl	800e180 <iprintf>

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 800d158:	e006      	b.n	800d168 <Adv_Cancel+0x40>
      APP_DBG_MSG("  \r\n\r");
 800d15a:	4807      	ldr	r0, [pc, #28]	@ (800d178 <Adv_Cancel+0x50>)
 800d15c:	f001 f810 	bl	800e180 <iprintf>
      APP_DBG_MSG("** STOP ADVERTISING **  \r\n\r");
 800d160:	4806      	ldr	r0, [pc, #24]	@ (800d17c <Adv_Cancel+0x54>)
 800d162:	f001 f80d 	bl	800e180 <iprintf>
  return;
 800d166:	bf00      	nop
 800d168:	bf00      	nop
}
 800d16a:	3708      	adds	r7, #8
 800d16c:	46bd      	mov	sp, r7
 800d16e:	bd80      	pop	{r7, pc}
 800d170:	200004c8 	.word	0x200004c8
 800d174:	080106d8 	.word	0x080106d8
 800d178:	080106fc 	.word	0x080106fc
 800d17c:	08010704 	.word	0x08010704

0800d180 <Switch_OFF_GPIO>:

  return;
}

static void Switch_OFF_GPIO()
{
 800d180:	b480      	push	{r7}
 800d182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Switch_OFF_GPIO */

  /* USER CODE END Switch_OFF_GPIO */
}
 800d184:	bf00      	nop
 800d186:	46bd      	mov	sp, r7
 800d188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d18c:	4770      	bx	lr
	...

0800d190 <BLE_SVC_L2CAP_Conn_Update>:

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
void BLE_SVC_L2CAP_Conn_Update(uint16_t ConnectionHandle)
{
 800d190:	b590      	push	{r4, r7, lr}
 800d192:	b089      	sub	sp, #36	@ 0x24
 800d194:	af02      	add	r7, sp, #8
 800d196:	4603      	mov	r3, r0
 800d198:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_1 */

  /* USER CODE END BLE_SVC_L2CAP_Conn_Update_1 */

  if (mutex == 1)
 800d19a:	4b1d      	ldr	r3, [pc, #116]	@ (800d210 <BLE_SVC_L2CAP_Conn_Update+0x80>)
 800d19c:	781b      	ldrb	r3, [r3, #0]
 800d19e:	2b01      	cmp	r3, #1
 800d1a0:	d132      	bne.n	800d208 <BLE_SVC_L2CAP_Conn_Update+0x78>
  {
    mutex = 0;
 800d1a2:	4b1b      	ldr	r3, [pc, #108]	@ (800d210 <BLE_SVC_L2CAP_Conn_Update+0x80>)
 800d1a4:	2200      	movs	r2, #0
 800d1a6:	701a      	strb	r2, [r3, #0]
    index_con_int = (index_con_int + 1)%SIZE_TAB_CONN_INT;
 800d1a8:	4b1a      	ldr	r3, [pc, #104]	@ (800d214 <BLE_SVC_L2CAP_Conn_Update+0x84>)
 800d1aa:	781b      	ldrb	r3, [r3, #0]
 800d1ac:	3301      	adds	r3, #1
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	f003 0301 	and.w	r3, r3, #1
 800d1b4:	bfb8      	it	lt
 800d1b6:	425b      	neglt	r3, r3
 800d1b8:	b2da      	uxtb	r2, r3
 800d1ba:	4b16      	ldr	r3, [pc, #88]	@ (800d214 <BLE_SVC_L2CAP_Conn_Update+0x84>)
 800d1bc:	701a      	strb	r2, [r3, #0]
    //uint16_t interval_min = CONN_P(a_ConnInterval[index_con_int]);
    //uint16_t interval_max = CONN_P(a_ConnInterval[index_con_int]);
    //uint16_t interval_min = CONN_P(15); //2025-07-02
    //uint16_t interval_max = CONN_P(25); //2025-07-02
    uint16_t interval_min = CONN_P(24);
 800d1be:	2313      	movs	r3, #19
 800d1c0:	82fb      	strh	r3, [r7, #22]
    uint16_t interval_max = CONN_P(45);
 800d1c2:	2324      	movs	r3, #36	@ 0x24
 800d1c4:	82bb      	strh	r3, [r7, #20]
    uint16_t peripheral_latency = L2CAP_PERIPHERAL_LATENCY;
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	827b      	strh	r3, [r7, #18]
    uint16_t timeout_multiplier = L2CAP_TIMEOUT_MULTIPLIER;
 800d1ca:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800d1ce:	823b      	strh	r3, [r7, #16]
    tBleStatus ret;

    ret = aci_l2cap_connection_parameter_update_req(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,
 800d1d0:	4b11      	ldr	r3, [pc, #68]	@ (800d218 <BLE_SVC_L2CAP_Conn_Update+0x88>)
 800d1d2:	8ad8      	ldrh	r0, [r3, #22]
 800d1d4:	8a7c      	ldrh	r4, [r7, #18]
 800d1d6:	8aba      	ldrh	r2, [r7, #20]
 800d1d8:	8af9      	ldrh	r1, [r7, #22]
 800d1da:	8a3b      	ldrh	r3, [r7, #16]
 800d1dc:	9300      	str	r3, [sp, #0]
 800d1de:	4623      	mov	r3, r4
 800d1e0:	f7fd f91b 	bl	800a41a <aci_l2cap_connection_parameter_update_req>
 800d1e4:	4603      	mov	r3, r0
 800d1e6:	73fb      	strb	r3, [r7, #15]
                                                    interval_min, interval_max,
                                                    peripheral_latency, timeout_multiplier);
    if (ret != BLE_STATUS_SUCCESS)
 800d1e8:	7bfb      	ldrb	r3, [r7, #15]
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d008      	beq.n	800d200 <BLE_SVC_L2CAP_Conn_Update+0x70>
    {
    	HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
 800d1ee:	2201      	movs	r2, #1
 800d1f0:	2101      	movs	r1, #1
 800d1f2:	480a      	ldr	r0, [pc, #40]	@ (800d21c <BLE_SVC_L2CAP_Conn_Update+0x8c>)
 800d1f4:	f7f6 fe94 	bl	8003f20 <HAL_GPIO_WritePin>
      APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Failed \r\n\r");
 800d1f8:	4809      	ldr	r0, [pc, #36]	@ (800d220 <BLE_SVC_L2CAP_Conn_Update+0x90>)
 800d1fa:	f000 ffc1 	bl	800e180 <iprintf>
  }

  /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_2 */
  /* USER CODE END BLE_SVC_L2CAP_Conn_Update_2 */

  return;
 800d1fe:	e003      	b.n	800d208 <BLE_SVC_L2CAP_Conn_Update+0x78>
      APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Successfully \r\n\r");
 800d200:	4808      	ldr	r0, [pc, #32]	@ (800d224 <BLE_SVC_L2CAP_Conn_Update+0x94>)
 800d202:	f000 ffbd 	bl	800e180 <iprintf>
  return;
 800d206:	bf00      	nop
 800d208:	bf00      	nop
}
 800d20a:	371c      	adds	r7, #28
 800d20c:	46bd      	mov	sp, r7
 800d20e:	bd90      	pop	{r4, r7, pc}
 800d210:	20000565 	.word	0x20000565
 800d214:	20000564 	.word	0x20000564
 800d218:	200004c8 	.word	0x200004c8
 800d21c:	48000400 	.word	0x48000400
 800d220:	08010720 	.word	0x08010720
 800d224:	08010748 	.word	0x08010748

0800d228 <Connection_Interval_Update_Req>:
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
static void Connection_Interval_Update_Req(void)
{
 800d228:	b580      	push	{r7, lr}
 800d22a:	af00      	add	r7, sp, #0
  if (BleApplicationContext.Device_Connection_Status != APP_BLE_FAST_ADV && BleApplicationContext.Device_Connection_Status != APP_BLE_IDLE)
 800d22c:	4b08      	ldr	r3, [pc, #32]	@ (800d250 <Connection_Interval_Update_Req+0x28>)
 800d22e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d232:	2b01      	cmp	r3, #1
 800d234:	d00a      	beq.n	800d24c <Connection_Interval_Update_Req+0x24>
 800d236:	4b06      	ldr	r3, [pc, #24]	@ (800d250 <Connection_Interval_Update_Req+0x28>)
 800d238:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d005      	beq.n	800d24c <Connection_Interval_Update_Req+0x24>
  {
    BLE_SVC_L2CAP_Conn_Update(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 800d240:	4b03      	ldr	r3, [pc, #12]	@ (800d250 <Connection_Interval_Update_Req+0x28>)
 800d242:	8adb      	ldrh	r3, [r3, #22]
 800d244:	4618      	mov	r0, r3
 800d246:	f7ff ffa3 	bl	800d190 <BLE_SVC_L2CAP_Conn_Update>
  }

  return;
 800d24a:	bf00      	nop
 800d24c:	bf00      	nop
}
 800d24e:	bd80      	pop	{r7, pc}
 800d250:	200004c8 	.word	0x200004c8

0800d254 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 800d254:	b580      	push	{r7, lr}
 800d256:	b082      	sub	sp, #8
 800d258:	af00      	add	r7, sp, #0
 800d25a:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800d25c:	2100      	movs	r1, #0
 800d25e:	2004      	movs	r0, #4
 800d260:	f000 fdd0 	bl	800de04 <UTIL_SEQ_SetTask>

  return;
 800d264:	bf00      	nop
}
 800d266:	3708      	adds	r7, #8
 800d268:	46bd      	mov	sp, r7
 800d26a:	bd80      	pop	{r7, pc}

0800d26c <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	b082      	sub	sp, #8
 800d270:	af00      	add	r7, sp, #0
 800d272:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800d274:	2001      	movs	r0, #1
 800d276:	f000 fe31 	bl	800dedc <UTIL_SEQ_SetEvt>

  return;
 800d27a:	bf00      	nop
}
 800d27c:	3708      	adds	r7, #8
 800d27e:	46bd      	mov	sp, r7
 800d280:	bd80      	pop	{r7, pc}

0800d282 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 800d282:	b580      	push	{r7, lr}
 800d284:	b082      	sub	sp, #8
 800d286:	af00      	add	r7, sp, #0
 800d288:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800d28a:	2001      	movs	r0, #1
 800d28c:	f000 fe46 	bl	800df1c <UTIL_SEQ_WaitEvt>

  return;
 800d290:	bf00      	nop
}
 800d292:	3708      	adds	r7, #8
 800d294:	46bd      	mov	sp, r7
 800d296:	bd80      	pop	{r7, pc}

0800d298 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 800d298:	b580      	push	{r7, lr}
 800d29a:	b084      	sub	sp, #16
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	685b      	ldr	r3, [r3, #4]
 800d2a8:	3308      	adds	r3, #8
 800d2aa:	4618      	mov	r0, r3
 800d2ac:	f7fd fa3e 	bl	800a72c <SVCCTL_UserEvtRx>
 800d2b0:	4603      	mov	r3, r0
 800d2b2:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 800d2b4:	7afb      	ldrb	r3, [r7, #11]
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d003      	beq.n	800d2c2 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	2201      	movs	r2, #1
 800d2be:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 800d2c0:	e003      	b.n	800d2ca <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	2200      	movs	r2, #0
 800d2c6:	701a      	strb	r2, [r3, #0]
  return;
 800d2c8:	bf00      	nop
}
 800d2ca:	3710      	adds	r7, #16
 800d2cc:	46bd      	mov	sp, r7
 800d2ce:	bd80      	pop	{r7, pc}

0800d2d0 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 800d2d0:	b580      	push	{r7, lr}
 800d2d2:	b084      	sub	sp, #16
 800d2d4:	af00      	add	r7, sp, #0
 800d2d6:	4603      	mov	r3, r0
 800d2d8:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 800d2da:	79fb      	ldrb	r3, [r7, #7]
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d002      	beq.n	800d2e6 <BLE_StatusNot+0x16>
 800d2e0:	2b01      	cmp	r3, #1
 800d2e2:	d006      	beq.n	800d2f2 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 800d2e4:	e00b      	b.n	800d2fe <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800d2e6:	237f      	movs	r3, #127	@ 0x7f
 800d2e8:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 800d2ea:	68f8      	ldr	r0, [r7, #12]
 800d2ec:	f000 fdb6 	bl	800de5c <UTIL_SEQ_PauseTask>
      break;
 800d2f0:	e005      	b.n	800d2fe <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800d2f2:	237f      	movs	r3, #127	@ 0x7f
 800d2f4:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 800d2f6:	68f8      	ldr	r0, [r7, #12]
 800d2f8:	f000 fdd0 	bl	800de9c <UTIL_SEQ_ResumeTask>
      break;
 800d2fc:	bf00      	nop
  }

  return;
 800d2fe:	bf00      	nop
}
 800d300:	3710      	adds	r7, #16
 800d302:	46bd      	mov	sp, r7
 800d304:	bd80      	pop	{r7, pc}
	...

0800d308 <Hermes_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Hermes_Event_Handler(void *Event)
{
 800d308:	b580      	push	{r7, lr}
 800d30a:	b08a      	sub	sp, #40	@ 0x28
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blecore_aci *blecore_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  P2PS_STM_App_Notification_evt_t Notification;

  return_value = SVCCTL_EvtNotAck;
 800d310:	2300      	movs	r3, #0
 800d312:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	3301      	adds	r3, #1
 800d31a:	623b      	str	r3, [r7, #32]

  switch(event_pckt->evt)
 800d31c:	6a3b      	ldr	r3, [r7, #32]
 800d31e:	781b      	ldrb	r3, [r3, #0]
 800d320:	2bff      	cmp	r3, #255	@ 0xff
 800d322:	d14f      	bne.n	800d3c4 <Hermes_Event_Handler+0xbc>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 800d324:	6a3b      	ldr	r3, [r7, #32]
 800d326:	3302      	adds	r3, #2
 800d328:	61fb      	str	r3, [r7, #28]
      switch(blecore_evt->ecode)
 800d32a:	69fb      	ldr	r3, [r7, #28]
 800d32c:	881b      	ldrh	r3, [r3, #0]
 800d32e:	b29b      	uxth	r3, r3
 800d330:	461a      	mov	r2, r3
 800d332:	f640 4301 	movw	r3, #3073	@ 0xc01
 800d336:	429a      	cmp	r2, r3
 800d338:	d140      	bne.n	800d3bc <Hermes_Event_Handler+0xb4>
      {
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
       {
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 800d33a:	69fb      	ldr	r3, [r7, #28]
 800d33c:	3302      	adds	r3, #2
 800d33e:	61bb      	str	r3, [r7, #24]
            if(attribute_modified->Attr_Handle == (BleApplicationContext.eeg_data_char_handle + 2))
 800d340:	69bb      	ldr	r3, [r7, #24]
 800d342:	885b      	ldrh	r3, [r3, #2]
 800d344:	b29b      	uxth	r3, r3
 800d346:	461a      	mov	r2, r3
 800d348:	4b22      	ldr	r3, [pc, #136]	@ (800d3d4 <Hermes_Event_Handler+0xcc>)
 800d34a:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 800d34e:	3302      	adds	r3, #2
 800d350:	429a      	cmp	r2, r3
 800d352:	d118      	bne.n	800d386 <Hermes_Event_Handler+0x7e>
            {
              /**
               * Descriptor handle
               */
              return_value = SVCCTL_EvtAckFlowEnable;
 800d354:	2301      	movs	r3, #1
 800d356:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
              /**
               * Notify to application
               */
              if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 800d35a:	69bb      	ldr	r3, [r7, #24]
 800d35c:	7a1b      	ldrb	r3, [r3, #8]
 800d35e:	f003 0301 	and.w	r3, r3, #1
 800d362:	2b00      	cmp	r3, #0
 800d364:	d007      	beq.n	800d376 <Hermes_Event_Handler+0x6e>
              {
                Notification.P2P_Evt_Opcode = P2PS_STM__NOTIFY_ENABLED_EVT;
 800d366:	2300      	movs	r3, #0
 800d368:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800d36a:	f107 0308 	add.w	r3, r7, #8
 800d36e:	4618      	mov	r0, r3
 800d370:	f000 f834 	bl	800d3dc <P2PS_STM_App_Notification>
            		HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, attribute_modified->Attr_Data[1]!=0);
                }
            }

        }
        break;
 800d374:	e024      	b.n	800d3c0 <Hermes_Event_Handler+0xb8>
                Notification.P2P_Evt_Opcode = P2PS_STM_NOTIFY_DISABLED_EVT;
 800d376:	2301      	movs	r3, #1
 800d378:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800d37a:	f107 0308 	add.w	r3, r7, #8
 800d37e:	4618      	mov	r0, r3
 800d380:	f000 f82c 	bl	800d3dc <P2PS_STM_App_Notification>
        break;
 800d384:	e01c      	b.n	800d3c0 <Hermes_Event_Handler+0xb8>
            else if(attribute_modified->Attr_Handle == (BleApplicationContext.eeg_config_char_handle + 1))
 800d386:	69bb      	ldr	r3, [r7, #24]
 800d388:	885b      	ldrh	r3, [r3, #2]
 800d38a:	b29b      	uxth	r3, r3
 800d38c:	461a      	mov	r2, r3
 800d38e:	4b11      	ldr	r3, [pc, #68]	@ (800d3d4 <Hermes_Event_Handler+0xcc>)
 800d390:	f8b3 3092 	ldrh.w	r3, [r3, #146]	@ 0x92
 800d394:	3301      	adds	r3, #1
 800d396:	429a      	cmp	r2, r3
 800d398:	d112      	bne.n	800d3c0 <Hermes_Event_Handler+0xb8>
            	if(attribute_modified->Attr_Data[0]==0x02){
 800d39a:	69bb      	ldr	r3, [r7, #24]
 800d39c:	7a1b      	ldrb	r3, [r3, #8]
 800d39e:	2b02      	cmp	r3, #2
 800d3a0:	d10e      	bne.n	800d3c0 <Hermes_Event_Handler+0xb8>
            		HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, attribute_modified->Attr_Data[1]!=0);
 800d3a2:	69bb      	ldr	r3, [r7, #24]
 800d3a4:	7a5b      	ldrb	r3, [r3, #9]
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	bf14      	ite	ne
 800d3aa:	2301      	movne	r3, #1
 800d3ac:	2300      	moveq	r3, #0
 800d3ae:	b2db      	uxtb	r3, r3
 800d3b0:	461a      	mov	r2, r3
 800d3b2:	2101      	movs	r1, #1
 800d3b4:	4808      	ldr	r0, [pc, #32]	@ (800d3d8 <Hermes_Event_Handler+0xd0>)
 800d3b6:	f7f6 fdb3 	bl	8003f20 <HAL_GPIO_WritePin>
        break;
 800d3ba:	e001      	b.n	800d3c0 <Hermes_Event_Handler+0xb8>

        default:
          break;
 800d3bc:	bf00      	nop
 800d3be:	e002      	b.n	800d3c6 <Hermes_Event_Handler+0xbe>
        break;
 800d3c0:	bf00      	nop
      }
    }
    break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800d3c2:	e000      	b.n	800d3c6 <Hermes_Event_Handler+0xbe>

    default:
      break;
 800d3c4:	bf00      	nop
  }

  return(return_value);
 800d3c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}/* end SVCCTL_EvtAckStatus_t */
 800d3ca:	4618      	mov	r0, r3
 800d3cc:	3728      	adds	r7, #40	@ 0x28
 800d3ce:	46bd      	mov	sp, r7
 800d3d0:	bd80      	pop	{r7, pc}
 800d3d2:	bf00      	nop
 800d3d4:	200004c8 	.word	0x200004c8
 800d3d8:	48000400 	.word	0x48000400

0800d3dc <P2PS_STM_App_Notification>:
//static void P2PS_APP_LED_BUTTON_context_Init(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void P2PS_STM_App_Notification(P2PS_STM_App_Notification_evt_t *pNotification)
{
 800d3dc:	b580      	push	{r7, lr}
 800d3de:	b082      	sub	sp, #8
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_STM_App_Notification_1 */
/* USER CODE END P2PS_STM_App_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	781b      	ldrb	r3, [r3, #0]
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d002      	beq.n	800d3f2 <P2PS_STM_App_Notification+0x16>
 800d3ec:	2b01      	cmp	r3, #1
 800d3ee:	d00a      	beq.n	800d406 <P2PS_STM_App_Notification+0x2a>

    default:
/* USER CODE BEGIN P2PS_STM_App_Notification_default */
      
/* USER CODE END P2PS_STM_App_Notification_default */
      break;
 800d3f0:	e013      	b.n	800d41a <P2PS_STM_App_Notification+0x3e>
      P2P_Server_App_Context.Notification_Status = 1;
 800d3f2:	4b0c      	ldr	r3, [pc, #48]	@ (800d424 <P2PS_STM_App_Notification+0x48>)
 800d3f4:	2201      	movs	r2, #1
 800d3f6:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION ENABLED\n"); 
 800d3f8:	480b      	ldr	r0, [pc, #44]	@ (800d428 <P2PS_STM_App_Notification+0x4c>)
 800d3fa:	f000 ff31 	bl	800e260 <puts>
      APP_DBG_MSG(" \n\r");
 800d3fe:	480b      	ldr	r0, [pc, #44]	@ (800d42c <P2PS_STM_App_Notification+0x50>)
 800d400:	f000 febe 	bl	800e180 <iprintf>
      break;
 800d404:	e009      	b.n	800d41a <P2PS_STM_App_Notification+0x3e>
      P2P_Server_App_Context.Notification_Status = 0;
 800d406:	4b07      	ldr	r3, [pc, #28]	@ (800d424 <P2PS_STM_App_Notification+0x48>)
 800d408:	2200      	movs	r2, #0
 800d40a:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION DISABLED\n");
 800d40c:	4808      	ldr	r0, [pc, #32]	@ (800d430 <P2PS_STM_App_Notification+0x54>)
 800d40e:	f000 ff27 	bl	800e260 <puts>
      APP_DBG_MSG(" \n\r");
 800d412:	4806      	ldr	r0, [pc, #24]	@ (800d42c <P2PS_STM_App_Notification+0x50>)
 800d414:	f000 feb4 	bl	800e180 <iprintf>
      break;
 800d418:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_STM_App_Notification_2 */

/* USER CODE END P2PS_STM_App_Notification_2 */
  return;
 800d41a:	bf00      	nop
}
 800d41c:	3708      	adds	r7, #8
 800d41e:	46bd      	mov	sp, r7
 800d420:	bd80      	pop	{r7, pc}
 800d422:	bf00      	nop
 800d424:	200021b4 	.word	0x200021b4
 800d428:	08010778 	.word	0x08010778
 800d42c:	080107ac 	.word	0x080107ac
 800d430:	080107b0 	.word	0x080107b0

0800d434 <P2PS_APP_Notification>:

void P2PS_APP_Notification(P2PS_APP_ConnHandle_Not_evt_t *pNotification)
{
 800d434:	b480      	push	{r7}
 800d436:	b083      	sub	sp, #12
 800d438:	af00      	add	r7, sp, #0
 800d43a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_APP_Notification_1 */

/* USER CODE END P2PS_APP_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	781b      	ldrb	r3, [r3, #0]
 800d440:	2b00      	cmp	r3, #0
 800d442:	d006      	beq.n	800d452 <P2PS_APP_Notification+0x1e>
 800d444:	2b01      	cmp	r3, #1
 800d446:	d000      	beq.n	800d44a <P2PS_APP_Notification+0x16>

    default:
/* USER CODE BEGIN P2PS_APP_Notification_default */

/* USER CODE END P2PS_APP_Notification_default */
      break;
 800d448:	e004      	b.n	800d454 <P2PS_APP_Notification+0x20>
    	P2P_Server_App_Context.Notification_Status = 0;
 800d44a:	4b05      	ldr	r3, [pc, #20]	@ (800d460 <P2PS_APP_Notification+0x2c>)
 800d44c:	2200      	movs	r2, #0
 800d44e:	701a      	strb	r2, [r3, #0]
    break;
 800d450:	e000      	b.n	800d454 <P2PS_APP_Notification+0x20>
    break;
 800d452:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_APP_Notification_2 */

/* USER CODE END P2PS_APP_Notification_2 */
  return;
 800d454:	bf00      	nop
}
 800d456:	370c      	adds	r7, #12
 800d458:	46bd      	mov	sp, r7
 800d45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d45e:	4770      	bx	lr
 800d460:	200021b4 	.word	0x200021b4

0800d464 <P2PS_APP_Init>:

void P2PS_APP_Init(void)
{
 800d464:	b580      	push	{r7, lr}
 800d466:	af00      	add	r7, sp, #0
/* USER CODE BEGIN P2PS_APP_Init */


#ifdef BLE_BUTTON_EVENTS
	UTIL_SEQ_RegTask( 1<< CFG_TASK_SWA_BUTTON_PUSHED_ID, UTIL_SEQ_RFU, SWA_Send_Notification ); //
 800d468:	4a0c      	ldr	r2, [pc, #48]	@ (800d49c <P2PS_APP_Init+0x38>)
 800d46a:	2100      	movs	r1, #0
 800d46c:	2008      	movs	r0, #8
 800d46e:	f000 fca7 	bl	800ddc0 <UTIL_SEQ_RegTask>
	UTIL_SEQ_RegTask( 1<< CFG_TASK_SWB_BUTTON_PUSHED_ID, UTIL_SEQ_RFU, SWB_Send_Notification ); //
 800d472:	4a0b      	ldr	r2, [pc, #44]	@ (800d4a0 <P2PS_APP_Init+0x3c>)
 800d474:	2100      	movs	r1, #0
 800d476:	2010      	movs	r0, #16
 800d478:	f000 fca2 	bl	800ddc0 <UTIL_SEQ_RegTask>
	UTIL_SEQ_RegTask( 1<< CFG_TASK_IMU_SAMPLE_ID, UTIL_SEQ_RFU, get_and_send_motion_samples ); //
 800d47c:	4a09      	ldr	r2, [pc, #36]	@ (800d4a4 <P2PS_APP_Init+0x40>)
 800d47e:	2100      	movs	r1, #0
 800d480:	2020      	movs	r0, #32
 800d482:	f000 fc9d 	bl	800ddc0 <UTIL_SEQ_RegTask>
	UTIL_SEQ_RegTask( 1<< CFG_TASK_ADS_SAMPLE_ID, UTIL_SEQ_RFU, APP_BLE_Manage_ADS1299_event_exec ); //
 800d486:	4a08      	ldr	r2, [pc, #32]	@ (800d4a8 <P2PS_APP_Init+0x44>)
 800d488:	2100      	movs	r1, #0
 800d48a:	2040      	movs	r0, #64	@ 0x40
 800d48c:	f000 fc98 	bl	800ddc0 <UTIL_SEQ_RegTask>
//(FS) Need to attach whatever user function here

  /**
   * Initialize LedButton Service
   */
  P2P_Server_App_Context.Notification_Status=0; 
 800d490:	4b06      	ldr	r3, [pc, #24]	@ (800d4ac <P2PS_APP_Init+0x48>)
 800d492:	2200      	movs	r2, #0
 800d494:	701a      	strb	r2, [r3, #0]


  //P2PS_APP_LED_BUTTON_context_Init();
/* USER CODE END P2PS_APP_Init */
  return;
 800d496:	bf00      	nop
}
 800d498:	bd80      	pop	{r7, pc}
 800d49a:	bf00      	nop
 800d49c:	0800d5b1 	.word	0x0800d5b1
 800d4a0:	0800d5dd 	.word	0x0800d5dd
 800d4a4:	0800d609 	.word	0x0800d609
 800d4a8:	0800d639 	.word	0x0800d639
 800d4ac:	200021b4 	.word	0x200021b4

0800d4b0 <APP_SWA_Button_Action>:

}
#endif

void APP_SWA_Button_Action(void)
{
 800d4b0:	b580      	push	{r7, lr}
 800d4b2:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask( 1<<CFG_TASK_SWA_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);
 800d4b4:	2100      	movs	r1, #0
 800d4b6:	2008      	movs	r0, #8
 800d4b8:	f000 fca4 	bl	800de04 <UTIL_SEQ_SetTask>
  return;
 800d4bc:	bf00      	nop
}
 800d4be:	bd80      	pop	{r7, pc}

0800d4c0 <APP_SWB_Button_Action>:

void APP_SWB_Button_Action(void)
{
 800d4c0:	b580      	push	{r7, lr}
 800d4c2:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask( 1<<CFG_TASK_SWB_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);
 800d4c4:	2100      	movs	r1, #0
 800d4c6:	2010      	movs	r0, #16
 800d4c8:	f000 fc9c 	bl	800de04 <UTIL_SEQ_SetTask>
  return;
 800d4cc:	bf00      	nop
}
 800d4ce:	bd80      	pop	{r7, pc}

0800d4d0 <APP_BLE_Manage_ADS1299_event>:


void APP_BLE_Manage_ADS1299_event(void){
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	af00      	add	r7, sp, #0

	if(P2P_Server_App_Context.Notification_Status==1){
 800d4d4:	4b2f      	ldr	r3, [pc, #188]	@ (800d594 <APP_BLE_Manage_ADS1299_event+0xc4>)
 800d4d6:	781b      	ldrb	r3, [r3, #0]
 800d4d8:	2b01      	cmp	r3, #1
 800d4da:	d158      	bne.n	800d58e <APP_BLE_Manage_ADS1299_event+0xbe>

		if(sample_index==0){
 800d4dc:	4b2e      	ldr	r3, [pc, #184]	@ (800d598 <APP_BLE_Manage_ADS1299_event+0xc8>)
 800d4de:	781b      	ldrb	r3, [r3, #0]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d10d      	bne.n	800d500 <APP_BLE_Manage_ADS1299_event+0x30>
			buffered_packets_array[buffer_index][0] = packet_counter;
 800d4e4:	4b2d      	ldr	r3, [pc, #180]	@ (800d59c <APP_BLE_Manage_ADS1299_event+0xcc>)
 800d4e6:	781b      	ldrb	r3, [r3, #0]
 800d4e8:	461a      	mov	r2, r3
 800d4ea:	4b2d      	ldr	r3, [pc, #180]	@ (800d5a0 <APP_BLE_Manage_ADS1299_event+0xd0>)
 800d4ec:	7818      	ldrb	r0, [r3, #0]
 800d4ee:	492d      	ldr	r1, [pc, #180]	@ (800d5a4 <APP_BLE_Manage_ADS1299_event+0xd4>)
 800d4f0:	4613      	mov	r3, r2
 800d4f2:	011b      	lsls	r3, r3, #4
 800d4f4:	1a9b      	subs	r3, r3, r2
 800d4f6:	011b      	lsls	r3, r3, #4
 800d4f8:	4413      	add	r3, r2
 800d4fa:	440b      	add	r3, r1
 800d4fc:	4602      	mov	r2, r0
 800d4fe:	701a      	strb	r2, [r3, #0]
		}

		ADS1299_ReadSamples(statusBuffer, &buffered_packets_array[buffer_index][sample_index*SAMPLE_SIZE+1]);
 800d500:	4b26      	ldr	r3, [pc, #152]	@ (800d59c <APP_BLE_Manage_ADS1299_event+0xcc>)
 800d502:	781b      	ldrb	r3, [r3, #0]
 800d504:	461a      	mov	r2, r3
 800d506:	4b24      	ldr	r3, [pc, #144]	@ (800d598 <APP_BLE_Manage_ADS1299_event+0xc8>)
 800d508:	781b      	ldrb	r3, [r3, #0]
 800d50a:	4619      	mov	r1, r3
 800d50c:	460b      	mov	r3, r1
 800d50e:	005b      	lsls	r3, r3, #1
 800d510:	440b      	add	r3, r1
 800d512:	00db      	lsls	r3, r3, #3
 800d514:	1c59      	adds	r1, r3, #1
 800d516:	4613      	mov	r3, r2
 800d518:	011b      	lsls	r3, r3, #4
 800d51a:	1a9b      	subs	r3, r3, r2
 800d51c:	011b      	lsls	r3, r3, #4
 800d51e:	4413      	add	r3, r2
 800d520:	440b      	add	r3, r1
 800d522:	4a20      	ldr	r2, [pc, #128]	@ (800d5a4 <APP_BLE_Manage_ADS1299_event+0xd4>)
 800d524:	4413      	add	r3, r2
 800d526:	4619      	mov	r1, r3
 800d528:	481f      	ldr	r0, [pc, #124]	@ (800d5a8 <APP_BLE_Manage_ADS1299_event+0xd8>)
 800d52a:	f7f3 fca7 	bl	8000e7c <ADS1299_ReadSamples>
		sample_index++;
 800d52e:	4b1a      	ldr	r3, [pc, #104]	@ (800d598 <APP_BLE_Manage_ADS1299_event+0xc8>)
 800d530:	781b      	ldrb	r3, [r3, #0]
 800d532:	3301      	adds	r3, #1
 800d534:	b2da      	uxtb	r2, r3
 800d536:	4b18      	ldr	r3, [pc, #96]	@ (800d598 <APP_BLE_Manage_ADS1299_event+0xc8>)
 800d538:	701a      	strb	r2, [r3, #0]

		if(sample_index >= NB_SAMPLES_PER_PACKET){
 800d53a:	4b17      	ldr	r3, [pc, #92]	@ (800d598 <APP_BLE_Manage_ADS1299_event+0xc8>)
 800d53c:	781b      	ldrb	r3, [r3, #0]
 800d53e:	2b09      	cmp	r3, #9
 800d540:	d925      	bls.n	800d58e <APP_BLE_Manage_ADS1299_event+0xbe>

			// this will call BLE transfer
			UTIL_SEQ_SetTask( 1<<CFG_TASK_ADS_SAMPLE_ID, CFG_SCH_PRIO_0);
 800d542:	2100      	movs	r1, #0
 800d544:	2040      	movs	r0, #64	@ 0x40
 800d546:	f000 fc5d 	bl	800de04 <UTIL_SEQ_SetTask>

			buffer_index = (buffer_index + 1) % PACKETBUFFER_DEPTH;
 800d54a:	4b14      	ldr	r3, [pc, #80]	@ (800d59c <APP_BLE_Manage_ADS1299_event+0xcc>)
 800d54c:	781b      	ldrb	r3, [r3, #0]
 800d54e:	1c5a      	adds	r2, r3, #1
 800d550:	4b16      	ldr	r3, [pc, #88]	@ (800d5ac <APP_BLE_Manage_ADS1299_event+0xdc>)
 800d552:	fb83 1302 	smull	r1, r3, r3, r2
 800d556:	4413      	add	r3, r2
 800d558:	1119      	asrs	r1, r3, #4
 800d55a:	17d3      	asrs	r3, r2, #31
 800d55c:	1ac9      	subs	r1, r1, r3
 800d55e:	460b      	mov	r3, r1
 800d560:	011b      	lsls	r3, r3, #4
 800d562:	1a5b      	subs	r3, r3, r1
 800d564:	005b      	lsls	r3, r3, #1
 800d566:	1ad1      	subs	r1, r2, r3
 800d568:	b2ca      	uxtb	r2, r1
 800d56a:	4b0c      	ldr	r3, [pc, #48]	@ (800d59c <APP_BLE_Manage_ADS1299_event+0xcc>)
 800d56c:	701a      	strb	r2, [r3, #0]
			packet_counter = (packet_counter + 1) % 128;
 800d56e:	4b0c      	ldr	r3, [pc, #48]	@ (800d5a0 <APP_BLE_Manage_ADS1299_event+0xd0>)
 800d570:	781b      	ldrb	r3, [r3, #0]
 800d572:	3301      	adds	r3, #1
 800d574:	425a      	negs	r2, r3
 800d576:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d57a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d57e:	bf58      	it	pl
 800d580:	4253      	negpl	r3, r2
 800d582:	b2da      	uxtb	r2, r3
 800d584:	4b06      	ldr	r3, [pc, #24]	@ (800d5a0 <APP_BLE_Manage_ADS1299_event+0xd0>)
 800d586:	701a      	strb	r2, [r3, #0]
			sample_index = 0;
 800d588:	4b03      	ldr	r3, [pc, #12]	@ (800d598 <APP_BLE_Manage_ADS1299_event+0xc8>)
 800d58a:	2200      	movs	r2, #0
 800d58c:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800d58e:	bf00      	nop
 800d590:	bd80      	pop	{r7, pc}
 800d592:	bf00      	nop
 800d594:	200021b4 	.word	0x200021b4
 800d598:	200021a7 	.word	0x200021a7
 800d59c:	200021a6 	.word	0x200021a6
 800d5a0:	200021a8 	.word	0x200021a8
 800d5a4:	20000568 	.word	0x20000568
 800d5a8:	200021ac 	.word	0x200021ac
 800d5ac:	88888889 	.word	0x88888889

0800d5b0 <SWA_Send_Notification>:
	// insert local button management here
}


void SWA_Send_Notification(void)
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	af00      	add	r7, sp, #0
	current_event_payload.event_type = EVENT_TYPE_BUTTON_PRESSED;
 800d5b4:	4b07      	ldr	r3, [pc, #28]	@ (800d5d4 <SWA_Send_Notification+0x24>)
 800d5b6:	2201      	movs	r2, #1
 800d5b8:	701a      	strb	r2, [r3, #0]
	current_event_payload.source_id = BUTTON_ID_A;
 800d5ba:	4b06      	ldr	r3, [pc, #24]	@ (800d5d4 <SWA_Send_Notification+0x24>)
 800d5bc:	2201      	movs	r2, #1
 800d5be:	705a      	strb	r2, [r3, #1]
	current_event_payload.packet_id = packet_counter;
 800d5c0:	4b05      	ldr	r3, [pc, #20]	@ (800d5d8 <SWA_Send_Notification+0x28>)
 800d5c2:	781a      	ldrb	r2, [r3, #0]
 800d5c4:	4b03      	ldr	r3, [pc, #12]	@ (800d5d4 <SWA_Send_Notification+0x24>)
 800d5c6:	709a      	strb	r2, [r3, #2]

	APP_BLE_Send_Event_Notification(&current_event_payload);
 800d5c8:	4802      	ldr	r0, [pc, #8]	@ (800d5d4 <SWA_Send_Notification+0x24>)
 800d5ca:	f7ff fae9 	bl	800cba0 <APP_BLE_Send_Event_Notification>
}
 800d5ce:	bf00      	nop
 800d5d0:	bd80      	pop	{r7, pc}
 800d5d2:	bf00      	nop
 800d5d4:	200021b0 	.word	0x200021b0
 800d5d8:	200021a8 	.word	0x200021a8

0800d5dc <SWB_Send_Notification>:


void SWB_Send_Notification(void)
{
 800d5dc:	b580      	push	{r7, lr}
 800d5de:	af00      	add	r7, sp, #0
	current_event_payload.event_type = EVENT_TYPE_BUTTON_PRESSED;
 800d5e0:	4b07      	ldr	r3, [pc, #28]	@ (800d600 <SWB_Send_Notification+0x24>)
 800d5e2:	2201      	movs	r2, #1
 800d5e4:	701a      	strb	r2, [r3, #0]
	current_event_payload.source_id = BUTTON_ID_B;
 800d5e6:	4b06      	ldr	r3, [pc, #24]	@ (800d600 <SWB_Send_Notification+0x24>)
 800d5e8:	2202      	movs	r2, #2
 800d5ea:	705a      	strb	r2, [r3, #1]
	current_event_payload.packet_id = packet_counter;
 800d5ec:	4b05      	ldr	r3, [pc, #20]	@ (800d604 <SWB_Send_Notification+0x28>)
 800d5ee:	781a      	ldrb	r2, [r3, #0]
 800d5f0:	4b03      	ldr	r3, [pc, #12]	@ (800d600 <SWB_Send_Notification+0x24>)
 800d5f2:	709a      	strb	r2, [r3, #2]

	APP_BLE_Send_Event_Notification(&current_event_payload);
 800d5f4:	4802      	ldr	r0, [pc, #8]	@ (800d600 <SWB_Send_Notification+0x24>)
 800d5f6:	f7ff fad3 	bl	800cba0 <APP_BLE_Send_Event_Notification>
}
 800d5fa:	bf00      	nop
 800d5fc:	bd80      	pop	{r7, pc}
 800d5fe:	bf00      	nop
 800d600:	200021b0 	.word	0x200021b0
 800d604:	200021a8 	.word	0x200021a8

0800d608 <get_and_send_motion_samples>:

static uint8_t peripheralSwitch = 0;

void get_and_send_motion_samples(void){
 800d608:	b580      	push	{r7, lr}
 800d60a:	af00      	add	r7, sp, #0
	get_and_send_imu_sample();
 800d60c:	f000 f802 	bl	800d614 <get_and_send_imu_sample>
	}else{
		get_and_send_compass_sample();
	}
	peripheralSwitch = (peripheralSwitch == 1) ? 0 : 1;
	*/
}
 800d610:	bf00      	nop
 800d612:	bd80      	pop	{r7, pc}

0800d614 <get_and_send_imu_sample>:

//static IMU_Sample_t imu_buffer[5] = {0};  // Room for 5 samples

//int8_t* imu_sample[12] = {0};

void get_and_send_imu_sample(void){
 800d614:	b580      	push	{r7, lr}
 800d616:	af00      	add	r7, sp, #0

	if(P2P_Server_App_Context.Notification_Status==1){
 800d618:	4b05      	ldr	r3, [pc, #20]	@ (800d630 <get_and_send_imu_sample+0x1c>)
 800d61a:	781b      	ldrb	r3, [r3, #0]
 800d61c:	2b01      	cmp	r3, #1
 800d61e:	d105      	bne.n	800d62c <get_and_send_imu_sample+0x18>

		//int16_t* imu_sample = ism330_ReadIMU();
		//int16_t* compass_sample = lis3mdl_ReadMag();

		//if(imu_sample == NULL){
		HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
 800d620:	2201      	movs	r2, #1
 800d622:	2101      	movs	r1, #1
 800d624:	4803      	ldr	r0, [pc, #12]	@ (800d634 <get_and_send_imu_sample+0x20>)
 800d626:	f7f6 fc7b 	bl	8003f20 <HAL_GPIO_WritePin>
		return;
 800d62a:	bf00      	nop

		if(APP_BLE_Send_IMU_Notification((uint8_t*)motion_packet)!=0){
			HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
		}
	}
}
 800d62c:	bd80      	pop	{r7, pc}
 800d62e:	bf00      	nop
 800d630:	200021b4 	.word	0x200021b4
 800d634:	48000400 	.word	0x48000400

0800d638 <APP_BLE_Manage_ADS1299_event_exec>:

}


void APP_BLE_Manage_ADS1299_event_exec(void)
{
 800d638:	b580      	push	{r7, lr}
 800d63a:	b082      	sub	sp, #8
 800d63c:	af00      	add	r7, sp, #0

	uint8_t buffer_index_tmp = 0;
 800d63e:	2300      	movs	r3, #0
 800d640:	71fb      	strb	r3, [r7, #7]

	// need to send last index
	if(buffer_index==0){
 800d642:	4b11      	ldr	r3, [pc, #68]	@ (800d688 <APP_BLE_Manage_ADS1299_event_exec+0x50>)
 800d644:	781b      	ldrb	r3, [r3, #0]
 800d646:	2b00      	cmp	r3, #0
 800d648:	d102      	bne.n	800d650 <APP_BLE_Manage_ADS1299_event_exec+0x18>
		buffer_index_tmp = PACKETBUFFER_DEPTH;
 800d64a:	231e      	movs	r3, #30
 800d64c:	71fb      	strb	r3, [r7, #7]
 800d64e:	e003      	b.n	800d658 <APP_BLE_Manage_ADS1299_event_exec+0x20>
	}else{
		buffer_index_tmp = buffer_index-1;
 800d650:	4b0d      	ldr	r3, [pc, #52]	@ (800d688 <APP_BLE_Manage_ADS1299_event_exec+0x50>)
 800d652:	781b      	ldrb	r3, [r3, #0]
 800d654:	3b01      	subs	r3, #1
 800d656:	71fb      	strb	r3, [r7, #7]
	}


	if(APP_BLE_Send_EEGData_Notification(buffered_packets_array[buffer_index_tmp], PACKET_SIZE)!=0){
 800d658:	79fa      	ldrb	r2, [r7, #7]
 800d65a:	4613      	mov	r3, r2
 800d65c:	011b      	lsls	r3, r3, #4
 800d65e:	1a9b      	subs	r3, r3, r2
 800d660:	011b      	lsls	r3, r3, #4
 800d662:	4413      	add	r3, r2
 800d664:	4a09      	ldr	r2, [pc, #36]	@ (800d68c <APP_BLE_Manage_ADS1299_event_exec+0x54>)
 800d666:	4413      	add	r3, r2
 800d668:	21f1      	movs	r1, #241	@ 0xf1
 800d66a:	4618      	mov	r0, r3
 800d66c:	f7ff fa76 	bl	800cb5c <APP_BLE_Send_EEGData_Notification>
 800d670:	4603      	mov	r3, r0
 800d672:	2b00      	cmp	r3, #0
 800d674:	d004      	beq.n	800d680 <APP_BLE_Manage_ADS1299_event_exec+0x48>
		HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
 800d676:	2201      	movs	r2, #1
 800d678:	2101      	movs	r1, #1
 800d67a:	4805      	ldr	r0, [pc, #20]	@ (800d690 <APP_BLE_Manage_ADS1299_event_exec+0x58>)
 800d67c:	f7f6 fc50 	bl	8003f20 <HAL_GPIO_WritePin>
	}
}
 800d680:	bf00      	nop
 800d682:	3708      	adds	r7, #8
 800d684:	46bd      	mov	sp, r7
 800d686:	bd80      	pop	{r7, pc}
 800d688:	200021a6 	.word	0x200021a6
 800d68c:	20000568 	.word	0x20000568
 800d690:	48000400 	.word	0x48000400

0800d694 <is_connected>:



uint8_t is_connected(void){
 800d694:	b480      	push	{r7}
 800d696:	af00      	add	r7, sp, #0
	return P2P_Server_App_Context.Notification_Status == 1;
 800d698:	4b05      	ldr	r3, [pc, #20]	@ (800d6b0 <is_connected+0x1c>)
 800d69a:	781b      	ldrb	r3, [r3, #0]
 800d69c:	2b01      	cmp	r3, #1
 800d69e:	bf0c      	ite	eq
 800d6a0:	2301      	moveq	r3, #1
 800d6a2:	2300      	movne	r3, #0
 800d6a4:	b2db      	uxtb	r3, r3
}
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	46bd      	mov	sp, r7
 800d6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ae:	4770      	bx	lr
 800d6b0:	200021b4 	.word	0x200021b4

0800d6b4 <LL_PWR_EnableBootC2>:
{
 800d6b4:	b480      	push	{r7}
 800d6b6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800d6b8:	4b05      	ldr	r3, [pc, #20]	@ (800d6d0 <LL_PWR_EnableBootC2+0x1c>)
 800d6ba:	68db      	ldr	r3, [r3, #12]
 800d6bc:	4a04      	ldr	r2, [pc, #16]	@ (800d6d0 <LL_PWR_EnableBootC2+0x1c>)
 800d6be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d6c2:	60d3      	str	r3, [r2, #12]
}
 800d6c4:	bf00      	nop
 800d6c6:	46bd      	mov	sp, r7
 800d6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6cc:	4770      	bx	lr
 800d6ce:	bf00      	nop
 800d6d0:	58000400 	.word	0x58000400

0800d6d4 <LL_C2_EXTI_EnableEvent_32_63>:
{
 800d6d4:	b480      	push	{r7}
 800d6d6:	b083      	sub	sp, #12
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 800d6dc:	4b06      	ldr	r3, [pc, #24]	@ (800d6f8 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800d6de:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 800d6e2:	4905      	ldr	r1, [pc, #20]	@ (800d6f8 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	4313      	orrs	r3, r2
 800d6e8:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 800d6ec:	bf00      	nop
 800d6ee:	370c      	adds	r7, #12
 800d6f0:	46bd      	mov	sp, r7
 800d6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f6:	4770      	bx	lr
 800d6f8:	58000800 	.word	0x58000800

0800d6fc <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 800d6fc:	b480      	push	{r7}
 800d6fe:	b083      	sub	sp, #12
 800d700:	af00      	add	r7, sp, #0
 800d702:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800d704:	4b05      	ldr	r3, [pc, #20]	@ (800d71c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800d706:	6a1a      	ldr	r2, [r3, #32]
 800d708:	4904      	ldr	r1, [pc, #16]	@ (800d71c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	4313      	orrs	r3, r2
 800d70e:	620b      	str	r3, [r1, #32]
}
 800d710:	bf00      	nop
 800d712:	370c      	adds	r7, #12
 800d714:	46bd      	mov	sp, r7
 800d716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d71a:	4770      	bx	lr
 800d71c:	58000800 	.word	0x58000800

0800d720 <LL_AHB3_GRP1_EnableClock>:
{
 800d720:	b480      	push	{r7}
 800d722:	b085      	sub	sp, #20
 800d724:	af00      	add	r7, sp, #0
 800d726:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800d728:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d72c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d72e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	4313      	orrs	r3, r2
 800d736:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800d738:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d73c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	4013      	ands	r3, r2
 800d742:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800d744:	68fb      	ldr	r3, [r7, #12]
}
 800d746:	bf00      	nop
 800d748:	3714      	adds	r7, #20
 800d74a:	46bd      	mov	sp, r7
 800d74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d750:	4770      	bx	lr

0800d752 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 800d752:	b480      	push	{r7}
 800d754:	b085      	sub	sp, #20
 800d756:	af00      	add	r7, sp, #0
 800d758:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800d75a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d75e:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800d762:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	4313      	orrs	r3, r2
 800d76a:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 800d76e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d772:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	4013      	ands	r3, r2
 800d77a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800d77c:	68fb      	ldr	r3, [r7, #12]
}
 800d77e:	bf00      	nop
 800d780:	3714      	adds	r7, #20
 800d782:	46bd      	mov	sp, r7
 800d784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d788:	4770      	bx	lr

0800d78a <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 800d78a:	b480      	push	{r7}
 800d78c:	b083      	sub	sp, #12
 800d78e:	af00      	add	r7, sp, #0
 800d790:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	601a      	str	r2, [r3, #0]
}
 800d79e:	bf00      	nop
 800d7a0:	370c      	adds	r7, #12
 800d7a2:	46bd      	mov	sp, r7
 800d7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a8:	4770      	bx	lr

0800d7aa <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 800d7aa:	b480      	push	{r7}
 800d7ac:	b083      	sub	sp, #12
 800d7ae:	af00      	add	r7, sp, #0
 800d7b0:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	f043 0201 	orr.w	r2, r3, #1
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	601a      	str	r2, [r3, #0]
}
 800d7be:	bf00      	nop
 800d7c0:	370c      	adds	r7, #12
 800d7c2:	46bd      	mov	sp, r7
 800d7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7c8:	4770      	bx	lr

0800d7ca <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800d7ca:	b480      	push	{r7}
 800d7cc:	b083      	sub	sp, #12
 800d7ce:	af00      	add	r7, sp, #0
 800d7d0:	6078      	str	r0, [r7, #4]
 800d7d2:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	685a      	ldr	r2, [r3, #4]
 800d7d8:	683b      	ldr	r3, [r7, #0]
 800d7da:	041b      	lsls	r3, r3, #16
 800d7dc:	43db      	mvns	r3, r3
 800d7de:	401a      	ands	r2, r3
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	605a      	str	r2, [r3, #4]
}
 800d7e4:	bf00      	nop
 800d7e6:	370c      	adds	r7, #12
 800d7e8:	46bd      	mov	sp, r7
 800d7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ee:	4770      	bx	lr

0800d7f0 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800d7f0:	b480      	push	{r7}
 800d7f2:	b083      	sub	sp, #12
 800d7f4:	af00      	add	r7, sp, #0
 800d7f6:	6078      	str	r0, [r7, #4]
 800d7f8:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	685a      	ldr	r2, [r3, #4]
 800d7fe:	683b      	ldr	r3, [r7, #0]
 800d800:	041b      	lsls	r3, r3, #16
 800d802:	431a      	orrs	r2, r3
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	605a      	str	r2, [r3, #4]
}
 800d808:	bf00      	nop
 800d80a:	370c      	adds	r7, #12
 800d80c:	46bd      	mov	sp, r7
 800d80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d812:	4770      	bx	lr

0800d814 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800d814:	b480      	push	{r7}
 800d816:	b083      	sub	sp, #12
 800d818:	af00      	add	r7, sp, #0
 800d81a:	6078      	str	r0, [r7, #4]
 800d81c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	685a      	ldr	r2, [r3, #4]
 800d822:	683b      	ldr	r3, [r7, #0]
 800d824:	43db      	mvns	r3, r3
 800d826:	401a      	ands	r2, r3
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	605a      	str	r2, [r3, #4]
}
 800d82c:	bf00      	nop
 800d82e:	370c      	adds	r7, #12
 800d830:	46bd      	mov	sp, r7
 800d832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d836:	4770      	bx	lr

0800d838 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800d838:	b480      	push	{r7}
 800d83a:	b083      	sub	sp, #12
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	6078      	str	r0, [r7, #4]
 800d840:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	683a      	ldr	r2, [r7, #0]
 800d846:	609a      	str	r2, [r3, #8]
}
 800d848:	bf00      	nop
 800d84a:	370c      	adds	r7, #12
 800d84c:	46bd      	mov	sp, r7
 800d84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d852:	4770      	bx	lr

0800d854 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800d854:	b480      	push	{r7}
 800d856:	b083      	sub	sp, #12
 800d858:	af00      	add	r7, sp, #0
 800d85a:	6078      	str	r0, [r7, #4]
 800d85c:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800d85e:	683b      	ldr	r3, [r7, #0]
 800d860:	041a      	lsls	r2, r3, #16
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	609a      	str	r2, [r3, #8]
}
 800d866:	bf00      	nop
 800d868:	370c      	adds	r7, #12
 800d86a:	46bd      	mov	sp, r7
 800d86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d870:	4770      	bx	lr

0800d872 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800d872:	b480      	push	{r7}
 800d874:	b083      	sub	sp, #12
 800d876:	af00      	add	r7, sp, #0
 800d878:	6078      	str	r0, [r7, #4]
 800d87a:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	68da      	ldr	r2, [r3, #12]
 800d880:	683b      	ldr	r3, [r7, #0]
 800d882:	4013      	ands	r3, r2
 800d884:	683a      	ldr	r2, [r7, #0]
 800d886:	429a      	cmp	r2, r3
 800d888:	d101      	bne.n	800d88e <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800d88a:	2301      	movs	r3, #1
 800d88c:	e000      	b.n	800d890 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 800d88e:	2300      	movs	r3, #0
}
 800d890:	4618      	mov	r0, r3
 800d892:	370c      	adds	r7, #12
 800d894:	46bd      	mov	sp, r7
 800d896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89a:	4770      	bx	lr

0800d89c <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800d89c:	b480      	push	{r7}
 800d89e:	b083      	sub	sp, #12
 800d8a0:	af00      	add	r7, sp, #0
 800d8a2:	6078      	str	r0, [r7, #4]
 800d8a4:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	69da      	ldr	r2, [r3, #28]
 800d8aa:	683b      	ldr	r3, [r7, #0]
 800d8ac:	4013      	ands	r3, r2
 800d8ae:	683a      	ldr	r2, [r7, #0]
 800d8b0:	429a      	cmp	r2, r3
 800d8b2:	d101      	bne.n	800d8b8 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 800d8b4:	2301      	movs	r3, #1
 800d8b6:	e000      	b.n	800d8ba <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800d8b8:	2300      	movs	r3, #0
}
 800d8ba:	4618      	mov	r0, r3
 800d8bc:	370c      	adds	r7, #12
 800d8be:	46bd      	mov	sp, r7
 800d8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c4:	4770      	bx	lr
	...

0800d8c8 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800d8c8:	b580      	push	{r7, lr}
 800d8ca:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 800d8cc:	2102      	movs	r1, #2
 800d8ce:	4818      	ldr	r0, [pc, #96]	@ (800d930 <HW_IPCC_Rx_Handler+0x68>)
 800d8d0:	f7ff ffe4 	bl	800d89c <LL_C2_IPCC_IsActiveFlag_CHx>
 800d8d4:	4603      	mov	r3, r0
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d008      	beq.n	800d8ec <HW_IPCC_Rx_Handler+0x24>
 800d8da:	4b15      	ldr	r3, [pc, #84]	@ (800d930 <HW_IPCC_Rx_Handler+0x68>)
 800d8dc:	685b      	ldr	r3, [r3, #4]
 800d8de:	f003 0302 	and.w	r3, r3, #2
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d102      	bne.n	800d8ec <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 800d8e6:	f000 f8d5 	bl	800da94 <HW_IPCC_SYS_EvtHandler>
 800d8ea:	e01e      	b.n	800d92a <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800d8ec:	2101      	movs	r1, #1
 800d8ee:	4810      	ldr	r0, [pc, #64]	@ (800d930 <HW_IPCC_Rx_Handler+0x68>)
 800d8f0:	f7ff ffd4 	bl	800d89c <LL_C2_IPCC_IsActiveFlag_CHx>
 800d8f4:	4603      	mov	r3, r0
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d008      	beq.n	800d90c <HW_IPCC_Rx_Handler+0x44>
 800d8fa:	4b0d      	ldr	r3, [pc, #52]	@ (800d930 <HW_IPCC_Rx_Handler+0x68>)
 800d8fc:	685b      	ldr	r3, [r3, #4]
 800d8fe:	f003 0301 	and.w	r3, r3, #1
 800d902:	2b00      	cmp	r3, #0
 800d904:	d102      	bne.n	800d90c <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 800d906:	f000 f889 	bl	800da1c <HW_IPCC_BLE_EvtHandler>
 800d90a:	e00e      	b.n	800d92a <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800d90c:	2108      	movs	r1, #8
 800d90e:	4808      	ldr	r0, [pc, #32]	@ (800d930 <HW_IPCC_Rx_Handler+0x68>)
 800d910:	f7ff ffc4 	bl	800d89c <LL_C2_IPCC_IsActiveFlag_CHx>
 800d914:	4603      	mov	r3, r0
 800d916:	2b00      	cmp	r3, #0
 800d918:	d008      	beq.n	800d92c <HW_IPCC_Rx_Handler+0x64>
 800d91a:	4b05      	ldr	r3, [pc, #20]	@ (800d930 <HW_IPCC_Rx_Handler+0x68>)
 800d91c:	685b      	ldr	r3, [r3, #4]
 800d91e:	f003 0308 	and.w	r3, r3, #8
 800d922:	2b00      	cmp	r3, #0
 800d924:	d102      	bne.n	800d92c <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 800d926:	f000 f901 	bl	800db2c <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800d92a:	bf00      	nop
 800d92c:	bf00      	nop
}
 800d92e:	bd80      	pop	{r7, pc}
 800d930:	58000c00 	.word	0x58000c00

0800d934 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 800d934:	b580      	push	{r7, lr}
 800d936:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800d938:	2102      	movs	r1, #2
 800d93a:	4818      	ldr	r0, [pc, #96]	@ (800d99c <HW_IPCC_Tx_Handler+0x68>)
 800d93c:	f7ff ff99 	bl	800d872 <LL_C1_IPCC_IsActiveFlag_CHx>
 800d940:	4603      	mov	r3, r0
 800d942:	2b00      	cmp	r3, #0
 800d944:	d108      	bne.n	800d958 <HW_IPCC_Tx_Handler+0x24>
 800d946:	4b15      	ldr	r3, [pc, #84]	@ (800d99c <HW_IPCC_Tx_Handler+0x68>)
 800d948:	685b      	ldr	r3, [r3, #4]
 800d94a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d102      	bne.n	800d958 <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800d952:	f000 f893 	bl	800da7c <HW_IPCC_SYS_CmdEvtHandler>
 800d956:	e01e      	b.n	800d996 <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800d958:	2108      	movs	r1, #8
 800d95a:	4810      	ldr	r0, [pc, #64]	@ (800d99c <HW_IPCC_Tx_Handler+0x68>)
 800d95c:	f7ff ff89 	bl	800d872 <LL_C1_IPCC_IsActiveFlag_CHx>
 800d960:	4603      	mov	r3, r0
 800d962:	2b00      	cmp	r3, #0
 800d964:	d108      	bne.n	800d978 <HW_IPCC_Tx_Handler+0x44>
 800d966:	4b0d      	ldr	r3, [pc, #52]	@ (800d99c <HW_IPCC_Tx_Handler+0x68>)
 800d968:	685b      	ldr	r3, [r3, #4]
 800d96a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d102      	bne.n	800d978 <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 800d972:	f000 f8bd 	bl	800daf0 <HW_IPCC_MM_FreeBufHandler>
 800d976:	e00e      	b.n	800d996 <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800d978:	2120      	movs	r1, #32
 800d97a:	4808      	ldr	r0, [pc, #32]	@ (800d99c <HW_IPCC_Tx_Handler+0x68>)
 800d97c:	f7ff ff79 	bl	800d872 <LL_C1_IPCC_IsActiveFlag_CHx>
 800d980:	4603      	mov	r3, r0
 800d982:	2b00      	cmp	r3, #0
 800d984:	d108      	bne.n	800d998 <HW_IPCC_Tx_Handler+0x64>
 800d986:	4b05      	ldr	r3, [pc, #20]	@ (800d99c <HW_IPCC_Tx_Handler+0x68>)
 800d988:	685b      	ldr	r3, [r3, #4]
 800d98a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d102      	bne.n	800d998 <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800d992:	f000 f84f 	bl	800da34 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800d996:	bf00      	nop
 800d998:	bf00      	nop
}
 800d99a:	bd80      	pop	{r7, pc}
 800d99c:	58000c00 	.word	0x58000c00

0800d9a0 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 800d9a0:	b580      	push	{r7, lr}
 800d9a2:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 800d9a4:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800d9a8:	f7ff fed3 	bl	800d752 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 800d9ac:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800d9b0:	f7ff fea4 	bl	800d6fc <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 800d9b4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800d9b8:	f7ff fe8c 	bl	800d6d4 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 800d9bc:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 800d9be:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 800d9c0:	f7ff fe78 	bl	800d6b4 <LL_PWR_EnableBootC2>

  return;
 800d9c4:	bf00      	nop
}
 800d9c6:	bd80      	pop	{r7, pc}

0800d9c8 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 800d9c8:	b580      	push	{r7, lr}
 800d9ca:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 800d9cc:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800d9d0:	f7ff fea6 	bl	800d720 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 800d9d4:	4806      	ldr	r0, [pc, #24]	@ (800d9f0 <HW_IPCC_Init+0x28>)
 800d9d6:	f7ff fee8 	bl	800d7aa <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 800d9da:	4805      	ldr	r0, [pc, #20]	@ (800d9f0 <HW_IPCC_Init+0x28>)
 800d9dc:	f7ff fed5 	bl	800d78a <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800d9e0:	202c      	movs	r0, #44	@ 0x2c
 800d9e2:	f7f5 fdb6 	bl	8003552 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800d9e6:	202d      	movs	r0, #45	@ 0x2d
 800d9e8:	f7f5 fdb3 	bl	8003552 <HAL_NVIC_EnableIRQ>

  return;
 800d9ec:	bf00      	nop
}
 800d9ee:	bd80      	pop	{r7, pc}
 800d9f0:	58000c00 	.word	0x58000c00

0800d9f4 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800d9f8:	2101      	movs	r1, #1
 800d9fa:	4802      	ldr	r0, [pc, #8]	@ (800da04 <HW_IPCC_BLE_Init+0x10>)
 800d9fc:	f7ff ff0a 	bl	800d814 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800da00:	bf00      	nop
}
 800da02:	bd80      	pop	{r7, pc}
 800da04:	58000c00 	.word	0x58000c00

0800da08 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 800da08:	b580      	push	{r7, lr}
 800da0a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 800da0c:	2101      	movs	r1, #1
 800da0e:	4802      	ldr	r0, [pc, #8]	@ (800da18 <HW_IPCC_BLE_SendCmd+0x10>)
 800da10:	f7ff ff20 	bl	800d854 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800da14:	bf00      	nop
}
 800da16:	bd80      	pop	{r7, pc}
 800da18:	58000c00 	.word	0x58000c00

0800da1c <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 800da1c:	b580      	push	{r7, lr}
 800da1e:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 800da20:	f7fd fb2e 	bl	800b080 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800da24:	2101      	movs	r1, #1
 800da26:	4802      	ldr	r0, [pc, #8]	@ (800da30 <HW_IPCC_BLE_EvtHandler+0x14>)
 800da28:	f7ff ff06 	bl	800d838 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800da2c:	bf00      	nop
}
 800da2e:	bd80      	pop	{r7, pc}
 800da30:	58000c00 	.word	0x58000c00

0800da34 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 800da34:	b580      	push	{r7, lr}
 800da36:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 800da38:	2120      	movs	r1, #32
 800da3a:	4803      	ldr	r0, [pc, #12]	@ (800da48 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 800da3c:	f7ff fed8 	bl	800d7f0 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 800da40:	f7fd fb4e 	bl	800b0e0 <HW_IPCC_BLE_AclDataAckNot>

  return;
 800da44:	bf00      	nop
}
 800da46:	bd80      	pop	{r7, pc}
 800da48:	58000c00 	.word	0x58000c00

0800da4c <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 800da4c:	b580      	push	{r7, lr}
 800da4e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800da50:	2102      	movs	r1, #2
 800da52:	4802      	ldr	r0, [pc, #8]	@ (800da5c <HW_IPCC_SYS_Init+0x10>)
 800da54:	f7ff fede 	bl	800d814 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800da58:	bf00      	nop
}
 800da5a:	bd80      	pop	{r7, pc}
 800da5c:	58000c00 	.word	0x58000c00

0800da60 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 800da60:	b580      	push	{r7, lr}
 800da62:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800da64:	2102      	movs	r1, #2
 800da66:	4804      	ldr	r0, [pc, #16]	@ (800da78 <HW_IPCC_SYS_SendCmd+0x18>)
 800da68:	f7ff fef4 	bl	800d854 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800da6c:	2102      	movs	r1, #2
 800da6e:	4802      	ldr	r0, [pc, #8]	@ (800da78 <HW_IPCC_SYS_SendCmd+0x18>)
 800da70:	f7ff feab 	bl	800d7ca <LL_C1_IPCC_EnableTransmitChannel>

  return;
 800da74:	bf00      	nop
}
 800da76:	bd80      	pop	{r7, pc}
 800da78:	58000c00 	.word	0x58000c00

0800da7c <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 800da7c:	b580      	push	{r7, lr}
 800da7e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800da80:	2102      	movs	r1, #2
 800da82:	4803      	ldr	r0, [pc, #12]	@ (800da90 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 800da84:	f7ff feb4 	bl	800d7f0 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 800da88:	f7fd fb7a 	bl	800b180 <HW_IPCC_SYS_CmdEvtNot>

  return;
 800da8c:	bf00      	nop
}
 800da8e:	bd80      	pop	{r7, pc}
 800da90:	58000c00 	.word	0x58000c00

0800da94 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 800da94:	b580      	push	{r7, lr}
 800da96:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800da98:	f7fd fb88 	bl	800b1ac <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800da9c:	2102      	movs	r1, #2
 800da9e:	4802      	ldr	r0, [pc, #8]	@ (800daa8 <HW_IPCC_SYS_EvtHandler+0x14>)
 800daa0:	f7ff feca 	bl	800d838 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800daa4:	bf00      	nop
}
 800daa6:	bd80      	pop	{r7, pc}
 800daa8:	58000c00 	.word	0x58000c00

0800daac <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 800daac:	b580      	push	{r7, lr}
 800daae:	b082      	sub	sp, #8
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800dab4:	2108      	movs	r1, #8
 800dab6:	480c      	ldr	r0, [pc, #48]	@ (800dae8 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800dab8:	f7ff fedb 	bl	800d872 <LL_C1_IPCC_IsActiveFlag_CHx>
 800dabc:	4603      	mov	r3, r0
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d007      	beq.n	800dad2 <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 800dac2:	4a0a      	ldr	r2, [pc, #40]	@ (800daec <HW_IPCC_MM_SendFreeBuf+0x40>)
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800dac8:	2108      	movs	r1, #8
 800daca:	4807      	ldr	r0, [pc, #28]	@ (800dae8 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800dacc:	f7ff fe7d 	bl	800d7ca <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 800dad0:	e006      	b.n	800dae0 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800dad6:	2108      	movs	r1, #8
 800dad8:	4803      	ldr	r0, [pc, #12]	@ (800dae8 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800dada:	f7ff febb 	bl	800d854 <LL_C1_IPCC_SetFlag_CHx>
  return;
 800dade:	bf00      	nop
}
 800dae0:	3708      	adds	r7, #8
 800dae2:	46bd      	mov	sp, r7
 800dae4:	bd80      	pop	{r7, pc}
 800dae6:	bf00      	nop
 800dae8:	58000c00 	.word	0x58000c00
 800daec:	200021bc 	.word	0x200021bc

0800daf0 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800daf0:	b580      	push	{r7, lr}
 800daf2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800daf4:	2108      	movs	r1, #8
 800daf6:	4806      	ldr	r0, [pc, #24]	@ (800db10 <HW_IPCC_MM_FreeBufHandler+0x20>)
 800daf8:	f7ff fe7a 	bl	800d7f0 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 800dafc:	4b05      	ldr	r3, [pc, #20]	@ (800db14 <HW_IPCC_MM_FreeBufHandler+0x24>)
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800db02:	2108      	movs	r1, #8
 800db04:	4802      	ldr	r0, [pc, #8]	@ (800db10 <HW_IPCC_MM_FreeBufHandler+0x20>)
 800db06:	f7ff fea5 	bl	800d854 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800db0a:	bf00      	nop
}
 800db0c:	bd80      	pop	{r7, pc}
 800db0e:	bf00      	nop
 800db10:	58000c00 	.word	0x58000c00
 800db14:	200021bc 	.word	0x200021bc

0800db18 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 800db18:	b580      	push	{r7, lr}
 800db1a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 800db1c:	2108      	movs	r1, #8
 800db1e:	4802      	ldr	r0, [pc, #8]	@ (800db28 <HW_IPCC_TRACES_Init+0x10>)
 800db20:	f7ff fe78 	bl	800d814 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800db24:	bf00      	nop
}
 800db26:	bd80      	pop	{r7, pc}
 800db28:	58000c00 	.word	0x58000c00

0800db2c <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 800db2c:	b580      	push	{r7, lr}
 800db2e:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800db30:	f7fd fbe4 	bl	800b2fc <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 800db34:	2108      	movs	r1, #8
 800db36:	4802      	ldr	r0, [pc, #8]	@ (800db40 <HW_IPCC_TRACES_EvtHandler+0x14>)
 800db38:	f7ff fe7e 	bl	800d838 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800db3c:	bf00      	nop
}
 800db3e:	bd80      	pop	{r7, pc}
 800db40:	58000c00 	.word	0x58000c00

0800db44 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800db44:	b480      	push	{r7}
 800db46:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800db48:	4b05      	ldr	r3, [pc, #20]	@ (800db60 <UTIL_LPM_Init+0x1c>)
 800db4a:	2200      	movs	r2, #0
 800db4c:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800db4e:	4b05      	ldr	r3, [pc, #20]	@ (800db64 <UTIL_LPM_Init+0x20>)
 800db50:	2200      	movs	r2, #0
 800db52:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800db54:	bf00      	nop
 800db56:	46bd      	mov	sp, r7
 800db58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db5c:	4770      	bx	lr
 800db5e:	bf00      	nop
 800db60:	200021c0 	.word	0x200021c0
 800db64:	200021c4 	.word	0x200021c4

0800db68 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800db68:	b480      	push	{r7}
 800db6a:	b087      	sub	sp, #28
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	6078      	str	r0, [r7, #4]
 800db70:	460b      	mov	r3, r1
 800db72:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800db74:	f3ef 8310 	mrs	r3, PRIMASK
 800db78:	613b      	str	r3, [r7, #16]
  return(result);
 800db7a:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800db7c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800db7e:	b672      	cpsid	i
}
 800db80:	bf00      	nop
  
  switch(state)
 800db82:	78fb      	ldrb	r3, [r7, #3]
 800db84:	2b00      	cmp	r3, #0
 800db86:	d008      	beq.n	800db9a <UTIL_LPM_SetOffMode+0x32>
 800db88:	2b01      	cmp	r3, #1
 800db8a:	d10e      	bne.n	800dbaa <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800db8c:	4b0d      	ldr	r3, [pc, #52]	@ (800dbc4 <UTIL_LPM_SetOffMode+0x5c>)
 800db8e:	681a      	ldr	r2, [r3, #0]
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	4313      	orrs	r3, r2
 800db94:	4a0b      	ldr	r2, [pc, #44]	@ (800dbc4 <UTIL_LPM_SetOffMode+0x5c>)
 800db96:	6013      	str	r3, [r2, #0]
      break;
 800db98:	e008      	b.n	800dbac <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	43da      	mvns	r2, r3
 800db9e:	4b09      	ldr	r3, [pc, #36]	@ (800dbc4 <UTIL_LPM_SetOffMode+0x5c>)
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	4013      	ands	r3, r2
 800dba4:	4a07      	ldr	r2, [pc, #28]	@ (800dbc4 <UTIL_LPM_SetOffMode+0x5c>)
 800dba6:	6013      	str	r3, [r2, #0]
      break;
 800dba8:	e000      	b.n	800dbac <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800dbaa:	bf00      	nop
 800dbac:	697b      	ldr	r3, [r7, #20]
 800dbae:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	f383 8810 	msr	PRIMASK, r3
}
 800dbb6:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800dbb8:	bf00      	nop
 800dbba:	371c      	adds	r7, #28
 800dbbc:	46bd      	mov	sp, r7
 800dbbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc2:	4770      	bx	lr
 800dbc4:	200021c4 	.word	0x200021c4

0800dbc8 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b090      	sub	sp, #64	@ 0x40
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800dbd0:	4b73      	ldr	r3, [pc, #460]	@ (800dda0 <UTIL_SEQ_Run+0x1d8>)
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 800dbd6:	4b72      	ldr	r3, [pc, #456]	@ (800dda0 <UTIL_SEQ_Run+0x1d8>)
 800dbd8:	681a      	ldr	r2, [r3, #0]
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	4013      	ands	r3, r2
 800dbde:	4a70      	ldr	r2, [pc, #448]	@ (800dda0 <UTIL_SEQ_Run+0x1d8>)
 800dbe0:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800dbe2:	4b70      	ldr	r3, [pc, #448]	@ (800dda4 <UTIL_SEQ_Run+0x1dc>)
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800dbe8:	4b6f      	ldr	r3, [pc, #444]	@ (800dda8 <UTIL_SEQ_Run+0x1e0>)
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800dbee:	4b6f      	ldr	r3, [pc, #444]	@ (800ddac <UTIL_SEQ_Run+0x1e4>)
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 800dbf4:	4b6e      	ldr	r3, [pc, #440]	@ (800ddb0 <UTIL_SEQ_Run+0x1e8>)
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800dbfa:	e08d      	b.n	800dd18 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 800dbfc:	2300      	movs	r3, #0
 800dbfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800dc00:	e002      	b.n	800dc08 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 800dc02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc04:	3301      	adds	r3, #1
 800dc06:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800dc08:	4a6a      	ldr	r2, [pc, #424]	@ (800ddb4 <UTIL_SEQ_Run+0x1ec>)
 800dc0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc0c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800dc10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc12:	401a      	ands	r2, r3
 800dc14:	4b62      	ldr	r3, [pc, #392]	@ (800dda0 <UTIL_SEQ_Run+0x1d8>)
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	4013      	ands	r3, r2
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d0f1      	beq.n	800dc02 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800dc1e:	4a65      	ldr	r2, [pc, #404]	@ (800ddb4 <UTIL_SEQ_Run+0x1ec>)
 800dc20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc22:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800dc26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc28:	401a      	ands	r2, r3
 800dc2a:	4b5d      	ldr	r3, [pc, #372]	@ (800dda0 <UTIL_SEQ_Run+0x1d8>)
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	4013      	ands	r3, r2
 800dc30:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800dc32:	4a60      	ldr	r2, [pc, #384]	@ (800ddb4 <UTIL_SEQ_Run+0x1ec>)
 800dc34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc36:	00db      	lsls	r3, r3, #3
 800dc38:	4413      	add	r3, r2
 800dc3a:	685a      	ldr	r2, [r3, #4]
 800dc3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc3e:	4013      	ands	r3, r2
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d106      	bne.n	800dc52 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800dc44:	4a5b      	ldr	r2, [pc, #364]	@ (800ddb4 <UTIL_SEQ_Run+0x1ec>)
 800dc46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc48:	00db      	lsls	r3, r3, #3
 800dc4a:	4413      	add	r3, r2
 800dc4c:	f04f 32ff 	mov.w	r2, #4294967295
 800dc50:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800dc52:	4a58      	ldr	r2, [pc, #352]	@ (800ddb4 <UTIL_SEQ_Run+0x1ec>)
 800dc54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc56:	00db      	lsls	r3, r3, #3
 800dc58:	4413      	add	r3, r2
 800dc5a:	685a      	ldr	r2, [r3, #4]
 800dc5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc5e:	4013      	ands	r3, r2
 800dc60:	4618      	mov	r0, r3
 800dc62:	f000 f9b3 	bl	800dfcc <SEQ_BitPosition>
 800dc66:	4603      	mov	r3, r0
 800dc68:	461a      	mov	r2, r3
 800dc6a:	4b53      	ldr	r3, [pc, #332]	@ (800ddb8 <UTIL_SEQ_Run+0x1f0>)
 800dc6c:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800dc6e:	4a51      	ldr	r2, [pc, #324]	@ (800ddb4 <UTIL_SEQ_Run+0x1ec>)
 800dc70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc72:	00db      	lsls	r3, r3, #3
 800dc74:	4413      	add	r3, r2
 800dc76:	685a      	ldr	r2, [r3, #4]
 800dc78:	4b4f      	ldr	r3, [pc, #316]	@ (800ddb8 <UTIL_SEQ_Run+0x1f0>)
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	2101      	movs	r1, #1
 800dc7e:	fa01 f303 	lsl.w	r3, r1, r3
 800dc82:	43db      	mvns	r3, r3
 800dc84:	401a      	ands	r2, r3
 800dc86:	494b      	ldr	r1, [pc, #300]	@ (800ddb4 <UTIL_SEQ_Run+0x1ec>)
 800dc88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc8a:	00db      	lsls	r3, r3, #3
 800dc8c:	440b      	add	r3, r1
 800dc8e:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dc90:	f3ef 8310 	mrs	r3, PRIMASK
 800dc94:	61bb      	str	r3, [r7, #24]
  return(result);
 800dc96:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800dc98:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800dc9a:	b672      	cpsid	i
}
 800dc9c:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800dc9e:	4b46      	ldr	r3, [pc, #280]	@ (800ddb8 <UTIL_SEQ_Run+0x1f0>)
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	2201      	movs	r2, #1
 800dca4:	fa02 f303 	lsl.w	r3, r2, r3
 800dca8:	43da      	mvns	r2, r3
 800dcaa:	4b3e      	ldr	r3, [pc, #248]	@ (800dda4 <UTIL_SEQ_Run+0x1dc>)
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	4013      	ands	r3, r2
 800dcb0:	4a3c      	ldr	r2, [pc, #240]	@ (800dda4 <UTIL_SEQ_Run+0x1dc>)
 800dcb2:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800dcb4:	2301      	movs	r3, #1
 800dcb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dcb8:	e013      	b.n	800dce2 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800dcba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcbc:	3b01      	subs	r3, #1
 800dcbe:	4a3d      	ldr	r2, [pc, #244]	@ (800ddb4 <UTIL_SEQ_Run+0x1ec>)
 800dcc0:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800dcc4:	4b3c      	ldr	r3, [pc, #240]	@ (800ddb8 <UTIL_SEQ_Run+0x1f0>)
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	2201      	movs	r2, #1
 800dcca:	fa02 f303 	lsl.w	r3, r2, r3
 800dcce:	43da      	mvns	r2, r3
 800dcd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcd2:	3b01      	subs	r3, #1
 800dcd4:	400a      	ands	r2, r1
 800dcd6:	4937      	ldr	r1, [pc, #220]	@ (800ddb4 <UTIL_SEQ_Run+0x1ec>)
 800dcd8:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800dcdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcde:	3b01      	subs	r3, #1
 800dce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dce2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d1e8      	bne.n	800dcba <UTIL_SEQ_Run+0xf2>
 800dce8:	6a3b      	ldr	r3, [r7, #32]
 800dcea:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dcec:	697b      	ldr	r3, [r7, #20]
 800dcee:	f383 8810 	msr	PRIMASK, r3
}
 800dcf2:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800dcf4:	4b30      	ldr	r3, [pc, #192]	@ (800ddb8 <UTIL_SEQ_Run+0x1f0>)
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	4a30      	ldr	r2, [pc, #192]	@ (800ddbc <UTIL_SEQ_Run+0x1f4>)
 800dcfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dcfe:	4798      	blx	r3

    local_taskset = TaskSet;
 800dd00:	4b28      	ldr	r3, [pc, #160]	@ (800dda4 <UTIL_SEQ_Run+0x1dc>)
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 800dd06:	4b28      	ldr	r3, [pc, #160]	@ (800dda8 <UTIL_SEQ_Run+0x1e0>)
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 800dd0c:	4b27      	ldr	r3, [pc, #156]	@ (800ddac <UTIL_SEQ_Run+0x1e4>)
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 800dd12:	4b27      	ldr	r3, [pc, #156]	@ (800ddb0 <UTIL_SEQ_Run+0x1e8>)
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800dd18:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dd1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd1c:	401a      	ands	r2, r3
 800dd1e:	4b20      	ldr	r3, [pc, #128]	@ (800dda0 <UTIL_SEQ_Run+0x1d8>)
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	4013      	ands	r3, r2
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d005      	beq.n	800dd34 <UTIL_SEQ_Run+0x16c>
 800dd28:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dd2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd2c:	4013      	ands	r3, r2
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	f43f af64 	beq.w	800dbfc <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800dd34:	4b20      	ldr	r3, [pc, #128]	@ (800ddb8 <UTIL_SEQ_Run+0x1f0>)
 800dd36:	f04f 32ff 	mov.w	r2, #4294967295
 800dd3a:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800dd3c:	f000 f938 	bl	800dfb0 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dd40:	f3ef 8310 	mrs	r3, PRIMASK
 800dd44:	613b      	str	r3, [r7, #16]
  return(result);
 800dd46:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800dd48:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800dd4a:	b672      	cpsid	i
}
 800dd4c:	bf00      	nop
  local_taskset = TaskSet;
 800dd4e:	4b15      	ldr	r3, [pc, #84]	@ (800dda4 <UTIL_SEQ_Run+0x1dc>)
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800dd54:	4b14      	ldr	r3, [pc, #80]	@ (800dda8 <UTIL_SEQ_Run+0x1e0>)
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800dd5a:	4b14      	ldr	r3, [pc, #80]	@ (800ddac <UTIL_SEQ_Run+0x1e4>)
 800dd5c:	681b      	ldr	r3, [r3, #0]
 800dd5e:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800dd60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dd62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd64:	401a      	ands	r2, r3
 800dd66:	4b0e      	ldr	r3, [pc, #56]	@ (800dda0 <UTIL_SEQ_Run+0x1d8>)
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	4013      	ands	r3, r2
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d107      	bne.n	800dd80 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 800dd70:	4b0f      	ldr	r3, [pc, #60]	@ (800ddb0 <UTIL_SEQ_Run+0x1e8>)
 800dd72:	681a      	ldr	r2, [r3, #0]
 800dd74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd76:	4013      	ands	r3, r2
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d101      	bne.n	800dd80 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 800dd7c:	f7f3 fbb7 	bl	80014ee <UTIL_SEQ_Idle>
 800dd80:	69fb      	ldr	r3, [r7, #28]
 800dd82:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	f383 8810 	msr	PRIMASK, r3
}
 800dd8a:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 800dd8c:	f000 f917 	bl	800dfbe <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800dd90:	4a03      	ldr	r2, [pc, #12]	@ (800dda0 <UTIL_SEQ_Run+0x1d8>)
 800dd92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd94:	6013      	str	r3, [r2, #0]

  return;
 800dd96:	bf00      	nop
}
 800dd98:	3740      	adds	r7, #64	@ 0x40
 800dd9a:	46bd      	mov	sp, r7
 800dd9c:	bd80      	pop	{r7, pc}
 800dd9e:	bf00      	nop
 800dda0:	20000028 	.word	0x20000028
 800dda4:	200021c8 	.word	0x200021c8
 800dda8:	200021cc 	.word	0x200021cc
 800ddac:	20000024 	.word	0x20000024
 800ddb0:	200021d0 	.word	0x200021d0
 800ddb4:	20002258 	.word	0x20002258
 800ddb8:	200021d4 	.word	0x200021d4
 800ddbc:	200021d8 	.word	0x200021d8

0800ddc0 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800ddc0:	b580      	push	{r7, lr}
 800ddc2:	b088      	sub	sp, #32
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	60f8      	str	r0, [r7, #12]
 800ddc8:	60b9      	str	r1, [r7, #8]
 800ddca:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ddcc:	f3ef 8310 	mrs	r3, PRIMASK
 800ddd0:	617b      	str	r3, [r7, #20]
  return(result);
 800ddd2:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800ddd4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800ddd6:	b672      	cpsid	i
}
 800ddd8:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800ddda:	68f8      	ldr	r0, [r7, #12]
 800dddc:	f000 f8f6 	bl	800dfcc <SEQ_BitPosition>
 800dde0:	4603      	mov	r3, r0
 800dde2:	4619      	mov	r1, r3
 800dde4:	4a06      	ldr	r2, [pc, #24]	@ (800de00 <UTIL_SEQ_RegTask+0x40>)
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800ddec:	69fb      	ldr	r3, [r7, #28]
 800ddee:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ddf0:	69bb      	ldr	r3, [r7, #24]
 800ddf2:	f383 8810 	msr	PRIMASK, r3
}
 800ddf6:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 800ddf8:	bf00      	nop
}
 800ddfa:	3720      	adds	r7, #32
 800ddfc:	46bd      	mov	sp, r7
 800ddfe:	bd80      	pop	{r7, pc}
 800de00:	200021d8 	.word	0x200021d8

0800de04 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 800de04:	b480      	push	{r7}
 800de06:	b087      	sub	sp, #28
 800de08:	af00      	add	r7, sp, #0
 800de0a:	6078      	str	r0, [r7, #4]
 800de0c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800de0e:	f3ef 8310 	mrs	r3, PRIMASK
 800de12:	60fb      	str	r3, [r7, #12]
  return(result);
 800de14:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800de16:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800de18:	b672      	cpsid	i
}
 800de1a:	bf00      	nop

  TaskSet |= TaskId_bm;
 800de1c:	4b0d      	ldr	r3, [pc, #52]	@ (800de54 <UTIL_SEQ_SetTask+0x50>)
 800de1e:	681a      	ldr	r2, [r3, #0]
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	4313      	orrs	r3, r2
 800de24:	4a0b      	ldr	r2, [pc, #44]	@ (800de54 <UTIL_SEQ_SetTask+0x50>)
 800de26:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 800de28:	4a0b      	ldr	r2, [pc, #44]	@ (800de58 <UTIL_SEQ_SetTask+0x54>)
 800de2a:	683b      	ldr	r3, [r7, #0]
 800de2c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	431a      	orrs	r2, r3
 800de34:	4908      	ldr	r1, [pc, #32]	@ (800de58 <UTIL_SEQ_SetTask+0x54>)
 800de36:	683b      	ldr	r3, [r7, #0]
 800de38:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800de3c:	697b      	ldr	r3, [r7, #20]
 800de3e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de40:	693b      	ldr	r3, [r7, #16]
 800de42:	f383 8810 	msr	PRIMASK, r3
}
 800de46:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800de48:	bf00      	nop
}
 800de4a:	371c      	adds	r7, #28
 800de4c:	46bd      	mov	sp, r7
 800de4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de52:	4770      	bx	lr
 800de54:	200021c8 	.word	0x200021c8
 800de58:	20002258 	.word	0x20002258

0800de5c <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800de5c:	b480      	push	{r7}
 800de5e:	b087      	sub	sp, #28
 800de60:	af00      	add	r7, sp, #0
 800de62:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800de64:	f3ef 8310 	mrs	r3, PRIMASK
 800de68:	60fb      	str	r3, [r7, #12]
  return(result);
 800de6a:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800de6c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800de6e:	b672      	cpsid	i
}
 800de70:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	43da      	mvns	r2, r3
 800de76:	4b08      	ldr	r3, [pc, #32]	@ (800de98 <UTIL_SEQ_PauseTask+0x3c>)
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	4013      	ands	r3, r2
 800de7c:	4a06      	ldr	r2, [pc, #24]	@ (800de98 <UTIL_SEQ_PauseTask+0x3c>)
 800de7e:	6013      	str	r3, [r2, #0]
 800de80:	697b      	ldr	r3, [r7, #20]
 800de82:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de84:	693b      	ldr	r3, [r7, #16]
 800de86:	f383 8810 	msr	PRIMASK, r3
}
 800de8a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800de8c:	bf00      	nop
}
 800de8e:	371c      	adds	r7, #28
 800de90:	46bd      	mov	sp, r7
 800de92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de96:	4770      	bx	lr
 800de98:	20000024 	.word	0x20000024

0800de9c <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800de9c:	b480      	push	{r7}
 800de9e:	b087      	sub	sp, #28
 800dea0:	af00      	add	r7, sp, #0
 800dea2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dea4:	f3ef 8310 	mrs	r3, PRIMASK
 800dea8:	60fb      	str	r3, [r7, #12]
  return(result);
 800deaa:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800deac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800deae:	b672      	cpsid	i
}
 800deb0:	bf00      	nop

  TaskMask |= TaskId_bm;
 800deb2:	4b09      	ldr	r3, [pc, #36]	@ (800ded8 <UTIL_SEQ_ResumeTask+0x3c>)
 800deb4:	681a      	ldr	r2, [r3, #0]
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	4313      	orrs	r3, r2
 800deba:	4a07      	ldr	r2, [pc, #28]	@ (800ded8 <UTIL_SEQ_ResumeTask+0x3c>)
 800debc:	6013      	str	r3, [r2, #0]
 800debe:	697b      	ldr	r3, [r7, #20]
 800dec0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dec2:	693b      	ldr	r3, [r7, #16]
 800dec4:	f383 8810 	msr	PRIMASK, r3
}
 800dec8:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800deca:	bf00      	nop
}
 800decc:	371c      	adds	r7, #28
 800dece:	46bd      	mov	sp, r7
 800ded0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ded4:	4770      	bx	lr
 800ded6:	bf00      	nop
 800ded8:	20000024 	.word	0x20000024

0800dedc <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800dedc:	b480      	push	{r7}
 800dede:	b087      	sub	sp, #28
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dee4:	f3ef 8310 	mrs	r3, PRIMASK
 800dee8:	60fb      	str	r3, [r7, #12]
  return(result);
 800deea:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800deec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800deee:	b672      	cpsid	i
}
 800def0:	bf00      	nop

  EvtSet |= EvtId_bm;
 800def2:	4b09      	ldr	r3, [pc, #36]	@ (800df18 <UTIL_SEQ_SetEvt+0x3c>)
 800def4:	681a      	ldr	r2, [r3, #0]
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	4313      	orrs	r3, r2
 800defa:	4a07      	ldr	r2, [pc, #28]	@ (800df18 <UTIL_SEQ_SetEvt+0x3c>)
 800defc:	6013      	str	r3, [r2, #0]
 800defe:	697b      	ldr	r3, [r7, #20]
 800df00:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800df02:	693b      	ldr	r3, [r7, #16]
 800df04:	f383 8810 	msr	PRIMASK, r3
}
 800df08:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800df0a:	bf00      	nop
}
 800df0c:	371c      	adds	r7, #28
 800df0e:	46bd      	mov	sp, r7
 800df10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df14:	4770      	bx	lr
 800df16:	bf00      	nop
 800df18:	200021cc 	.word	0x200021cc

0800df1c <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	b088      	sub	sp, #32
 800df20:	af00      	add	r7, sp, #0
 800df22:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 800df24:	4b1f      	ldr	r3, [pc, #124]	@ (800dfa4 <UTIL_SEQ_WaitEvt+0x88>)
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800df2a:	4b1e      	ldr	r3, [pc, #120]	@ (800dfa4 <UTIL_SEQ_WaitEvt+0x88>)
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df32:	d102      	bne.n	800df3a <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 800df34:	2300      	movs	r3, #0
 800df36:	61fb      	str	r3, [r7, #28]
 800df38:	e005      	b.n	800df46 <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 800df3a:	4b1a      	ldr	r3, [pc, #104]	@ (800dfa4 <UTIL_SEQ_WaitEvt+0x88>)
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	2201      	movs	r2, #1
 800df40:	fa02 f303 	lsl.w	r3, r2, r3
 800df44:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 800df46:	4b18      	ldr	r3, [pc, #96]	@ (800dfa8 <UTIL_SEQ_WaitEvt+0x8c>)
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 800df4c:	4a16      	ldr	r2, [pc, #88]	@ (800dfa8 <UTIL_SEQ_WaitEvt+0x8c>)
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 800df52:	e003      	b.n	800df5c <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 800df54:	6879      	ldr	r1, [r7, #4]
 800df56:	69f8      	ldr	r0, [r7, #28]
 800df58:	f7f3 fad0 	bl	80014fc <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 800df5c:	4b13      	ldr	r3, [pc, #76]	@ (800dfac <UTIL_SEQ_WaitEvt+0x90>)
 800df5e:	681a      	ldr	r2, [r3, #0]
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	4013      	ands	r3, r2
 800df64:	2b00      	cmp	r3, #0
 800df66:	d0f5      	beq.n	800df54 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 800df68:	4a0e      	ldr	r2, [pc, #56]	@ (800dfa4 <UTIL_SEQ_WaitEvt+0x88>)
 800df6a:	69bb      	ldr	r3, [r7, #24]
 800df6c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800df6e:	f3ef 8310 	mrs	r3, PRIMASK
 800df72:	60bb      	str	r3, [r7, #8]
  return(result);
 800df74:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800df76:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800df78:	b672      	cpsid	i
}
 800df7a:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	43da      	mvns	r2, r3
 800df80:	4b0a      	ldr	r3, [pc, #40]	@ (800dfac <UTIL_SEQ_WaitEvt+0x90>)
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	4013      	ands	r3, r2
 800df86:	4a09      	ldr	r2, [pc, #36]	@ (800dfac <UTIL_SEQ_WaitEvt+0x90>)
 800df88:	6013      	str	r3, [r2, #0]
 800df8a:	693b      	ldr	r3, [r7, #16]
 800df8c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	f383 8810 	msr	PRIMASK, r3
}
 800df94:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 800df96:	4a04      	ldr	r2, [pc, #16]	@ (800dfa8 <UTIL_SEQ_WaitEvt+0x8c>)
 800df98:	697b      	ldr	r3, [r7, #20]
 800df9a:	6013      	str	r3, [r2, #0]
  return;
 800df9c:	bf00      	nop
}
 800df9e:	3720      	adds	r7, #32
 800dfa0:	46bd      	mov	sp, r7
 800dfa2:	bd80      	pop	{r7, pc}
 800dfa4:	200021d4 	.word	0x200021d4
 800dfa8:	200021d0 	.word	0x200021d0
 800dfac:	200021cc 	.word	0x200021cc

0800dfb0 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800dfb0:	b480      	push	{r7}
 800dfb2:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800dfb4:	bf00      	nop
}
 800dfb6:	46bd      	mov	sp, r7
 800dfb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfbc:	4770      	bx	lr

0800dfbe <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800dfbe:	b480      	push	{r7}
 800dfc0:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800dfc2:	bf00      	nop
}
 800dfc4:	46bd      	mov	sp, r7
 800dfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfca:	4770      	bx	lr

0800dfcc <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800dfcc:	b480      	push	{r7}
 800dfce:	b085      	sub	sp, #20
 800dfd0:	af00      	add	r7, sp, #0
 800dfd2:	6078      	str	r0, [r7, #4]
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 800dfd8:	68fb      	ldr	r3, [r7, #12]
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d101      	bne.n	800dfe2 <SEQ_BitPosition+0x16>
    return 32U;
 800dfde:	2320      	movs	r3, #32
 800dfe0:	e003      	b.n	800dfea <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	fab3 f383 	clz	r3, r3
 800dfe8:	b2db      	uxtb	r3, r3
  return (uint8_t)(31 -__CLZ( Value ));
 800dfea:	f1c3 031f 	rsb	r3, r3, #31
 800dfee:	b2db      	uxtb	r3, r3
}
 800dff0:	4618      	mov	r0, r3
 800dff2:	3714      	adds	r7, #20
 800dff4:	46bd      	mov	sp, r7
 800dff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dffa:	4770      	bx	lr

0800dffc <std>:
 800dffc:	2300      	movs	r3, #0
 800dffe:	b510      	push	{r4, lr}
 800e000:	4604      	mov	r4, r0
 800e002:	e9c0 3300 	strd	r3, r3, [r0]
 800e006:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e00a:	6083      	str	r3, [r0, #8]
 800e00c:	8181      	strh	r1, [r0, #12]
 800e00e:	6643      	str	r3, [r0, #100]	@ 0x64
 800e010:	81c2      	strh	r2, [r0, #14]
 800e012:	6183      	str	r3, [r0, #24]
 800e014:	4619      	mov	r1, r3
 800e016:	2208      	movs	r2, #8
 800e018:	305c      	adds	r0, #92	@ 0x5c
 800e01a:	f000 fa21 	bl	800e460 <memset>
 800e01e:	4b0d      	ldr	r3, [pc, #52]	@ (800e054 <std+0x58>)
 800e020:	6263      	str	r3, [r4, #36]	@ 0x24
 800e022:	4b0d      	ldr	r3, [pc, #52]	@ (800e058 <std+0x5c>)
 800e024:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e026:	4b0d      	ldr	r3, [pc, #52]	@ (800e05c <std+0x60>)
 800e028:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e02a:	4b0d      	ldr	r3, [pc, #52]	@ (800e060 <std+0x64>)
 800e02c:	6323      	str	r3, [r4, #48]	@ 0x30
 800e02e:	4b0d      	ldr	r3, [pc, #52]	@ (800e064 <std+0x68>)
 800e030:	6224      	str	r4, [r4, #32]
 800e032:	429c      	cmp	r4, r3
 800e034:	d006      	beq.n	800e044 <std+0x48>
 800e036:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e03a:	4294      	cmp	r4, r2
 800e03c:	d002      	beq.n	800e044 <std+0x48>
 800e03e:	33d0      	adds	r3, #208	@ 0xd0
 800e040:	429c      	cmp	r4, r3
 800e042:	d105      	bne.n	800e050 <std+0x54>
 800e044:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e04c:	f000 ba7a 	b.w	800e544 <__retarget_lock_init_recursive>
 800e050:	bd10      	pop	{r4, pc}
 800e052:	bf00      	nop
 800e054:	0800e2b1 	.word	0x0800e2b1
 800e058:	0800e2d3 	.word	0x0800e2d3
 800e05c:	0800e30b 	.word	0x0800e30b
 800e060:	0800e32f 	.word	0x0800e32f
 800e064:	20002260 	.word	0x20002260

0800e068 <stdio_exit_handler>:
 800e068:	4a02      	ldr	r2, [pc, #8]	@ (800e074 <stdio_exit_handler+0xc>)
 800e06a:	4903      	ldr	r1, [pc, #12]	@ (800e078 <stdio_exit_handler+0x10>)
 800e06c:	4803      	ldr	r0, [pc, #12]	@ (800e07c <stdio_exit_handler+0x14>)
 800e06e:	f000 b869 	b.w	800e144 <_fwalk_sglue>
 800e072:	bf00      	nop
 800e074:	2000002c 	.word	0x2000002c
 800e078:	0800f0b1 	.word	0x0800f0b1
 800e07c:	2000003c 	.word	0x2000003c

0800e080 <cleanup_stdio>:
 800e080:	6841      	ldr	r1, [r0, #4]
 800e082:	4b0c      	ldr	r3, [pc, #48]	@ (800e0b4 <cleanup_stdio+0x34>)
 800e084:	4299      	cmp	r1, r3
 800e086:	b510      	push	{r4, lr}
 800e088:	4604      	mov	r4, r0
 800e08a:	d001      	beq.n	800e090 <cleanup_stdio+0x10>
 800e08c:	f001 f810 	bl	800f0b0 <_fflush_r>
 800e090:	68a1      	ldr	r1, [r4, #8]
 800e092:	4b09      	ldr	r3, [pc, #36]	@ (800e0b8 <cleanup_stdio+0x38>)
 800e094:	4299      	cmp	r1, r3
 800e096:	d002      	beq.n	800e09e <cleanup_stdio+0x1e>
 800e098:	4620      	mov	r0, r4
 800e09a:	f001 f809 	bl	800f0b0 <_fflush_r>
 800e09e:	68e1      	ldr	r1, [r4, #12]
 800e0a0:	4b06      	ldr	r3, [pc, #24]	@ (800e0bc <cleanup_stdio+0x3c>)
 800e0a2:	4299      	cmp	r1, r3
 800e0a4:	d004      	beq.n	800e0b0 <cleanup_stdio+0x30>
 800e0a6:	4620      	mov	r0, r4
 800e0a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e0ac:	f001 b800 	b.w	800f0b0 <_fflush_r>
 800e0b0:	bd10      	pop	{r4, pc}
 800e0b2:	bf00      	nop
 800e0b4:	20002260 	.word	0x20002260
 800e0b8:	200022c8 	.word	0x200022c8
 800e0bc:	20002330 	.word	0x20002330

0800e0c0 <global_stdio_init.part.0>:
 800e0c0:	b510      	push	{r4, lr}
 800e0c2:	4b0b      	ldr	r3, [pc, #44]	@ (800e0f0 <global_stdio_init.part.0+0x30>)
 800e0c4:	4c0b      	ldr	r4, [pc, #44]	@ (800e0f4 <global_stdio_init.part.0+0x34>)
 800e0c6:	4a0c      	ldr	r2, [pc, #48]	@ (800e0f8 <global_stdio_init.part.0+0x38>)
 800e0c8:	601a      	str	r2, [r3, #0]
 800e0ca:	4620      	mov	r0, r4
 800e0cc:	2200      	movs	r2, #0
 800e0ce:	2104      	movs	r1, #4
 800e0d0:	f7ff ff94 	bl	800dffc <std>
 800e0d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e0d8:	2201      	movs	r2, #1
 800e0da:	2109      	movs	r1, #9
 800e0dc:	f7ff ff8e 	bl	800dffc <std>
 800e0e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e0e4:	2202      	movs	r2, #2
 800e0e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e0ea:	2112      	movs	r1, #18
 800e0ec:	f7ff bf86 	b.w	800dffc <std>
 800e0f0:	20002398 	.word	0x20002398
 800e0f4:	20002260 	.word	0x20002260
 800e0f8:	0800e069 	.word	0x0800e069

0800e0fc <__sfp_lock_acquire>:
 800e0fc:	4801      	ldr	r0, [pc, #4]	@ (800e104 <__sfp_lock_acquire+0x8>)
 800e0fe:	f000 ba22 	b.w	800e546 <__retarget_lock_acquire_recursive>
 800e102:	bf00      	nop
 800e104:	200023a1 	.word	0x200023a1

0800e108 <__sfp_lock_release>:
 800e108:	4801      	ldr	r0, [pc, #4]	@ (800e110 <__sfp_lock_release+0x8>)
 800e10a:	f000 ba1d 	b.w	800e548 <__retarget_lock_release_recursive>
 800e10e:	bf00      	nop
 800e110:	200023a1 	.word	0x200023a1

0800e114 <__sinit>:
 800e114:	b510      	push	{r4, lr}
 800e116:	4604      	mov	r4, r0
 800e118:	f7ff fff0 	bl	800e0fc <__sfp_lock_acquire>
 800e11c:	6a23      	ldr	r3, [r4, #32]
 800e11e:	b11b      	cbz	r3, 800e128 <__sinit+0x14>
 800e120:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e124:	f7ff bff0 	b.w	800e108 <__sfp_lock_release>
 800e128:	4b04      	ldr	r3, [pc, #16]	@ (800e13c <__sinit+0x28>)
 800e12a:	6223      	str	r3, [r4, #32]
 800e12c:	4b04      	ldr	r3, [pc, #16]	@ (800e140 <__sinit+0x2c>)
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	2b00      	cmp	r3, #0
 800e132:	d1f5      	bne.n	800e120 <__sinit+0xc>
 800e134:	f7ff ffc4 	bl	800e0c0 <global_stdio_init.part.0>
 800e138:	e7f2      	b.n	800e120 <__sinit+0xc>
 800e13a:	bf00      	nop
 800e13c:	0800e081 	.word	0x0800e081
 800e140:	20002398 	.word	0x20002398

0800e144 <_fwalk_sglue>:
 800e144:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e148:	4607      	mov	r7, r0
 800e14a:	4688      	mov	r8, r1
 800e14c:	4614      	mov	r4, r2
 800e14e:	2600      	movs	r6, #0
 800e150:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e154:	f1b9 0901 	subs.w	r9, r9, #1
 800e158:	d505      	bpl.n	800e166 <_fwalk_sglue+0x22>
 800e15a:	6824      	ldr	r4, [r4, #0]
 800e15c:	2c00      	cmp	r4, #0
 800e15e:	d1f7      	bne.n	800e150 <_fwalk_sglue+0xc>
 800e160:	4630      	mov	r0, r6
 800e162:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e166:	89ab      	ldrh	r3, [r5, #12]
 800e168:	2b01      	cmp	r3, #1
 800e16a:	d907      	bls.n	800e17c <_fwalk_sglue+0x38>
 800e16c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e170:	3301      	adds	r3, #1
 800e172:	d003      	beq.n	800e17c <_fwalk_sglue+0x38>
 800e174:	4629      	mov	r1, r5
 800e176:	4638      	mov	r0, r7
 800e178:	47c0      	blx	r8
 800e17a:	4306      	orrs	r6, r0
 800e17c:	3568      	adds	r5, #104	@ 0x68
 800e17e:	e7e9      	b.n	800e154 <_fwalk_sglue+0x10>

0800e180 <iprintf>:
 800e180:	b40f      	push	{r0, r1, r2, r3}
 800e182:	b507      	push	{r0, r1, r2, lr}
 800e184:	4906      	ldr	r1, [pc, #24]	@ (800e1a0 <iprintf+0x20>)
 800e186:	ab04      	add	r3, sp, #16
 800e188:	6808      	ldr	r0, [r1, #0]
 800e18a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e18e:	6881      	ldr	r1, [r0, #8]
 800e190:	9301      	str	r3, [sp, #4]
 800e192:	f000 fc63 	bl	800ea5c <_vfiprintf_r>
 800e196:	b003      	add	sp, #12
 800e198:	f85d eb04 	ldr.w	lr, [sp], #4
 800e19c:	b004      	add	sp, #16
 800e19e:	4770      	bx	lr
 800e1a0:	20000038 	.word	0x20000038

0800e1a4 <putchar>:
 800e1a4:	4b02      	ldr	r3, [pc, #8]	@ (800e1b0 <putchar+0xc>)
 800e1a6:	4601      	mov	r1, r0
 800e1a8:	6818      	ldr	r0, [r3, #0]
 800e1aa:	6882      	ldr	r2, [r0, #8]
 800e1ac:	f001 b80a 	b.w	800f1c4 <_putc_r>
 800e1b0:	20000038 	.word	0x20000038

0800e1b4 <_puts_r>:
 800e1b4:	6a03      	ldr	r3, [r0, #32]
 800e1b6:	b570      	push	{r4, r5, r6, lr}
 800e1b8:	6884      	ldr	r4, [r0, #8]
 800e1ba:	4605      	mov	r5, r0
 800e1bc:	460e      	mov	r6, r1
 800e1be:	b90b      	cbnz	r3, 800e1c4 <_puts_r+0x10>
 800e1c0:	f7ff ffa8 	bl	800e114 <__sinit>
 800e1c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e1c6:	07db      	lsls	r3, r3, #31
 800e1c8:	d405      	bmi.n	800e1d6 <_puts_r+0x22>
 800e1ca:	89a3      	ldrh	r3, [r4, #12]
 800e1cc:	0598      	lsls	r0, r3, #22
 800e1ce:	d402      	bmi.n	800e1d6 <_puts_r+0x22>
 800e1d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e1d2:	f000 f9b8 	bl	800e546 <__retarget_lock_acquire_recursive>
 800e1d6:	89a3      	ldrh	r3, [r4, #12]
 800e1d8:	0719      	lsls	r1, r3, #28
 800e1da:	d502      	bpl.n	800e1e2 <_puts_r+0x2e>
 800e1dc:	6923      	ldr	r3, [r4, #16]
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d135      	bne.n	800e24e <_puts_r+0x9a>
 800e1e2:	4621      	mov	r1, r4
 800e1e4:	4628      	mov	r0, r5
 800e1e6:	f000 f8e5 	bl	800e3b4 <__swsetup_r>
 800e1ea:	b380      	cbz	r0, 800e24e <_puts_r+0x9a>
 800e1ec:	f04f 35ff 	mov.w	r5, #4294967295
 800e1f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e1f2:	07da      	lsls	r2, r3, #31
 800e1f4:	d405      	bmi.n	800e202 <_puts_r+0x4e>
 800e1f6:	89a3      	ldrh	r3, [r4, #12]
 800e1f8:	059b      	lsls	r3, r3, #22
 800e1fa:	d402      	bmi.n	800e202 <_puts_r+0x4e>
 800e1fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e1fe:	f000 f9a3 	bl	800e548 <__retarget_lock_release_recursive>
 800e202:	4628      	mov	r0, r5
 800e204:	bd70      	pop	{r4, r5, r6, pc}
 800e206:	2b00      	cmp	r3, #0
 800e208:	da04      	bge.n	800e214 <_puts_r+0x60>
 800e20a:	69a2      	ldr	r2, [r4, #24]
 800e20c:	429a      	cmp	r2, r3
 800e20e:	dc17      	bgt.n	800e240 <_puts_r+0x8c>
 800e210:	290a      	cmp	r1, #10
 800e212:	d015      	beq.n	800e240 <_puts_r+0x8c>
 800e214:	6823      	ldr	r3, [r4, #0]
 800e216:	1c5a      	adds	r2, r3, #1
 800e218:	6022      	str	r2, [r4, #0]
 800e21a:	7019      	strb	r1, [r3, #0]
 800e21c:	68a3      	ldr	r3, [r4, #8]
 800e21e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e222:	3b01      	subs	r3, #1
 800e224:	60a3      	str	r3, [r4, #8]
 800e226:	2900      	cmp	r1, #0
 800e228:	d1ed      	bne.n	800e206 <_puts_r+0x52>
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	da11      	bge.n	800e252 <_puts_r+0x9e>
 800e22e:	4622      	mov	r2, r4
 800e230:	210a      	movs	r1, #10
 800e232:	4628      	mov	r0, r5
 800e234:	f000 f87f 	bl	800e336 <__swbuf_r>
 800e238:	3001      	adds	r0, #1
 800e23a:	d0d7      	beq.n	800e1ec <_puts_r+0x38>
 800e23c:	250a      	movs	r5, #10
 800e23e:	e7d7      	b.n	800e1f0 <_puts_r+0x3c>
 800e240:	4622      	mov	r2, r4
 800e242:	4628      	mov	r0, r5
 800e244:	f000 f877 	bl	800e336 <__swbuf_r>
 800e248:	3001      	adds	r0, #1
 800e24a:	d1e7      	bne.n	800e21c <_puts_r+0x68>
 800e24c:	e7ce      	b.n	800e1ec <_puts_r+0x38>
 800e24e:	3e01      	subs	r6, #1
 800e250:	e7e4      	b.n	800e21c <_puts_r+0x68>
 800e252:	6823      	ldr	r3, [r4, #0]
 800e254:	1c5a      	adds	r2, r3, #1
 800e256:	6022      	str	r2, [r4, #0]
 800e258:	220a      	movs	r2, #10
 800e25a:	701a      	strb	r2, [r3, #0]
 800e25c:	e7ee      	b.n	800e23c <_puts_r+0x88>
	...

0800e260 <puts>:
 800e260:	4b02      	ldr	r3, [pc, #8]	@ (800e26c <puts+0xc>)
 800e262:	4601      	mov	r1, r0
 800e264:	6818      	ldr	r0, [r3, #0]
 800e266:	f7ff bfa5 	b.w	800e1b4 <_puts_r>
 800e26a:	bf00      	nop
 800e26c:	20000038 	.word	0x20000038

0800e270 <siprintf>:
 800e270:	b40e      	push	{r1, r2, r3}
 800e272:	b500      	push	{lr}
 800e274:	b09c      	sub	sp, #112	@ 0x70
 800e276:	ab1d      	add	r3, sp, #116	@ 0x74
 800e278:	9002      	str	r0, [sp, #8]
 800e27a:	9006      	str	r0, [sp, #24]
 800e27c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e280:	4809      	ldr	r0, [pc, #36]	@ (800e2a8 <siprintf+0x38>)
 800e282:	9107      	str	r1, [sp, #28]
 800e284:	9104      	str	r1, [sp, #16]
 800e286:	4909      	ldr	r1, [pc, #36]	@ (800e2ac <siprintf+0x3c>)
 800e288:	f853 2b04 	ldr.w	r2, [r3], #4
 800e28c:	9105      	str	r1, [sp, #20]
 800e28e:	6800      	ldr	r0, [r0, #0]
 800e290:	9301      	str	r3, [sp, #4]
 800e292:	a902      	add	r1, sp, #8
 800e294:	f000 fabc 	bl	800e810 <_svfiprintf_r>
 800e298:	9b02      	ldr	r3, [sp, #8]
 800e29a:	2200      	movs	r2, #0
 800e29c:	701a      	strb	r2, [r3, #0]
 800e29e:	b01c      	add	sp, #112	@ 0x70
 800e2a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800e2a4:	b003      	add	sp, #12
 800e2a6:	4770      	bx	lr
 800e2a8:	20000038 	.word	0x20000038
 800e2ac:	ffff0208 	.word	0xffff0208

0800e2b0 <__sread>:
 800e2b0:	b510      	push	{r4, lr}
 800e2b2:	460c      	mov	r4, r1
 800e2b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2b8:	f000 f8fc 	bl	800e4b4 <_read_r>
 800e2bc:	2800      	cmp	r0, #0
 800e2be:	bfab      	itete	ge
 800e2c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e2c2:	89a3      	ldrhlt	r3, [r4, #12]
 800e2c4:	181b      	addge	r3, r3, r0
 800e2c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e2ca:	bfac      	ite	ge
 800e2cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e2ce:	81a3      	strhlt	r3, [r4, #12]
 800e2d0:	bd10      	pop	{r4, pc}

0800e2d2 <__swrite>:
 800e2d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2d6:	461f      	mov	r7, r3
 800e2d8:	898b      	ldrh	r3, [r1, #12]
 800e2da:	05db      	lsls	r3, r3, #23
 800e2dc:	4605      	mov	r5, r0
 800e2de:	460c      	mov	r4, r1
 800e2e0:	4616      	mov	r6, r2
 800e2e2:	d505      	bpl.n	800e2f0 <__swrite+0x1e>
 800e2e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2e8:	2302      	movs	r3, #2
 800e2ea:	2200      	movs	r2, #0
 800e2ec:	f000 f8d0 	bl	800e490 <_lseek_r>
 800e2f0:	89a3      	ldrh	r3, [r4, #12]
 800e2f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e2f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e2fa:	81a3      	strh	r3, [r4, #12]
 800e2fc:	4632      	mov	r2, r6
 800e2fe:	463b      	mov	r3, r7
 800e300:	4628      	mov	r0, r5
 800e302:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e306:	f000 b8e7 	b.w	800e4d8 <_write_r>

0800e30a <__sseek>:
 800e30a:	b510      	push	{r4, lr}
 800e30c:	460c      	mov	r4, r1
 800e30e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e312:	f000 f8bd 	bl	800e490 <_lseek_r>
 800e316:	1c43      	adds	r3, r0, #1
 800e318:	89a3      	ldrh	r3, [r4, #12]
 800e31a:	bf15      	itete	ne
 800e31c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e31e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e322:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e326:	81a3      	strheq	r3, [r4, #12]
 800e328:	bf18      	it	ne
 800e32a:	81a3      	strhne	r3, [r4, #12]
 800e32c:	bd10      	pop	{r4, pc}

0800e32e <__sclose>:
 800e32e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e332:	f000 b89d 	b.w	800e470 <_close_r>

0800e336 <__swbuf_r>:
 800e336:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e338:	460e      	mov	r6, r1
 800e33a:	4614      	mov	r4, r2
 800e33c:	4605      	mov	r5, r0
 800e33e:	b118      	cbz	r0, 800e348 <__swbuf_r+0x12>
 800e340:	6a03      	ldr	r3, [r0, #32]
 800e342:	b90b      	cbnz	r3, 800e348 <__swbuf_r+0x12>
 800e344:	f7ff fee6 	bl	800e114 <__sinit>
 800e348:	69a3      	ldr	r3, [r4, #24]
 800e34a:	60a3      	str	r3, [r4, #8]
 800e34c:	89a3      	ldrh	r3, [r4, #12]
 800e34e:	071a      	lsls	r2, r3, #28
 800e350:	d501      	bpl.n	800e356 <__swbuf_r+0x20>
 800e352:	6923      	ldr	r3, [r4, #16]
 800e354:	b943      	cbnz	r3, 800e368 <__swbuf_r+0x32>
 800e356:	4621      	mov	r1, r4
 800e358:	4628      	mov	r0, r5
 800e35a:	f000 f82b 	bl	800e3b4 <__swsetup_r>
 800e35e:	b118      	cbz	r0, 800e368 <__swbuf_r+0x32>
 800e360:	f04f 37ff 	mov.w	r7, #4294967295
 800e364:	4638      	mov	r0, r7
 800e366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e368:	6823      	ldr	r3, [r4, #0]
 800e36a:	6922      	ldr	r2, [r4, #16]
 800e36c:	1a98      	subs	r0, r3, r2
 800e36e:	6963      	ldr	r3, [r4, #20]
 800e370:	b2f6      	uxtb	r6, r6
 800e372:	4283      	cmp	r3, r0
 800e374:	4637      	mov	r7, r6
 800e376:	dc05      	bgt.n	800e384 <__swbuf_r+0x4e>
 800e378:	4621      	mov	r1, r4
 800e37a:	4628      	mov	r0, r5
 800e37c:	f000 fe98 	bl	800f0b0 <_fflush_r>
 800e380:	2800      	cmp	r0, #0
 800e382:	d1ed      	bne.n	800e360 <__swbuf_r+0x2a>
 800e384:	68a3      	ldr	r3, [r4, #8]
 800e386:	3b01      	subs	r3, #1
 800e388:	60a3      	str	r3, [r4, #8]
 800e38a:	6823      	ldr	r3, [r4, #0]
 800e38c:	1c5a      	adds	r2, r3, #1
 800e38e:	6022      	str	r2, [r4, #0]
 800e390:	701e      	strb	r6, [r3, #0]
 800e392:	6962      	ldr	r2, [r4, #20]
 800e394:	1c43      	adds	r3, r0, #1
 800e396:	429a      	cmp	r2, r3
 800e398:	d004      	beq.n	800e3a4 <__swbuf_r+0x6e>
 800e39a:	89a3      	ldrh	r3, [r4, #12]
 800e39c:	07db      	lsls	r3, r3, #31
 800e39e:	d5e1      	bpl.n	800e364 <__swbuf_r+0x2e>
 800e3a0:	2e0a      	cmp	r6, #10
 800e3a2:	d1df      	bne.n	800e364 <__swbuf_r+0x2e>
 800e3a4:	4621      	mov	r1, r4
 800e3a6:	4628      	mov	r0, r5
 800e3a8:	f000 fe82 	bl	800f0b0 <_fflush_r>
 800e3ac:	2800      	cmp	r0, #0
 800e3ae:	d0d9      	beq.n	800e364 <__swbuf_r+0x2e>
 800e3b0:	e7d6      	b.n	800e360 <__swbuf_r+0x2a>
	...

0800e3b4 <__swsetup_r>:
 800e3b4:	b538      	push	{r3, r4, r5, lr}
 800e3b6:	4b29      	ldr	r3, [pc, #164]	@ (800e45c <__swsetup_r+0xa8>)
 800e3b8:	4605      	mov	r5, r0
 800e3ba:	6818      	ldr	r0, [r3, #0]
 800e3bc:	460c      	mov	r4, r1
 800e3be:	b118      	cbz	r0, 800e3c8 <__swsetup_r+0x14>
 800e3c0:	6a03      	ldr	r3, [r0, #32]
 800e3c2:	b90b      	cbnz	r3, 800e3c8 <__swsetup_r+0x14>
 800e3c4:	f7ff fea6 	bl	800e114 <__sinit>
 800e3c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e3cc:	0719      	lsls	r1, r3, #28
 800e3ce:	d422      	bmi.n	800e416 <__swsetup_r+0x62>
 800e3d0:	06da      	lsls	r2, r3, #27
 800e3d2:	d407      	bmi.n	800e3e4 <__swsetup_r+0x30>
 800e3d4:	2209      	movs	r2, #9
 800e3d6:	602a      	str	r2, [r5, #0]
 800e3d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e3dc:	81a3      	strh	r3, [r4, #12]
 800e3de:	f04f 30ff 	mov.w	r0, #4294967295
 800e3e2:	e033      	b.n	800e44c <__swsetup_r+0x98>
 800e3e4:	0758      	lsls	r0, r3, #29
 800e3e6:	d512      	bpl.n	800e40e <__swsetup_r+0x5a>
 800e3e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e3ea:	b141      	cbz	r1, 800e3fe <__swsetup_r+0x4a>
 800e3ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e3f0:	4299      	cmp	r1, r3
 800e3f2:	d002      	beq.n	800e3fa <__swsetup_r+0x46>
 800e3f4:	4628      	mov	r0, r5
 800e3f6:	f000 f8b7 	bl	800e568 <_free_r>
 800e3fa:	2300      	movs	r3, #0
 800e3fc:	6363      	str	r3, [r4, #52]	@ 0x34
 800e3fe:	89a3      	ldrh	r3, [r4, #12]
 800e400:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e404:	81a3      	strh	r3, [r4, #12]
 800e406:	2300      	movs	r3, #0
 800e408:	6063      	str	r3, [r4, #4]
 800e40a:	6923      	ldr	r3, [r4, #16]
 800e40c:	6023      	str	r3, [r4, #0]
 800e40e:	89a3      	ldrh	r3, [r4, #12]
 800e410:	f043 0308 	orr.w	r3, r3, #8
 800e414:	81a3      	strh	r3, [r4, #12]
 800e416:	6923      	ldr	r3, [r4, #16]
 800e418:	b94b      	cbnz	r3, 800e42e <__swsetup_r+0x7a>
 800e41a:	89a3      	ldrh	r3, [r4, #12]
 800e41c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e420:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e424:	d003      	beq.n	800e42e <__swsetup_r+0x7a>
 800e426:	4621      	mov	r1, r4
 800e428:	4628      	mov	r0, r5
 800e42a:	f000 fe8f 	bl	800f14c <__smakebuf_r>
 800e42e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e432:	f013 0201 	ands.w	r2, r3, #1
 800e436:	d00a      	beq.n	800e44e <__swsetup_r+0x9a>
 800e438:	2200      	movs	r2, #0
 800e43a:	60a2      	str	r2, [r4, #8]
 800e43c:	6962      	ldr	r2, [r4, #20]
 800e43e:	4252      	negs	r2, r2
 800e440:	61a2      	str	r2, [r4, #24]
 800e442:	6922      	ldr	r2, [r4, #16]
 800e444:	b942      	cbnz	r2, 800e458 <__swsetup_r+0xa4>
 800e446:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e44a:	d1c5      	bne.n	800e3d8 <__swsetup_r+0x24>
 800e44c:	bd38      	pop	{r3, r4, r5, pc}
 800e44e:	0799      	lsls	r1, r3, #30
 800e450:	bf58      	it	pl
 800e452:	6962      	ldrpl	r2, [r4, #20]
 800e454:	60a2      	str	r2, [r4, #8]
 800e456:	e7f4      	b.n	800e442 <__swsetup_r+0x8e>
 800e458:	2000      	movs	r0, #0
 800e45a:	e7f7      	b.n	800e44c <__swsetup_r+0x98>
 800e45c:	20000038 	.word	0x20000038

0800e460 <memset>:
 800e460:	4402      	add	r2, r0
 800e462:	4603      	mov	r3, r0
 800e464:	4293      	cmp	r3, r2
 800e466:	d100      	bne.n	800e46a <memset+0xa>
 800e468:	4770      	bx	lr
 800e46a:	f803 1b01 	strb.w	r1, [r3], #1
 800e46e:	e7f9      	b.n	800e464 <memset+0x4>

0800e470 <_close_r>:
 800e470:	b538      	push	{r3, r4, r5, lr}
 800e472:	4d06      	ldr	r5, [pc, #24]	@ (800e48c <_close_r+0x1c>)
 800e474:	2300      	movs	r3, #0
 800e476:	4604      	mov	r4, r0
 800e478:	4608      	mov	r0, r1
 800e47a:	602b      	str	r3, [r5, #0]
 800e47c:	f000 ff58 	bl	800f330 <_close>
 800e480:	1c43      	adds	r3, r0, #1
 800e482:	d102      	bne.n	800e48a <_close_r+0x1a>
 800e484:	682b      	ldr	r3, [r5, #0]
 800e486:	b103      	cbz	r3, 800e48a <_close_r+0x1a>
 800e488:	6023      	str	r3, [r4, #0]
 800e48a:	bd38      	pop	{r3, r4, r5, pc}
 800e48c:	2000239c 	.word	0x2000239c

0800e490 <_lseek_r>:
 800e490:	b538      	push	{r3, r4, r5, lr}
 800e492:	4d07      	ldr	r5, [pc, #28]	@ (800e4b0 <_lseek_r+0x20>)
 800e494:	4604      	mov	r4, r0
 800e496:	4608      	mov	r0, r1
 800e498:	4611      	mov	r1, r2
 800e49a:	2200      	movs	r2, #0
 800e49c:	602a      	str	r2, [r5, #0]
 800e49e:	461a      	mov	r2, r3
 800e4a0:	f000 ff5e 	bl	800f360 <_lseek>
 800e4a4:	1c43      	adds	r3, r0, #1
 800e4a6:	d102      	bne.n	800e4ae <_lseek_r+0x1e>
 800e4a8:	682b      	ldr	r3, [r5, #0]
 800e4aa:	b103      	cbz	r3, 800e4ae <_lseek_r+0x1e>
 800e4ac:	6023      	str	r3, [r4, #0]
 800e4ae:	bd38      	pop	{r3, r4, r5, pc}
 800e4b0:	2000239c 	.word	0x2000239c

0800e4b4 <_read_r>:
 800e4b4:	b538      	push	{r3, r4, r5, lr}
 800e4b6:	4d07      	ldr	r5, [pc, #28]	@ (800e4d4 <_read_r+0x20>)
 800e4b8:	4604      	mov	r4, r0
 800e4ba:	4608      	mov	r0, r1
 800e4bc:	4611      	mov	r1, r2
 800e4be:	2200      	movs	r2, #0
 800e4c0:	602a      	str	r2, [r5, #0]
 800e4c2:	461a      	mov	r2, r3
 800e4c4:	f000 ff54 	bl	800f370 <_read>
 800e4c8:	1c43      	adds	r3, r0, #1
 800e4ca:	d102      	bne.n	800e4d2 <_read_r+0x1e>
 800e4cc:	682b      	ldr	r3, [r5, #0]
 800e4ce:	b103      	cbz	r3, 800e4d2 <_read_r+0x1e>
 800e4d0:	6023      	str	r3, [r4, #0]
 800e4d2:	bd38      	pop	{r3, r4, r5, pc}
 800e4d4:	2000239c 	.word	0x2000239c

0800e4d8 <_write_r>:
 800e4d8:	b538      	push	{r3, r4, r5, lr}
 800e4da:	4d07      	ldr	r5, [pc, #28]	@ (800e4f8 <_write_r+0x20>)
 800e4dc:	4604      	mov	r4, r0
 800e4de:	4608      	mov	r0, r1
 800e4e0:	4611      	mov	r1, r2
 800e4e2:	2200      	movs	r2, #0
 800e4e4:	602a      	str	r2, [r5, #0]
 800e4e6:	461a      	mov	r2, r3
 800e4e8:	f7fc ffba 	bl	800b460 <_write>
 800e4ec:	1c43      	adds	r3, r0, #1
 800e4ee:	d102      	bne.n	800e4f6 <_write_r+0x1e>
 800e4f0:	682b      	ldr	r3, [r5, #0]
 800e4f2:	b103      	cbz	r3, 800e4f6 <_write_r+0x1e>
 800e4f4:	6023      	str	r3, [r4, #0]
 800e4f6:	bd38      	pop	{r3, r4, r5, pc}
 800e4f8:	2000239c 	.word	0x2000239c

0800e4fc <__libc_init_array>:
 800e4fc:	b570      	push	{r4, r5, r6, lr}
 800e4fe:	4d0d      	ldr	r5, [pc, #52]	@ (800e534 <__libc_init_array+0x38>)
 800e500:	4c0d      	ldr	r4, [pc, #52]	@ (800e538 <__libc_init_array+0x3c>)
 800e502:	1b64      	subs	r4, r4, r5
 800e504:	10a4      	asrs	r4, r4, #2
 800e506:	2600      	movs	r6, #0
 800e508:	42a6      	cmp	r6, r4
 800e50a:	d109      	bne.n	800e520 <__libc_init_array+0x24>
 800e50c:	4d0b      	ldr	r5, [pc, #44]	@ (800e53c <__libc_init_array+0x40>)
 800e50e:	4c0c      	ldr	r4, [pc, #48]	@ (800e540 <__libc_init_array+0x44>)
 800e510:	f000 ff44 	bl	800f39c <_init>
 800e514:	1b64      	subs	r4, r4, r5
 800e516:	10a4      	asrs	r4, r4, #2
 800e518:	2600      	movs	r6, #0
 800e51a:	42a6      	cmp	r6, r4
 800e51c:	d105      	bne.n	800e52a <__libc_init_array+0x2e>
 800e51e:	bd70      	pop	{r4, r5, r6, pc}
 800e520:	f855 3b04 	ldr.w	r3, [r5], #4
 800e524:	4798      	blx	r3
 800e526:	3601      	adds	r6, #1
 800e528:	e7ee      	b.n	800e508 <__libc_init_array+0xc>
 800e52a:	f855 3b04 	ldr.w	r3, [r5], #4
 800e52e:	4798      	blx	r3
 800e530:	3601      	adds	r6, #1
 800e532:	e7f2      	b.n	800e51a <__libc_init_array+0x1e>
 800e534:	08010a4c 	.word	0x08010a4c
 800e538:	08010a4c 	.word	0x08010a4c
 800e53c:	08010a4c 	.word	0x08010a4c
 800e540:	08010a50 	.word	0x08010a50

0800e544 <__retarget_lock_init_recursive>:
 800e544:	4770      	bx	lr

0800e546 <__retarget_lock_acquire_recursive>:
 800e546:	4770      	bx	lr

0800e548 <__retarget_lock_release_recursive>:
 800e548:	4770      	bx	lr

0800e54a <memcpy>:
 800e54a:	440a      	add	r2, r1
 800e54c:	4291      	cmp	r1, r2
 800e54e:	f100 33ff 	add.w	r3, r0, #4294967295
 800e552:	d100      	bne.n	800e556 <memcpy+0xc>
 800e554:	4770      	bx	lr
 800e556:	b510      	push	{r4, lr}
 800e558:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e55c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e560:	4291      	cmp	r1, r2
 800e562:	d1f9      	bne.n	800e558 <memcpy+0xe>
 800e564:	bd10      	pop	{r4, pc}
	...

0800e568 <_free_r>:
 800e568:	b538      	push	{r3, r4, r5, lr}
 800e56a:	4605      	mov	r5, r0
 800e56c:	2900      	cmp	r1, #0
 800e56e:	d041      	beq.n	800e5f4 <_free_r+0x8c>
 800e570:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e574:	1f0c      	subs	r4, r1, #4
 800e576:	2b00      	cmp	r3, #0
 800e578:	bfb8      	it	lt
 800e57a:	18e4      	addlt	r4, r4, r3
 800e57c:	f000 f8e0 	bl	800e740 <__malloc_lock>
 800e580:	4a1d      	ldr	r2, [pc, #116]	@ (800e5f8 <_free_r+0x90>)
 800e582:	6813      	ldr	r3, [r2, #0]
 800e584:	b933      	cbnz	r3, 800e594 <_free_r+0x2c>
 800e586:	6063      	str	r3, [r4, #4]
 800e588:	6014      	str	r4, [r2, #0]
 800e58a:	4628      	mov	r0, r5
 800e58c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e590:	f000 b8dc 	b.w	800e74c <__malloc_unlock>
 800e594:	42a3      	cmp	r3, r4
 800e596:	d908      	bls.n	800e5aa <_free_r+0x42>
 800e598:	6820      	ldr	r0, [r4, #0]
 800e59a:	1821      	adds	r1, r4, r0
 800e59c:	428b      	cmp	r3, r1
 800e59e:	bf01      	itttt	eq
 800e5a0:	6819      	ldreq	r1, [r3, #0]
 800e5a2:	685b      	ldreq	r3, [r3, #4]
 800e5a4:	1809      	addeq	r1, r1, r0
 800e5a6:	6021      	streq	r1, [r4, #0]
 800e5a8:	e7ed      	b.n	800e586 <_free_r+0x1e>
 800e5aa:	461a      	mov	r2, r3
 800e5ac:	685b      	ldr	r3, [r3, #4]
 800e5ae:	b10b      	cbz	r3, 800e5b4 <_free_r+0x4c>
 800e5b0:	42a3      	cmp	r3, r4
 800e5b2:	d9fa      	bls.n	800e5aa <_free_r+0x42>
 800e5b4:	6811      	ldr	r1, [r2, #0]
 800e5b6:	1850      	adds	r0, r2, r1
 800e5b8:	42a0      	cmp	r0, r4
 800e5ba:	d10b      	bne.n	800e5d4 <_free_r+0x6c>
 800e5bc:	6820      	ldr	r0, [r4, #0]
 800e5be:	4401      	add	r1, r0
 800e5c0:	1850      	adds	r0, r2, r1
 800e5c2:	4283      	cmp	r3, r0
 800e5c4:	6011      	str	r1, [r2, #0]
 800e5c6:	d1e0      	bne.n	800e58a <_free_r+0x22>
 800e5c8:	6818      	ldr	r0, [r3, #0]
 800e5ca:	685b      	ldr	r3, [r3, #4]
 800e5cc:	6053      	str	r3, [r2, #4]
 800e5ce:	4408      	add	r0, r1
 800e5d0:	6010      	str	r0, [r2, #0]
 800e5d2:	e7da      	b.n	800e58a <_free_r+0x22>
 800e5d4:	d902      	bls.n	800e5dc <_free_r+0x74>
 800e5d6:	230c      	movs	r3, #12
 800e5d8:	602b      	str	r3, [r5, #0]
 800e5da:	e7d6      	b.n	800e58a <_free_r+0x22>
 800e5dc:	6820      	ldr	r0, [r4, #0]
 800e5de:	1821      	adds	r1, r4, r0
 800e5e0:	428b      	cmp	r3, r1
 800e5e2:	bf04      	itt	eq
 800e5e4:	6819      	ldreq	r1, [r3, #0]
 800e5e6:	685b      	ldreq	r3, [r3, #4]
 800e5e8:	6063      	str	r3, [r4, #4]
 800e5ea:	bf04      	itt	eq
 800e5ec:	1809      	addeq	r1, r1, r0
 800e5ee:	6021      	streq	r1, [r4, #0]
 800e5f0:	6054      	str	r4, [r2, #4]
 800e5f2:	e7ca      	b.n	800e58a <_free_r+0x22>
 800e5f4:	bd38      	pop	{r3, r4, r5, pc}
 800e5f6:	bf00      	nop
 800e5f8:	200023a8 	.word	0x200023a8

0800e5fc <sbrk_aligned>:
 800e5fc:	b570      	push	{r4, r5, r6, lr}
 800e5fe:	4e0f      	ldr	r6, [pc, #60]	@ (800e63c <sbrk_aligned+0x40>)
 800e600:	460c      	mov	r4, r1
 800e602:	6831      	ldr	r1, [r6, #0]
 800e604:	4605      	mov	r5, r0
 800e606:	b911      	cbnz	r1, 800e60e <sbrk_aligned+0x12>
 800e608:	f000 fe4c 	bl	800f2a4 <_sbrk_r>
 800e60c:	6030      	str	r0, [r6, #0]
 800e60e:	4621      	mov	r1, r4
 800e610:	4628      	mov	r0, r5
 800e612:	f000 fe47 	bl	800f2a4 <_sbrk_r>
 800e616:	1c43      	adds	r3, r0, #1
 800e618:	d103      	bne.n	800e622 <sbrk_aligned+0x26>
 800e61a:	f04f 34ff 	mov.w	r4, #4294967295
 800e61e:	4620      	mov	r0, r4
 800e620:	bd70      	pop	{r4, r5, r6, pc}
 800e622:	1cc4      	adds	r4, r0, #3
 800e624:	f024 0403 	bic.w	r4, r4, #3
 800e628:	42a0      	cmp	r0, r4
 800e62a:	d0f8      	beq.n	800e61e <sbrk_aligned+0x22>
 800e62c:	1a21      	subs	r1, r4, r0
 800e62e:	4628      	mov	r0, r5
 800e630:	f000 fe38 	bl	800f2a4 <_sbrk_r>
 800e634:	3001      	adds	r0, #1
 800e636:	d1f2      	bne.n	800e61e <sbrk_aligned+0x22>
 800e638:	e7ef      	b.n	800e61a <sbrk_aligned+0x1e>
 800e63a:	bf00      	nop
 800e63c:	200023a4 	.word	0x200023a4

0800e640 <_malloc_r>:
 800e640:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e644:	1ccd      	adds	r5, r1, #3
 800e646:	f025 0503 	bic.w	r5, r5, #3
 800e64a:	3508      	adds	r5, #8
 800e64c:	2d0c      	cmp	r5, #12
 800e64e:	bf38      	it	cc
 800e650:	250c      	movcc	r5, #12
 800e652:	2d00      	cmp	r5, #0
 800e654:	4606      	mov	r6, r0
 800e656:	db01      	blt.n	800e65c <_malloc_r+0x1c>
 800e658:	42a9      	cmp	r1, r5
 800e65a:	d904      	bls.n	800e666 <_malloc_r+0x26>
 800e65c:	230c      	movs	r3, #12
 800e65e:	6033      	str	r3, [r6, #0]
 800e660:	2000      	movs	r0, #0
 800e662:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e666:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e73c <_malloc_r+0xfc>
 800e66a:	f000 f869 	bl	800e740 <__malloc_lock>
 800e66e:	f8d8 3000 	ldr.w	r3, [r8]
 800e672:	461c      	mov	r4, r3
 800e674:	bb44      	cbnz	r4, 800e6c8 <_malloc_r+0x88>
 800e676:	4629      	mov	r1, r5
 800e678:	4630      	mov	r0, r6
 800e67a:	f7ff ffbf 	bl	800e5fc <sbrk_aligned>
 800e67e:	1c43      	adds	r3, r0, #1
 800e680:	4604      	mov	r4, r0
 800e682:	d158      	bne.n	800e736 <_malloc_r+0xf6>
 800e684:	f8d8 4000 	ldr.w	r4, [r8]
 800e688:	4627      	mov	r7, r4
 800e68a:	2f00      	cmp	r7, #0
 800e68c:	d143      	bne.n	800e716 <_malloc_r+0xd6>
 800e68e:	2c00      	cmp	r4, #0
 800e690:	d04b      	beq.n	800e72a <_malloc_r+0xea>
 800e692:	6823      	ldr	r3, [r4, #0]
 800e694:	4639      	mov	r1, r7
 800e696:	4630      	mov	r0, r6
 800e698:	eb04 0903 	add.w	r9, r4, r3
 800e69c:	f000 fe02 	bl	800f2a4 <_sbrk_r>
 800e6a0:	4581      	cmp	r9, r0
 800e6a2:	d142      	bne.n	800e72a <_malloc_r+0xea>
 800e6a4:	6821      	ldr	r1, [r4, #0]
 800e6a6:	1a6d      	subs	r5, r5, r1
 800e6a8:	4629      	mov	r1, r5
 800e6aa:	4630      	mov	r0, r6
 800e6ac:	f7ff ffa6 	bl	800e5fc <sbrk_aligned>
 800e6b0:	3001      	adds	r0, #1
 800e6b2:	d03a      	beq.n	800e72a <_malloc_r+0xea>
 800e6b4:	6823      	ldr	r3, [r4, #0]
 800e6b6:	442b      	add	r3, r5
 800e6b8:	6023      	str	r3, [r4, #0]
 800e6ba:	f8d8 3000 	ldr.w	r3, [r8]
 800e6be:	685a      	ldr	r2, [r3, #4]
 800e6c0:	bb62      	cbnz	r2, 800e71c <_malloc_r+0xdc>
 800e6c2:	f8c8 7000 	str.w	r7, [r8]
 800e6c6:	e00f      	b.n	800e6e8 <_malloc_r+0xa8>
 800e6c8:	6822      	ldr	r2, [r4, #0]
 800e6ca:	1b52      	subs	r2, r2, r5
 800e6cc:	d420      	bmi.n	800e710 <_malloc_r+0xd0>
 800e6ce:	2a0b      	cmp	r2, #11
 800e6d0:	d917      	bls.n	800e702 <_malloc_r+0xc2>
 800e6d2:	1961      	adds	r1, r4, r5
 800e6d4:	42a3      	cmp	r3, r4
 800e6d6:	6025      	str	r5, [r4, #0]
 800e6d8:	bf18      	it	ne
 800e6da:	6059      	strne	r1, [r3, #4]
 800e6dc:	6863      	ldr	r3, [r4, #4]
 800e6de:	bf08      	it	eq
 800e6e0:	f8c8 1000 	streq.w	r1, [r8]
 800e6e4:	5162      	str	r2, [r4, r5]
 800e6e6:	604b      	str	r3, [r1, #4]
 800e6e8:	4630      	mov	r0, r6
 800e6ea:	f000 f82f 	bl	800e74c <__malloc_unlock>
 800e6ee:	f104 000b 	add.w	r0, r4, #11
 800e6f2:	1d23      	adds	r3, r4, #4
 800e6f4:	f020 0007 	bic.w	r0, r0, #7
 800e6f8:	1ac2      	subs	r2, r0, r3
 800e6fa:	bf1c      	itt	ne
 800e6fc:	1a1b      	subne	r3, r3, r0
 800e6fe:	50a3      	strne	r3, [r4, r2]
 800e700:	e7af      	b.n	800e662 <_malloc_r+0x22>
 800e702:	6862      	ldr	r2, [r4, #4]
 800e704:	42a3      	cmp	r3, r4
 800e706:	bf0c      	ite	eq
 800e708:	f8c8 2000 	streq.w	r2, [r8]
 800e70c:	605a      	strne	r2, [r3, #4]
 800e70e:	e7eb      	b.n	800e6e8 <_malloc_r+0xa8>
 800e710:	4623      	mov	r3, r4
 800e712:	6864      	ldr	r4, [r4, #4]
 800e714:	e7ae      	b.n	800e674 <_malloc_r+0x34>
 800e716:	463c      	mov	r4, r7
 800e718:	687f      	ldr	r7, [r7, #4]
 800e71a:	e7b6      	b.n	800e68a <_malloc_r+0x4a>
 800e71c:	461a      	mov	r2, r3
 800e71e:	685b      	ldr	r3, [r3, #4]
 800e720:	42a3      	cmp	r3, r4
 800e722:	d1fb      	bne.n	800e71c <_malloc_r+0xdc>
 800e724:	2300      	movs	r3, #0
 800e726:	6053      	str	r3, [r2, #4]
 800e728:	e7de      	b.n	800e6e8 <_malloc_r+0xa8>
 800e72a:	230c      	movs	r3, #12
 800e72c:	6033      	str	r3, [r6, #0]
 800e72e:	4630      	mov	r0, r6
 800e730:	f000 f80c 	bl	800e74c <__malloc_unlock>
 800e734:	e794      	b.n	800e660 <_malloc_r+0x20>
 800e736:	6005      	str	r5, [r0, #0]
 800e738:	e7d6      	b.n	800e6e8 <_malloc_r+0xa8>
 800e73a:	bf00      	nop
 800e73c:	200023a8 	.word	0x200023a8

0800e740 <__malloc_lock>:
 800e740:	4801      	ldr	r0, [pc, #4]	@ (800e748 <__malloc_lock+0x8>)
 800e742:	f7ff bf00 	b.w	800e546 <__retarget_lock_acquire_recursive>
 800e746:	bf00      	nop
 800e748:	200023a0 	.word	0x200023a0

0800e74c <__malloc_unlock>:
 800e74c:	4801      	ldr	r0, [pc, #4]	@ (800e754 <__malloc_unlock+0x8>)
 800e74e:	f7ff befb 	b.w	800e548 <__retarget_lock_release_recursive>
 800e752:	bf00      	nop
 800e754:	200023a0 	.word	0x200023a0

0800e758 <__ssputs_r>:
 800e758:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e75c:	688e      	ldr	r6, [r1, #8]
 800e75e:	461f      	mov	r7, r3
 800e760:	42be      	cmp	r6, r7
 800e762:	680b      	ldr	r3, [r1, #0]
 800e764:	4682      	mov	sl, r0
 800e766:	460c      	mov	r4, r1
 800e768:	4690      	mov	r8, r2
 800e76a:	d82d      	bhi.n	800e7c8 <__ssputs_r+0x70>
 800e76c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e770:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e774:	d026      	beq.n	800e7c4 <__ssputs_r+0x6c>
 800e776:	6965      	ldr	r5, [r4, #20]
 800e778:	6909      	ldr	r1, [r1, #16]
 800e77a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e77e:	eba3 0901 	sub.w	r9, r3, r1
 800e782:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e786:	1c7b      	adds	r3, r7, #1
 800e788:	444b      	add	r3, r9
 800e78a:	106d      	asrs	r5, r5, #1
 800e78c:	429d      	cmp	r5, r3
 800e78e:	bf38      	it	cc
 800e790:	461d      	movcc	r5, r3
 800e792:	0553      	lsls	r3, r2, #21
 800e794:	d527      	bpl.n	800e7e6 <__ssputs_r+0x8e>
 800e796:	4629      	mov	r1, r5
 800e798:	f7ff ff52 	bl	800e640 <_malloc_r>
 800e79c:	4606      	mov	r6, r0
 800e79e:	b360      	cbz	r0, 800e7fa <__ssputs_r+0xa2>
 800e7a0:	6921      	ldr	r1, [r4, #16]
 800e7a2:	464a      	mov	r2, r9
 800e7a4:	f7ff fed1 	bl	800e54a <memcpy>
 800e7a8:	89a3      	ldrh	r3, [r4, #12]
 800e7aa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e7ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7b2:	81a3      	strh	r3, [r4, #12]
 800e7b4:	6126      	str	r6, [r4, #16]
 800e7b6:	6165      	str	r5, [r4, #20]
 800e7b8:	444e      	add	r6, r9
 800e7ba:	eba5 0509 	sub.w	r5, r5, r9
 800e7be:	6026      	str	r6, [r4, #0]
 800e7c0:	60a5      	str	r5, [r4, #8]
 800e7c2:	463e      	mov	r6, r7
 800e7c4:	42be      	cmp	r6, r7
 800e7c6:	d900      	bls.n	800e7ca <__ssputs_r+0x72>
 800e7c8:	463e      	mov	r6, r7
 800e7ca:	6820      	ldr	r0, [r4, #0]
 800e7cc:	4632      	mov	r2, r6
 800e7ce:	4641      	mov	r1, r8
 800e7d0:	f000 fd2c 	bl	800f22c <memmove>
 800e7d4:	68a3      	ldr	r3, [r4, #8]
 800e7d6:	1b9b      	subs	r3, r3, r6
 800e7d8:	60a3      	str	r3, [r4, #8]
 800e7da:	6823      	ldr	r3, [r4, #0]
 800e7dc:	4433      	add	r3, r6
 800e7de:	6023      	str	r3, [r4, #0]
 800e7e0:	2000      	movs	r0, #0
 800e7e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7e6:	462a      	mov	r2, r5
 800e7e8:	f000 fd6c 	bl	800f2c4 <_realloc_r>
 800e7ec:	4606      	mov	r6, r0
 800e7ee:	2800      	cmp	r0, #0
 800e7f0:	d1e0      	bne.n	800e7b4 <__ssputs_r+0x5c>
 800e7f2:	6921      	ldr	r1, [r4, #16]
 800e7f4:	4650      	mov	r0, sl
 800e7f6:	f7ff feb7 	bl	800e568 <_free_r>
 800e7fa:	230c      	movs	r3, #12
 800e7fc:	f8ca 3000 	str.w	r3, [sl]
 800e800:	89a3      	ldrh	r3, [r4, #12]
 800e802:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e806:	81a3      	strh	r3, [r4, #12]
 800e808:	f04f 30ff 	mov.w	r0, #4294967295
 800e80c:	e7e9      	b.n	800e7e2 <__ssputs_r+0x8a>
	...

0800e810 <_svfiprintf_r>:
 800e810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e814:	4698      	mov	r8, r3
 800e816:	898b      	ldrh	r3, [r1, #12]
 800e818:	061b      	lsls	r3, r3, #24
 800e81a:	b09d      	sub	sp, #116	@ 0x74
 800e81c:	4607      	mov	r7, r0
 800e81e:	460d      	mov	r5, r1
 800e820:	4614      	mov	r4, r2
 800e822:	d510      	bpl.n	800e846 <_svfiprintf_r+0x36>
 800e824:	690b      	ldr	r3, [r1, #16]
 800e826:	b973      	cbnz	r3, 800e846 <_svfiprintf_r+0x36>
 800e828:	2140      	movs	r1, #64	@ 0x40
 800e82a:	f7ff ff09 	bl	800e640 <_malloc_r>
 800e82e:	6028      	str	r0, [r5, #0]
 800e830:	6128      	str	r0, [r5, #16]
 800e832:	b930      	cbnz	r0, 800e842 <_svfiprintf_r+0x32>
 800e834:	230c      	movs	r3, #12
 800e836:	603b      	str	r3, [r7, #0]
 800e838:	f04f 30ff 	mov.w	r0, #4294967295
 800e83c:	b01d      	add	sp, #116	@ 0x74
 800e83e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e842:	2340      	movs	r3, #64	@ 0x40
 800e844:	616b      	str	r3, [r5, #20]
 800e846:	2300      	movs	r3, #0
 800e848:	9309      	str	r3, [sp, #36]	@ 0x24
 800e84a:	2320      	movs	r3, #32
 800e84c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e850:	f8cd 800c 	str.w	r8, [sp, #12]
 800e854:	2330      	movs	r3, #48	@ 0x30
 800e856:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e9f4 <_svfiprintf_r+0x1e4>
 800e85a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e85e:	f04f 0901 	mov.w	r9, #1
 800e862:	4623      	mov	r3, r4
 800e864:	469a      	mov	sl, r3
 800e866:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e86a:	b10a      	cbz	r2, 800e870 <_svfiprintf_r+0x60>
 800e86c:	2a25      	cmp	r2, #37	@ 0x25
 800e86e:	d1f9      	bne.n	800e864 <_svfiprintf_r+0x54>
 800e870:	ebba 0b04 	subs.w	fp, sl, r4
 800e874:	d00b      	beq.n	800e88e <_svfiprintf_r+0x7e>
 800e876:	465b      	mov	r3, fp
 800e878:	4622      	mov	r2, r4
 800e87a:	4629      	mov	r1, r5
 800e87c:	4638      	mov	r0, r7
 800e87e:	f7ff ff6b 	bl	800e758 <__ssputs_r>
 800e882:	3001      	adds	r0, #1
 800e884:	f000 80a7 	beq.w	800e9d6 <_svfiprintf_r+0x1c6>
 800e888:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e88a:	445a      	add	r2, fp
 800e88c:	9209      	str	r2, [sp, #36]	@ 0x24
 800e88e:	f89a 3000 	ldrb.w	r3, [sl]
 800e892:	2b00      	cmp	r3, #0
 800e894:	f000 809f 	beq.w	800e9d6 <_svfiprintf_r+0x1c6>
 800e898:	2300      	movs	r3, #0
 800e89a:	f04f 32ff 	mov.w	r2, #4294967295
 800e89e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e8a2:	f10a 0a01 	add.w	sl, sl, #1
 800e8a6:	9304      	str	r3, [sp, #16]
 800e8a8:	9307      	str	r3, [sp, #28]
 800e8aa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e8ae:	931a      	str	r3, [sp, #104]	@ 0x68
 800e8b0:	4654      	mov	r4, sl
 800e8b2:	2205      	movs	r2, #5
 800e8b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8b8:	484e      	ldr	r0, [pc, #312]	@ (800e9f4 <_svfiprintf_r+0x1e4>)
 800e8ba:	f7f1 fc69 	bl	8000190 <memchr>
 800e8be:	9a04      	ldr	r2, [sp, #16]
 800e8c0:	b9d8      	cbnz	r0, 800e8fa <_svfiprintf_r+0xea>
 800e8c2:	06d0      	lsls	r0, r2, #27
 800e8c4:	bf44      	itt	mi
 800e8c6:	2320      	movmi	r3, #32
 800e8c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e8cc:	0711      	lsls	r1, r2, #28
 800e8ce:	bf44      	itt	mi
 800e8d0:	232b      	movmi	r3, #43	@ 0x2b
 800e8d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e8d6:	f89a 3000 	ldrb.w	r3, [sl]
 800e8da:	2b2a      	cmp	r3, #42	@ 0x2a
 800e8dc:	d015      	beq.n	800e90a <_svfiprintf_r+0xfa>
 800e8de:	9a07      	ldr	r2, [sp, #28]
 800e8e0:	4654      	mov	r4, sl
 800e8e2:	2000      	movs	r0, #0
 800e8e4:	f04f 0c0a 	mov.w	ip, #10
 800e8e8:	4621      	mov	r1, r4
 800e8ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e8ee:	3b30      	subs	r3, #48	@ 0x30
 800e8f0:	2b09      	cmp	r3, #9
 800e8f2:	d94b      	bls.n	800e98c <_svfiprintf_r+0x17c>
 800e8f4:	b1b0      	cbz	r0, 800e924 <_svfiprintf_r+0x114>
 800e8f6:	9207      	str	r2, [sp, #28]
 800e8f8:	e014      	b.n	800e924 <_svfiprintf_r+0x114>
 800e8fa:	eba0 0308 	sub.w	r3, r0, r8
 800e8fe:	fa09 f303 	lsl.w	r3, r9, r3
 800e902:	4313      	orrs	r3, r2
 800e904:	9304      	str	r3, [sp, #16]
 800e906:	46a2      	mov	sl, r4
 800e908:	e7d2      	b.n	800e8b0 <_svfiprintf_r+0xa0>
 800e90a:	9b03      	ldr	r3, [sp, #12]
 800e90c:	1d19      	adds	r1, r3, #4
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	9103      	str	r1, [sp, #12]
 800e912:	2b00      	cmp	r3, #0
 800e914:	bfbb      	ittet	lt
 800e916:	425b      	neglt	r3, r3
 800e918:	f042 0202 	orrlt.w	r2, r2, #2
 800e91c:	9307      	strge	r3, [sp, #28]
 800e91e:	9307      	strlt	r3, [sp, #28]
 800e920:	bfb8      	it	lt
 800e922:	9204      	strlt	r2, [sp, #16]
 800e924:	7823      	ldrb	r3, [r4, #0]
 800e926:	2b2e      	cmp	r3, #46	@ 0x2e
 800e928:	d10a      	bne.n	800e940 <_svfiprintf_r+0x130>
 800e92a:	7863      	ldrb	r3, [r4, #1]
 800e92c:	2b2a      	cmp	r3, #42	@ 0x2a
 800e92e:	d132      	bne.n	800e996 <_svfiprintf_r+0x186>
 800e930:	9b03      	ldr	r3, [sp, #12]
 800e932:	1d1a      	adds	r2, r3, #4
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	9203      	str	r2, [sp, #12]
 800e938:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e93c:	3402      	adds	r4, #2
 800e93e:	9305      	str	r3, [sp, #20]
 800e940:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ea04 <_svfiprintf_r+0x1f4>
 800e944:	7821      	ldrb	r1, [r4, #0]
 800e946:	2203      	movs	r2, #3
 800e948:	4650      	mov	r0, sl
 800e94a:	f7f1 fc21 	bl	8000190 <memchr>
 800e94e:	b138      	cbz	r0, 800e960 <_svfiprintf_r+0x150>
 800e950:	9b04      	ldr	r3, [sp, #16]
 800e952:	eba0 000a 	sub.w	r0, r0, sl
 800e956:	2240      	movs	r2, #64	@ 0x40
 800e958:	4082      	lsls	r2, r0
 800e95a:	4313      	orrs	r3, r2
 800e95c:	3401      	adds	r4, #1
 800e95e:	9304      	str	r3, [sp, #16]
 800e960:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e964:	4824      	ldr	r0, [pc, #144]	@ (800e9f8 <_svfiprintf_r+0x1e8>)
 800e966:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e96a:	2206      	movs	r2, #6
 800e96c:	f7f1 fc10 	bl	8000190 <memchr>
 800e970:	2800      	cmp	r0, #0
 800e972:	d036      	beq.n	800e9e2 <_svfiprintf_r+0x1d2>
 800e974:	4b21      	ldr	r3, [pc, #132]	@ (800e9fc <_svfiprintf_r+0x1ec>)
 800e976:	bb1b      	cbnz	r3, 800e9c0 <_svfiprintf_r+0x1b0>
 800e978:	9b03      	ldr	r3, [sp, #12]
 800e97a:	3307      	adds	r3, #7
 800e97c:	f023 0307 	bic.w	r3, r3, #7
 800e980:	3308      	adds	r3, #8
 800e982:	9303      	str	r3, [sp, #12]
 800e984:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e986:	4433      	add	r3, r6
 800e988:	9309      	str	r3, [sp, #36]	@ 0x24
 800e98a:	e76a      	b.n	800e862 <_svfiprintf_r+0x52>
 800e98c:	fb0c 3202 	mla	r2, ip, r2, r3
 800e990:	460c      	mov	r4, r1
 800e992:	2001      	movs	r0, #1
 800e994:	e7a8      	b.n	800e8e8 <_svfiprintf_r+0xd8>
 800e996:	2300      	movs	r3, #0
 800e998:	3401      	adds	r4, #1
 800e99a:	9305      	str	r3, [sp, #20]
 800e99c:	4619      	mov	r1, r3
 800e99e:	f04f 0c0a 	mov.w	ip, #10
 800e9a2:	4620      	mov	r0, r4
 800e9a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e9a8:	3a30      	subs	r2, #48	@ 0x30
 800e9aa:	2a09      	cmp	r2, #9
 800e9ac:	d903      	bls.n	800e9b6 <_svfiprintf_r+0x1a6>
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d0c6      	beq.n	800e940 <_svfiprintf_r+0x130>
 800e9b2:	9105      	str	r1, [sp, #20]
 800e9b4:	e7c4      	b.n	800e940 <_svfiprintf_r+0x130>
 800e9b6:	fb0c 2101 	mla	r1, ip, r1, r2
 800e9ba:	4604      	mov	r4, r0
 800e9bc:	2301      	movs	r3, #1
 800e9be:	e7f0      	b.n	800e9a2 <_svfiprintf_r+0x192>
 800e9c0:	ab03      	add	r3, sp, #12
 800e9c2:	9300      	str	r3, [sp, #0]
 800e9c4:	462a      	mov	r2, r5
 800e9c6:	4b0e      	ldr	r3, [pc, #56]	@ (800ea00 <_svfiprintf_r+0x1f0>)
 800e9c8:	a904      	add	r1, sp, #16
 800e9ca:	4638      	mov	r0, r7
 800e9cc:	f3af 8000 	nop.w
 800e9d0:	1c42      	adds	r2, r0, #1
 800e9d2:	4606      	mov	r6, r0
 800e9d4:	d1d6      	bne.n	800e984 <_svfiprintf_r+0x174>
 800e9d6:	89ab      	ldrh	r3, [r5, #12]
 800e9d8:	065b      	lsls	r3, r3, #25
 800e9da:	f53f af2d 	bmi.w	800e838 <_svfiprintf_r+0x28>
 800e9de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e9e0:	e72c      	b.n	800e83c <_svfiprintf_r+0x2c>
 800e9e2:	ab03      	add	r3, sp, #12
 800e9e4:	9300      	str	r3, [sp, #0]
 800e9e6:	462a      	mov	r2, r5
 800e9e8:	4b05      	ldr	r3, [pc, #20]	@ (800ea00 <_svfiprintf_r+0x1f0>)
 800e9ea:	a904      	add	r1, sp, #16
 800e9ec:	4638      	mov	r0, r7
 800e9ee:	f000 f9bb 	bl	800ed68 <_printf_i>
 800e9f2:	e7ed      	b.n	800e9d0 <_svfiprintf_r+0x1c0>
 800e9f4:	08010a0e 	.word	0x08010a0e
 800e9f8:	08010a18 	.word	0x08010a18
 800e9fc:	00000000 	.word	0x00000000
 800ea00:	0800e759 	.word	0x0800e759
 800ea04:	08010a14 	.word	0x08010a14

0800ea08 <__sfputc_r>:
 800ea08:	6893      	ldr	r3, [r2, #8]
 800ea0a:	3b01      	subs	r3, #1
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	b410      	push	{r4}
 800ea10:	6093      	str	r3, [r2, #8]
 800ea12:	da08      	bge.n	800ea26 <__sfputc_r+0x1e>
 800ea14:	6994      	ldr	r4, [r2, #24]
 800ea16:	42a3      	cmp	r3, r4
 800ea18:	db01      	blt.n	800ea1e <__sfputc_r+0x16>
 800ea1a:	290a      	cmp	r1, #10
 800ea1c:	d103      	bne.n	800ea26 <__sfputc_r+0x1e>
 800ea1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ea22:	f7ff bc88 	b.w	800e336 <__swbuf_r>
 800ea26:	6813      	ldr	r3, [r2, #0]
 800ea28:	1c58      	adds	r0, r3, #1
 800ea2a:	6010      	str	r0, [r2, #0]
 800ea2c:	7019      	strb	r1, [r3, #0]
 800ea2e:	4608      	mov	r0, r1
 800ea30:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ea34:	4770      	bx	lr

0800ea36 <__sfputs_r>:
 800ea36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea38:	4606      	mov	r6, r0
 800ea3a:	460f      	mov	r7, r1
 800ea3c:	4614      	mov	r4, r2
 800ea3e:	18d5      	adds	r5, r2, r3
 800ea40:	42ac      	cmp	r4, r5
 800ea42:	d101      	bne.n	800ea48 <__sfputs_r+0x12>
 800ea44:	2000      	movs	r0, #0
 800ea46:	e007      	b.n	800ea58 <__sfputs_r+0x22>
 800ea48:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea4c:	463a      	mov	r2, r7
 800ea4e:	4630      	mov	r0, r6
 800ea50:	f7ff ffda 	bl	800ea08 <__sfputc_r>
 800ea54:	1c43      	adds	r3, r0, #1
 800ea56:	d1f3      	bne.n	800ea40 <__sfputs_r+0xa>
 800ea58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ea5c <_vfiprintf_r>:
 800ea5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea60:	460d      	mov	r5, r1
 800ea62:	b09d      	sub	sp, #116	@ 0x74
 800ea64:	4614      	mov	r4, r2
 800ea66:	4698      	mov	r8, r3
 800ea68:	4606      	mov	r6, r0
 800ea6a:	b118      	cbz	r0, 800ea74 <_vfiprintf_r+0x18>
 800ea6c:	6a03      	ldr	r3, [r0, #32]
 800ea6e:	b90b      	cbnz	r3, 800ea74 <_vfiprintf_r+0x18>
 800ea70:	f7ff fb50 	bl	800e114 <__sinit>
 800ea74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ea76:	07d9      	lsls	r1, r3, #31
 800ea78:	d405      	bmi.n	800ea86 <_vfiprintf_r+0x2a>
 800ea7a:	89ab      	ldrh	r3, [r5, #12]
 800ea7c:	059a      	lsls	r2, r3, #22
 800ea7e:	d402      	bmi.n	800ea86 <_vfiprintf_r+0x2a>
 800ea80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ea82:	f7ff fd60 	bl	800e546 <__retarget_lock_acquire_recursive>
 800ea86:	89ab      	ldrh	r3, [r5, #12]
 800ea88:	071b      	lsls	r3, r3, #28
 800ea8a:	d501      	bpl.n	800ea90 <_vfiprintf_r+0x34>
 800ea8c:	692b      	ldr	r3, [r5, #16]
 800ea8e:	b99b      	cbnz	r3, 800eab8 <_vfiprintf_r+0x5c>
 800ea90:	4629      	mov	r1, r5
 800ea92:	4630      	mov	r0, r6
 800ea94:	f7ff fc8e 	bl	800e3b4 <__swsetup_r>
 800ea98:	b170      	cbz	r0, 800eab8 <_vfiprintf_r+0x5c>
 800ea9a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ea9c:	07dc      	lsls	r4, r3, #31
 800ea9e:	d504      	bpl.n	800eaaa <_vfiprintf_r+0x4e>
 800eaa0:	f04f 30ff 	mov.w	r0, #4294967295
 800eaa4:	b01d      	add	sp, #116	@ 0x74
 800eaa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaaa:	89ab      	ldrh	r3, [r5, #12]
 800eaac:	0598      	lsls	r0, r3, #22
 800eaae:	d4f7      	bmi.n	800eaa0 <_vfiprintf_r+0x44>
 800eab0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eab2:	f7ff fd49 	bl	800e548 <__retarget_lock_release_recursive>
 800eab6:	e7f3      	b.n	800eaa0 <_vfiprintf_r+0x44>
 800eab8:	2300      	movs	r3, #0
 800eaba:	9309      	str	r3, [sp, #36]	@ 0x24
 800eabc:	2320      	movs	r3, #32
 800eabe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800eac2:	f8cd 800c 	str.w	r8, [sp, #12]
 800eac6:	2330      	movs	r3, #48	@ 0x30
 800eac8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ec78 <_vfiprintf_r+0x21c>
 800eacc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ead0:	f04f 0901 	mov.w	r9, #1
 800ead4:	4623      	mov	r3, r4
 800ead6:	469a      	mov	sl, r3
 800ead8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eadc:	b10a      	cbz	r2, 800eae2 <_vfiprintf_r+0x86>
 800eade:	2a25      	cmp	r2, #37	@ 0x25
 800eae0:	d1f9      	bne.n	800ead6 <_vfiprintf_r+0x7a>
 800eae2:	ebba 0b04 	subs.w	fp, sl, r4
 800eae6:	d00b      	beq.n	800eb00 <_vfiprintf_r+0xa4>
 800eae8:	465b      	mov	r3, fp
 800eaea:	4622      	mov	r2, r4
 800eaec:	4629      	mov	r1, r5
 800eaee:	4630      	mov	r0, r6
 800eaf0:	f7ff ffa1 	bl	800ea36 <__sfputs_r>
 800eaf4:	3001      	adds	r0, #1
 800eaf6:	f000 80a7 	beq.w	800ec48 <_vfiprintf_r+0x1ec>
 800eafa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eafc:	445a      	add	r2, fp
 800eafe:	9209      	str	r2, [sp, #36]	@ 0x24
 800eb00:	f89a 3000 	ldrb.w	r3, [sl]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	f000 809f 	beq.w	800ec48 <_vfiprintf_r+0x1ec>
 800eb0a:	2300      	movs	r3, #0
 800eb0c:	f04f 32ff 	mov.w	r2, #4294967295
 800eb10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eb14:	f10a 0a01 	add.w	sl, sl, #1
 800eb18:	9304      	str	r3, [sp, #16]
 800eb1a:	9307      	str	r3, [sp, #28]
 800eb1c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800eb20:	931a      	str	r3, [sp, #104]	@ 0x68
 800eb22:	4654      	mov	r4, sl
 800eb24:	2205      	movs	r2, #5
 800eb26:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb2a:	4853      	ldr	r0, [pc, #332]	@ (800ec78 <_vfiprintf_r+0x21c>)
 800eb2c:	f7f1 fb30 	bl	8000190 <memchr>
 800eb30:	9a04      	ldr	r2, [sp, #16]
 800eb32:	b9d8      	cbnz	r0, 800eb6c <_vfiprintf_r+0x110>
 800eb34:	06d1      	lsls	r1, r2, #27
 800eb36:	bf44      	itt	mi
 800eb38:	2320      	movmi	r3, #32
 800eb3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eb3e:	0713      	lsls	r3, r2, #28
 800eb40:	bf44      	itt	mi
 800eb42:	232b      	movmi	r3, #43	@ 0x2b
 800eb44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eb48:	f89a 3000 	ldrb.w	r3, [sl]
 800eb4c:	2b2a      	cmp	r3, #42	@ 0x2a
 800eb4e:	d015      	beq.n	800eb7c <_vfiprintf_r+0x120>
 800eb50:	9a07      	ldr	r2, [sp, #28]
 800eb52:	4654      	mov	r4, sl
 800eb54:	2000      	movs	r0, #0
 800eb56:	f04f 0c0a 	mov.w	ip, #10
 800eb5a:	4621      	mov	r1, r4
 800eb5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eb60:	3b30      	subs	r3, #48	@ 0x30
 800eb62:	2b09      	cmp	r3, #9
 800eb64:	d94b      	bls.n	800ebfe <_vfiprintf_r+0x1a2>
 800eb66:	b1b0      	cbz	r0, 800eb96 <_vfiprintf_r+0x13a>
 800eb68:	9207      	str	r2, [sp, #28]
 800eb6a:	e014      	b.n	800eb96 <_vfiprintf_r+0x13a>
 800eb6c:	eba0 0308 	sub.w	r3, r0, r8
 800eb70:	fa09 f303 	lsl.w	r3, r9, r3
 800eb74:	4313      	orrs	r3, r2
 800eb76:	9304      	str	r3, [sp, #16]
 800eb78:	46a2      	mov	sl, r4
 800eb7a:	e7d2      	b.n	800eb22 <_vfiprintf_r+0xc6>
 800eb7c:	9b03      	ldr	r3, [sp, #12]
 800eb7e:	1d19      	adds	r1, r3, #4
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	9103      	str	r1, [sp, #12]
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	bfbb      	ittet	lt
 800eb88:	425b      	neglt	r3, r3
 800eb8a:	f042 0202 	orrlt.w	r2, r2, #2
 800eb8e:	9307      	strge	r3, [sp, #28]
 800eb90:	9307      	strlt	r3, [sp, #28]
 800eb92:	bfb8      	it	lt
 800eb94:	9204      	strlt	r2, [sp, #16]
 800eb96:	7823      	ldrb	r3, [r4, #0]
 800eb98:	2b2e      	cmp	r3, #46	@ 0x2e
 800eb9a:	d10a      	bne.n	800ebb2 <_vfiprintf_r+0x156>
 800eb9c:	7863      	ldrb	r3, [r4, #1]
 800eb9e:	2b2a      	cmp	r3, #42	@ 0x2a
 800eba0:	d132      	bne.n	800ec08 <_vfiprintf_r+0x1ac>
 800eba2:	9b03      	ldr	r3, [sp, #12]
 800eba4:	1d1a      	adds	r2, r3, #4
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	9203      	str	r2, [sp, #12]
 800ebaa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ebae:	3402      	adds	r4, #2
 800ebb0:	9305      	str	r3, [sp, #20]
 800ebb2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ec88 <_vfiprintf_r+0x22c>
 800ebb6:	7821      	ldrb	r1, [r4, #0]
 800ebb8:	2203      	movs	r2, #3
 800ebba:	4650      	mov	r0, sl
 800ebbc:	f7f1 fae8 	bl	8000190 <memchr>
 800ebc0:	b138      	cbz	r0, 800ebd2 <_vfiprintf_r+0x176>
 800ebc2:	9b04      	ldr	r3, [sp, #16]
 800ebc4:	eba0 000a 	sub.w	r0, r0, sl
 800ebc8:	2240      	movs	r2, #64	@ 0x40
 800ebca:	4082      	lsls	r2, r0
 800ebcc:	4313      	orrs	r3, r2
 800ebce:	3401      	adds	r4, #1
 800ebd0:	9304      	str	r3, [sp, #16]
 800ebd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ebd6:	4829      	ldr	r0, [pc, #164]	@ (800ec7c <_vfiprintf_r+0x220>)
 800ebd8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ebdc:	2206      	movs	r2, #6
 800ebde:	f7f1 fad7 	bl	8000190 <memchr>
 800ebe2:	2800      	cmp	r0, #0
 800ebe4:	d03f      	beq.n	800ec66 <_vfiprintf_r+0x20a>
 800ebe6:	4b26      	ldr	r3, [pc, #152]	@ (800ec80 <_vfiprintf_r+0x224>)
 800ebe8:	bb1b      	cbnz	r3, 800ec32 <_vfiprintf_r+0x1d6>
 800ebea:	9b03      	ldr	r3, [sp, #12]
 800ebec:	3307      	adds	r3, #7
 800ebee:	f023 0307 	bic.w	r3, r3, #7
 800ebf2:	3308      	adds	r3, #8
 800ebf4:	9303      	str	r3, [sp, #12]
 800ebf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebf8:	443b      	add	r3, r7
 800ebfa:	9309      	str	r3, [sp, #36]	@ 0x24
 800ebfc:	e76a      	b.n	800ead4 <_vfiprintf_r+0x78>
 800ebfe:	fb0c 3202 	mla	r2, ip, r2, r3
 800ec02:	460c      	mov	r4, r1
 800ec04:	2001      	movs	r0, #1
 800ec06:	e7a8      	b.n	800eb5a <_vfiprintf_r+0xfe>
 800ec08:	2300      	movs	r3, #0
 800ec0a:	3401      	adds	r4, #1
 800ec0c:	9305      	str	r3, [sp, #20]
 800ec0e:	4619      	mov	r1, r3
 800ec10:	f04f 0c0a 	mov.w	ip, #10
 800ec14:	4620      	mov	r0, r4
 800ec16:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ec1a:	3a30      	subs	r2, #48	@ 0x30
 800ec1c:	2a09      	cmp	r2, #9
 800ec1e:	d903      	bls.n	800ec28 <_vfiprintf_r+0x1cc>
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d0c6      	beq.n	800ebb2 <_vfiprintf_r+0x156>
 800ec24:	9105      	str	r1, [sp, #20]
 800ec26:	e7c4      	b.n	800ebb2 <_vfiprintf_r+0x156>
 800ec28:	fb0c 2101 	mla	r1, ip, r1, r2
 800ec2c:	4604      	mov	r4, r0
 800ec2e:	2301      	movs	r3, #1
 800ec30:	e7f0      	b.n	800ec14 <_vfiprintf_r+0x1b8>
 800ec32:	ab03      	add	r3, sp, #12
 800ec34:	9300      	str	r3, [sp, #0]
 800ec36:	462a      	mov	r2, r5
 800ec38:	4b12      	ldr	r3, [pc, #72]	@ (800ec84 <_vfiprintf_r+0x228>)
 800ec3a:	a904      	add	r1, sp, #16
 800ec3c:	4630      	mov	r0, r6
 800ec3e:	f3af 8000 	nop.w
 800ec42:	4607      	mov	r7, r0
 800ec44:	1c78      	adds	r0, r7, #1
 800ec46:	d1d6      	bne.n	800ebf6 <_vfiprintf_r+0x19a>
 800ec48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ec4a:	07d9      	lsls	r1, r3, #31
 800ec4c:	d405      	bmi.n	800ec5a <_vfiprintf_r+0x1fe>
 800ec4e:	89ab      	ldrh	r3, [r5, #12]
 800ec50:	059a      	lsls	r2, r3, #22
 800ec52:	d402      	bmi.n	800ec5a <_vfiprintf_r+0x1fe>
 800ec54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ec56:	f7ff fc77 	bl	800e548 <__retarget_lock_release_recursive>
 800ec5a:	89ab      	ldrh	r3, [r5, #12]
 800ec5c:	065b      	lsls	r3, r3, #25
 800ec5e:	f53f af1f 	bmi.w	800eaa0 <_vfiprintf_r+0x44>
 800ec62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ec64:	e71e      	b.n	800eaa4 <_vfiprintf_r+0x48>
 800ec66:	ab03      	add	r3, sp, #12
 800ec68:	9300      	str	r3, [sp, #0]
 800ec6a:	462a      	mov	r2, r5
 800ec6c:	4b05      	ldr	r3, [pc, #20]	@ (800ec84 <_vfiprintf_r+0x228>)
 800ec6e:	a904      	add	r1, sp, #16
 800ec70:	4630      	mov	r0, r6
 800ec72:	f000 f879 	bl	800ed68 <_printf_i>
 800ec76:	e7e4      	b.n	800ec42 <_vfiprintf_r+0x1e6>
 800ec78:	08010a0e 	.word	0x08010a0e
 800ec7c:	08010a18 	.word	0x08010a18
 800ec80:	00000000 	.word	0x00000000
 800ec84:	0800ea37 	.word	0x0800ea37
 800ec88:	08010a14 	.word	0x08010a14

0800ec8c <_printf_common>:
 800ec8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec90:	4616      	mov	r6, r2
 800ec92:	4698      	mov	r8, r3
 800ec94:	688a      	ldr	r2, [r1, #8]
 800ec96:	690b      	ldr	r3, [r1, #16]
 800ec98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ec9c:	4293      	cmp	r3, r2
 800ec9e:	bfb8      	it	lt
 800eca0:	4613      	movlt	r3, r2
 800eca2:	6033      	str	r3, [r6, #0]
 800eca4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800eca8:	4607      	mov	r7, r0
 800ecaa:	460c      	mov	r4, r1
 800ecac:	b10a      	cbz	r2, 800ecb2 <_printf_common+0x26>
 800ecae:	3301      	adds	r3, #1
 800ecb0:	6033      	str	r3, [r6, #0]
 800ecb2:	6823      	ldr	r3, [r4, #0]
 800ecb4:	0699      	lsls	r1, r3, #26
 800ecb6:	bf42      	ittt	mi
 800ecb8:	6833      	ldrmi	r3, [r6, #0]
 800ecba:	3302      	addmi	r3, #2
 800ecbc:	6033      	strmi	r3, [r6, #0]
 800ecbe:	6825      	ldr	r5, [r4, #0]
 800ecc0:	f015 0506 	ands.w	r5, r5, #6
 800ecc4:	d106      	bne.n	800ecd4 <_printf_common+0x48>
 800ecc6:	f104 0a19 	add.w	sl, r4, #25
 800ecca:	68e3      	ldr	r3, [r4, #12]
 800eccc:	6832      	ldr	r2, [r6, #0]
 800ecce:	1a9b      	subs	r3, r3, r2
 800ecd0:	42ab      	cmp	r3, r5
 800ecd2:	dc26      	bgt.n	800ed22 <_printf_common+0x96>
 800ecd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ecd8:	6822      	ldr	r2, [r4, #0]
 800ecda:	3b00      	subs	r3, #0
 800ecdc:	bf18      	it	ne
 800ecde:	2301      	movne	r3, #1
 800ece0:	0692      	lsls	r2, r2, #26
 800ece2:	d42b      	bmi.n	800ed3c <_printf_common+0xb0>
 800ece4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ece8:	4641      	mov	r1, r8
 800ecea:	4638      	mov	r0, r7
 800ecec:	47c8      	blx	r9
 800ecee:	3001      	adds	r0, #1
 800ecf0:	d01e      	beq.n	800ed30 <_printf_common+0xa4>
 800ecf2:	6823      	ldr	r3, [r4, #0]
 800ecf4:	6922      	ldr	r2, [r4, #16]
 800ecf6:	f003 0306 	and.w	r3, r3, #6
 800ecfa:	2b04      	cmp	r3, #4
 800ecfc:	bf02      	ittt	eq
 800ecfe:	68e5      	ldreq	r5, [r4, #12]
 800ed00:	6833      	ldreq	r3, [r6, #0]
 800ed02:	1aed      	subeq	r5, r5, r3
 800ed04:	68a3      	ldr	r3, [r4, #8]
 800ed06:	bf0c      	ite	eq
 800ed08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ed0c:	2500      	movne	r5, #0
 800ed0e:	4293      	cmp	r3, r2
 800ed10:	bfc4      	itt	gt
 800ed12:	1a9b      	subgt	r3, r3, r2
 800ed14:	18ed      	addgt	r5, r5, r3
 800ed16:	2600      	movs	r6, #0
 800ed18:	341a      	adds	r4, #26
 800ed1a:	42b5      	cmp	r5, r6
 800ed1c:	d11a      	bne.n	800ed54 <_printf_common+0xc8>
 800ed1e:	2000      	movs	r0, #0
 800ed20:	e008      	b.n	800ed34 <_printf_common+0xa8>
 800ed22:	2301      	movs	r3, #1
 800ed24:	4652      	mov	r2, sl
 800ed26:	4641      	mov	r1, r8
 800ed28:	4638      	mov	r0, r7
 800ed2a:	47c8      	blx	r9
 800ed2c:	3001      	adds	r0, #1
 800ed2e:	d103      	bne.n	800ed38 <_printf_common+0xac>
 800ed30:	f04f 30ff 	mov.w	r0, #4294967295
 800ed34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed38:	3501      	adds	r5, #1
 800ed3a:	e7c6      	b.n	800ecca <_printf_common+0x3e>
 800ed3c:	18e1      	adds	r1, r4, r3
 800ed3e:	1c5a      	adds	r2, r3, #1
 800ed40:	2030      	movs	r0, #48	@ 0x30
 800ed42:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ed46:	4422      	add	r2, r4
 800ed48:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ed4c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ed50:	3302      	adds	r3, #2
 800ed52:	e7c7      	b.n	800ece4 <_printf_common+0x58>
 800ed54:	2301      	movs	r3, #1
 800ed56:	4622      	mov	r2, r4
 800ed58:	4641      	mov	r1, r8
 800ed5a:	4638      	mov	r0, r7
 800ed5c:	47c8      	blx	r9
 800ed5e:	3001      	adds	r0, #1
 800ed60:	d0e6      	beq.n	800ed30 <_printf_common+0xa4>
 800ed62:	3601      	adds	r6, #1
 800ed64:	e7d9      	b.n	800ed1a <_printf_common+0x8e>
	...

0800ed68 <_printf_i>:
 800ed68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ed6c:	7e0f      	ldrb	r7, [r1, #24]
 800ed6e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ed70:	2f78      	cmp	r7, #120	@ 0x78
 800ed72:	4691      	mov	r9, r2
 800ed74:	4680      	mov	r8, r0
 800ed76:	460c      	mov	r4, r1
 800ed78:	469a      	mov	sl, r3
 800ed7a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ed7e:	d807      	bhi.n	800ed90 <_printf_i+0x28>
 800ed80:	2f62      	cmp	r7, #98	@ 0x62
 800ed82:	d80a      	bhi.n	800ed9a <_printf_i+0x32>
 800ed84:	2f00      	cmp	r7, #0
 800ed86:	f000 80d2 	beq.w	800ef2e <_printf_i+0x1c6>
 800ed8a:	2f58      	cmp	r7, #88	@ 0x58
 800ed8c:	f000 80b9 	beq.w	800ef02 <_printf_i+0x19a>
 800ed90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ed94:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ed98:	e03a      	b.n	800ee10 <_printf_i+0xa8>
 800ed9a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ed9e:	2b15      	cmp	r3, #21
 800eda0:	d8f6      	bhi.n	800ed90 <_printf_i+0x28>
 800eda2:	a101      	add	r1, pc, #4	@ (adr r1, 800eda8 <_printf_i+0x40>)
 800eda4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800eda8:	0800ee01 	.word	0x0800ee01
 800edac:	0800ee15 	.word	0x0800ee15
 800edb0:	0800ed91 	.word	0x0800ed91
 800edb4:	0800ed91 	.word	0x0800ed91
 800edb8:	0800ed91 	.word	0x0800ed91
 800edbc:	0800ed91 	.word	0x0800ed91
 800edc0:	0800ee15 	.word	0x0800ee15
 800edc4:	0800ed91 	.word	0x0800ed91
 800edc8:	0800ed91 	.word	0x0800ed91
 800edcc:	0800ed91 	.word	0x0800ed91
 800edd0:	0800ed91 	.word	0x0800ed91
 800edd4:	0800ef15 	.word	0x0800ef15
 800edd8:	0800ee3f 	.word	0x0800ee3f
 800eddc:	0800eecf 	.word	0x0800eecf
 800ede0:	0800ed91 	.word	0x0800ed91
 800ede4:	0800ed91 	.word	0x0800ed91
 800ede8:	0800ef37 	.word	0x0800ef37
 800edec:	0800ed91 	.word	0x0800ed91
 800edf0:	0800ee3f 	.word	0x0800ee3f
 800edf4:	0800ed91 	.word	0x0800ed91
 800edf8:	0800ed91 	.word	0x0800ed91
 800edfc:	0800eed7 	.word	0x0800eed7
 800ee00:	6833      	ldr	r3, [r6, #0]
 800ee02:	1d1a      	adds	r2, r3, #4
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	6032      	str	r2, [r6, #0]
 800ee08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ee0c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ee10:	2301      	movs	r3, #1
 800ee12:	e09d      	b.n	800ef50 <_printf_i+0x1e8>
 800ee14:	6833      	ldr	r3, [r6, #0]
 800ee16:	6820      	ldr	r0, [r4, #0]
 800ee18:	1d19      	adds	r1, r3, #4
 800ee1a:	6031      	str	r1, [r6, #0]
 800ee1c:	0606      	lsls	r6, r0, #24
 800ee1e:	d501      	bpl.n	800ee24 <_printf_i+0xbc>
 800ee20:	681d      	ldr	r5, [r3, #0]
 800ee22:	e003      	b.n	800ee2c <_printf_i+0xc4>
 800ee24:	0645      	lsls	r5, r0, #25
 800ee26:	d5fb      	bpl.n	800ee20 <_printf_i+0xb8>
 800ee28:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ee2c:	2d00      	cmp	r5, #0
 800ee2e:	da03      	bge.n	800ee38 <_printf_i+0xd0>
 800ee30:	232d      	movs	r3, #45	@ 0x2d
 800ee32:	426d      	negs	r5, r5
 800ee34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ee38:	4859      	ldr	r0, [pc, #356]	@ (800efa0 <_printf_i+0x238>)
 800ee3a:	230a      	movs	r3, #10
 800ee3c:	e011      	b.n	800ee62 <_printf_i+0xfa>
 800ee3e:	6821      	ldr	r1, [r4, #0]
 800ee40:	6833      	ldr	r3, [r6, #0]
 800ee42:	0608      	lsls	r0, r1, #24
 800ee44:	f853 5b04 	ldr.w	r5, [r3], #4
 800ee48:	d402      	bmi.n	800ee50 <_printf_i+0xe8>
 800ee4a:	0649      	lsls	r1, r1, #25
 800ee4c:	bf48      	it	mi
 800ee4e:	b2ad      	uxthmi	r5, r5
 800ee50:	2f6f      	cmp	r7, #111	@ 0x6f
 800ee52:	4853      	ldr	r0, [pc, #332]	@ (800efa0 <_printf_i+0x238>)
 800ee54:	6033      	str	r3, [r6, #0]
 800ee56:	bf14      	ite	ne
 800ee58:	230a      	movne	r3, #10
 800ee5a:	2308      	moveq	r3, #8
 800ee5c:	2100      	movs	r1, #0
 800ee5e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ee62:	6866      	ldr	r6, [r4, #4]
 800ee64:	60a6      	str	r6, [r4, #8]
 800ee66:	2e00      	cmp	r6, #0
 800ee68:	bfa2      	ittt	ge
 800ee6a:	6821      	ldrge	r1, [r4, #0]
 800ee6c:	f021 0104 	bicge.w	r1, r1, #4
 800ee70:	6021      	strge	r1, [r4, #0]
 800ee72:	b90d      	cbnz	r5, 800ee78 <_printf_i+0x110>
 800ee74:	2e00      	cmp	r6, #0
 800ee76:	d04b      	beq.n	800ef10 <_printf_i+0x1a8>
 800ee78:	4616      	mov	r6, r2
 800ee7a:	fbb5 f1f3 	udiv	r1, r5, r3
 800ee7e:	fb03 5711 	mls	r7, r3, r1, r5
 800ee82:	5dc7      	ldrb	r7, [r0, r7]
 800ee84:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ee88:	462f      	mov	r7, r5
 800ee8a:	42bb      	cmp	r3, r7
 800ee8c:	460d      	mov	r5, r1
 800ee8e:	d9f4      	bls.n	800ee7a <_printf_i+0x112>
 800ee90:	2b08      	cmp	r3, #8
 800ee92:	d10b      	bne.n	800eeac <_printf_i+0x144>
 800ee94:	6823      	ldr	r3, [r4, #0]
 800ee96:	07df      	lsls	r7, r3, #31
 800ee98:	d508      	bpl.n	800eeac <_printf_i+0x144>
 800ee9a:	6923      	ldr	r3, [r4, #16]
 800ee9c:	6861      	ldr	r1, [r4, #4]
 800ee9e:	4299      	cmp	r1, r3
 800eea0:	bfde      	ittt	le
 800eea2:	2330      	movle	r3, #48	@ 0x30
 800eea4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800eea8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800eeac:	1b92      	subs	r2, r2, r6
 800eeae:	6122      	str	r2, [r4, #16]
 800eeb0:	f8cd a000 	str.w	sl, [sp]
 800eeb4:	464b      	mov	r3, r9
 800eeb6:	aa03      	add	r2, sp, #12
 800eeb8:	4621      	mov	r1, r4
 800eeba:	4640      	mov	r0, r8
 800eebc:	f7ff fee6 	bl	800ec8c <_printf_common>
 800eec0:	3001      	adds	r0, #1
 800eec2:	d14a      	bne.n	800ef5a <_printf_i+0x1f2>
 800eec4:	f04f 30ff 	mov.w	r0, #4294967295
 800eec8:	b004      	add	sp, #16
 800eeca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eece:	6823      	ldr	r3, [r4, #0]
 800eed0:	f043 0320 	orr.w	r3, r3, #32
 800eed4:	6023      	str	r3, [r4, #0]
 800eed6:	4833      	ldr	r0, [pc, #204]	@ (800efa4 <_printf_i+0x23c>)
 800eed8:	2778      	movs	r7, #120	@ 0x78
 800eeda:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800eede:	6823      	ldr	r3, [r4, #0]
 800eee0:	6831      	ldr	r1, [r6, #0]
 800eee2:	061f      	lsls	r7, r3, #24
 800eee4:	f851 5b04 	ldr.w	r5, [r1], #4
 800eee8:	d402      	bmi.n	800eef0 <_printf_i+0x188>
 800eeea:	065f      	lsls	r7, r3, #25
 800eeec:	bf48      	it	mi
 800eeee:	b2ad      	uxthmi	r5, r5
 800eef0:	6031      	str	r1, [r6, #0]
 800eef2:	07d9      	lsls	r1, r3, #31
 800eef4:	bf44      	itt	mi
 800eef6:	f043 0320 	orrmi.w	r3, r3, #32
 800eefa:	6023      	strmi	r3, [r4, #0]
 800eefc:	b11d      	cbz	r5, 800ef06 <_printf_i+0x19e>
 800eefe:	2310      	movs	r3, #16
 800ef00:	e7ac      	b.n	800ee5c <_printf_i+0xf4>
 800ef02:	4827      	ldr	r0, [pc, #156]	@ (800efa0 <_printf_i+0x238>)
 800ef04:	e7e9      	b.n	800eeda <_printf_i+0x172>
 800ef06:	6823      	ldr	r3, [r4, #0]
 800ef08:	f023 0320 	bic.w	r3, r3, #32
 800ef0c:	6023      	str	r3, [r4, #0]
 800ef0e:	e7f6      	b.n	800eefe <_printf_i+0x196>
 800ef10:	4616      	mov	r6, r2
 800ef12:	e7bd      	b.n	800ee90 <_printf_i+0x128>
 800ef14:	6833      	ldr	r3, [r6, #0]
 800ef16:	6825      	ldr	r5, [r4, #0]
 800ef18:	6961      	ldr	r1, [r4, #20]
 800ef1a:	1d18      	adds	r0, r3, #4
 800ef1c:	6030      	str	r0, [r6, #0]
 800ef1e:	062e      	lsls	r6, r5, #24
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	d501      	bpl.n	800ef28 <_printf_i+0x1c0>
 800ef24:	6019      	str	r1, [r3, #0]
 800ef26:	e002      	b.n	800ef2e <_printf_i+0x1c6>
 800ef28:	0668      	lsls	r0, r5, #25
 800ef2a:	d5fb      	bpl.n	800ef24 <_printf_i+0x1bc>
 800ef2c:	8019      	strh	r1, [r3, #0]
 800ef2e:	2300      	movs	r3, #0
 800ef30:	6123      	str	r3, [r4, #16]
 800ef32:	4616      	mov	r6, r2
 800ef34:	e7bc      	b.n	800eeb0 <_printf_i+0x148>
 800ef36:	6833      	ldr	r3, [r6, #0]
 800ef38:	1d1a      	adds	r2, r3, #4
 800ef3a:	6032      	str	r2, [r6, #0]
 800ef3c:	681e      	ldr	r6, [r3, #0]
 800ef3e:	6862      	ldr	r2, [r4, #4]
 800ef40:	2100      	movs	r1, #0
 800ef42:	4630      	mov	r0, r6
 800ef44:	f7f1 f924 	bl	8000190 <memchr>
 800ef48:	b108      	cbz	r0, 800ef4e <_printf_i+0x1e6>
 800ef4a:	1b80      	subs	r0, r0, r6
 800ef4c:	6060      	str	r0, [r4, #4]
 800ef4e:	6863      	ldr	r3, [r4, #4]
 800ef50:	6123      	str	r3, [r4, #16]
 800ef52:	2300      	movs	r3, #0
 800ef54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ef58:	e7aa      	b.n	800eeb0 <_printf_i+0x148>
 800ef5a:	6923      	ldr	r3, [r4, #16]
 800ef5c:	4632      	mov	r2, r6
 800ef5e:	4649      	mov	r1, r9
 800ef60:	4640      	mov	r0, r8
 800ef62:	47d0      	blx	sl
 800ef64:	3001      	adds	r0, #1
 800ef66:	d0ad      	beq.n	800eec4 <_printf_i+0x15c>
 800ef68:	6823      	ldr	r3, [r4, #0]
 800ef6a:	079b      	lsls	r3, r3, #30
 800ef6c:	d413      	bmi.n	800ef96 <_printf_i+0x22e>
 800ef6e:	68e0      	ldr	r0, [r4, #12]
 800ef70:	9b03      	ldr	r3, [sp, #12]
 800ef72:	4298      	cmp	r0, r3
 800ef74:	bfb8      	it	lt
 800ef76:	4618      	movlt	r0, r3
 800ef78:	e7a6      	b.n	800eec8 <_printf_i+0x160>
 800ef7a:	2301      	movs	r3, #1
 800ef7c:	4632      	mov	r2, r6
 800ef7e:	4649      	mov	r1, r9
 800ef80:	4640      	mov	r0, r8
 800ef82:	47d0      	blx	sl
 800ef84:	3001      	adds	r0, #1
 800ef86:	d09d      	beq.n	800eec4 <_printf_i+0x15c>
 800ef88:	3501      	adds	r5, #1
 800ef8a:	68e3      	ldr	r3, [r4, #12]
 800ef8c:	9903      	ldr	r1, [sp, #12]
 800ef8e:	1a5b      	subs	r3, r3, r1
 800ef90:	42ab      	cmp	r3, r5
 800ef92:	dcf2      	bgt.n	800ef7a <_printf_i+0x212>
 800ef94:	e7eb      	b.n	800ef6e <_printf_i+0x206>
 800ef96:	2500      	movs	r5, #0
 800ef98:	f104 0619 	add.w	r6, r4, #25
 800ef9c:	e7f5      	b.n	800ef8a <_printf_i+0x222>
 800ef9e:	bf00      	nop
 800efa0:	08010a1f 	.word	0x08010a1f
 800efa4:	08010a30 	.word	0x08010a30

0800efa8 <__sflush_r>:
 800efa8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800efac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efb0:	0716      	lsls	r6, r2, #28
 800efb2:	4605      	mov	r5, r0
 800efb4:	460c      	mov	r4, r1
 800efb6:	d454      	bmi.n	800f062 <__sflush_r+0xba>
 800efb8:	684b      	ldr	r3, [r1, #4]
 800efba:	2b00      	cmp	r3, #0
 800efbc:	dc02      	bgt.n	800efc4 <__sflush_r+0x1c>
 800efbe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	dd48      	ble.n	800f056 <__sflush_r+0xae>
 800efc4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800efc6:	2e00      	cmp	r6, #0
 800efc8:	d045      	beq.n	800f056 <__sflush_r+0xae>
 800efca:	2300      	movs	r3, #0
 800efcc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800efd0:	682f      	ldr	r7, [r5, #0]
 800efd2:	6a21      	ldr	r1, [r4, #32]
 800efd4:	602b      	str	r3, [r5, #0]
 800efd6:	d030      	beq.n	800f03a <__sflush_r+0x92>
 800efd8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800efda:	89a3      	ldrh	r3, [r4, #12]
 800efdc:	0759      	lsls	r1, r3, #29
 800efde:	d505      	bpl.n	800efec <__sflush_r+0x44>
 800efe0:	6863      	ldr	r3, [r4, #4]
 800efe2:	1ad2      	subs	r2, r2, r3
 800efe4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800efe6:	b10b      	cbz	r3, 800efec <__sflush_r+0x44>
 800efe8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800efea:	1ad2      	subs	r2, r2, r3
 800efec:	2300      	movs	r3, #0
 800efee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eff0:	6a21      	ldr	r1, [r4, #32]
 800eff2:	4628      	mov	r0, r5
 800eff4:	47b0      	blx	r6
 800eff6:	1c43      	adds	r3, r0, #1
 800eff8:	89a3      	ldrh	r3, [r4, #12]
 800effa:	d106      	bne.n	800f00a <__sflush_r+0x62>
 800effc:	6829      	ldr	r1, [r5, #0]
 800effe:	291d      	cmp	r1, #29
 800f000:	d82b      	bhi.n	800f05a <__sflush_r+0xb2>
 800f002:	4a2a      	ldr	r2, [pc, #168]	@ (800f0ac <__sflush_r+0x104>)
 800f004:	410a      	asrs	r2, r1
 800f006:	07d6      	lsls	r6, r2, #31
 800f008:	d427      	bmi.n	800f05a <__sflush_r+0xb2>
 800f00a:	2200      	movs	r2, #0
 800f00c:	6062      	str	r2, [r4, #4]
 800f00e:	04d9      	lsls	r1, r3, #19
 800f010:	6922      	ldr	r2, [r4, #16]
 800f012:	6022      	str	r2, [r4, #0]
 800f014:	d504      	bpl.n	800f020 <__sflush_r+0x78>
 800f016:	1c42      	adds	r2, r0, #1
 800f018:	d101      	bne.n	800f01e <__sflush_r+0x76>
 800f01a:	682b      	ldr	r3, [r5, #0]
 800f01c:	b903      	cbnz	r3, 800f020 <__sflush_r+0x78>
 800f01e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f020:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f022:	602f      	str	r7, [r5, #0]
 800f024:	b1b9      	cbz	r1, 800f056 <__sflush_r+0xae>
 800f026:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f02a:	4299      	cmp	r1, r3
 800f02c:	d002      	beq.n	800f034 <__sflush_r+0x8c>
 800f02e:	4628      	mov	r0, r5
 800f030:	f7ff fa9a 	bl	800e568 <_free_r>
 800f034:	2300      	movs	r3, #0
 800f036:	6363      	str	r3, [r4, #52]	@ 0x34
 800f038:	e00d      	b.n	800f056 <__sflush_r+0xae>
 800f03a:	2301      	movs	r3, #1
 800f03c:	4628      	mov	r0, r5
 800f03e:	47b0      	blx	r6
 800f040:	4602      	mov	r2, r0
 800f042:	1c50      	adds	r0, r2, #1
 800f044:	d1c9      	bne.n	800efda <__sflush_r+0x32>
 800f046:	682b      	ldr	r3, [r5, #0]
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d0c6      	beq.n	800efda <__sflush_r+0x32>
 800f04c:	2b1d      	cmp	r3, #29
 800f04e:	d001      	beq.n	800f054 <__sflush_r+0xac>
 800f050:	2b16      	cmp	r3, #22
 800f052:	d11e      	bne.n	800f092 <__sflush_r+0xea>
 800f054:	602f      	str	r7, [r5, #0]
 800f056:	2000      	movs	r0, #0
 800f058:	e022      	b.n	800f0a0 <__sflush_r+0xf8>
 800f05a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f05e:	b21b      	sxth	r3, r3
 800f060:	e01b      	b.n	800f09a <__sflush_r+0xf2>
 800f062:	690f      	ldr	r7, [r1, #16]
 800f064:	2f00      	cmp	r7, #0
 800f066:	d0f6      	beq.n	800f056 <__sflush_r+0xae>
 800f068:	0793      	lsls	r3, r2, #30
 800f06a:	680e      	ldr	r6, [r1, #0]
 800f06c:	bf08      	it	eq
 800f06e:	694b      	ldreq	r3, [r1, #20]
 800f070:	600f      	str	r7, [r1, #0]
 800f072:	bf18      	it	ne
 800f074:	2300      	movne	r3, #0
 800f076:	eba6 0807 	sub.w	r8, r6, r7
 800f07a:	608b      	str	r3, [r1, #8]
 800f07c:	f1b8 0f00 	cmp.w	r8, #0
 800f080:	dde9      	ble.n	800f056 <__sflush_r+0xae>
 800f082:	6a21      	ldr	r1, [r4, #32]
 800f084:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f086:	4643      	mov	r3, r8
 800f088:	463a      	mov	r2, r7
 800f08a:	4628      	mov	r0, r5
 800f08c:	47b0      	blx	r6
 800f08e:	2800      	cmp	r0, #0
 800f090:	dc08      	bgt.n	800f0a4 <__sflush_r+0xfc>
 800f092:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f096:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f09a:	81a3      	strh	r3, [r4, #12]
 800f09c:	f04f 30ff 	mov.w	r0, #4294967295
 800f0a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f0a4:	4407      	add	r7, r0
 800f0a6:	eba8 0800 	sub.w	r8, r8, r0
 800f0aa:	e7e7      	b.n	800f07c <__sflush_r+0xd4>
 800f0ac:	dfbffffe 	.word	0xdfbffffe

0800f0b0 <_fflush_r>:
 800f0b0:	b538      	push	{r3, r4, r5, lr}
 800f0b2:	690b      	ldr	r3, [r1, #16]
 800f0b4:	4605      	mov	r5, r0
 800f0b6:	460c      	mov	r4, r1
 800f0b8:	b913      	cbnz	r3, 800f0c0 <_fflush_r+0x10>
 800f0ba:	2500      	movs	r5, #0
 800f0bc:	4628      	mov	r0, r5
 800f0be:	bd38      	pop	{r3, r4, r5, pc}
 800f0c0:	b118      	cbz	r0, 800f0ca <_fflush_r+0x1a>
 800f0c2:	6a03      	ldr	r3, [r0, #32]
 800f0c4:	b90b      	cbnz	r3, 800f0ca <_fflush_r+0x1a>
 800f0c6:	f7ff f825 	bl	800e114 <__sinit>
 800f0ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d0f3      	beq.n	800f0ba <_fflush_r+0xa>
 800f0d2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f0d4:	07d0      	lsls	r0, r2, #31
 800f0d6:	d404      	bmi.n	800f0e2 <_fflush_r+0x32>
 800f0d8:	0599      	lsls	r1, r3, #22
 800f0da:	d402      	bmi.n	800f0e2 <_fflush_r+0x32>
 800f0dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f0de:	f7ff fa32 	bl	800e546 <__retarget_lock_acquire_recursive>
 800f0e2:	4628      	mov	r0, r5
 800f0e4:	4621      	mov	r1, r4
 800f0e6:	f7ff ff5f 	bl	800efa8 <__sflush_r>
 800f0ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f0ec:	07da      	lsls	r2, r3, #31
 800f0ee:	4605      	mov	r5, r0
 800f0f0:	d4e4      	bmi.n	800f0bc <_fflush_r+0xc>
 800f0f2:	89a3      	ldrh	r3, [r4, #12]
 800f0f4:	059b      	lsls	r3, r3, #22
 800f0f6:	d4e1      	bmi.n	800f0bc <_fflush_r+0xc>
 800f0f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f0fa:	f7ff fa25 	bl	800e548 <__retarget_lock_release_recursive>
 800f0fe:	e7dd      	b.n	800f0bc <_fflush_r+0xc>

0800f100 <__swhatbuf_r>:
 800f100:	b570      	push	{r4, r5, r6, lr}
 800f102:	460c      	mov	r4, r1
 800f104:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f108:	2900      	cmp	r1, #0
 800f10a:	b096      	sub	sp, #88	@ 0x58
 800f10c:	4615      	mov	r5, r2
 800f10e:	461e      	mov	r6, r3
 800f110:	da0d      	bge.n	800f12e <__swhatbuf_r+0x2e>
 800f112:	89a3      	ldrh	r3, [r4, #12]
 800f114:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f118:	f04f 0100 	mov.w	r1, #0
 800f11c:	bf14      	ite	ne
 800f11e:	2340      	movne	r3, #64	@ 0x40
 800f120:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f124:	2000      	movs	r0, #0
 800f126:	6031      	str	r1, [r6, #0]
 800f128:	602b      	str	r3, [r5, #0]
 800f12a:	b016      	add	sp, #88	@ 0x58
 800f12c:	bd70      	pop	{r4, r5, r6, pc}
 800f12e:	466a      	mov	r2, sp
 800f130:	f000 f896 	bl	800f260 <_fstat_r>
 800f134:	2800      	cmp	r0, #0
 800f136:	dbec      	blt.n	800f112 <__swhatbuf_r+0x12>
 800f138:	9901      	ldr	r1, [sp, #4]
 800f13a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f13e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f142:	4259      	negs	r1, r3
 800f144:	4159      	adcs	r1, r3
 800f146:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f14a:	e7eb      	b.n	800f124 <__swhatbuf_r+0x24>

0800f14c <__smakebuf_r>:
 800f14c:	898b      	ldrh	r3, [r1, #12]
 800f14e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f150:	079d      	lsls	r5, r3, #30
 800f152:	4606      	mov	r6, r0
 800f154:	460c      	mov	r4, r1
 800f156:	d507      	bpl.n	800f168 <__smakebuf_r+0x1c>
 800f158:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f15c:	6023      	str	r3, [r4, #0]
 800f15e:	6123      	str	r3, [r4, #16]
 800f160:	2301      	movs	r3, #1
 800f162:	6163      	str	r3, [r4, #20]
 800f164:	b003      	add	sp, #12
 800f166:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f168:	ab01      	add	r3, sp, #4
 800f16a:	466a      	mov	r2, sp
 800f16c:	f7ff ffc8 	bl	800f100 <__swhatbuf_r>
 800f170:	9f00      	ldr	r7, [sp, #0]
 800f172:	4605      	mov	r5, r0
 800f174:	4639      	mov	r1, r7
 800f176:	4630      	mov	r0, r6
 800f178:	f7ff fa62 	bl	800e640 <_malloc_r>
 800f17c:	b948      	cbnz	r0, 800f192 <__smakebuf_r+0x46>
 800f17e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f182:	059a      	lsls	r2, r3, #22
 800f184:	d4ee      	bmi.n	800f164 <__smakebuf_r+0x18>
 800f186:	f023 0303 	bic.w	r3, r3, #3
 800f18a:	f043 0302 	orr.w	r3, r3, #2
 800f18e:	81a3      	strh	r3, [r4, #12]
 800f190:	e7e2      	b.n	800f158 <__smakebuf_r+0xc>
 800f192:	89a3      	ldrh	r3, [r4, #12]
 800f194:	6020      	str	r0, [r4, #0]
 800f196:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f19a:	81a3      	strh	r3, [r4, #12]
 800f19c:	9b01      	ldr	r3, [sp, #4]
 800f19e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f1a2:	b15b      	cbz	r3, 800f1bc <__smakebuf_r+0x70>
 800f1a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f1a8:	4630      	mov	r0, r6
 800f1aa:	f000 f86b 	bl	800f284 <_isatty_r>
 800f1ae:	b128      	cbz	r0, 800f1bc <__smakebuf_r+0x70>
 800f1b0:	89a3      	ldrh	r3, [r4, #12]
 800f1b2:	f023 0303 	bic.w	r3, r3, #3
 800f1b6:	f043 0301 	orr.w	r3, r3, #1
 800f1ba:	81a3      	strh	r3, [r4, #12]
 800f1bc:	89a3      	ldrh	r3, [r4, #12]
 800f1be:	431d      	orrs	r5, r3
 800f1c0:	81a5      	strh	r5, [r4, #12]
 800f1c2:	e7cf      	b.n	800f164 <__smakebuf_r+0x18>

0800f1c4 <_putc_r>:
 800f1c4:	b570      	push	{r4, r5, r6, lr}
 800f1c6:	460d      	mov	r5, r1
 800f1c8:	4614      	mov	r4, r2
 800f1ca:	4606      	mov	r6, r0
 800f1cc:	b118      	cbz	r0, 800f1d6 <_putc_r+0x12>
 800f1ce:	6a03      	ldr	r3, [r0, #32]
 800f1d0:	b90b      	cbnz	r3, 800f1d6 <_putc_r+0x12>
 800f1d2:	f7fe ff9f 	bl	800e114 <__sinit>
 800f1d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f1d8:	07d8      	lsls	r0, r3, #31
 800f1da:	d405      	bmi.n	800f1e8 <_putc_r+0x24>
 800f1dc:	89a3      	ldrh	r3, [r4, #12]
 800f1de:	0599      	lsls	r1, r3, #22
 800f1e0:	d402      	bmi.n	800f1e8 <_putc_r+0x24>
 800f1e2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f1e4:	f7ff f9af 	bl	800e546 <__retarget_lock_acquire_recursive>
 800f1e8:	68a3      	ldr	r3, [r4, #8]
 800f1ea:	3b01      	subs	r3, #1
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	60a3      	str	r3, [r4, #8]
 800f1f0:	da05      	bge.n	800f1fe <_putc_r+0x3a>
 800f1f2:	69a2      	ldr	r2, [r4, #24]
 800f1f4:	4293      	cmp	r3, r2
 800f1f6:	db12      	blt.n	800f21e <_putc_r+0x5a>
 800f1f8:	b2eb      	uxtb	r3, r5
 800f1fa:	2b0a      	cmp	r3, #10
 800f1fc:	d00f      	beq.n	800f21e <_putc_r+0x5a>
 800f1fe:	6823      	ldr	r3, [r4, #0]
 800f200:	1c5a      	adds	r2, r3, #1
 800f202:	6022      	str	r2, [r4, #0]
 800f204:	701d      	strb	r5, [r3, #0]
 800f206:	b2ed      	uxtb	r5, r5
 800f208:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f20a:	07da      	lsls	r2, r3, #31
 800f20c:	d405      	bmi.n	800f21a <_putc_r+0x56>
 800f20e:	89a3      	ldrh	r3, [r4, #12]
 800f210:	059b      	lsls	r3, r3, #22
 800f212:	d402      	bmi.n	800f21a <_putc_r+0x56>
 800f214:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f216:	f7ff f997 	bl	800e548 <__retarget_lock_release_recursive>
 800f21a:	4628      	mov	r0, r5
 800f21c:	bd70      	pop	{r4, r5, r6, pc}
 800f21e:	4629      	mov	r1, r5
 800f220:	4622      	mov	r2, r4
 800f222:	4630      	mov	r0, r6
 800f224:	f7ff f887 	bl	800e336 <__swbuf_r>
 800f228:	4605      	mov	r5, r0
 800f22a:	e7ed      	b.n	800f208 <_putc_r+0x44>

0800f22c <memmove>:
 800f22c:	4288      	cmp	r0, r1
 800f22e:	b510      	push	{r4, lr}
 800f230:	eb01 0402 	add.w	r4, r1, r2
 800f234:	d902      	bls.n	800f23c <memmove+0x10>
 800f236:	4284      	cmp	r4, r0
 800f238:	4623      	mov	r3, r4
 800f23a:	d807      	bhi.n	800f24c <memmove+0x20>
 800f23c:	1e43      	subs	r3, r0, #1
 800f23e:	42a1      	cmp	r1, r4
 800f240:	d008      	beq.n	800f254 <memmove+0x28>
 800f242:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f246:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f24a:	e7f8      	b.n	800f23e <memmove+0x12>
 800f24c:	4402      	add	r2, r0
 800f24e:	4601      	mov	r1, r0
 800f250:	428a      	cmp	r2, r1
 800f252:	d100      	bne.n	800f256 <memmove+0x2a>
 800f254:	bd10      	pop	{r4, pc}
 800f256:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f25a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f25e:	e7f7      	b.n	800f250 <memmove+0x24>

0800f260 <_fstat_r>:
 800f260:	b538      	push	{r3, r4, r5, lr}
 800f262:	4d07      	ldr	r5, [pc, #28]	@ (800f280 <_fstat_r+0x20>)
 800f264:	2300      	movs	r3, #0
 800f266:	4604      	mov	r4, r0
 800f268:	4608      	mov	r0, r1
 800f26a:	4611      	mov	r1, r2
 800f26c:	602b      	str	r3, [r5, #0]
 800f26e:	f000 f867 	bl	800f340 <_fstat>
 800f272:	1c43      	adds	r3, r0, #1
 800f274:	d102      	bne.n	800f27c <_fstat_r+0x1c>
 800f276:	682b      	ldr	r3, [r5, #0]
 800f278:	b103      	cbz	r3, 800f27c <_fstat_r+0x1c>
 800f27a:	6023      	str	r3, [r4, #0]
 800f27c:	bd38      	pop	{r3, r4, r5, pc}
 800f27e:	bf00      	nop
 800f280:	2000239c 	.word	0x2000239c

0800f284 <_isatty_r>:
 800f284:	b538      	push	{r3, r4, r5, lr}
 800f286:	4d06      	ldr	r5, [pc, #24]	@ (800f2a0 <_isatty_r+0x1c>)
 800f288:	2300      	movs	r3, #0
 800f28a:	4604      	mov	r4, r0
 800f28c:	4608      	mov	r0, r1
 800f28e:	602b      	str	r3, [r5, #0]
 800f290:	f000 f85e 	bl	800f350 <_isatty>
 800f294:	1c43      	adds	r3, r0, #1
 800f296:	d102      	bne.n	800f29e <_isatty_r+0x1a>
 800f298:	682b      	ldr	r3, [r5, #0]
 800f29a:	b103      	cbz	r3, 800f29e <_isatty_r+0x1a>
 800f29c:	6023      	str	r3, [r4, #0]
 800f29e:	bd38      	pop	{r3, r4, r5, pc}
 800f2a0:	2000239c 	.word	0x2000239c

0800f2a4 <_sbrk_r>:
 800f2a4:	b538      	push	{r3, r4, r5, lr}
 800f2a6:	4d06      	ldr	r5, [pc, #24]	@ (800f2c0 <_sbrk_r+0x1c>)
 800f2a8:	2300      	movs	r3, #0
 800f2aa:	4604      	mov	r4, r0
 800f2ac:	4608      	mov	r0, r1
 800f2ae:	602b      	str	r3, [r5, #0]
 800f2b0:	f000 f866 	bl	800f380 <_sbrk>
 800f2b4:	1c43      	adds	r3, r0, #1
 800f2b6:	d102      	bne.n	800f2be <_sbrk_r+0x1a>
 800f2b8:	682b      	ldr	r3, [r5, #0]
 800f2ba:	b103      	cbz	r3, 800f2be <_sbrk_r+0x1a>
 800f2bc:	6023      	str	r3, [r4, #0]
 800f2be:	bd38      	pop	{r3, r4, r5, pc}
 800f2c0:	2000239c 	.word	0x2000239c

0800f2c4 <_realloc_r>:
 800f2c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2c8:	4680      	mov	r8, r0
 800f2ca:	4615      	mov	r5, r2
 800f2cc:	460c      	mov	r4, r1
 800f2ce:	b921      	cbnz	r1, 800f2da <_realloc_r+0x16>
 800f2d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f2d4:	4611      	mov	r1, r2
 800f2d6:	f7ff b9b3 	b.w	800e640 <_malloc_r>
 800f2da:	b92a      	cbnz	r2, 800f2e8 <_realloc_r+0x24>
 800f2dc:	f7ff f944 	bl	800e568 <_free_r>
 800f2e0:	2400      	movs	r4, #0
 800f2e2:	4620      	mov	r0, r4
 800f2e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2e8:	f000 f81a 	bl	800f320 <_malloc_usable_size_r>
 800f2ec:	4285      	cmp	r5, r0
 800f2ee:	4606      	mov	r6, r0
 800f2f0:	d802      	bhi.n	800f2f8 <_realloc_r+0x34>
 800f2f2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800f2f6:	d8f4      	bhi.n	800f2e2 <_realloc_r+0x1e>
 800f2f8:	4629      	mov	r1, r5
 800f2fa:	4640      	mov	r0, r8
 800f2fc:	f7ff f9a0 	bl	800e640 <_malloc_r>
 800f300:	4607      	mov	r7, r0
 800f302:	2800      	cmp	r0, #0
 800f304:	d0ec      	beq.n	800f2e0 <_realloc_r+0x1c>
 800f306:	42b5      	cmp	r5, r6
 800f308:	462a      	mov	r2, r5
 800f30a:	4621      	mov	r1, r4
 800f30c:	bf28      	it	cs
 800f30e:	4632      	movcs	r2, r6
 800f310:	f7ff f91b 	bl	800e54a <memcpy>
 800f314:	4621      	mov	r1, r4
 800f316:	4640      	mov	r0, r8
 800f318:	f7ff f926 	bl	800e568 <_free_r>
 800f31c:	463c      	mov	r4, r7
 800f31e:	e7e0      	b.n	800f2e2 <_realloc_r+0x1e>

0800f320 <_malloc_usable_size_r>:
 800f320:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f324:	1f18      	subs	r0, r3, #4
 800f326:	2b00      	cmp	r3, #0
 800f328:	bfbc      	itt	lt
 800f32a:	580b      	ldrlt	r3, [r1, r0]
 800f32c:	18c0      	addlt	r0, r0, r3
 800f32e:	4770      	bx	lr

0800f330 <_close>:
 800f330:	4b02      	ldr	r3, [pc, #8]	@ (800f33c <_close+0xc>)
 800f332:	2258      	movs	r2, #88	@ 0x58
 800f334:	601a      	str	r2, [r3, #0]
 800f336:	f04f 30ff 	mov.w	r0, #4294967295
 800f33a:	4770      	bx	lr
 800f33c:	2000239c 	.word	0x2000239c

0800f340 <_fstat>:
 800f340:	4b02      	ldr	r3, [pc, #8]	@ (800f34c <_fstat+0xc>)
 800f342:	2258      	movs	r2, #88	@ 0x58
 800f344:	601a      	str	r2, [r3, #0]
 800f346:	f04f 30ff 	mov.w	r0, #4294967295
 800f34a:	4770      	bx	lr
 800f34c:	2000239c 	.word	0x2000239c

0800f350 <_isatty>:
 800f350:	4b02      	ldr	r3, [pc, #8]	@ (800f35c <_isatty+0xc>)
 800f352:	2258      	movs	r2, #88	@ 0x58
 800f354:	601a      	str	r2, [r3, #0]
 800f356:	2000      	movs	r0, #0
 800f358:	4770      	bx	lr
 800f35a:	bf00      	nop
 800f35c:	2000239c 	.word	0x2000239c

0800f360 <_lseek>:
 800f360:	4b02      	ldr	r3, [pc, #8]	@ (800f36c <_lseek+0xc>)
 800f362:	2258      	movs	r2, #88	@ 0x58
 800f364:	601a      	str	r2, [r3, #0]
 800f366:	f04f 30ff 	mov.w	r0, #4294967295
 800f36a:	4770      	bx	lr
 800f36c:	2000239c 	.word	0x2000239c

0800f370 <_read>:
 800f370:	4b02      	ldr	r3, [pc, #8]	@ (800f37c <_read+0xc>)
 800f372:	2258      	movs	r2, #88	@ 0x58
 800f374:	601a      	str	r2, [r3, #0]
 800f376:	f04f 30ff 	mov.w	r0, #4294967295
 800f37a:	4770      	bx	lr
 800f37c:	2000239c 	.word	0x2000239c

0800f380 <_sbrk>:
 800f380:	4a04      	ldr	r2, [pc, #16]	@ (800f394 <_sbrk+0x14>)
 800f382:	6811      	ldr	r1, [r2, #0]
 800f384:	4603      	mov	r3, r0
 800f386:	b909      	cbnz	r1, 800f38c <_sbrk+0xc>
 800f388:	4903      	ldr	r1, [pc, #12]	@ (800f398 <_sbrk+0x18>)
 800f38a:	6011      	str	r1, [r2, #0]
 800f38c:	6810      	ldr	r0, [r2, #0]
 800f38e:	4403      	add	r3, r0
 800f390:	6013      	str	r3, [r2, #0]
 800f392:	4770      	bx	lr
 800f394:	200023ac 	.word	0x200023ac
 800f398:	200023b0 	.word	0x200023b0

0800f39c <_init>:
 800f39c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f39e:	bf00      	nop
 800f3a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f3a2:	bc08      	pop	{r3}
 800f3a4:	469e      	mov	lr, r3
 800f3a6:	4770      	bx	lr

0800f3a8 <_fini>:
 800f3a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3aa:	bf00      	nop
 800f3ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f3ae:	bc08      	pop	{r3}
 800f3b0:	469e      	mov	lr, r3
 800f3b2:	4770      	bx	lr
