{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715141211276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715141211306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 21:06:51 2024 " "Processing started: Tue May 07 21:06:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715141211306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1715141211306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analyze_file=U:/ee271labs/lab6/DE1_SoC.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analyze_file=U:/ee271labs/lab6/DE1_SoC.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1715141211306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Design Software" 0 -1 1715141211966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1715141211966 ""}
{ "Error" "EVRFX_VERI_MIXED_BY_NAME_BY_ORDER_PORT_CONNECT" "de1_soc.sv(34) " "Verilog HDL Module Instantiation error at de1_soc.sv(34): cannot connect instance ports both by order and by name" {  } { { "de1_soc.sv" "" { Text "U:/ee271labs/lab6/de1_soc.sv" 34 0 0 } }  } 0 10267 "Verilog HDL Module Instantiation error at %1!s!: cannot connect instance ports both by order and by name" 0 0 "Design Software" 0 -1 1715141221249 ""}
{ "Error" "EVRFX_VERI_MIXED_BY_NAME_BY_ORDER_PORT_CONNECT" "de1_soc.sv(35) " "Verilog HDL Module Instantiation error at de1_soc.sv(35): cannot connect instance ports both by order and by name" {  } { { "de1_soc.sv" "" { Text "U:/ee271labs/lab6/de1_soc.sv" 35 0 0 } }  } 0 10267 "Verilog HDL Module Instantiation error at %1!s!: cannot connect instance ports both by order and by name" 0 0 "Design Software" 0 -1 1715141221249 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DE1_SoC de1_soc.sv(1) " "Ignored design unit \"DE1_SoC\" at de1_soc.sv(1) due to previous errors" {  } { { "de1_soc.sv" "" { Text "U:/ee271labs/lab6/de1_soc.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1715141221249 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 3 s 0 s Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715141221259 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 07 21:07:01 2024 " "Processing ended: Tue May 07 21:07:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715141221259 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715141221259 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715141221259 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1715141221259 ""}
