Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 08:54:14 2025
| Host         : ChisaTaki running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.604        0.000                      0                  854        0.058        0.000                      0                  854        3.750        0.000                       0                   339  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.604        0.000                      0                  854        0.058        0.000                      0                  854        3.750        0.000                       0                   339  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 player_mode/ram/D_prev_player_x_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/FSM_sequential_D_fsm_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 1.188ns (23.141%)  route 3.946ns (76.859%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.626     5.210    player_mode/ram/clk
    SLICE_X62Y96         FDRE                                         r  player_mode/ram/D_prev_player_x_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  player_mode/ram/D_prev_player_x_q_reg[0]/Q
                         net (fo=8, routed)           0.872     6.538    player_mode/ram/ram/D_prev_player_x_q[0]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.153     6.691 r  player_mode/ram/ram/FSM_sequential_D_fsm_q[3]_i_17/O
                         net (fo=2, routed)           1.094     7.785    player_mode/ram/ram_n_3
    SLICE_X64Y96         LUT5 (Prop_lut5_I2_O)        0.331     8.116 r  player_mode/ram/FSM_sequential_D_fsm_q[3]_i_10/O
                         net (fo=6, routed)           0.598     8.714    player_mode/ram/FSM_sequential_D_fsm_q[3]_i_10_n_0
    SLICE_X60Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.838 r  player_mode/ram/FSM_sequential_D_fsm_q[3]_i_5/O
                         net (fo=1, routed)           0.829     9.667    player_mode/ram/start_button_cond/FSM_sequential_D_fsm_q_reg[0]_2
    SLICE_X60Y97         LUT6 (Prop_lut6_I2_O)        0.124     9.791 r  player_mode/ram/start_button_cond/FSM_sequential_D_fsm_q[3]_i_1/O
                         net (fo=4, routed)           0.553    10.344    player_mode/ram/start_button_cond_n_26
    SLICE_X63Y96         FDRE                                         r  player_mode/ram/FSM_sequential_D_fsm_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.509    14.913    player_mode/ram/clk
    SLICE_X63Y96         FDRE                                         r  player_mode/ram/FSM_sequential_D_fsm_q_reg[0]/C
                         clock pessimism              0.275    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X63Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.948    player_mode/ram/FSM_sequential_D_fsm_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 player_mode/ram/start_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_x_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 0.952ns (18.498%)  route 4.194ns (81.502%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.623     5.207    player_mode/ram/start_button_cond/clk
    SLICE_X59Y89         FDRE                                         r  player_mode/ram/start_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  player_mode/ram/start_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.860     6.523    player_mode/ram/start_button_cond/D_ctr_q_reg[13]_0[5]
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.647 f  player_mode/ram/start_button_cond/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.444     7.091    player_mode/ram/start_button_cond/D_ctr_q[0]_i_4_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.215 f  player_mode/ram/start_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=21, routed)          1.059     8.274    player_mode/ram/start_button_cond/sel
    SLICE_X61Y96         LUT6 (Prop_lut6_I2_O)        0.124     8.398 r  player_mode/ram/start_button_cond/D_w_q[31]_i_7/O
                         net (fo=10, routed)          0.831     9.229    player_mode/ram/start_button_cond/D_last_q_reg
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.353 r  player_mode/ram/start_button_cond/D_z_q[31]_i_1/O
                         net (fo=96, routed)          1.000    10.353    player_mode/ram/rng/D_z_q_reg[31]_0[0]
    SLICE_X55Y101        FDRE                                         r  player_mode/ram/rng/D_x_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.614    15.019    player_mode/ram/rng/clk
    SLICE_X55Y101        FDRE                                         r  player_mode/ram/rng/D_x_q_reg[17]/C
                         clock pessimism              0.186    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X55Y101        FDRE (Setup_fdre_C_CE)      -0.205    14.965    player_mode/ram/rng/D_x_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 player_mode/ram/start_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_x_q_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 0.952ns (18.498%)  route 4.194ns (81.502%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.623     5.207    player_mode/ram/start_button_cond/clk
    SLICE_X59Y89         FDRE                                         r  player_mode/ram/start_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  player_mode/ram/start_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.860     6.523    player_mode/ram/start_button_cond/D_ctr_q_reg[13]_0[5]
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.647 f  player_mode/ram/start_button_cond/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.444     7.091    player_mode/ram/start_button_cond/D_ctr_q[0]_i_4_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.215 f  player_mode/ram/start_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=21, routed)          1.059     8.274    player_mode/ram/start_button_cond/sel
    SLICE_X61Y96         LUT6 (Prop_lut6_I2_O)        0.124     8.398 r  player_mode/ram/start_button_cond/D_w_q[31]_i_7/O
                         net (fo=10, routed)          0.831     9.229    player_mode/ram/start_button_cond/D_last_q_reg
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.353 r  player_mode/ram/start_button_cond/D_z_q[31]_i_1/O
                         net (fo=96, routed)          1.000    10.353    player_mode/ram/rng/D_z_q_reg[31]_0[0]
    SLICE_X55Y101        FDRE                                         r  player_mode/ram/rng/D_x_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.614    15.019    player_mode/ram/rng/clk
    SLICE_X55Y101        FDRE                                         r  player_mode/ram/rng/D_x_q_reg[25]/C
                         clock pessimism              0.186    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X55Y101        FDRE (Setup_fdre_C_CE)      -0.205    14.965    player_mode/ram/rng/D_x_q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 player_mode/ram/start_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_y_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 0.952ns (18.498%)  route 4.194ns (81.502%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.623     5.207    player_mode/ram/start_button_cond/clk
    SLICE_X59Y89         FDRE                                         r  player_mode/ram/start_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  player_mode/ram/start_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.860     6.523    player_mode/ram/start_button_cond/D_ctr_q_reg[13]_0[5]
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.647 f  player_mode/ram/start_button_cond/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.444     7.091    player_mode/ram/start_button_cond/D_ctr_q[0]_i_4_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.215 f  player_mode/ram/start_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=21, routed)          1.059     8.274    player_mode/ram/start_button_cond/sel
    SLICE_X61Y96         LUT6 (Prop_lut6_I2_O)        0.124     8.398 r  player_mode/ram/start_button_cond/D_w_q[31]_i_7/O
                         net (fo=10, routed)          0.831     9.229    player_mode/ram/start_button_cond/D_last_q_reg
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.353 r  player_mode/ram/start_button_cond/D_z_q[31]_i_1/O
                         net (fo=96, routed)          1.000    10.353    player_mode/ram/rng/D_z_q_reg[31]_0[0]
    SLICE_X55Y101        FDRE                                         r  player_mode/ram/rng/D_y_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.614    15.019    player_mode/ram/rng/clk
    SLICE_X55Y101        FDRE                                         r  player_mode/ram/rng/D_y_q_reg[17]/C
                         clock pessimism              0.186    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X55Y101        FDRE (Setup_fdre_C_CE)      -0.205    14.965    player_mode/ram/rng/D_y_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 player_mode/ram/start_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_y_q_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 0.952ns (18.498%)  route 4.194ns (81.502%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.623     5.207    player_mode/ram/start_button_cond/clk
    SLICE_X59Y89         FDRE                                         r  player_mode/ram/start_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  player_mode/ram/start_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.860     6.523    player_mode/ram/start_button_cond/D_ctr_q_reg[13]_0[5]
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.647 f  player_mode/ram/start_button_cond/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.444     7.091    player_mode/ram/start_button_cond/D_ctr_q[0]_i_4_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.215 f  player_mode/ram/start_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=21, routed)          1.059     8.274    player_mode/ram/start_button_cond/sel
    SLICE_X61Y96         LUT6 (Prop_lut6_I2_O)        0.124     8.398 r  player_mode/ram/start_button_cond/D_w_q[31]_i_7/O
                         net (fo=10, routed)          0.831     9.229    player_mode/ram/start_button_cond/D_last_q_reg
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.353 r  player_mode/ram/start_button_cond/D_z_q[31]_i_1/O
                         net (fo=96, routed)          1.000    10.353    player_mode/ram/rng/D_z_q_reg[31]_0[0]
    SLICE_X55Y101        FDRE                                         r  player_mode/ram/rng/D_y_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.614    15.019    player_mode/ram/rng/clk
    SLICE_X55Y101        FDRE                                         r  player_mode/ram/rng/D_y_q_reg[25]/C
                         clock pessimism              0.186    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X55Y101        FDRE (Setup_fdre_C_CE)      -0.205    14.965    player_mode/ram/rng/D_y_q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 player_mode/ram/start_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_z_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 0.952ns (18.498%)  route 4.194ns (81.502%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.623     5.207    player_mode/ram/start_button_cond/clk
    SLICE_X59Y89         FDRE                                         r  player_mode/ram/start_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  player_mode/ram/start_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.860     6.523    player_mode/ram/start_button_cond/D_ctr_q_reg[13]_0[5]
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.647 f  player_mode/ram/start_button_cond/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.444     7.091    player_mode/ram/start_button_cond/D_ctr_q[0]_i_4_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.215 f  player_mode/ram/start_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=21, routed)          1.059     8.274    player_mode/ram/start_button_cond/sel
    SLICE_X61Y96         LUT6 (Prop_lut6_I2_O)        0.124     8.398 r  player_mode/ram/start_button_cond/D_w_q[31]_i_7/O
                         net (fo=10, routed)          0.831     9.229    player_mode/ram/start_button_cond/D_last_q_reg
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.353 r  player_mode/ram/start_button_cond/D_z_q[31]_i_1/O
                         net (fo=96, routed)          1.000    10.353    player_mode/ram/rng/D_z_q_reg[31]_0[0]
    SLICE_X55Y101        FDRE                                         r  player_mode/ram/rng/D_z_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.614    15.019    player_mode/ram/rng/clk
    SLICE_X55Y101        FDRE                                         r  player_mode/ram/rng/D_z_q_reg[17]/C
                         clock pessimism              0.186    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X55Y101        FDRE (Setup_fdre_C_CE)      -0.205    14.965    player_mode/ram/rng/D_z_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 player_mode/ram/start_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_z_q_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 0.952ns (18.498%)  route 4.194ns (81.502%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.623     5.207    player_mode/ram/start_button_cond/clk
    SLICE_X59Y89         FDRE                                         r  player_mode/ram/start_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  player_mode/ram/start_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.860     6.523    player_mode/ram/start_button_cond/D_ctr_q_reg[13]_0[5]
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.647 f  player_mode/ram/start_button_cond/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.444     7.091    player_mode/ram/start_button_cond/D_ctr_q[0]_i_4_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.215 f  player_mode/ram/start_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=21, routed)          1.059     8.274    player_mode/ram/start_button_cond/sel
    SLICE_X61Y96         LUT6 (Prop_lut6_I2_O)        0.124     8.398 r  player_mode/ram/start_button_cond/D_w_q[31]_i_7/O
                         net (fo=10, routed)          0.831     9.229    player_mode/ram/start_button_cond/D_last_q_reg
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.353 r  player_mode/ram/start_button_cond/D_z_q[31]_i_1/O
                         net (fo=96, routed)          1.000    10.353    player_mode/ram/rng/D_z_q_reg[31]_0[0]
    SLICE_X55Y101        FDRE                                         r  player_mode/ram/rng/D_z_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.614    15.019    player_mode/ram/rng/clk
    SLICE_X55Y101        FDRE                                         r  player_mode/ram/rng/D_z_q_reg[25]/C
                         clock pessimism              0.186    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X55Y101        FDRE (Setup_fdre_C_CE)      -0.205    14.965    player_mode/ram/rng/D_z_q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 player_mode/ram/D_tick_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 0.952ns (18.192%)  route 4.281ns (81.808%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.558     5.142    player_mode/ram/clk
    SLICE_X55Y91         FDRE                                         r  player_mode/ram/D_tick_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  player_mode/ram/D_tick_counter_q_reg[0]/Q
                         net (fo=2, routed)           1.161     6.759    player_mode/ram/rng/D_tick_counter_q_reg[0]
    SLICE_X54Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.883 f  player_mode/ram/rng/D_dot_y_pos_q[2]_i_8/O
                         net (fo=1, routed)           0.662     7.546    player_mode/ram/rng/D_dot_y_pos_q[2]_i_8_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.670 r  player_mode/ram/rng/D_dot_y_pos_q[2]_i_3/O
                         net (fo=13, routed)          0.902     8.571    player_mode/ram/rng/D_tick_counter_q_reg_4_sn_1
    SLICE_X61Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.695 r  player_mode/ram/rng/D_w_q[31]_i_3/O
                         net (fo=2, routed)           0.578     9.273    player_mode/ram/start_button_cond/D_w_q_reg[31]_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124     9.397 r  player_mode/ram/start_button_cond/D_w_q[31]_i_1/O
                         net (fo=32, routed)          0.978    10.375    player_mode/ram/rng/E[0]
    SLICE_X54Y100        FDRE                                         r  player_mode/ram/rng/D_w_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.614    15.019    player_mode/ram/rng/clk
    SLICE_X54Y100        FDRE                                         r  player_mode/ram/rng/D_w_q_reg[14]/C
                         clock pessimism              0.186    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X54Y100        FDRE (Setup_fdre_C_CE)      -0.169    15.001    player_mode/ram/rng/D_w_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 player_mode/ram/D_tick_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 0.952ns (18.192%)  route 4.281ns (81.808%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.558     5.142    player_mode/ram/clk
    SLICE_X55Y91         FDRE                                         r  player_mode/ram/D_tick_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  player_mode/ram/D_tick_counter_q_reg[0]/Q
                         net (fo=2, routed)           1.161     6.759    player_mode/ram/rng/D_tick_counter_q_reg[0]
    SLICE_X54Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.883 f  player_mode/ram/rng/D_dot_y_pos_q[2]_i_8/O
                         net (fo=1, routed)           0.662     7.546    player_mode/ram/rng/D_dot_y_pos_q[2]_i_8_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.670 r  player_mode/ram/rng/D_dot_y_pos_q[2]_i_3/O
                         net (fo=13, routed)          0.902     8.571    player_mode/ram/rng/D_tick_counter_q_reg_4_sn_1
    SLICE_X61Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.695 r  player_mode/ram/rng/D_w_q[31]_i_3/O
                         net (fo=2, routed)           0.578     9.273    player_mode/ram/start_button_cond/D_w_q_reg[31]_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124     9.397 r  player_mode/ram/start_button_cond/D_w_q[31]_i_1/O
                         net (fo=32, routed)          0.978    10.375    player_mode/ram/rng/E[0]
    SLICE_X54Y100        FDRE                                         r  player_mode/ram/rng/D_w_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.614    15.019    player_mode/ram/rng/clk
    SLICE_X54Y100        FDRE                                         r  player_mode/ram/rng/D_w_q_reg[24]/C
                         clock pessimism              0.186    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X54Y100        FDRE (Setup_fdre_C_CE)      -0.169    15.001    player_mode/ram/rng/D_w_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.641ns  (required time - arrival time)
  Source:                 player_mode/ram/start_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_x_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 0.952ns (18.607%)  route 4.164ns (81.393%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.623     5.207    player_mode/ram/start_button_cond/clk
    SLICE_X59Y89         FDRE                                         r  player_mode/ram/start_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  player_mode/ram/start_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.860     6.523    player_mode/ram/start_button_cond/D_ctr_q_reg[13]_0[5]
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.647 f  player_mode/ram/start_button_cond/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.444     7.091    player_mode/ram/start_button_cond/D_ctr_q[0]_i_4_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.215 f  player_mode/ram/start_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=21, routed)          1.059     8.274    player_mode/ram/start_button_cond/sel
    SLICE_X61Y96         LUT6 (Prop_lut6_I2_O)        0.124     8.398 r  player_mode/ram/start_button_cond/D_w_q[31]_i_7/O
                         net (fo=10, routed)          0.831     9.229    player_mode/ram/start_button_cond/D_last_q_reg
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.353 r  player_mode/ram/start_button_cond/D_z_q[31]_i_1/O
                         net (fo=96, routed)          0.970    10.323    player_mode/ram/rng/D_z_q_reg[31]_0[0]
    SLICE_X57Y102        FDRE                                         r  player_mode/ram/rng/D_x_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.614    15.019    player_mode/ram/rng/clk
    SLICE_X57Y102        FDRE                                         r  player_mode/ram/rng/D_x_q_reg[18]/C
                         clock pessimism              0.186    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X57Y102        FDRE (Setup_fdre_C_CE)      -0.205    14.965    player_mode/ram/rng/D_x_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  4.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 player_mode/ram/D_seed_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_seed_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.567     1.511    player_mode/ram/clk
    SLICE_X56Y98         FDRE                                         r  player_mode/ram/D_seed_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  player_mode/ram/D_seed_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.801    player_mode/ram/D_seed_q_reg[14]
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  player_mode/ram/i_/i_/i___73_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.957    player_mode/ram/i_/i_/i___73_carry__2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  player_mode/ram/i_/i_/i___73_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.998    player_mode/ram/i_/i_/i___73_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.051 r  player_mode/ram/i_/i_/i___73_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.051    player_mode/ram/i_/i_/i___73_carry__4_n_7
    SLICE_X56Y100        FDRE                                         r  player_mode/ram/D_seed_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.920     2.110    player_mode/ram/clk
    SLICE_X56Y100        FDRE                                         r  player_mode/ram/D_seed_q_reg[20]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    player_mode/ram/D_seed_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 player_mode/ram/D_seed_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_seed_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.567     1.511    player_mode/ram/clk
    SLICE_X56Y98         FDRE                                         r  player_mode/ram/D_seed_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  player_mode/ram/D_seed_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.801    player_mode/ram/D_seed_q_reg[14]
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  player_mode/ram/i_/i_/i___73_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.957    player_mode/ram/i_/i_/i___73_carry__2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  player_mode/ram/i_/i_/i___73_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.998    player_mode/ram/i_/i_/i___73_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.064 r  player_mode/ram/i_/i_/i___73_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.064    player_mode/ram/i_/i_/i___73_carry__4_n_5
    SLICE_X56Y100        FDRE                                         r  player_mode/ram/D_seed_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.920     2.110    player_mode/ram/clk
    SLICE_X56Y100        FDRE                                         r  player_mode/ram/D_seed_q_reg[22]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    player_mode/ram/D_seed_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_x_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.171%)  route 0.164ns (46.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.647     1.591    player_mode/ram/rng/clk
    SLICE_X57Y100        FDRE                                         r  player_mode/ram/rng/D_x_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.732 r  player_mode/ram/rng/D_x_q_reg[19]/Q
                         net (fo=4, routed)           0.164     1.896    player_mode/ram/rng/D_x_q[19]
    SLICE_X57Y98         LUT6 (Prop_lut6_I3_O)        0.045     1.941 r  player_mode/ram/rng/D_w_q[22]_i_1/O
                         net (fo=1, routed)           0.000     1.941    player_mode/ram/rng/D_w_d[22]
    SLICE_X57Y98         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.835     2.025    player_mode/ram/rng/clk
    SLICE_X57Y98         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[22]/C
                         clock pessimism             -0.251     1.775    
    SLICE_X57Y98         FDRE (Hold_fdre_C_D)         0.092     1.867    player_mode/ram/rng/D_w_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 player_mode/ram/D_seed_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_seed_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.567     1.511    player_mode/ram/clk
    SLICE_X56Y98         FDRE                                         r  player_mode/ram/D_seed_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  player_mode/ram/D_seed_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.801    player_mode/ram/D_seed_q_reg[14]
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  player_mode/ram/i_/i_/i___73_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.957    player_mode/ram/i_/i_/i___73_carry__2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  player_mode/ram/i_/i_/i___73_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.998    player_mode/ram/i_/i_/i___73_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.087 r  player_mode/ram/i_/i_/i___73_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.087    player_mode/ram/i_/i_/i___73_carry__4_n_6
    SLICE_X56Y100        FDRE                                         r  player_mode/ram/D_seed_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.920     2.110    player_mode/ram/clk
    SLICE_X56Y100        FDRE                                         r  player_mode/ram/D_seed_q_reg[21]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    player_mode/ram/D_seed_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 player_mode/ram/D_seed_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_seed_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.567     1.511    player_mode/ram/clk
    SLICE_X56Y98         FDRE                                         r  player_mode/ram/D_seed_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  player_mode/ram/D_seed_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.801    player_mode/ram/D_seed_q_reg[14]
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  player_mode/ram/i_/i_/i___73_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.957    player_mode/ram/i_/i_/i___73_carry__2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  player_mode/ram/i_/i_/i___73_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.998    player_mode/ram/i_/i_/i___73_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.089 r  player_mode/ram/i_/i_/i___73_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.089    player_mode/ram/i_/i_/i___73_carry__4_n_4
    SLICE_X56Y100        FDRE                                         r  player_mode/ram/D_seed_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.920     2.110    player_mode/ram/clk
    SLICE_X56Y100        FDRE                                         r  player_mode/ram/D_seed_q_reg[23]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    player_mode/ram/D_seed_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 player_mode/ram/D_seed_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_seed_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.067%)  route 0.127ns (21.933%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.567     1.511    player_mode/ram/clk
    SLICE_X56Y98         FDRE                                         r  player_mode/ram/D_seed_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  player_mode/ram/D_seed_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.801    player_mode/ram/D_seed_q_reg[14]
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  player_mode/ram/i_/i_/i___73_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.957    player_mode/ram/i_/i_/i___73_carry__2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  player_mode/ram/i_/i_/i___73_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.998    player_mode/ram/i_/i_/i___73_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.038 r  player_mode/ram/i_/i_/i___73_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.038    player_mode/ram/i_/i_/i___73_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.091 r  player_mode/ram/i_/i_/i___73_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.091    player_mode/ram/i_/i_/i___73_carry__5_n_7
    SLICE_X56Y101        FDRE                                         r  player_mode/ram/D_seed_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.920     2.110    player_mode/ram/clk
    SLICE_X56Y101        FDRE                                         r  player_mode/ram/D_seed_q_reg[24]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X56Y101        FDRE (Hold_fdre_C_D)         0.134     1.993    player_mode/ram/D_seed_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_w_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.602%)  route 0.222ns (54.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.647     1.591    player_mode/ram/rng/clk
    SLICE_X55Y100        FDRE                                         r  player_mode/ram/rng/D_w_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.141     1.732 r  player_mode/ram/rng/D_w_q_reg[27]/Q
                         net (fo=3, routed)           0.222     1.954    player_mode/ram/rng/D_w_q[27]
    SLICE_X54Y98         LUT6 (Prop_lut6_I3_O)        0.045     1.999 r  player_mode/ram/rng/D_w_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.999    player_mode/ram/rng/D_w_d[8]
    SLICE_X54Y98         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.835     2.025    player_mode/ram/rng/clk
    SLICE_X54Y98         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[8]/C
                         clock pessimism             -0.251     1.775    
    SLICE_X54Y98         FDRE (Hold_fdre_C_D)         0.121     1.896    player_mode/ram/rng/D_w_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_x_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.855%)  route 0.195ns (51.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.647     1.591    player_mode/ram/rng/clk
    SLICE_X57Y102        FDRE                                         r  player_mode/ram/rng/D_x_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.141     1.732 r  player_mode/ram/rng/D_x_q_reg[18]/Q
                         net (fo=4, routed)           0.195     1.927    player_mode/ram/rng/D_x_q[18]
    SLICE_X57Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.972 r  player_mode/ram/rng/D_w_q[29]_i_1/O
                         net (fo=1, routed)           0.000     1.972    player_mode/ram/rng/D_w_d[29]
    SLICE_X57Y99         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.835     2.025    player_mode/ram/rng/clk
    SLICE_X57Y99         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[29]/C
                         clock pessimism             -0.251     1.775    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.092     1.867    player_mode/ram/rng/D_w_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 player_mode/ram/D_seed_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_seed_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.548%)  route 0.127ns (21.452%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.567     1.511    player_mode/ram/clk
    SLICE_X56Y98         FDRE                                         r  player_mode/ram/D_seed_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  player_mode/ram/D_seed_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.801    player_mode/ram/D_seed_q_reg[14]
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  player_mode/ram/i_/i_/i___73_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.957    player_mode/ram/i_/i_/i___73_carry__2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  player_mode/ram/i_/i_/i___73_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.998    player_mode/ram/i_/i_/i___73_carry__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.038 r  player_mode/ram/i_/i_/i___73_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.038    player_mode/ram/i_/i_/i___73_carry__4_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.104 r  player_mode/ram/i_/i_/i___73_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.104    player_mode/ram/i_/i_/i___73_carry__5_n_5
    SLICE_X56Y101        FDRE                                         r  player_mode/ram/D_seed_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.920     2.110    player_mode/ram/clk
    SLICE_X56Y101        FDRE                                         r  player_mode/ram/D_seed_q_reg[26]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X56Y101        FDRE (Hold_fdre_C_D)         0.134     1.993    player_mode/ram/D_seed_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 player_mode/ram/D_seed_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.489%)  route 0.364ns (63.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.566     1.510    player_mode/ram/clk
    SLICE_X56Y96         FDRE                                         r  player_mode/ram/D_seed_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  player_mode/ram/D_seed_q_reg[6]/Q
                         net (fo=2, routed)           0.364     2.038    player_mode/ram/rng/D_seed_q_reg[6]
    SLICE_X55Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.083 r  player_mode/ram/rng/D_w_q[6]_i_1/O
                         net (fo=1, routed)           0.000     2.083    player_mode/ram/rng/D_w_d[6]
    SLICE_X55Y100        FDRE                                         r  player_mode/ram/rng/D_w_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.920     2.110    player_mode/ram/rng/clk
    SLICE_X55Y100        FDRE                                         r  player_mode/ram/rng/D_w_q_reg[6]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.092     1.951    player_mode/ram/rng/D_w_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X57Y94   player_mode/D_player_x_pos_q_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X58Y94   player_mode/D_player_x_pos_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y94   player_mode/D_player_x_pos_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y91   player_mode/driver/D_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y93   player_mode/driver/D_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y93   player_mode/driver/D_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y93   player_mode/driver/D_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y93   player_mode/driver/D_bit_ctr_q_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X65Y92   player_mode/driver/D_clear_request_q_reg/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y95   player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y95   player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y95   player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y95   player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y95   player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y95   player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y95   player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y95   player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/CLK
Low Pulse Width   Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X57Y94   player_mode/D_player_x_pos_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X57Y94   player_mode/D_player_x_pos_q_reg[0]/C
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y95   player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y95   player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y95   player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y95   player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y95   player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y95   player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y95   player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y95   player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/CLK
High Pulse Width  Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X57Y94   player_mode/D_player_x_pos_q_reg[0]/C
High Pulse Width  Fast    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X57Y94   player_mode/D_player_x_pos_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player_mode/driver/FSM_sequential_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.388ns  (logic 4.360ns (41.975%)  route 6.028ns (58.025%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.625     5.209    player_mode/driver/clk
    SLICE_X65Y92         FDRE                                         r  player_mode/driver/FSM_sequential_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  player_mode/driver/FSM_sequential_D_state_q_reg[0]/Q
                         net (fo=15, routed)          0.929     6.594    player_mode/driver/D_state_q[0]
    SLICE_X64Y93         LUT6 (Prop_lut6_I3_O)        0.124     6.718 f  player_mode/driver/data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.466     7.184    player_mode/driver/data_OBUF_inst_i_3_n_0
    SLICE_X64Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  player_mode/driver/data_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.364     8.672    player_mode/driver/data_OBUF_inst_i_2_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.796 r  player_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.268    12.065    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    15.597 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    15.597    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_lives_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.763ns  (logic 4.005ns (69.500%)  route 1.758ns (30.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.626     5.210    player_mode/ram/clk
    SLICE_X63Y95         FDSE                                         r  player_mode/ram/D_lives_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDSE (Prop_fdse_C_Q)         0.456     5.666 r  player_mode/ram/D_lives_q_reg[1]/Q
                         net (fo=7, routed)           1.758     7.424    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    10.973 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    10.973    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_lives_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.711ns  (logic 4.007ns (70.161%)  route 1.704ns (29.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.626     5.210    player_mode/ram/clk
    SLICE_X63Y95         FDSE                                         r  player_mode/ram/D_lives_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDSE (Prop_fdse_C_Q)         0.456     5.666 r  player_mode/ram/D_lives_q_reg[0]/Q
                         net (fo=8, routed)           1.704     7.370    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    10.921 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    10.921    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player_mode/ram/D_lives_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.392ns (79.728%)  route 0.354ns (20.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.593     1.537    player_mode/ram/clk
    SLICE_X63Y95         FDSE                                         r  player_mode/ram/D_lives_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDSE (Prop_fdse_C_Q)         0.141     1.678 r  player_mode/ram/D_lives_q_reg[0]/Q
                         net (fo=8, routed)           0.354     2.032    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.283 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000     3.283    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_lives_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.391ns (77.245%)  route 0.410ns (22.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.593     1.537    player_mode/ram/clk
    SLICE_X63Y95         FDSE                                         r  player_mode/ram/D_lives_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDSE (Prop_fdse_C_Q)         0.141     1.678 r  player_mode/ram/D_lives_q_reg[1]/Q
                         net (fo=7, routed)           0.410     2.088    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.338 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000     3.338    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/driver/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.479ns (55.831%)  route 1.170ns (44.169%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.591     1.535    player_mode/driver/clk
    SLICE_X64Y88         FDRE                                         r  player_mode/driver/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.148     1.683 f  player_mode/driver/D_ctr_q_reg[5]/Q
                         net (fo=3, routed)           0.141     1.824    player_mode/driver/D_ctr_q[5]
    SLICE_X64Y88         LUT6 (Prop_lut6_I2_O)        0.098     1.922 r  player_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.029     2.951    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.233     4.184 r  data_OBUF_inst/O
                         net (fo=0)                   0.000     4.184    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.778ns  (logic 1.634ns (21.006%)  route 6.144ns (78.994%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.117     6.627    reset_cond/rst_n_IBUF
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.751 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.027     7.778    reset_cond/M_reset_cond_in
    SLICE_X57Y92         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.442     4.846    reset_cond/clk
    SLICE_X57Y92         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.778ns  (logic 1.634ns (21.006%)  route 6.144ns (78.994%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.117     6.627    reset_cond/rst_n_IBUF
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.751 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.027     7.778    reset_cond/M_reset_cond_in
    SLICE_X57Y92         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.442     4.846    reset_cond/clk
    SLICE_X57Y92         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.778ns  (logic 1.634ns (21.006%)  route 6.144ns (78.994%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.117     6.627    reset_cond/rst_n_IBUF
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.751 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.027     7.778    reset_cond/M_reset_cond_in
    SLICE_X57Y92         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.442     4.846    reset_cond/clk
    SLICE_X57Y92         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.253ns  (logic 1.634ns (22.528%)  route 5.619ns (77.472%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.117     6.627    reset_cond/rst_n_IBUF
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.751 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.502     7.253    reset_cond/M_reset_cond_in
    SLICE_X56Y93         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.443     4.847    reset_cond/clk
    SLICE_X56Y93         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_mode/left_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.812ns  (logic 1.489ns (52.944%)  route 1.323ns (47.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.323     2.812    player_mode/left_cond/sync/io_button_IBUF[0]
    SLICE_X57Y88         FDRE                                         r  player_mode/left_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.440     4.844    player_mode/left_cond/sync/clk
    SLICE_X57Y88         FDRE                                         r  player_mode/left_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            player_mode/right_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.636ns  (logic 1.492ns (56.600%)  route 1.144ns (43.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.144     2.636    player_mode/right_cond/sync/io_button_IBUF[0]
    SLICE_X57Y88         FDRE                                         r  player_mode/right_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.440     4.844    player_mode/right_cond/sync/clk
    SLICE_X57Y88         FDRE                                         r  player_mode/right_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            player_mode/start_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.625ns  (logic 1.501ns (57.180%)  route 1.124ns (42.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.124     2.625    player_mode/start_cond/sync/io_button_IBUF[0]
    SLICE_X60Y89         FDRE                                         r  player_mode/start_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.506     4.910    player_mode/start_cond/sync/clk
    SLICE_X60Y89         FDRE                                         r  player_mode/start_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            player_mode/start_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.268ns (37.840%)  route 0.441ns (62.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.441     0.709    player_mode/start_cond/sync/io_button_IBUF[0]
    SLICE_X60Y89         FDRE                                         r  player_mode/start_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.860     2.049    player_mode/start_cond/sync/clk
    SLICE_X60Y89         FDRE                                         r  player_mode/start_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            player_mode/right_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.260ns (34.926%)  route 0.484ns (65.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.484     0.744    player_mode/right_cond/sync/io_button_IBUF[0]
    SLICE_X57Y88         FDRE                                         r  player_mode/right_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.832     2.022    player_mode/right_cond/sync/clk
    SLICE_X57Y88         FDRE                                         r  player_mode/right_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_mode/left_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.257ns (31.338%)  route 0.562ns (68.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.562     0.819    player_mode/left_cond/sync/io_button_IBUF[0]
    SLICE_X57Y88         FDRE                                         r  player_mode/left_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.832     2.022    player_mode/left_cond/sync/clk
    SLICE_X57Y88         FDRE                                         r  player_mode/left_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.792ns  (logic 0.322ns (11.547%)  route 2.470ns (88.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.560    reset_cond/rst_n_IBUF
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.605 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.187     2.792    reset_cond/M_reset_cond_in
    SLICE_X56Y93         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.834     2.024    reset_cond/clk
    SLICE_X56Y93         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.967ns  (logic 0.322ns (10.867%)  route 2.644ns (89.133%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.560    reset_cond/rst_n_IBUF
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.605 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.361     2.967    reset_cond/M_reset_cond_in
    SLICE_X57Y92         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.833     2.023    reset_cond/clk
    SLICE_X57Y92         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.967ns  (logic 0.322ns (10.867%)  route 2.644ns (89.133%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.560    reset_cond/rst_n_IBUF
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.605 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.361     2.967    reset_cond/M_reset_cond_in
    SLICE_X57Y92         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.833     2.023    reset_cond/clk
    SLICE_X57Y92         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.967ns  (logic 0.322ns (10.867%)  route 2.644ns (89.133%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.560    reset_cond/rst_n_IBUF
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.605 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.361     2.967    reset_cond/M_reset_cond_in
    SLICE_X57Y92         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.833     2.023    reset_cond/clk
    SLICE_X57Y92         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





