{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 06 17:55:22 2015 " "Info: Processing started: Fri Mar 06 17:55:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off a320hd -c a320hd " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off a320hd -c a320hd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cmd_index\[2\] register state.powerup1 43.68 MHz 22.892 ns Internal " "Info: Clock \"clk\" has Internal fmax of 43.68 MHz between source register \"cmd_index\[2\]\" and destination register \"state.powerup1\" (period= 22.892 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.183 ns + Longest register register " "Info: + Longest register to register delay is 22.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cmd_index\[2\] 1 REG LC_X10_Y1_N6 43 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y1_N6; Fanout = 43; REG Node = 'cmd_index\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd_index[2] } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.570 ns) + CELL(0.747 ns) 4.317 ns Add1~137 2 COMB LC_X3_Y4_N6 2 " "Info: 2: + IC(3.570 ns) + CELL(0.747 ns) = 4.317 ns; Loc. = LC_X3_Y4_N6; Fanout = 2; COMB Node = 'Add1~137'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { cmd_index[2] Add1~137 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.440 ns Add1~152 3 COMB LC_X3_Y4_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 4.440 ns; Loc. = LC_X3_Y4_N7; Fanout = 2; COMB Node = 'Add1~152'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add1~137 Add1~152 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.563 ns Add1~142 4 COMB LC_X3_Y4_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.563 ns; Loc. = LC_X3_Y4_N8; Fanout = 2; COMB Node = 'Add1~142'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add1~152 Add1~142 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 4.962 ns Add1~147 5 COMB LC_X3_Y4_N9 6 " "Info: 5: + IC(0.000 ns) + CELL(0.399 ns) = 4.962 ns; Loc. = LC_X3_Y4_N9; Fanout = 6; COMB Node = 'Add1~147'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Add1~142 Add1~147 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 6.196 ns Add1~20 6 COMB LC_X4_Y4_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(1.234 ns) = 6.196 ns; Loc. = LC_X4_Y4_N3; Fanout = 2; COMB Node = 'Add1~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add1~147 Add1~20 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.082 ns) + CELL(0.511 ns) 9.789 ns LessThan6~0 7 COMB LC_X5_Y7_N3 1 " "Info: 7: + IC(3.082 ns) + CELL(0.511 ns) = 9.789 ns; Loc. = LC_X5_Y7_N3; Fanout = 1; COMB Node = 'LessThan6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.593 ns" { Add1~20 LessThan6~0 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.914 ns) 11.392 ns LessThan6~4 8 COMB LC_X5_Y7_N2 1 " "Info: 8: + IC(0.689 ns) + CELL(0.914 ns) = 11.392 ns; Loc. = LC_X5_Y7_N2; Fanout = 1; COMB Node = 'LessThan6~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { LessThan6~0 LessThan6~4 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(0.200 ns) 13.614 ns LessThan6~7 9 COMB LC_X6_Y4_N8 2 " "Info: 9: + IC(2.022 ns) + CELL(0.200 ns) = 13.614 ns; Loc. = LC_X6_Y4_N8; Fanout = 2; COMB Node = 'LessThan6~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.222 ns" { LessThan6~4 LessThan6~7 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 14.119 ns LessThan7~1 10 COMB LC_X6_Y4_N9 1 " "Info: 10: + IC(0.305 ns) + CELL(0.200 ns) = 14.119 ns; Loc. = LC_X6_Y4_N9; Fanout = 1; COMB Node = 'LessThan7~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LessThan6~7 LessThan7~1 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.490 ns) + CELL(0.200 ns) 16.809 ns Selector37~11 11 COMB LC_X4_Y7_N0 3 " "Info: 11: + IC(2.490 ns) + CELL(0.200 ns) = 16.809 ns; Loc. = LC_X4_Y7_N0; Fanout = 3; COMB Node = 'Selector37~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { LessThan7~1 Selector37~11 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.200 ns) 19.030 ns Selector37~12 12 COMB LC_X4_Y5_N4 3 " "Info: 12: + IC(2.021 ns) + CELL(0.200 ns) = 19.030 ns; Loc. = LC_X4_Y5_N4; Fanout = 3; COMB Node = 'Selector37~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.221 ns" { Selector37~11 Selector37~12 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.349 ns) + CELL(0.804 ns) 22.183 ns state.powerup1 13 REG LC_X2_Y4_N4 4 " "Info: 13: + IC(2.349 ns) + CELL(0.804 ns) = 22.183 ns; Loc. = LC_X2_Y4_N4; Fanout = 4; REG Node = 'state.powerup1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.153 ns" { Selector37~12 state.powerup1 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.655 ns ( 25.49 % ) " "Info: Total cell delay = 5.655 ns ( 25.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.528 ns ( 74.51 % ) " "Info: Total interconnect delay = 16.528 ns ( 74.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.183 ns" { cmd_index[2] Add1~137 Add1~152 Add1~142 Add1~147 Add1~20 LessThan6~0 LessThan6~4 LessThan6~7 LessThan7~1 Selector37~11 Selector37~12 state.powerup1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.183 ns" { cmd_index[2] {} Add1~137 {} Add1~152 {} Add1~142 {} Add1~147 {} Add1~20 {} LessThan6~0 {} LessThan6~4 {} LessThan6~7 {} LessThan7~1 {} Selector37~11 {} Selector37~12 {} state.powerup1 {} } { 0.000ns 3.570ns 0.000ns 0.000ns 0.000ns 0.000ns 3.082ns 0.689ns 2.022ns 0.305ns 2.490ns 2.021ns 2.349ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.399ns 1.234ns 0.511ns 0.914ns 0.200ns 0.200ns 0.200ns 0.200ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 121 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 121; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns state.powerup1 2 REG LC_X2_Y4_N4 4 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X2_Y4_N4; Fanout = 4; REG Node = 'state.powerup1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk state.powerup1 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk state.powerup1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} state.powerup1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 121 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 121; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns cmd_index\[2\] 2 REG LC_X10_Y1_N6 43 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y1_N6; Fanout = 43; REG Node = 'cmd_index\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk cmd_index[2] } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cmd_index[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cmd_index[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk state.powerup1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} state.powerup1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cmd_index[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cmd_index[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.183 ns" { cmd_index[2] Add1~137 Add1~152 Add1~142 Add1~147 Add1~20 LessThan6~0 LessThan6~4 LessThan6~7 LessThan7~1 Selector37~11 Selector37~12 state.powerup1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.183 ns" { cmd_index[2] {} Add1~137 {} Add1~152 {} Add1~142 {} Add1~147 {} Add1~20 {} LessThan6~0 {} LessThan6~4 {} LessThan6~7 {} LessThan7~1 {} Selector37~11 {} Selector37~12 {} state.powerup1 {} } { 0.000ns 3.570ns 0.000ns 0.000ns 0.000ns 0.000ns 3.082ns 0.689ns 2.022ns 0.305ns 2.490ns 2.021ns 2.349ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.399ns 1.234ns 0.511ns 0.914ns 0.200ns 0.200ns 0.200ns 0.200ns 0.804ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk state.powerup1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} state.powerup1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cmd_index[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cmd_index[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk new_data\[8\] new_data\[8\]~reg0 9.560 ns register " "Info: tco from clock \"clk\" to destination pin \"new_data\[8\]\" through register \"new_data\[8\]~reg0\" is 9.560 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 121 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 121; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns new_data\[8\]~reg0 2 REG LC_X12_Y5_N3 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y5_N3; Fanout = 1; REG Node = 'new_data\[8\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk new_data[8]~reg0 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 99 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk new_data[8]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} new_data[8]~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 99 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.503 ns + Longest register pin " "Info: + Longest register to pin delay is 5.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns new_data\[8\]~reg0 1 REG LC_X12_Y5_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y5_N3; Fanout = 1; REG Node = 'new_data\[8\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_data[8]~reg0 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 99 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.181 ns) + CELL(2.322 ns) 5.503 ns new_data\[8\] 2 PIN PIN_15 0 " "Info: 2: + IC(3.181 ns) + CELL(2.322 ns) = 5.503 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'new_data\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.503 ns" { new_data[8]~reg0 new_data[8] } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 42.20 % ) " "Info: Total cell delay = 2.322 ns ( 42.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.181 ns ( 57.80 % ) " "Info: Total interconnect delay = 3.181 ns ( 57.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.503 ns" { new_data[8]~reg0 new_data[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.503 ns" { new_data[8]~reg0 {} new_data[8] {} } { 0.000ns 3.181ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk new_data[8]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} new_data[8]~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.503 ns" { new_data[8]~reg0 new_data[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.503 ns" { new_data[8]~reg0 {} new_data[8] {} } { 0.000ns 3.181ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "126 " "Info: Peak virtual memory: 126 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 06 17:55:23 2015 " "Info: Processing ended: Fri Mar 06 17:55:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
