Classic Timing Analyzer report for comp
Fri Sep 09 10:59:51 2022
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+---------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From    ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------+------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.023 ns                         ; data[2] ; p[2] ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.780 ns                         ; p[0]    ; Q[0] ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.112 ns                         ; load    ; p[1] ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; 417.71 MHz ( period = 2.394 ns ) ; p[0]    ; p[1] ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;         ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                               ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From ; To   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 417.71 MHz ( period = 2.394 ns )               ; p[0] ; p[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.182 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns )               ; p[0] ; p[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.182 ns                ;
; N/A   ; 424.45 MHz ( period = 2.356 ns )               ; p[2] ; p[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.142 ns                ;
; N/A   ; 424.45 MHz ( period = 2.356 ns )               ; p[2] ; p[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.142 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; p[0] ; p[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.923 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; p[1] ; p[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; p[1] ; p[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; p[1] ; p[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.821 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; p[0] ; p[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.779 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; p[2] ; p[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; p[2] ; p[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; p[1] ; p[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.514 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; p[3] ; p[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; p[3] ; p[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; p[3] ; p[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.251 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; p[3] ; p[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.251 ns                ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+---------+------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To   ; To Clock ;
+-------+--------------+------------+---------+------+----------+
; N/A   ; None         ; 4.023 ns   ; data[2] ; p[2] ; Clk      ;
; N/A   ; None         ; 3.994 ns   ; data[3] ; p[3] ; Clk      ;
; N/A   ; None         ; 3.988 ns   ; data[1] ; p[1] ; Clk      ;
; N/A   ; None         ; 3.964 ns   ; data[0] ; p[0] ; Clk      ;
; N/A   ; None         ; 0.146 ns   ; c       ; p[3] ; Clk      ;
; N/A   ; None         ; -0.019 ns  ; c       ; p[2] ; Clk      ;
; N/A   ; None         ; -0.019 ns  ; c       ; p[1] ; Clk      ;
; N/A   ; None         ; -0.064 ns  ; load    ; p[2] ; Clk      ;
; N/A   ; None         ; -0.064 ns  ; load    ; p[1] ; Clk      ;
; N/A   ; None         ; -0.423 ns  ; c       ; p[0] ; Clk      ;
; N/A   ; None         ; -0.741 ns  ; load    ; p[0] ; Clk      ;
; N/A   ; None         ; -0.741 ns  ; load    ; p[3] ; Clk      ;
+-------+--------------+------------+---------+------+----------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+------+------+------------+
; Slack ; Required tco ; Actual tco ; From ; To   ; From Clock ;
+-------+--------------+------------+------+------+------------+
; N/A   ; None         ; 7.780 ns   ; p[0] ; Q[0] ; Clk        ;
; N/A   ; None         ; 7.777 ns   ; p[1] ; Q[1] ; Clk        ;
; N/A   ; None         ; 7.755 ns   ; p[3] ; Q[3] ; Clk        ;
; N/A   ; None         ; 7.744 ns   ; p[2] ; Q[2] ; Clk        ;
+-------+--------------+------------+------+------+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+---------+------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To   ; To Clock ;
+---------------+-------------+-----------+---------+------+----------+
; N/A           ; None        ; 1.112 ns  ; load    ; p[1] ; Clk      ;
; N/A           ; None        ; 1.110 ns  ; load    ; p[3] ; Clk      ;
; N/A           ; None        ; 1.109 ns  ; load    ; p[0] ; Clk      ;
; N/A           ; None        ; 1.109 ns  ; load    ; p[2] ; Clk      ;
; N/A           ; None        ; 0.843 ns  ; c       ; p[2] ; Clk      ;
; N/A           ; None        ; 0.842 ns  ; c       ; p[1] ; Clk      ;
; N/A           ; None        ; 0.653 ns  ; c       ; p[0] ; Clk      ;
; N/A           ; None        ; 0.653 ns  ; c       ; p[3] ; Clk      ;
; N/A           ; None        ; -3.734 ns ; data[0] ; p[0] ; Clk      ;
; N/A           ; None        ; -3.758 ns ; data[1] ; p[1] ; Clk      ;
; N/A           ; None        ; -3.764 ns ; data[3] ; p[3] ; Clk      ;
; N/A           ; None        ; -3.793 ns ; data[2] ; p[2] ; Clk      ;
+---------------+-------------+-----------+---------+------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Sep 09 10:59:51 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off comp -c comp --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" has Internal fmax of 417.71 MHz between source register "p[0]" and destination register "p[2]" (period= 2.394 ns)
    Info: + Longest register to register delay is 2.182 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y12_N25; Fanout = 4; REG Node = 'p[0]'
        Info: 2: + IC(0.343 ns) + CELL(0.398 ns) = 0.741 ns; Loc. = LCCOMB_X64_Y12_N16; Fanout = 3; COMB Node = 'p[0]~16'
        Info: 3: + IC(0.272 ns) + CELL(0.271 ns) = 1.284 ns; Loc. = LCCOMB_X64_Y12_N30; Fanout = 2; COMB Node = 'p[0]~21'
        Info: 4: + IC(0.238 ns) + CELL(0.660 ns) = 2.182 ns; Loc. = LCFF_X64_Y12_N29; Fanout = 4; REG Node = 'p[2]'
        Info: Total cell delay = 1.329 ns ( 60.91 % )
        Info: Total interconnect delay = 0.853 ns ( 39.09 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "Clk" to destination register is 3.370 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'Clk'
            Info: 2: + IC(1.971 ns) + CELL(0.537 ns) = 3.370 ns; Loc. = LCFF_X64_Y12_N29; Fanout = 4; REG Node = 'p[2]'
            Info: Total cell delay = 1.399 ns ( 41.51 % )
            Info: Total interconnect delay = 1.971 ns ( 58.49 % )
        Info: - Longest clock path from clock "Clk" to source register is 3.368 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'Clk'
            Info: 2: + IC(1.969 ns) + CELL(0.537 ns) = 3.368 ns; Loc. = LCFF_X64_Y12_N25; Fanout = 4; REG Node = 'p[0]'
            Info: Total cell delay = 1.399 ns ( 41.54 % )
            Info: Total interconnect delay = 1.969 ns ( 58.46 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "p[2]" (data pin = "data[2]", clock pin = "Clk") is 4.023 ns
    Info: + Longest pin to register delay is 7.429 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; PIN Node = 'data[2]'
        Info: 2: + IC(6.056 ns) + CELL(0.437 ns) = 7.345 ns; Loc. = LCCOMB_X64_Y12_N28; Fanout = 1; COMB Node = 'p~22'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.429 ns; Loc. = LCFF_X64_Y12_N29; Fanout = 4; REG Node = 'p[2]'
        Info: Total cell delay = 1.373 ns ( 18.48 % )
        Info: Total interconnect delay = 6.056 ns ( 81.52 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 3.370 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'Clk'
        Info: 2: + IC(1.971 ns) + CELL(0.537 ns) = 3.370 ns; Loc. = LCFF_X64_Y12_N29; Fanout = 4; REG Node = 'p[2]'
        Info: Total cell delay = 1.399 ns ( 41.51 % )
        Info: Total interconnect delay = 1.971 ns ( 58.49 % )
Info: tco from clock "Clk" to destination pin "Q[0]" through register "p[0]" is 7.780 ns
    Info: + Longest clock path from clock "Clk" to source register is 3.368 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'Clk'
        Info: 2: + IC(1.969 ns) + CELL(0.537 ns) = 3.368 ns; Loc. = LCFF_X64_Y12_N25; Fanout = 4; REG Node = 'p[0]'
        Info: Total cell delay = 1.399 ns ( 41.54 % )
        Info: Total interconnect delay = 1.969 ns ( 58.46 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.162 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y12_N25; Fanout = 4; REG Node = 'p[0]'
        Info: 2: + IC(1.344 ns) + CELL(2.818 ns) = 4.162 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'Q[0]'
        Info: Total cell delay = 2.818 ns ( 67.71 % )
        Info: Total interconnect delay = 1.344 ns ( 32.29 % )
Info: th for register "p[1]" (data pin = "load", clock pin = "Clk") is 1.112 ns
    Info: + Longest clock path from clock "Clk" to destination register is 3.370 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'Clk'
        Info: 2: + IC(1.971 ns) + CELL(0.537 ns) = 3.370 ns; Loc. = LCFF_X64_Y12_N19; Fanout = 4; REG Node = 'p[1]'
        Info: Total cell delay = 1.399 ns ( 41.51 % )
        Info: Total interconnect delay = 1.971 ns ( 58.49 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.524 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 6; PIN Node = 'load'
        Info: 2: + IC(1.021 ns) + CELL(0.420 ns) = 2.440 ns; Loc. = LCCOMB_X64_Y12_N18; Fanout = 1; COMB Node = 'p~20'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.524 ns; Loc. = LCFF_X64_Y12_N19; Fanout = 4; REG Node = 'p[1]'
        Info: Total cell delay = 1.503 ns ( 59.55 % )
        Info: Total interconnect delay = 1.021 ns ( 40.45 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Fri Sep 09 10:59:51 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


