<!DOCTYPE html>

<html lang="en" data-content_root="../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>NVIDIA Tegra SoC Uncore Performance Monitoring Unit (PMU) &#8212; The Linux Kernel  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css?v=a152c8ac" />
    <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Amlogic SoC DDR Bandwidth Performance Monitoring Unit (PMU)" href="meson-ddr-pmu.html" />
    <link rel="prev" title="Synopsys DesignWare Cores (DWC) PCIe Performance Monitoring Unit (PMU)" href="dwc_pcie_pmu.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  <div class="document">
    
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../index.html">
              <img class="logo" src="../../_static/logo.svg" alt="Logo"/>
            </a></p>
<h1 class="logo"><a href="../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.14.0</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script><!-- SPDX-License-Identifier: GPL-2.0 -->

<p>
<h3 class="kernel-toc-contents">Contents</h3>
<input type="checkbox" class="kernel-toc-toggle" id = "kernel-toc-toggle" checked>
<label class="kernel-toc-title" for="kernel-toc-toggle"></label>

<div class="kerneltoc" id="kerneltoc">
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/development-process.html">Development process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/submitting-patches.html">Submitting patches</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/code-of-conduct.html">Code of conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../maintainer/index.html">Maintainer handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/index.html">All development-process docs</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../core-api/index.html">Core API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../driver-api/index.html">Driver APIs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../subsystem-apis.html">Subsystems</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../locking/index.html">Locking</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/license-rules.html">Licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../doc-guide/index.html">Writing documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/index.html">Development tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/testing-overview.html">Testing guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kernel-hacking/index.html">Hacking guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../trace/index.html">Tracing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../fault-injection/index.html">Fault injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../livepatch/index.html">Livepatching</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rust/index.html">Rust</a></li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Administration</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../index.html#general-guides-to-kernel-administration">General guides to kernel administration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#booting-the-kernel">Booting the kernel</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../index.html#tracking-down-and-identifying-problems">Tracking down and identifying problems</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reporting-regressions.html">Reporting regressions</a></li>
<li class="toctree-l3"><a class="reference internal" href="../quickly-build-trimmed-linux.html">How to quickly build a trimmed Linux kernel</a></li>
<li class="toctree-l3"><a class="reference internal" href="../verify-bugs-and-bisect-regressions.html">How to verify bugs and bisect regressions</a></li>
<li class="toctree-l3"><a class="reference internal" href="../bug-hunting.html">Bug hunting</a></li>
<li class="toctree-l3"><a class="reference internal" href="../bug-bisect.html">Bisecting a regression</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tainted-kernels.html">Tainted kernels</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ramoops.html">Ramoops oops/panic logger</a></li>
<li class="toctree-l3"><a class="reference internal" href="../dynamic-debug-howto.html">Dynamic debug</a></li>
<li class="toctree-l3"><a class="reference internal" href="../init.html">Explaining the “No working init found.” boot hang message</a></li>
<li class="toctree-l3"><a class="reference internal" href="../kdump/index.html">Documentation for Kdump - The kexec-based Crash Dumping Solution</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="index.html">Performance monitor support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pstore-blk.html">pstore block oops/panic logger</a></li>
<li class="toctree-l3"><a class="reference internal" href="../clearing-warn-once.html">Clearing WARN_ONCE</a></li>
<li class="toctree-l3"><a class="reference internal" href="../kernel-per-CPU-kthreads.html">Reducing OS jitter due to per-cpu kthreads</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lockup-watchdogs.html">Softlockup detector and hardlockup detector (aka nmi_watchdog)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../RAS/main.html">Reliability, Availability and Serviceability (RAS)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../RAS/error-decoding.html">Error decoding</a></li>
<li class="toctree-l3"><a class="reference internal" href="../RAS/address-translation.html">Address translation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../sysrq.html">Linux Magic System Request Key Hacks</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#core-kernel-subsystems">Core-kernel subsystems</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#block-layer-and-filesystem-administration">Block-layer and filesystem administration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#device-specific-guides">Device-specific guides</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#workload-analysis">Workload analysis</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#everything-else">Everything else</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../kbuild/index.html">Build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools/index.html">Userspace tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../userspace-api/index.html">Userspace API</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../firmware-guide/index.html">Firmware</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../devicetree/index.html">Firmware and Devicetree</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../arch/index.html">CPU architectures</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../staging/index.html">Unsorted documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../translations/index.html">Translations</a></li>
</ul>

</div>

<script type="text/javascript"> <!--
  var sbar = document.getElementsByClassName("sphinxsidebar")[0];
  let currents = document.getElementsByClassName("current")
  if (currents.length) {
    sbar.scrollTop = currents[currents.length - 1].offsetTop;
  }
  --> </script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../_sources/admin-guide/perf/nvidia-pmu.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <!-- SPDX-License-Identifier: GPL-2.0 -->
<!-- Copyright © 2023, Oracle and/or its affiliates. -->


<section id="nvidia-tegra-soc-uncore-performance-monitoring-unit-pmu">
<h1>NVIDIA Tegra SoC Uncore Performance Monitoring Unit (PMU)<a class="headerlink" href="#nvidia-tegra-soc-uncore-performance-monitoring-unit-pmu" title="Link to this heading">¶</a></h1>
<p>The NVIDIA Tegra SoC includes various system PMUs to measure key performance
metrics like memory bandwidth, latency, and utilization:</p>
<ul class="simple">
<li><p>Scalable Coherency Fabric (SCF)</p></li>
<li><p>NVLink-C2C0</p></li>
<li><p>NVLink-C2C1</p></li>
<li><p>CNVLink</p></li>
<li><p>PCIE</p></li>
</ul>
<section id="pmu-driver">
<h2>PMU Driver<a class="headerlink" href="#pmu-driver" title="Link to this heading">¶</a></h2>
<p>The PMUs in this document are based on ARM CoreSight PMU Architecture as
described in document: ARM IHI 0091. Since this is a standard architecture, the
PMUs are managed by a common driver “arm-cs-arch-pmu”. This driver describes
the available events and configuration of each PMU in sysfs. Please see the
sections below to get the sysfs path of each PMU. Like other uncore PMU drivers,
the driver provides “cpumask” sysfs attribute to show the CPU id used to handle
the PMU event. There is also “associated_cpus” sysfs attribute, which contains a
list of CPUs associated with the PMU instance.</p>
</section>
<section id="scf-pmu">
<span id="scf-pmu-section"></span><h2>SCF PMU<a class="headerlink" href="#scf-pmu" title="Link to this heading">¶</a></h2>
<p>The SCF PMU monitors system level cache events, CPU traffic, and
strongly-ordered (SO) PCIE write traffic to local/remote memory. Please see
<a class="reference internal" href="#nvidia-uncore-pmu-traffic-coverage-section"><span class="std std-ref">Traffic Coverage</span></a> for more info about the PMU
traffic coverage.</p>
<p>The events and configuration options of this PMU device are described in sysfs,
see /sys/bus/event_source/devices/nvidia_scf_pmu_&lt;socket-id&gt;.</p>
<p>Example usage:</p>
<ul>
<li><p>Count event id 0x0 in socket 0:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_scf_pmu_0/event=0x0/
</pre></div>
</div>
</li>
<li><p>Count event id 0x0 in socket 1:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_scf_pmu_1/event=0x0/
</pre></div>
</div>
</li>
</ul>
</section>
<section id="nvlink-c2c0-pmu">
<h2>NVLink-C2C0 PMU<a class="headerlink" href="#nvlink-c2c0-pmu" title="Link to this heading">¶</a></h2>
<p>The NVLink-C2C0 PMU monitors incoming traffic from a GPU/CPU connected with
NVLink-C2C (Chip-2-Chip) interconnect. The type of traffic captured by this PMU
varies dependent on the chip configuration:</p>
<ul>
<li><p>NVIDIA Grace Hopper Superchip: Hopper GPU is connected with Grace SoC.</p>
<p>In this config, the PMU captures GPU ATS translated or EGM traffic from the GPU.</p>
</li>
<li><p>NVIDIA Grace CPU Superchip: two Grace CPU SoCs are connected.</p>
<p>In this config, the PMU captures read and relaxed ordered (RO) writes from
PCIE device of the remote SoC.</p>
</li>
</ul>
<p>Please see <a class="reference internal" href="#nvidia-uncore-pmu-traffic-coverage-section"><span class="std std-ref">Traffic Coverage</span></a> for more info about
the PMU traffic coverage.</p>
<p>The events and configuration options of this PMU device are described in sysfs,
see /sys/bus/event_source/devices/nvidia_nvlink_c2c0_pmu_&lt;socket-id&gt;.</p>
<p>Example usage:</p>
<ul>
<li><p>Count event id 0x0 from the GPU/CPU connected with socket 0:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_nvlink_c2c0_pmu_0/event=0x0/
</pre></div>
</div>
</li>
<li><p>Count event id 0x0 from the GPU/CPU connected with socket 1:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_nvlink_c2c0_pmu_1/event=0x0/
</pre></div>
</div>
</li>
<li><p>Count event id 0x0 from the GPU/CPU connected with socket 2:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_nvlink_c2c0_pmu_2/event=0x0/
</pre></div>
</div>
</li>
<li><p>Count event id 0x0 from the GPU/CPU connected with socket 3:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_nvlink_c2c0_pmu_3/event=0x0/
</pre></div>
</div>
</li>
</ul>
<p>The NVLink-C2C has two ports that can be connected to one GPU (occupying both
ports) or to two GPUs (one GPU per port). The user can use “port” bitmap
parameter to select the port(s) to monitor. Each bit represents the port number,
e.g. “port=0x1” corresponds to port 0 and “port=0x3” is for port 0 and 1. The
PMU will monitor both ports by default if not specified.</p>
<p>Example for port filtering:</p>
<ul>
<li><p>Count event id 0x0 from the GPU connected with socket 0 on port 0:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_nvlink_c2c0_pmu_0/event=0x0,port=0x1/
</pre></div>
</div>
</li>
<li><p>Count event id 0x0 from the GPUs connected with socket 0 on port 0 and port 1:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_nvlink_c2c0_pmu_0/event=0x0,port=0x3/
</pre></div>
</div>
</li>
</ul>
</section>
<section id="nvlink-c2c1-pmu">
<h2>NVLink-C2C1 PMU<a class="headerlink" href="#nvlink-c2c1-pmu" title="Link to this heading">¶</a></h2>
<p>The NVLink-C2C1 PMU monitors incoming traffic from a GPU connected with
NVLink-C2C (Chip-2-Chip) interconnect. This PMU captures untranslated GPU
traffic, in contrast with NvLink-C2C0 PMU that captures ATS translated traffic.
Please see <a class="reference internal" href="#nvidia-uncore-pmu-traffic-coverage-section"><span class="std std-ref">Traffic Coverage</span></a> for more info about
the PMU traffic coverage.</p>
<p>The events and configuration options of this PMU device are described in sysfs,
see /sys/bus/event_source/devices/nvidia_nvlink_c2c1_pmu_&lt;socket-id&gt;.</p>
<p>Example usage:</p>
<ul>
<li><p>Count event id 0x0 from the GPU connected with socket 0:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_nvlink_c2c1_pmu_0/event=0x0/
</pre></div>
</div>
</li>
<li><p>Count event id 0x0 from the GPU connected with socket 1:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_nvlink_c2c1_pmu_1/event=0x0/
</pre></div>
</div>
</li>
<li><p>Count event id 0x0 from the GPU connected with socket 2:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_nvlink_c2c1_pmu_2/event=0x0/
</pre></div>
</div>
</li>
<li><p>Count event id 0x0 from the GPU connected with socket 3:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_nvlink_c2c1_pmu_3/event=0x0/
</pre></div>
</div>
</li>
</ul>
<p>The NVLink-C2C has two ports that can be connected to one GPU (occupying both
ports) or to two GPUs (one GPU per port). The user can use “port” bitmap
parameter to select the port(s) to monitor. Each bit represents the port number,
e.g. “port=0x1” corresponds to port 0 and “port=0x3” is for port 0 and 1. The
PMU will monitor both ports by default if not specified.</p>
<p>Example for port filtering:</p>
<ul>
<li><p>Count event id 0x0 from the GPU connected with socket 0 on port 0:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_nvlink_c2c1_pmu_0/event=0x0,port=0x1/
</pre></div>
</div>
</li>
<li><p>Count event id 0x0 from the GPUs connected with socket 0 on port 0 and port 1:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_nvlink_c2c1_pmu_0/event=0x0,port=0x3/
</pre></div>
</div>
</li>
</ul>
</section>
<section id="cnvlink-pmu">
<h2>CNVLink PMU<a class="headerlink" href="#cnvlink-pmu" title="Link to this heading">¶</a></h2>
<p>The CNVLink PMU monitors traffic from GPU and PCIE device on remote sockets
to local memory. For PCIE traffic, this PMU captures read and relaxed ordered
(RO) write traffic. Please see <a class="reference internal" href="#nvidia-uncore-pmu-traffic-coverage-section"><span class="std std-ref">Traffic Coverage</span></a>
for more info about the PMU traffic coverage.</p>
<p>The events and configuration options of this PMU device are described in sysfs,
see /sys/bus/event_source/devices/nvidia_cnvlink_pmu_&lt;socket-id&gt;.</p>
<p>Each SoC socket can be connected to one or more sockets via CNVLink. The user can
use “rem_socket” bitmap parameter to select the remote socket(s) to monitor.
Each bit represents the socket number, e.g. “rem_socket=0xE” corresponds to
socket 1 to 3. The PMU will monitor all remote sockets by default if not
specified.
/sys/bus/event_source/devices/nvidia_cnvlink_pmu_&lt;socket-id&gt;/format/rem_socket
shows the valid bits that can be set in the “rem_socket” parameter.</p>
<p>The PMU can not distinguish the remote traffic initiator, therefore it does not
provide filter to select the traffic source to monitor. It reports combined
traffic from remote GPU and PCIE devices.</p>
<p>Example usage:</p>
<ul>
<li><p>Count event id 0x0 for the traffic from remote socket 1, 2, and 3 to socket 0:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_cnvlink_pmu_0/event=0x0,rem_socket=0xE/
</pre></div>
</div>
</li>
<li><p>Count event id 0x0 for the traffic from remote socket 0, 2, and 3 to socket 1:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_cnvlink_pmu_1/event=0x0,rem_socket=0xD/
</pre></div>
</div>
</li>
<li><p>Count event id 0x0 for the traffic from remote socket 0, 1, and 3 to socket 2:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_cnvlink_pmu_2/event=0x0,rem_socket=0xB/
</pre></div>
</div>
</li>
<li><p>Count event id 0x0 for the traffic from remote socket 0, 1, and 2 to socket 3:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_cnvlink_pmu_3/event=0x0,rem_socket=0x7/
</pre></div>
</div>
</li>
</ul>
</section>
<section id="pcie-pmu">
<h2>PCIE PMU<a class="headerlink" href="#pcie-pmu" title="Link to this heading">¶</a></h2>
<p>The PCIE PMU monitors all read/write traffic from PCIE root ports to
local/remote memory. Please see <a class="reference internal" href="#nvidia-uncore-pmu-traffic-coverage-section"><span class="std std-ref">Traffic Coverage</span></a>
for more info about the PMU traffic coverage.</p>
<p>The events and configuration options of this PMU device are described in sysfs,
see /sys/bus/event_source/devices/nvidia_pcie_pmu_&lt;socket-id&gt;.</p>
<p>Each SoC socket can support multiple root ports. The user can use
“root_port” bitmap parameter to select the port(s) to monitor, i.e.
“root_port=0xF” corresponds to root port 0 to 3. The PMU will monitor all root
ports by default if not specified.
/sys/bus/event_source/devices/nvidia_pcie_pmu_&lt;socket-id&gt;/format/root_port
shows the valid bits that can be set in the “root_port” parameter.</p>
<p>Example usage:</p>
<ul>
<li><p>Count event id 0x0 from root port 0 and 1 of socket 0:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_pcie_pmu_0/event=0x0,root_port=0x3/
</pre></div>
</div>
</li>
<li><p>Count event id 0x0 from root port 0 and 1 of socket 1:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>perf stat -a -e nvidia_pcie_pmu_1/event=0x0,root_port=0x3/
</pre></div>
</div>
</li>
</ul>
</section>
<section id="traffic-coverage">
<span id="nvidia-uncore-pmu-traffic-coverage-section"></span><h2>Traffic Coverage<a class="headerlink" href="#traffic-coverage" title="Link to this heading">¶</a></h2>
<p>The PMU traffic coverage may vary dependent on the chip configuration:</p>
<ul>
<li><p><strong>NVIDIA Grace Hopper Superchip</strong>: Hopper GPU is connected with Grace SoC.</p>
<p>Example configuration with two Grace SoCs:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>*********************************          *********************************
* SOCKET-A                      *          * SOCKET-B                      *
*                               *          *                               *
*                     ::::::::  *          *  ::::::::                     *
*                     : PCIE :  *          *  : PCIE :                     *
*                     ::::::::  *          *  ::::::::                     *
*                         |     *          *      |                        *
*                         |     *          *      |                        *
*  :::::::            ::::::::: *          *  :::::::::            ::::::: *
*  :     :            :       : *          *  :       :            :     : *
*  : GPU :&lt;--NVLink--&gt;: Grace :&lt;---CNVLink---&gt;: Grace :&lt;--NVLink--&gt;: GPU : *
*  :     :    C2C     :  SoC  : *          *  :  SoC  :    C2C     :     : *
*  :::::::            ::::::::: *          *  :::::::::            ::::::: *
*     |                   |     *          *      |                   |    *
*     |                   |     *          *      |                   |    *
*  &amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp;           &amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp;  *          *   &amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp;           &amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp; *
*  &amp; GMEM &amp;           &amp; CMEM &amp;  *          *   &amp; CMEM &amp;           &amp; GMEM &amp; *
*  &amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp;           &amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp;  *          *   &amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp;           &amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp; *
*                               *          *                               *
*********************************          *********************************

GMEM = GPU Memory (e.g. HBM)
CMEM = CPU Memory (e.g. LPDDR5X)
</pre></div>
</div>
<div class="line-block">
<div class="line"><br /></div>
<div class="line">Following table contains traffic coverage of Grace SoC PMU in socket-A:</div>
</div>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>+--------------+-------+-----------+-----------+-----+----------+----------+
|              |                        Source                             |
+              +-------+-----------+-----------+-----+----------+----------+
| Destination  |       |GPU ATS    |GPU Not-ATS|     | Socket-B | Socket-B |
|              |PCI R/W|Translated,|Translated | CPU | CPU/PCIE1| GPU/PCIE2|
|              |       |EGM        |           |     |          |          |
+==============+=======+===========+===========+=====+==========+==========+
| Local        | PCIE  |NVLink-C2C0|NVLink-C2C1| SCF | SCF PMU  | CNVLink  |
| SYSRAM/CMEM  | PMU   |PMU        |PMU        | PMU |          | PMU      |
+--------------+-------+-----------+-----------+-----+----------+----------+
| Local GMEM   | PCIE  |    N/A    |NVLink-C2C1| SCF | SCF PMU  | CNVLink  |
|              | PMU   |           |PMU        | PMU |          | PMU      |
+--------------+-------+-----------+-----------+-----+----------+----------+
| Remote       | PCIE  |NVLink-C2C0|NVLink-C2C1| SCF |          |          |
| SYSRAM/CMEM  | PMU   |PMU        |PMU        | PMU |   N/A    |   N/A    |
| over CNVLink |       |           |           |     |          |          |
+--------------+-------+-----------+-----------+-----+----------+----------+
| Remote GMEM  | PCIE  |NVLink-C2C0|NVLink-C2C1| SCF |          |          |
| over CNVLink | PMU   |PMU        |PMU        | PMU |   N/A    |   N/A    |
+--------------+-------+-----------+-----------+-----+----------+----------+

PCIE1 traffic represents strongly ordered (SO) writes.
PCIE2 traffic represents reads and relaxed ordered (RO) writes.
</pre></div>
</div>
</li>
<li><p><strong>NVIDIA Grace CPU Superchip</strong>: two Grace CPU SoCs are connected.</p>
<p>Example configuration with two Grace SoCs:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>*******************             *******************
* SOCKET-A        *             * SOCKET-B        *
*                 *             *                 *
*    ::::::::     *             *    ::::::::     *
*    : PCIE :     *             *    : PCIE :     *
*    ::::::::     *             *    ::::::::     *
*        |        *             *        |        *
*        |        *             *        |        *
*    :::::::::    *             *    :::::::::    *
*    :       :    *             *    :       :    *
*    : Grace :&lt;--------NVLink-------&gt;: Grace :    *
*    :  SoC  :    *     C2C     *    :  SoC  :    *
*    :::::::::    *             *    :::::::::    *
*        |        *             *        |        *
*        |        *             *        |        *
*     &amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp;    *             *     &amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp;    *
*     &amp; CMEM &amp;    *             *     &amp; CMEM &amp;    *
*     &amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp;    *             *     &amp;&amp;&amp;&amp;&amp;&amp;&amp;&amp;    *
*                 *             *                 *
*******************             *******************

GMEM = GPU Memory (e.g. HBM)
CMEM = CPU Memory (e.g. LPDDR5X)
</pre></div>
</div>
<div class="line-block">
<div class="line"><br /></div>
<div class="line">Following table contains traffic coverage of Grace SoC PMU in socket-A:</div>
</div>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>+-----------------+-----------+---------+----------+-------------+
|                 |                      Source                  |
+                 +-----------+---------+----------+-------------+
| Destination     |           |         | Socket-B | Socket-B    |
|                 |  PCI R/W  |   CPU   | CPU/PCIE1| PCIE2       |
|                 |           |         |          |             |
+=================+===========+=========+==========+=============+
| Local           |  PCIE PMU | SCF PMU | SCF PMU  | NVLink-C2C0 |
| SYSRAM/CMEM     |           |         |          | PMU         |
+-----------------+-----------+---------+----------+-------------+
| Remote          |           |         |          |             |
| SYSRAM/CMEM     |  PCIE PMU | SCF PMU |   N/A    |     N/A     |
| over NVLink-C2C |           |         |          |             |
+-----------------+-----------+---------+----------+-------------+

PCIE1 traffic represents strongly ordered (SO) writes.
PCIE2 traffic represents reads and relaxed ordered (RO) writes.
</pre></div>
</div>
</li>
</ul>
</section>
</section>


          </div>
          
        </div>
      </div>
    <div class="clearer"></div>
  </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../_sources/admin-guide/perf/nvidia-pmu.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>