#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jan 12 09:22:41 2024
# Process ID: 13908
# Current directory: C:/Users/Paula/Downloads/mezclador
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10584 C:\Users\Paula\Downloads\mezclador\mezclador.xpr
# Log file: C:/Users/Paula/Downloads/mezclador/vivado.log
# Journal file: C:/Users/Paula/Downloads/mezclador\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Paula/Downloads/mezclador/mezclador.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 780.324 ; gain = 81.836
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - seno
Adding cell -- xilinx.com:ip:xlslice:1.0 - coseno
Adding cell -- xilinx.com:ip:xbip_dsp48_macro:3.0 - sumador
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_1
CRITICAL WARNING: [BD 41-1287] Associated interface by name M_AXIS_PHASE_0 not found for clock port /clk
Successfully read diagram <design_1> from BD file <C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 852.645 ; gain = 68.324
open_bd_design {C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd}
close_project
create_project ejdds C:/Users/Paula/Downloads/ejdds -part xc7k70tfbg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
set_property target_language VHDL [current_project]
create_bd_design "design_1"
Wrote  : <C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 924.527 ; gain = 3.867
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler:6.0 dds_compiler_0
endgroup
set_property -dict [list CONFIG.PartsPresent {Phase_Generator_and_SIN_COS_LUT} CONFIG.Negative_Sine {true} CONFIG.Amplitude_Mode {Unit_Circle} CONFIG.Has_Phase_Out {false} CONFIG.Parameter_Entry {Hardware_Parameters} CONFIG.Noise_Shaping {None} CONFIG.Phase_Width {16} CONFIG.Output_Width {16} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.Latency {7} CONFIG.Output_Frequency1 {0} CONFIG.PINC1 {0}] [get_bd_cells dds_compiler_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
connect_bd_net [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins dds_compiler_0/aclk]
startgroup
set_property -dict [list CONFIG.FREQ_HZ {576000000}] [get_bd_cells sim_clk_gen_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells dds_compiler_0]
make_bd_intf_pins_external  [get_bd_cells dds_compiler_0]
endgroup
delete_bd_objs [get_bd_intf_nets dds_compiler_0_M_AXIS_DATA] [get_bd_intf_ports M_AXIS_DATA_0]
startgroup
make_bd_pins_external  [get_bd_pins dds_compiler_0/m_axis_data_tdata]
WARNING: [BD 41-1306] The connection to interface pin /dds_compiler_0/m_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
endgroup
startgroup
make_bd_pins_external  [get_bd_pins dds_compiler_0/m_axis_data_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /dds_compiler_0/m_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
endgroup
startgroup
make_bd_pins_external  [get_bd_cells sim_clk_gen_0]
make_bd_intf_pins_external  [get_bd_cells sim_clk_gen_0]
INFO: [BD 5-409] No interface pins to be made external for /sim_clk_gen_0
endgroup
generate_target all [get_files  C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_compiler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
Exporting to file C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_dds_compiler_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_sim_clk_gen_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_dds_compiler_0_0_synth_1 design_1_sim_clk_gen_0_0_synth_1}
[Fri Jan 12 09:40:14 2024] Launched design_1_dds_compiler_0_0_synth_1, design_1_sim_clk_gen_0_0_synth_1...
Run output will be captured here:
design_1_dds_compiler_0_0_synth_1: C:/Users/Paula/Downloads/ejdds/ejdds.runs/design_1_dds_compiler_0_0_synth_1/runme.log
design_1_sim_clk_gen_0_0_synth_1: C:/Users/Paula/Downloads/ejdds/ejdds.runs/design_1_sim_clk_gen_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Paula/Downloads/ejdds/ejdds.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paula/Downloads/ejdds/ejdds.ip_user_files -ipstatic_source_dir C:/Users/Paula/Downloads/ejdds/ejdds.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paula/Downloads/ejdds/ejdds.cache/compile_simlib/modelsim} {questa=C:/Users/Paula/Downloads/ejdds/ejdds.cache/compile_simlib/questa} {riviera=C:/Users/Paula/Downloads/ejdds/ejdds.cache/compile_simlib/riviera} {activehdl=C:/Users/Paula/Downloads/ejdds/ejdds.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/Downloads/ejdds/ejdds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/Downloads/ejdds/ejdds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/Downloads/ejdds/ejdds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/ejdds/ejdds.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/ejdds/ejdds.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/ejdds/ejdds.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/ejdds/ejdds.ip_user_files/bd/design_1/ip/design_1_dds_compiler_0_0/sim/design_1_dds_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dds_compiler_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/ejdds/ejdds.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/Downloads/ejdds/ejdds.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1d485059a1e641edb7fcb2a791ab9069 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L dds_compiler_v6_0_15 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_utils_v3_0_8.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_15.dds_compiler_v6_0_15_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_15.pkg_dds_compiler_v6_0_15
Compiling package dds_compiler_v6_0_15.dds_compiler_v6_0_15_hdl_comps
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_15.pkg_betas
Compiling package dds_compiler_v6_0_15.pkg_alphas
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15_rdy [\dds_compiler_v6_0_15_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_15.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_15.accum [\accum(c_xdevicefamily="kintex7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_15.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15_core [\dds_compiler_v6_0_15_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15_viv [\dds_compiler_v6_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15 [\dds_compiler_v6_0_15(c_xdevicef...]
Compiling architecture design_1_dds_compiler_0_0_arch of entity xil_defaultlib.design_1_dds_compiler_0_0 [design_1_dds_compiler_0_0_defaul...]
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=1.73611...
Compiling module xil_defaultlib.design_1_sim_clk_gen_0_0
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Paula/Downloads/ejdds/ejdds.sim/sim_1/behav/xsim/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 12 09:41:11 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1037.391 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/Downloads/ejdds/ejdds.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 1047.375 ; gain = 9.984
run 1000 us
open_bd_design {C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 12 09:43:30 2024...
