$date
	Sun Oct 23 00:00:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#509515
b111 !
1"
#509518
b111 &
b111 %
1$
#509519
0"
#509522
b10110 &
b10110 %
#509526
b1011 &
b1011 %
#509530
b100010 &
b100010 %
#509534
b10001 &
b10001 %
#509538
b110100 &
b110100 %
#509542
b11010 &
b11010 %
#509546
b1101 &
b1101 %
#509550
b101000 &
b101000 %
#509554
b10100 &
b10100 %
#509558
b1010 &
b1010 %
#509562
b101 &
b101 %
#509566
b10000 &
b10000 %
#509570
b1000 &
b1000 %
#509574
b100 &
b100 %
#509578
b10 &
b10 %
#509582
b1 &
1#
b1 %
#509586
b0 &
b0 %
0#
0$
#1519896
b1 !
1"
#1519898
b1 &
b1 %
1$
#1519899
0"
#1519902
1#
#1519906
b0 &
b0 %
0#
0$
#2519204
b111 !
1"
#2519206
b111 &
b111 %
1$
#2519207
0"
#2519210
b10110 &
b10110 %
#2519214
b1011 &
b1011 %
#2519218
b100010 &
b100010 %
#2519222
b10001 &
b10001 %
#2519226
b110100 &
b110100 %
#2519230
b11010 &
b11010 %
#2519234
b1101 &
b1101 %
#2519238
b101000 &
b101000 %
#2519242
b10100 &
b10100 %
#2519246
b1010 &
b1010 %
#2519250
b101 &
b101 %
#2519254
b10000 &
b10000 %
#2519258
b1000 &
b1000 %
#2519262
b100 &
b100 %
#2519266
b10 &
b10 %
#2519270
b1 &
1#
b1 %
#2519274
b0 &
b0 %
0#
0$
#4500012
