<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_port.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_port.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ins__port_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef _SAMR21_PORT_INSTANCE_</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define _SAMR21_PORT_INSTANCE_</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/* ========== Register definition for PORT peripheral ========== */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define REG_PORT_DIR0              (0x41004400U) </span>
<a name="l00050"></a>00050 <span class="preprocessor">#define REG_PORT_DIRCLR0           (0x41004404U) </span>
<a name="l00051"></a>00051 <span class="preprocessor">#define REG_PORT_DIRSET0           (0x41004408U) </span>
<a name="l00052"></a>00052 <span class="preprocessor">#define REG_PORT_DIRTGL0           (0x4100440CU) </span>
<a name="l00053"></a>00053 <span class="preprocessor">#define REG_PORT_OUT0              (0x41004410U) </span>
<a name="l00054"></a>00054 <span class="preprocessor">#define REG_PORT_OUTCLR0           (0x41004414U) </span>
<a name="l00055"></a>00055 <span class="preprocessor">#define REG_PORT_OUTSET0           (0x41004418U) </span>
<a name="l00056"></a>00056 <span class="preprocessor">#define REG_PORT_OUTTGL0           (0x4100441CU) </span>
<a name="l00057"></a>00057 <span class="preprocessor">#define REG_PORT_IN0               (0x41004420U) </span>
<a name="l00058"></a>00058 <span class="preprocessor">#define REG_PORT_CTRL0             (0x41004424U) </span>
<a name="l00059"></a>00059 <span class="preprocessor">#define REG_PORT_WRCONFIG0         (0x41004428U) </span>
<a name="l00060"></a>00060 <span class="preprocessor">#define REG_PORT_PMUX0             (0x41004430U) </span>
<a name="l00061"></a>00061 <span class="preprocessor">#define REG_PORT_PINCFG0           (0x41004440U) </span>
<a name="l00062"></a>00062 <span class="preprocessor">#define REG_PORT_DIR1              (0x41004480U) </span>
<a name="l00063"></a>00063 <span class="preprocessor">#define REG_PORT_DIRCLR1           (0x41004484U) </span>
<a name="l00064"></a>00064 <span class="preprocessor">#define REG_PORT_DIRSET1           (0x41004488U) </span>
<a name="l00065"></a>00065 <span class="preprocessor">#define REG_PORT_DIRTGL1           (0x4100448CU) </span>
<a name="l00066"></a>00066 <span class="preprocessor">#define REG_PORT_OUT1              (0x41004490U) </span>
<a name="l00067"></a>00067 <span class="preprocessor">#define REG_PORT_OUTCLR1           (0x41004494U) </span>
<a name="l00068"></a>00068 <span class="preprocessor">#define REG_PORT_OUTSET1           (0x41004498U) </span>
<a name="l00069"></a>00069 <span class="preprocessor">#define REG_PORT_OUTTGL1           (0x4100449CU) </span>
<a name="l00070"></a>00070 <span class="preprocessor">#define REG_PORT_IN1               (0x410044A0U) </span>
<a name="l00071"></a>00071 <span class="preprocessor">#define REG_PORT_CTRL1             (0x410044A4U) </span>
<a name="l00072"></a>00072 <span class="preprocessor">#define REG_PORT_WRCONFIG1         (0x410044A8U) </span>
<a name="l00073"></a>00073 <span class="preprocessor">#define REG_PORT_PMUX1             (0x410044B0U) </span>
<a name="l00074"></a>00074 <span class="preprocessor">#define REG_PORT_PINCFG1           (0x410044C0U) </span>
<a name="l00075"></a>00075 <span class="preprocessor">#define REG_PORT_DIR2              (0x41004500U) </span>
<a name="l00076"></a>00076 <span class="preprocessor">#define REG_PORT_DIRCLR2           (0x41004504U) </span>
<a name="l00077"></a>00077 <span class="preprocessor">#define REG_PORT_DIRSET2           (0x41004508U) </span>
<a name="l00078"></a>00078 <span class="preprocessor">#define REG_PORT_DIRTGL2           (0x4100450CU) </span>
<a name="l00079"></a>00079 <span class="preprocessor">#define REG_PORT_OUT2              (0x41004510U) </span>
<a name="l00080"></a>00080 <span class="preprocessor">#define REG_PORT_OUTCLR2           (0x41004514U) </span>
<a name="l00081"></a>00081 <span class="preprocessor">#define REG_PORT_OUTSET2           (0x41004518U) </span>
<a name="l00082"></a>00082 <span class="preprocessor">#define REG_PORT_OUTTGL2           (0x4100451CU) </span>
<a name="l00083"></a>00083 <span class="preprocessor">#define REG_PORT_IN2               (0x41004520U) </span>
<a name="l00084"></a>00084 <span class="preprocessor">#define REG_PORT_CTRL2             (0x41004524U) </span>
<a name="l00085"></a>00085 <span class="preprocessor">#define REG_PORT_WRCONFIG2         (0x41004528U) </span>
<a name="l00086"></a>00086 <span class="preprocessor">#define REG_PORT_PMUX2             (0x41004530U) </span>
<a name="l00087"></a>00087 <span class="preprocessor">#define REG_PORT_PINCFG2           (0x41004540U) </span>
<a name="l00088"></a>00088 <span class="preprocessor">#else</span>
<a name="l00089"></a><a class="code" href="ins__port_8h.html#a97266c43309c6d9ae5e9b0b7fade9b88">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define REG_PORT_DIR0              (*(RwReg  *)0x41004400U) </span>
<a name="l00090"></a><a class="code" href="ins__port_8h.html#a202e7577e003ee206321199cc1425730">00090</a> <span class="preprocessor">#define REG_PORT_DIRCLR0           (*(RwReg  *)0x41004404U) </span>
<a name="l00091"></a><a class="code" href="ins__port_8h.html#adfceb6d4e4c262cf212b9be2109e989f">00091</a> <span class="preprocessor">#define REG_PORT_DIRSET0           (*(RwReg  *)0x41004408U) </span>
<a name="l00092"></a><a class="code" href="ins__port_8h.html#a44d946752b1e9c699bd69918081579a4">00092</a> <span class="preprocessor">#define REG_PORT_DIRTGL0           (*(RwReg  *)0x4100440CU) </span>
<a name="l00093"></a><a class="code" href="ins__port_8h.html#ac0e9c345de1c1ea20a4634012545a4de">00093</a> <span class="preprocessor">#define REG_PORT_OUT0              (*(RwReg  *)0x41004410U) </span>
<a name="l00094"></a><a class="code" href="ins__port_8h.html#ad7a6aa55482c6e92ed66a6deeca0b0b5">00094</a> <span class="preprocessor">#define REG_PORT_OUTCLR0           (*(RwReg  *)0x41004414U) </span>
<a name="l00095"></a><a class="code" href="ins__port_8h.html#a3481abedeb8460f687c1a19ec8433dd9">00095</a> <span class="preprocessor">#define REG_PORT_OUTSET0           (*(RwReg  *)0x41004418U) </span>
<a name="l00096"></a><a class="code" href="ins__port_8h.html#a078c4860bbcb38bdc972ae229eeea08e">00096</a> <span class="preprocessor">#define REG_PORT_OUTTGL0           (*(RwReg  *)0x4100441CU) </span>
<a name="l00097"></a><a class="code" href="ins__port_8h.html#a80079360b9d522773b1793da944d3f10">00097</a> <span class="preprocessor">#define REG_PORT_IN0               (*(RoReg  *)0x41004420U) </span>
<a name="l00098"></a><a class="code" href="ins__port_8h.html#af2078f225a38de014a88804d31e7c032">00098</a> <span class="preprocessor">#define REG_PORT_CTRL0             (*(RwReg  *)0x41004424U) </span>
<a name="l00099"></a><a class="code" href="ins__port_8h.html#a91ac37967534f1755cdf49b6bb3bc559">00099</a> <span class="preprocessor">#define REG_PORT_WRCONFIG0         (*(WoReg  *)0x41004428U) </span>
<a name="l00100"></a><a class="code" href="ins__port_8h.html#aeb037cc9cda118676dff8ad7505ddc2f">00100</a> <span class="preprocessor">#define REG_PORT_PMUX0             (*(RwReg  *)0x41004430U) </span>
<a name="l00101"></a><a class="code" href="ins__port_8h.html#a2e31b23171a494bff836994fa537f731">00101</a> <span class="preprocessor">#define REG_PORT_PINCFG0           (*(RwReg  *)0x41004440U) </span>
<a name="l00102"></a><a class="code" href="ins__port_8h.html#ac8dc6913719cf8cf84d5b902bb08b3e5">00102</a> <span class="preprocessor">#define REG_PORT_DIR1              (*(RwReg  *)0x41004480U) </span>
<a name="l00103"></a><a class="code" href="ins__port_8h.html#a05a281f12c37a0d891edb87e4e3f44f0">00103</a> <span class="preprocessor">#define REG_PORT_DIRCLR1           (*(RwReg  *)0x41004484U) </span>
<a name="l00104"></a><a class="code" href="ins__port_8h.html#ad08b54a1cadc6153671bd02995e7fdf9">00104</a> <span class="preprocessor">#define REG_PORT_DIRSET1           (*(RwReg  *)0x41004488U) </span>
<a name="l00105"></a><a class="code" href="ins__port_8h.html#a3f243c3e1324bf63fe615463fd7da9ec">00105</a> <span class="preprocessor">#define REG_PORT_DIRTGL1           (*(RwReg  *)0x4100448CU) </span>
<a name="l00106"></a><a class="code" href="ins__port_8h.html#a675f28e419b3dad129f7d2866a37e957">00106</a> <span class="preprocessor">#define REG_PORT_OUT1              (*(RwReg  *)0x41004490U) </span>
<a name="l00107"></a><a class="code" href="ins__port_8h.html#aa231b8a484b2b2e25e024529ab0bdaa4">00107</a> <span class="preprocessor">#define REG_PORT_OUTCLR1           (*(RwReg  *)0x41004494U) </span>
<a name="l00108"></a><a class="code" href="ins__port_8h.html#accd4c6ca59c7375653168f8cd3f7695e">00108</a> <span class="preprocessor">#define REG_PORT_OUTSET1           (*(RwReg  *)0x41004498U) </span>
<a name="l00109"></a><a class="code" href="ins__port_8h.html#a6ef8a41ab86b47ac05ed1de8cc0442f1">00109</a> <span class="preprocessor">#define REG_PORT_OUTTGL1           (*(RwReg  *)0x4100449CU) </span>
<a name="l00110"></a><a class="code" href="ins__port_8h.html#a94288e15fe3ce4c8b1a968396de063ae">00110</a> <span class="preprocessor">#define REG_PORT_IN1               (*(RoReg  *)0x410044A0U) </span>
<a name="l00111"></a><a class="code" href="ins__port_8h.html#ada81fa07af25afdc8437a28f6835784a">00111</a> <span class="preprocessor">#define REG_PORT_CTRL1             (*(RwReg  *)0x410044A4U) </span>
<a name="l00112"></a><a class="code" href="ins__port_8h.html#adf1cf6e3d72650defd52025c13333f75">00112</a> <span class="preprocessor">#define REG_PORT_WRCONFIG1         (*(WoReg  *)0x410044A8U) </span>
<a name="l00113"></a><a class="code" href="ins__port_8h.html#a7045d8c7fbb9ac73235016d1f4c8e4f4">00113</a> <span class="preprocessor">#define REG_PORT_PMUX1             (*(RwReg  *)0x410044B0U) </span>
<a name="l00114"></a><a class="code" href="ins__port_8h.html#a66e44ef756e8a9b0af90efe44ba34987">00114</a> <span class="preprocessor">#define REG_PORT_PINCFG1           (*(RwReg  *)0x410044C0U) </span>
<a name="l00115"></a><a class="code" href="ins__port_8h.html#a872afd5fcbef3b6ee9ee6fb44add7146">00115</a> <span class="preprocessor">#define REG_PORT_DIR2              (*(RwReg  *)0x41004500U) </span>
<a name="l00116"></a><a class="code" href="ins__port_8h.html#ad38fc174d5931ccec83836e2612de56c">00116</a> <span class="preprocessor">#define REG_PORT_DIRCLR2           (*(RwReg  *)0x41004504U) </span>
<a name="l00117"></a><a class="code" href="ins__port_8h.html#adce4f38c02a8477a5cb2f9c33f0b13d5">00117</a> <span class="preprocessor">#define REG_PORT_DIRSET2           (*(RwReg  *)0x41004508U) </span>
<a name="l00118"></a><a class="code" href="ins__port_8h.html#a6ff43e4151c08f13eb157f2e66a40245">00118</a> <span class="preprocessor">#define REG_PORT_DIRTGL2           (*(RwReg  *)0x4100450CU) </span>
<a name="l00119"></a><a class="code" href="ins__port_8h.html#a507d998c5cc641f434475cbcae20f5d0">00119</a> <span class="preprocessor">#define REG_PORT_OUT2              (*(RwReg  *)0x41004510U) </span>
<a name="l00120"></a><a class="code" href="ins__port_8h.html#a4dbb89796636fd5c6dfb34c06cbb49b7">00120</a> <span class="preprocessor">#define REG_PORT_OUTCLR2           (*(RwReg  *)0x41004514U) </span>
<a name="l00121"></a><a class="code" href="ins__port_8h.html#a2c956e8d7634fb454c1a84ea67634b88">00121</a> <span class="preprocessor">#define REG_PORT_OUTSET2           (*(RwReg  *)0x41004518U) </span>
<a name="l00122"></a><a class="code" href="ins__port_8h.html#aba863da2144fcdc3b7d8e123f4092277">00122</a> <span class="preprocessor">#define REG_PORT_OUTTGL2           (*(RwReg  *)0x4100451CU) </span>
<a name="l00123"></a><a class="code" href="ins__port_8h.html#a76da99db4e2d836ad27f8803a0252ffc">00123</a> <span class="preprocessor">#define REG_PORT_IN2               (*(RoReg  *)0x41004520U) </span>
<a name="l00124"></a><a class="code" href="ins__port_8h.html#aa36d2fd0669cc9c6dc7999c6f67f0ea2">00124</a> <span class="preprocessor">#define REG_PORT_CTRL2             (*(RwReg  *)0x41004524U) </span>
<a name="l00125"></a><a class="code" href="ins__port_8h.html#a8e146dee7a6dd42fa8a1e991fd949474">00125</a> <span class="preprocessor">#define REG_PORT_WRCONFIG2         (*(WoReg  *)0x41004528U) </span>
<a name="l00126"></a><a class="code" href="ins__port_8h.html#a861b7f546ae0bb7f02905f5a30cd1c67">00126</a> <span class="preprocessor">#define REG_PORT_PMUX2             (*(RwReg  *)0x41004530U) </span>
<a name="l00127"></a><a class="code" href="ins__port_8h.html#ac17d95425b4880233144f4a9fda3f12b">00127</a> <span class="preprocessor">#define REG_PORT_PINCFG2           (*(RwReg  *)0x41004540U) </span>
<a name="l00128"></a>00128 <span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00129"></a>00129 
<a name="l00130"></a>00130 <span class="comment">/* ========== Instance parameters for PORT peripheral ========== */</span>
<a name="l00131"></a>00131 <span class="preprocessor">#define PORT_BITS                   84       // Number of PORT pins</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#define PORT_DIR_DEFAULT_VAL        { 0x00000000, 0x00000000, 0x00000000 } // Default value for DIR of all pins</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define PORT_DIR_IMPLEMENTED        { 0xDBFFFFFF, 0xC0C3FFFF, 0x000FFFFF } // Implementation mask for DIR of all pins</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define PORT_DRVSTR                 1        // DRVSTR supported</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define PORT_DRVSTR_DEFAULT_VAL     { 0xD8FFFFFF, 0xC0C3FFFF, 0x000FFFFF } // Default value for DRVSTR of all pins</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define PORT_DRVSTR_IMPLEMENTED     { 0xD8FFFFFF, 0xC0C3FFFF, 0x000FFFFF } // Implementation mask for DRVSTR of all pins</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#define PORT_EVENT_IMPLEMENTED      { 0x00000000, 0x00000000, 0x00000000 }</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define PORT_INEN_DEFAULT_VAL       { 0x00000000, 0x00000000, 0x00000000 } // Default value for INEN of all pins</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define PORT_INEN_IMPLEMENTED       { 0xD8FFFFFF, 0xC0C3FFFF, 0x000FFFFF } // Implementation mask for INEN of all pins</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define PORT_ODRAIN                 0        // ODRAIN supported</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define PORT_ODRAIN_DEFAULT_VAL     { 0x00000000, 0x00000000, 0x00000000 } // Default value for ODRAIN of all pins</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#define PORT_ODRAIN_IMPLEMENTED     { 0x00000000, 0x00000000, 0x00000000 } // Implementation mask for ODRAIN of all pins</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#define PORT_OUT_DEFAULT_VAL        { 0x00000000, 0x00000000, 0x00000000 } // Default value for OUT of all pins</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define PORT_OUT_IMPLEMENTED        { 0xDBFFFFFF, 0xC0C3FFFF, 0x000FFFFF } // Implementation mask for OUT of all pins</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PIN_IMPLEMENTED        { 0xDBFFFFFF, 0xC0C3FFFF, 0x000FFFFF } // Implementation mask for all PORT pins</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUXBIT0_DEFAULT_VAL   { 0x00000000, 0x00000000, 0x00000000 } // Default value for PMUX[0] of all pins</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUXBIT0_IMPLEMENTED   { 0xDBFFFFFF, 0xC0C3FFFF, 0x000D0000 } // Implementation mask for PMUX[0] of all pins</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUXBIT1_DEFAULT_VAL   { 0x40000000, 0x00000000, 0x00000000 } // Default value for PMUX[1] of all pins</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUXBIT1_IMPLEMENTED   { 0xDBFFFFF3, 0xC0C3FF0F, 0x00000000 } // Implementation mask for PMUX[1] of all pins</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUXBIT2_DEFAULT_VAL   { 0x40000000, 0x00000000, 0x00000000 } // Default value for PMUX[2] of all pins</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUXBIT2_IMPLEMENTED   { 0xDBFFFFF3, 0xC0C3FF0F, 0x000D0000 } // Implementation mask for PMUX[2] of all pins</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUXBIT3_DEFAULT_VAL   { 0x00000000, 0x00000000, 0x00000000 } // Default value for PMUX[3] of all pins</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUXBIT3_IMPLEMENTED   { 0x00000000, 0x00000000, 0x00000000 } // Implementation mask for PMUX[3] of all pins</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUXEN_DEFAULT_VAL     { 0x64000000, 0x3F3C0000, 0x00000000 } // Default value for PMUXEN of all pins</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUXEN_IMPLEMENTED     { 0xDBFFFFFF, 0xC0C3FFFF, 0x000F7FFE } // Implementation mask for PMUXEN of all pins</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PULLEN_DEFAULT_VAL     { 0x00000000, 0x00000000, 0x00000000 } // Default value for PULLEN of all pins</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PULLEN_IMPLEMENTED     { 0xDBFFFFFF, 0xC0C3FFFF, 0x000FFFFF } // Implementation mask for PULLEN of all pins</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#define PORT_SLEWLIM                0        // SLEWLIM supported</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#define PORT_SLEWLIM_DEFAULT_VAL    { 0x00000000, 0x00000000, 0x00000000 } // Default value for SLEWLIM of all pins</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#define PORT_SLEWLIM_IMPLEMENTED    { 0x00000000, 0x00000000, 0x00000000 } // Implementation mask for SLEWLIM of all pins</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span>
<a name="l00162"></a>00162 <span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_PORT_INSTANCE_ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:06 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
