Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan 16 11:11:31 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file SP_OV_wrapper_timing_summary_routed.rpt -pb SP_OV_wrapper_timing_summary_routed.pb -rpx SP_OV_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SP_OV_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.794    -5386.604                   2869                18697        0.021        0.000                      0                18697       -2.070     -268.614                     145                  9738  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
SP_OV_i/DELAYTIMER_CLK/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_SP_OV_clk_wiz_0_1             {0.000 2.500}        5.000           200.000         
  clk_out2_SP_OV_clk_wiz_0_1             {0.000 4.000}        8.000           125.000         
  clkfbout_SP_OV_clk_wiz_0_1             {0.000 5.000}        10.000          100.000         
SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_SP_OV_clk_wiz_0_2_1           {0.000 0.625}        1.250           800.000         
  clk_out2_SP_OV_clk_wiz_0_2_1           {0.000 1.250}        2.500           400.000         
  clkfbout_SP_OV_clk_wiz_0_2_1           {0.000 5.000}        10.000          100.000         
SP_OV_i/REF_CLK/inst/clk_in1             {0.000 5.000}        10.000          100.000         
  clk_out1_SP_OV_clk_wiz_1_1_1           {0.000 1.087}        2.174           460.000         
  clkfbout_SP_OV_clk_wiz_1_1_1           {0.000 25.000}       50.000          20.000          
clk_fpga_0                               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SP_OV_i/DELAYTIMER_CLK/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_SP_OV_clk_wiz_0_1                                                                                                                                                               0.264        0.000                       0                    16  
  clk_out2_SP_OV_clk_wiz_0_1                  -0.531       -9.931                     32                  528        0.043        0.000                      0                  528        3.500        0.000                       0                   402  
  clkfbout_SP_OV_clk_wiz_0_1                                                                                                                                                               7.845        0.000                       0                     3  
SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_SP_OV_clk_wiz_0_2_1                                                                                                                                                            -0.905       -5.075                      11                    12  
  clk_out2_SP_OV_clk_wiz_0_2_1                -3.620     -800.052                    678                 1364        0.065        0.000                      0                 1364       -2.070     -261.930                     130                   654  
  clkfbout_SP_OV_clk_wiz_0_2_1                                                                                                                                                             7.845        0.000                       0                     3  
SP_OV_i/REF_CLK/inst/clk_in1                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_SP_OV_clk_wiz_1_1_1                -1.694     -485.879                    989                 1350        0.029        0.000                      0                 1350       -0.402       -1.608                       4                  1055  
  clkfbout_SP_OV_clk_wiz_1_1_1                                                                                                                                                            47.845        0.000                       0                     3  
clk_fpga_0                                     0.533        0.000                      0                14467        0.021        0.000                      0                14467        4.020        0.000                       0                  7587  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                    clk_out1_SP_OV_clk_wiz_0_1          0.712        0.000                      0                   60        0.207        0.000                      0                   60  
clk_out1_SP_OV_clk_wiz_1_1_1  clk_out2_SP_OV_clk_wiz_0_1         -4.014     -980.993                    272                  272        0.129        0.000                      0                  272  
clk_fpga_0                    clk_out2_SP_OV_clk_wiz_0_1         -2.852     -755.793                    396                  396        0.045        0.000                      0                  396  
clk_fpga_0                    clk_out2_SP_OV_clk_wiz_0_2_1       -5.794    -2026.452                    812                  812        0.268        0.000                      0                  812  
clk_out2_SP_OV_clk_wiz_0_1    clk_out1_SP_OV_clk_wiz_1_1_1       -4.029       -4.029                      1                    1        0.191        0.000                      0                    1  
clk_fpga_0                    clk_out1_SP_OV_clk_wiz_1_1_1       -4.588    -1660.981                    530                  530        0.021        0.000                      0                  530  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
  To Clock:  SP_OV_i/DELAYTIMER_CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/DELAYTIMER_CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_0_1
  To Clock:  clk_out1_SP_OV_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/util_idelay_ctrl_0/inst/dlyctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/util_idelay_ctrl_0/inst/dlyctrl_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y66     SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAYE2i_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y149    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAYE2o_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y84     SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2i_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y147    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y83     SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAYE2i_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y148    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAYE2o_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y98     SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2i_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y145    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2o_inst/C
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/util_idelay_ctrl_0/inst/dlyctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/util_idelay_ctrl_0/inst/dlyctrl_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SP_OV_clk_wiz_0_1
  To Clock:  clk_out2_SP_OV_clk_wiz_0_1

Setup :           32  Failing Endpoints,  Worst Slack       -0.531ns,  Total Violation       -9.931ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 3.016ns (36.687%)  route 5.205ns (63.313%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 9.535 - 8.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.712     1.712    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X60Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.419     2.131 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.798     3.929    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X48Y56         LUT1 (Prop_lut1_I0_O)        0.297     4.226 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.226    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.776 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.776    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.890    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.004    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.118    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.232    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.346    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.460    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.699 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.948     6.647    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_5
    SLICE_X49Y60         LUT4 (Prop_lut4_I3_O)        0.302     6.949 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.949    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.645     8.994    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I0_O)        0.124     9.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.814     9.933    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X58Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     9.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.535     9.535    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X58Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[12]/C
                         clock pessimism              0.104     9.639    
                         clock uncertainty           -0.068     9.571    
    SLICE_X58Y60         FDRE (Setup_fdre_C_CE)      -0.169     9.402    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[12]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 -0.531    

Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 3.016ns (36.687%)  route 5.205ns (63.313%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 9.535 - 8.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.712     1.712    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X60Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.419     2.131 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.798     3.929    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X48Y56         LUT1 (Prop_lut1_I0_O)        0.297     4.226 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.226    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.776 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.776    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.890    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.004    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.118    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.232    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.346    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.460    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.699 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.948     6.647    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_5
    SLICE_X49Y60         LUT4 (Prop_lut4_I3_O)        0.302     6.949 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.949    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.645     8.994    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I0_O)        0.124     9.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.814     9.933    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X58Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     9.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.535     9.535    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X58Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[18]/C
                         clock pessimism              0.104     9.639    
                         clock uncertainty           -0.068     9.571    
    SLICE_X58Y60         FDRE (Setup_fdre_C_CE)      -0.169     9.402    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[18]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 -0.531    

Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 3.016ns (36.687%)  route 5.205ns (63.313%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 9.535 - 8.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.712     1.712    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X60Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.419     2.131 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.798     3.929    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X48Y56         LUT1 (Prop_lut1_I0_O)        0.297     4.226 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.226    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.776 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.776    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.890    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.004    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.118    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.232    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.346    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.460    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.699 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.948     6.647    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_5
    SLICE_X49Y60         LUT4 (Prop_lut4_I3_O)        0.302     6.949 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.949    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.645     8.994    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I0_O)        0.124     9.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.814     9.933    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X58Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     9.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.535     9.535    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X58Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[21]/C
                         clock pessimism              0.104     9.639    
                         clock uncertainty           -0.068     9.571    
    SLICE_X58Y60         FDRE (Setup_fdre_C_CE)      -0.169     9.402    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[21]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 -0.531    

Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 3.016ns (36.687%)  route 5.205ns (63.313%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 9.535 - 8.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.712     1.712    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X60Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.419     2.131 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.798     3.929    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X48Y56         LUT1 (Prop_lut1_I0_O)        0.297     4.226 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.226    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.776 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.776    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.890    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.004    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.118    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.232    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.346    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.460    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.699 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.948     6.647    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_5
    SLICE_X49Y60         LUT4 (Prop_lut4_I3_O)        0.302     6.949 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.949    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.645     8.994    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I0_O)        0.124     9.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.814     9.933    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X58Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     9.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.535     9.535    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X58Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]/C
                         clock pessimism              0.104     9.639    
                         clock uncertainty           -0.068     9.571    
    SLICE_X58Y60         FDRE (Setup_fdre_C_CE)      -0.169     9.402    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 -0.531    

Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 3.016ns (36.687%)  route 5.205ns (63.313%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 9.535 - 8.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.712     1.712    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X60Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.419     2.131 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.798     3.929    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X48Y56         LUT1 (Prop_lut1_I0_O)        0.297     4.226 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.226    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.776 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.776    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.890    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.004    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.118    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.232    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.346    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.460    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.699 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.948     6.647    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_5
    SLICE_X49Y60         LUT4 (Prop_lut4_I3_O)        0.302     6.949 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.949    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.645     8.994    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I0_O)        0.124     9.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.814     9.933    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X58Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     9.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.535     9.535    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X58Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[23]/C
                         clock pessimism              0.104     9.639    
                         clock uncertainty           -0.068     9.571    
    SLICE_X58Y60         FDRE (Setup_fdre_C_CE)      -0.169     9.402    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[23]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 -0.531    

Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 3.016ns (36.687%)  route 5.205ns (63.313%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 9.535 - 8.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.712     1.712    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X60Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.419     2.131 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.798     3.929    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X48Y56         LUT1 (Prop_lut1_I0_O)        0.297     4.226 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.226    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.776 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.776    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.890    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.004    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.118    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.232    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.346    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.460    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.699 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.948     6.647    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_5
    SLICE_X49Y60         LUT4 (Prop_lut4_I3_O)        0.302     6.949 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.949    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.645     8.994    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I0_O)        0.124     9.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.814     9.933    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X58Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     9.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.535     9.535    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X58Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[24]/C
                         clock pessimism              0.104     9.639    
                         clock uncertainty           -0.068     9.571    
    SLICE_X58Y60         FDRE (Setup_fdre_C_CE)      -0.169     9.402    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[24]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 -0.531    

Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 3.016ns (36.687%)  route 5.205ns (63.313%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 9.535 - 8.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.712     1.712    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X60Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.419     2.131 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.798     3.929    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X48Y56         LUT1 (Prop_lut1_I0_O)        0.297     4.226 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.226    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.776 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.776    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.890    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.004    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.118    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.232    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.346    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.460    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.699 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.948     6.647    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_5
    SLICE_X49Y60         LUT4 (Prop_lut4_I3_O)        0.302     6.949 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.949    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.645     8.994    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I0_O)        0.124     9.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.814     9.933    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X58Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     9.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.535     9.535    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X58Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[25]/C
                         clock pessimism              0.104     9.639    
                         clock uncertainty           -0.068     9.571    
    SLICE_X58Y60         FDRE (Setup_fdre_C_CE)      -0.169     9.402    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[25]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 -0.531    

Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 3.016ns (36.687%)  route 5.205ns (63.313%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 9.535 - 8.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.712     1.712    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X60Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.419     2.131 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.798     3.929    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X48Y56         LUT1 (Prop_lut1_I0_O)        0.297     4.226 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.226    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.776 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.776    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.890    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.004    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.118    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.232    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.346    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.460    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.699 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.948     6.647    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_5
    SLICE_X49Y60         LUT4 (Prop_lut4_I3_O)        0.302     6.949 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.949    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.645     8.994    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I0_O)        0.124     9.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.814     9.933    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X58Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     9.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.535     9.535    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X58Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[31]/C
                         clock pessimism              0.104     9.639    
                         clock uncertainty           -0.068     9.571    
    SLICE_X58Y60         FDRE (Setup_fdre_C_CE)      -0.169     9.402    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[31]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 -0.531    

Slack (VIOLATED) :        -0.261ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.954ns  (logic 3.016ns (37.916%)  route 4.938ns (62.084%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 9.539 - 8.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.712     1.712    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X60Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.419     2.131 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.798     3.929    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X48Y56         LUT1 (Prop_lut1_I0_O)        0.297     4.226 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.226    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.776 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.776    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.890    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.004    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.118    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.232    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.346    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.460    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.699 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.948     6.647    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_5
    SLICE_X49Y60         LUT4 (Prop_lut4_I3_O)        0.302     6.949 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.949    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.645     8.994    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I0_O)        0.124     9.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.548     9.666    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X60Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     9.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.539     9.539    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X60Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/C
                         clock pessimism              0.139     9.678    
                         clock uncertainty           -0.068     9.610    
    SLICE_X60Y58         FDRE (Setup_fdre_C_CE)      -0.205     9.405    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]
  -------------------------------------------------------------------
                         required time                          9.405    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                 -0.261    

Slack (VIOLATED) :        -0.261ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.954ns  (logic 3.016ns (37.916%)  route 4.938ns (62.084%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 9.539 - 8.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.712     1.712    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X60Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.419     2.131 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.798     3.929    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X48Y56         LUT1 (Prop_lut1_I0_O)        0.297     4.226 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.226    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.776 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.776    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.890    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.004    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.118    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.232    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.346    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.460    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.699 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.948     6.647    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_5
    SLICE_X49Y60         LUT4 (Prop_lut4_I3_O)        0.302     6.949 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.949    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.645     8.994    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I0_O)        0.124     9.118 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.548     9.666    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X60Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     9.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.539     9.539    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X60Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[14]/C
                         clock pessimism              0.139     9.678    
                         clock uncertainty           -0.068     9.610    
    SLICE_X60Y58         FDRE (Setup_fdre_C_CE)      -0.205     9.405    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                          9.405    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                 -0.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.141ns (13.211%)  route 0.926ns (86.789%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.551     0.551    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y57         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDSE (Prop_fdse_C_Q)         0.141     0.692 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.926     1.618    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X57Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.111     1.111    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y58         LUT2 (Prop_lut2_I1_O)        0.056     1.167 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.426     1.593    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.000     1.593    
    SLICE_X57Y51         FDRE (Hold_fdre_C_R)        -0.018     1.575    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.141ns (13.211%)  route 0.926ns (86.789%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.551     0.551    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y57         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDSE (Prop_fdse_C_Q)         0.141     0.692 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.926     1.618    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X57Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.111     1.111    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y58         LUT2 (Prop_lut2_I1_O)        0.056     1.167 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.426     1.593    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.000     1.593    
    SLICE_X57Y51         FDRE (Hold_fdre_C_R)        -0.018     1.575    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.141ns (13.211%)  route 0.926ns (86.789%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.551     0.551    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y57         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDSE (Prop_fdse_C_Q)         0.141     0.692 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.926     1.618    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X57Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.111     1.111    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y58         LUT2 (Prop_lut2_I1_O)        0.056     1.167 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.426     1.593    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.000     1.593    
    SLICE_X57Y51         FDRE (Hold_fdre_C_R)        -0.018     1.575    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.141ns (13.211%)  route 0.926ns (86.789%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.551     0.551    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y57         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDSE (Prop_fdse_C_Q)         0.141     0.692 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.926     1.618    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X57Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.111     1.111    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y58         LUT2 (Prop_lut2_I1_O)        0.056     1.167 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.426     1.593    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.000     1.593    
    SLICE_X57Y51         FDRE (Hold_fdre_C_R)        -0.018     1.575    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.141ns (13.253%)  route 0.923ns (86.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.551     0.551    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y57         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDSE (Prop_fdse_C_Q)         0.141     0.692 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.923     1.615    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X57Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.111     1.111    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y58         LUT2 (Prop_lut2_I1_O)        0.056     1.167 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.373     1.540    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.000     1.540    
    SLICE_X57Y52         FDRE (Hold_fdre_C_R)        -0.018     1.522    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.141ns (13.253%)  route 0.923ns (86.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.551     0.551    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y57         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDSE (Prop_fdse_C_Q)         0.141     0.692 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.923     1.615    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X57Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.111     1.111    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y58         LUT2 (Prop_lut2_I1_O)        0.056     1.167 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.373     1.540    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.000     1.540    
    SLICE_X57Y52         FDRE (Hold_fdre_C_R)        -0.018     1.522    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.141ns (13.253%)  route 0.923ns (86.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.551     0.551    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y57         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDSE (Prop_fdse_C_Q)         0.141     0.692 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.923     1.615    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X57Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.111     1.111    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y58         LUT2 (Prop_lut2_I1_O)        0.056     1.167 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.373     1.540    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.000     1.540    
    SLICE_X57Y52         FDRE (Hold_fdre_C_R)        -0.018     1.522    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.141ns (13.253%)  route 0.923ns (86.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.551     0.551    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y57         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDSE (Prop_fdse_C_Q)         0.141     0.692 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.923     1.615    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X57Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.111     1.111    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y58         LUT2 (Prop_lut2_I1_O)        0.056     1.167 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.373     1.540    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.000     1.540    
    SLICE_X57Y52         FDRE (Hold_fdre_C_R)        -0.018     1.522    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.141ns (13.395%)  route 0.912ns (86.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.551     0.551    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y57         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDSE (Prop_fdse_C_Q)         0.141     0.692 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.912     1.603    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X57Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.111     1.111    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y58         LUT2 (Prop_lut2_I1_O)        0.056     1.167 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.359     1.526    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                         clock pessimism              0.000     1.526    
    SLICE_X57Y57         FDRE (Hold_fdre_C_R)        -0.018     1.508    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.141ns (13.395%)  route 0.912ns (86.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.551     0.551    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y57         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDSE (Prop_fdse_C_Q)         0.141     0.692 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.912     1.603    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X57Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.111     1.111    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y58         LUT2 (Prop_lut2_I1_O)        0.056     1.167 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.359     1.526    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
                         clock pessimism              0.000     1.526    
    SLICE_X57Y57         FDRE (Hold_fdre_C_R)        -0.018     1.508    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SP_OV_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y20      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X3Y19      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X3Y22      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X3Y18      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X64Y55     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X64Y55     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X64Y55     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X64Y56     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y59     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y59     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y59     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y59     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y60     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y60     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y60     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y60     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X59Y55     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X59Y56     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y55     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y55     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y55     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y56     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y56     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y56     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y56     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y56     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y56     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y56     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_0_1
  To Clock:  clkfbout_SP_OV_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   SP_OV_i/DELAYTIMER_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
  To Clock:  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_0_2_1
  To Clock:  clk_out1_SP_OV_clk_wiz_0_2_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           11  Failing Endpoints,  Worst Slack       -0.905ns,  Total Violation       -5.075ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_0_2_1
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.250       -0.905     BUFGCTRL_X0Y2    SP_OV_i/DESERIALIZER_CLOCK/inst/clkout1_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y149    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_0/U0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.250       -0.417     ILOGIC_X1Y149    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_0/U0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y147    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.250       -0.417     ILOGIC_X1Y147    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y148    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.250       -0.417     ILOGIC_X1Y148    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y145    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.250       -0.417     ILOGIC_X1Y145    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.250       -0.417     ILOGIC_X1Y146    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_4/U0/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.250       212.110    MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SP_OV_clk_wiz_0_2_1
  To Clock:  clk_out2_SP_OV_clk_wiz_0_2_1

Setup :          678  Failing Endpoints,  Worst Slack       -3.620ns,  Total Violation     -800.052ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :          130  Failing Endpoints,  Worst Slack       -2.070ns,  Total Violation     -261.930ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.620ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.653ns (20.741%)  route 2.495ns (79.259%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         2.062     2.065    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/MCLK
    ILOGIC_X1Y147        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     2.718 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/Q3
                         net (fo=3, routed)           2.495     5.213    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/T1[1]
    SLICE_X105Y83        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y83        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[1]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.066     1.655    
    SLICE_X105Y83        FDSE (Setup_fdse_C_D)       -0.062     1.593    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.593    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                 -3.620    

Slack (VIOLATED) :        -3.612ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.653ns (20.699%)  route 2.502ns (79.301%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         2.062     2.065    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/MCLK
    ILOGIC_X1Y147        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     2.718 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/Q2
                         net (fo=3, routed)           2.502     5.220    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/T1[2]
    SLICE_X105Y83        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y83        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[2]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.066     1.655    
    SLICE_X105Y83        FDSE (Setup_fdse_C_D)       -0.047     1.608    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.608    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                 -3.612    

Slack (VIOLATED) :        -3.565ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.653ns (21.113%)  route 2.440ns (78.888%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         2.062     2.065    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/MCLK
    ILOGIC_X1Y147        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     2.718 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/Q1
                         net (fo=3, routed)           2.440     5.158    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/T1[3]
    SLICE_X105Y86        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y86        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[3]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.066     1.655    
    SLICE_X105Y86        FDSE (Setup_fdse_C_D)       -0.062     1.593    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.593    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                 -3.565    

Slack (VIOLATED) :        -3.557ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.653ns (21.035%)  route 2.451ns (78.965%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         2.062     2.065    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/MCLK
    ILOGIC_X1Y148        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     2.718 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/Q4
                         net (fo=2, routed)           2.451     5.169    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/T2[0]
    SLICE_X105Y86        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y86        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[0]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.066     1.655    
    SLICE_X105Y86        FDSE (Setup_fdse_C_D)       -0.043     1.612    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[0]
  -------------------------------------------------------------------
                         required time                          1.612    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                 -3.557    

Slack (VIOLATED) :        -3.538ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.653ns (21.144%)  route 2.435ns (78.856%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         2.062     2.065    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/MCLK
    ILOGIC_X1Y147        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     2.718 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/Q4
                         net (fo=3, routed)           2.435     5.153    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/T1[0]
    SLICE_X105Y86        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y86        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[0]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.066     1.655    
    SLICE_X105Y86        FDSE (Setup_fdse_C_D)       -0.040     1.615    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[0]
  -------------------------------------------------------------------
                         required time                          1.615    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                 -3.538    

Slack (VIOLATED) :        -3.429ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.653ns (22.331%)  route 2.271ns (77.669%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         2.062     2.065    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/MCLK
    ILOGIC_X1Y148        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     2.718 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/Q2
                         net (fo=2, routed)           2.271     4.989    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/T2[2]
    SLICE_X106Y89        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X106Y89        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[2]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.066     1.655    
    SLICE_X106Y89        FDSE (Setup_fdse_C_D)       -0.095     1.560    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.560    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 -3.429    

Slack (VIOLATED) :        -3.346ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.653ns (22.722%)  route 2.221ns (77.278%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         2.062     2.065    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/MCLK
    ILOGIC_X1Y148        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     2.718 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/Q3
                         net (fo=2, routed)           2.221     4.939    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/T2[1]
    SLICE_X106Y89        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X106Y89        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[1]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.066     1.655    
    SLICE_X106Y89        FDSE (Setup_fdse_C_D)       -0.062     1.593    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.593    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                 -3.346    

Slack (VIOLATED) :        -3.169ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.653ns (24.080%)  route 2.059ns (75.920%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         2.062     2.065    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/MCLK
    ILOGIC_X1Y148        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     2.718 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/Q1
                         net (fo=2, routed)           2.059     4.777    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/T2[3]
    SLICE_X106Y89        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X106Y89        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[3]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.066     1.655    
    SLICE_X106Y89        FDSE (Setup_fdse_C_D)       -0.047     1.608    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[3]
  -------------------------------------------------------------------
                         required time                          1.608    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                 -3.169    

Slack (VIOLATED) :        -3.009ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 1.214ns (22.432%)  route 4.198ns (77.568%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000    -0.953    
                         net (fo=1, routed)           0.000    -0.953    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    -0.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000    -0.953    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y86        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y86        FDSE (Prop_fdse_C_Q)         0.419    -0.534 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[0]/Q
                         net (fo=9, routed)           0.851     0.317    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg_n_0_[0]
    SLICE_X105Y84        LUT5 (Prop_lut5_I0_O)        0.299     0.616 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_9/O
                         net (fo=13, routed)          1.045     1.661    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_9_n_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I4_O)        0.124     1.785 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.640     2.424    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X103Y86        LUT6 (Prop_lut6_I0_O)        0.124     2.548 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.592     3.140    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X105Y86        LUT6 (Prop_lut6_I2_O)        0.124     3.264 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.425     3.689    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     3.813 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.645     4.459    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X105Y90        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y90        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[10]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.066     1.655    
    SLICE_X105Y90        FDRE (Setup_fdre_C_CE)      -0.205     1.450    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[10]
  -------------------------------------------------------------------
                         required time                          1.450    
                         arrival time                          -4.459    
  -------------------------------------------------------------------
                         slack                                 -3.009    

Slack (VIOLATED) :        -3.009ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 1.214ns (22.432%)  route 4.198ns (77.568%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.762     1.762    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000    -0.953    
                         net (fo=1, routed)           0.000    -0.953    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000    -0.953 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000    -0.953    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y86        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y86        FDSE (Prop_fdse_C_Q)         0.419    -0.534 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg[0]/Q
                         net (fo=9, routed)           0.851     0.317    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT1_reg_n_0_[0]
    SLICE_X105Y84        LUT5 (Prop_lut5_I0_O)        0.299     0.616 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_9/O
                         net (fo=13, routed)          1.045     1.661    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_9_n_0
    SLICE_X103Y85        LUT6 (Prop_lut6_I4_O)        0.124     1.785 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.640     2.424    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X103Y86        LUT6 (Prop_lut6_I0_O)        0.124     2.548 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.592     3.140    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X105Y86        LUT6 (Prop_lut6_I2_O)        0.124     3.264 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.425     3.689    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     3.813 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.645     4.459    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X105Y90        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y90        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[18]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.066     1.655    
    SLICE_X105Y90        FDRE (Setup_fdre_C_CE)      -0.205     1.450    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[18]
  -------------------------------------------------------------------
                         required time                          1.450    
                         arrival time                          -4.459    
  -------------------------------------------------------------------
                         slack                                 -3.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.162%)  route 0.178ns (55.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.692     0.694    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X97Y100        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDRE (Prop_fdre_C_Q)         0.141     0.835 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[2]/Q
                         net (fo=1, routed)           0.178     1.013    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1[2]
    SLICE_X99Y99         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.881     0.883    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X99Y99         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[2]/C
                         clock pessimism             -0.005     0.878    
    SLICE_X99Y99         FDRE (Hold_fdre_C_D)         0.070     0.948    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.324%)  route 0.200ns (58.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.691     0.693    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X93Y100        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y100        FDRE (Prop_fdre_C_Q)         0.141     0.834 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT2_reg[5]/Q
                         net (fo=1, routed)           0.200     1.034    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT2[5]
    SLICE_X93Y99         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.879     0.881    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X93Y99         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[5]/C
                         clock pessimism             -0.005     0.876    
    SLICE_X93Y99         FDRE (Hold_fdre_C_D)         0.070     0.946    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.692     0.694    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X95Y102        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y102        FDRE (Prop_fdre_C_Q)         0.141     0.835 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.067     0.902    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/ctr_val[10]
    SLICE_X94Y102        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.966     0.968    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X94Y102        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[10]/C
                         clock pessimism             -0.261     0.707    
    SLICE_X94Y102        FDRE (Hold_fdre_C_D)         0.075     0.782    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.484%)  route 0.231ns (58.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.691     0.693    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y101        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDRE (Prop_fdre_C_Q)         0.164     0.857 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT3_reg[0]/Q
                         net (fo=1, routed)           0.231     1.088    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT3[0]
    SLICE_X90Y99         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.879     0.881    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y99         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[0]/C
                         clock pessimism             -0.005     0.876    
    SLICE_X90Y99         FDRE (Hold_fdre_C_D)         0.075     0.951    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.852%)  route 0.228ns (58.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.692     0.694    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X94Y100        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y100        FDRE (Prop_fdre_C_Q)         0.164     0.858 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[3]/Q
                         net (fo=6, routed)           0.228     1.086    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr[3]
    SLICE_X93Y98         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.879     0.881    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X93Y98         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[3]/C
                         clock pessimism             -0.005     0.876    
    SLICE_X93Y98         FDRE (Hold_fdre_C_D)         0.072     0.948    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.173%)  route 0.234ns (58.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.691     0.693    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y101        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDRE (Prop_fdre_C_Q)         0.164     0.857 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT3_reg[14]/Q
                         net (fo=1, routed)           0.234     1.091    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT3[14]
    SLICE_X90Y99         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.879     0.881    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y99         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[14]/C
                         clock pessimism             -0.005     0.876    
    SLICE_X90Y99         FDRE (Hold_fdre_C_D)         0.076     0.952    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.194%)  route 0.195ns (56.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.692     0.694    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X94Y101        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y101        FDRE (Prop_fdre_C_Q)         0.148     0.842 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr_reg[4]/Q
                         net (fo=6, routed)           0.195     1.037    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/uctr[4]
    SLICE_X95Y97         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.880     0.882    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X95Y97         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT2_reg[4]/C
                         clock pessimism             -0.005     0.877    
    SLICE_X95Y97         FDRE (Hold_fdre_C_D)         0.017     0.894    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.162%)  route 0.091ns (32.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.692     0.694    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X99Y103        FDSE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y103        FDSE (Prop_fdse_C_Q)         0.141     0.835 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr2_reg[1]/Q
                         net (fo=4, routed)           0.091     0.926    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/p_1_in39_in
    SLICE_X98Y103        LUT5 (Prop_lut5_I1_O)        0.045     0.971 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.971    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD2[1]_i_1_n_0
    SLICE_X98Y103        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.966     0.968    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X98Y103        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD2_reg[1]/C
                         clock pessimism             -0.261     0.707    
    SLICE_X98Y103        FDRE (Hold_fdre_C_D)         0.121     0.828    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.456%)  route 0.178ns (54.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.691     0.693    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y101        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDRE (Prop_fdre_C_Q)         0.148     0.841 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT3_reg[2]/Q
                         net (fo=1, routed)           0.178     1.019    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pT3[2]
    SLICE_X90Y99         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.879     0.881    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y99         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[2]/C
                         clock pessimism             -0.005     0.876    
    SLICE_X90Y99         FDRE (Hold_fdre_C_D)        -0.001     0.875    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.680%)  route 0.093ns (33.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.580     0.580    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.692     0.694    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X99Y103        FDSE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y103        FDSE (Prop_fdse_C_Q)         0.141     0.835 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pddr2_reg[1]/Q
                         net (fo=4, routed)           0.093     0.928    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/p_1_in39_in
    SLICE_X98Y103        LUT6 (Prop_lut6_I1_O)        0.045     0.973 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.973    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD2[0]_i_1_n_0
    SLICE_X98Y103        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.966     0.968    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X98Y103        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD2_reg[0]/C
                         clock pessimism             -0.261     0.707    
    SLICE_X98Y103        FDRE (Hold_fdre_C_D)         0.120     0.827    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SP_OV_clk_wiz_0_2_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y0    SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         2.500       0.833      ILOGIC_X1Y149    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_0/U0/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         2.500       0.833      ILOGIC_X1Y147    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         2.500       0.833      ILOGIC_X1Y148    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         2.500       0.833      ILOGIC_X1Y145    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         2.500       0.833      ILOGIC_X1Y146    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_4/U0/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X97Y69     SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/CTIME_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X96Y70     SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/CTIME_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X96Y70     SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/CTIME_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         -1.570      -2.070     SLICE_X106Y90    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_armed_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         -1.570      -2.070     SLICE_X107Y89    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         -1.570      -2.070     SLICE_X107Y89    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         -1.570      -2.070     SLICE_X107Y89    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         -1.570      -2.070     SLICE_X107Y89    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         -1.570      -2.070     SLICE_X107Y89    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         -1.570      -2.070     SLICE_X107Y89    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         -1.570      -2.070     SLICE_X106Y89    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         -1.570      -2.070     SLICE_X106Y89    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         -1.570      -2.070     SLICE_X106Y89    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X97Y69     SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/CTIME_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X97Y71     SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/CTIME_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X97Y69     SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/CTIME_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X97Y69     SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/CTIME_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X97Y69     SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/CTIME_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X97Y69     SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/CTIME_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X97Y69     SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/CTIME_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X97Y69     SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/CTIME_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X98Y72     SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/D0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X98Y72     SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/D0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_0_2_1
  To Clock:  clkfbout_SP_OV_clk_wiz_0_2_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_0_2_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    SP_OV_i/DESERIALIZER_CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SP_OV_i/REF_CLK/inst/clk_in1
  To Clock:  SP_OV_i/REF_CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP_OV_i/REF_CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/REF_CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :          989  Failing Endpoints,  Worst Slack       -1.694ns,  Total Violation     -485.879ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            4  Failing Endpoints,  Worst Slack       -0.402ns,  Total Violation       -1.608ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.694ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 1.447ns (38.025%)  route 2.358ns (61.975%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 3.718 - 2.174 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.642     1.645    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y94         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     2.101 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=3, routed)           1.520     3.621    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/qctr1[6]
    SLICE_X52Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.745 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_34/O
                         net (fo=1, routed)           0.000     3.745    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_34_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.146 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.146    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_21_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.260 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.260    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.374 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.374    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.488 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.838     5.326    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2_n_0
    SLICE_X57Y98         LUT2 (Prop_lut2_I0_O)        0.124     5.450 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1/O
                         net (fo=1, routed)           0.000     5.450    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1_n_0
    SLICE_X57Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.541     3.718    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X57Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/C
                         clock pessimism              0.114     3.832    
                         clock uncertainty           -0.105     3.727    
    SLICE_X57Y98         FDRE (Setup_fdre_C_D)        0.029     3.756    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]
  -------------------------------------------------------------------
                         required time                          3.756    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                 -1.694    

Slack (VIOLATED) :        -1.631ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/disabled_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 1.316ns (38.376%)  route 2.113ns (61.624%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.848     1.851    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     2.369 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/Q
                         net (fo=3, routed)           1.183     3.552    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/uQ[27]
    SLICE_X37Y98         LUT4 (Prop_lut4_I2_O)        0.124     3.676 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     3.676    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry__2_i_7__0_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.226 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry__2/CO[3]
                         net (fo=3, routed)           0.931     5.156    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN17_in
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.124     5.280 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/disabled_i_1__0/O
                         net (fo=1, routed)           0.000     5.280    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/disabled_i_1__0_n_0
    SLICE_X38Y97         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/disabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.483     3.660    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/clk
    SLICE_X38Y97         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/disabled_reg/C
                         clock pessimism              0.014     3.674    
                         clock uncertainty           -0.105     3.569    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.081     3.650    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/disabled_reg
  -------------------------------------------------------------------
                         required time                          3.650    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                 -1.631    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/rstc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 1.585ns (42.795%)  route 2.119ns (57.205%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 3.834 - 2.174 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.655     1.658    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X44Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     2.077 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=3, routed)           1.303     3.380    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/uQ[6]
    SLICE_X45Y99         LUT4 (Prop_lut4_I0_O)        0.299     3.679 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry_i_5/O
                         net (fo=1, routed)           0.000     3.679    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry_i_5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.080 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry/CO[3]
                         net (fo=1, routed)           0.001     4.080    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.194 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.194    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__0_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.308 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.308    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__1_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.422 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__2/CO[3]
                         net (fo=3, routed)           0.815     5.238    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN17_in
    SLICE_X43Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.362 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/rstc_i_1/O
                         net (fo=1, routed)           0.000     5.362    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/rstc_i_1_n_0
    SLICE_X43Y102        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/rstc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.657     3.834    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/clk
    SLICE_X43Y102        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/rstc_reg/C
                         clock pessimism              0.014     3.848    
                         clock uncertainty           -0.105     3.743    
    SLICE_X43Y102        FDRE (Setup_fdre_C_D)        0.031     3.774    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/rstc_reg
  -------------------------------------------------------------------
                         required time                          3.774    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.579ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.774ns (48.053%)  route 1.918ns (51.947%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 3.834 - 2.174 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.656     1.659    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X38Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.478     2.137 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.844     2.981    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/uQ[1]
    SLICE_X39Y101        LUT4 (Prop_lut4_I2_O)        0.298     3.279 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry_i_8__1/O
                         net (fo=1, routed)           0.000     3.279    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry_i_8__1_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.811 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.811    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.925 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.925    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__0_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.039 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.039    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__1_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.153 f  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__2/CO[3]
                         net (fo=3, routed)           1.074     5.227    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN17_in
    SLICE_X40Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.351 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN_i_1__1/O
                         net (fo=1, routed)           0.000     5.351    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN_i_1__1_n_0
    SLICE_X40Y102        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.657     3.834    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X40Y102        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN_reg/C
                         clock pessimism              0.014     3.848    
                         clock uncertainty           -0.105     3.743    
    SLICE_X40Y102        FDRE (Setup_fdre_C_D)        0.029     3.772    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN_reg
  -------------------------------------------------------------------
                         required time                          3.772    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                 -1.579    

Slack (VIOLATED) :        -1.566ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/disabled_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.774ns (48.199%)  route 1.907ns (51.801%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 3.834 - 2.174 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.656     1.659    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X38Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.478     2.137 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.844     2.981    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/uQ[1]
    SLICE_X39Y101        LUT4 (Prop_lut4_I2_O)        0.298     3.279 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry_i_8__1/O
                         net (fo=1, routed)           0.000     3.279    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry_i_8__1_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.811 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.811    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.925 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.925    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__0_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.039 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.039    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__1_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.153 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__2/CO[3]
                         net (fo=3, routed)           1.062     5.216    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN17_in
    SLICE_X40Y102        LUT6 (Prop_lut6_I3_O)        0.124     5.340 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/disabled_i_1__1/O
                         net (fo=1, routed)           0.000     5.340    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/disabled_i_1__1_n_0
    SLICE_X40Y102        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/disabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.657     3.834    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X40Y102        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/disabled_reg/C
                         clock pessimism              0.014     3.848    
                         clock uncertainty           -0.105     3.743    
    SLICE_X40Y102        FDRE (Setup_fdre_C_D)        0.031     3.774    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/disabled_reg
  -------------------------------------------------------------------
                         required time                          3.774    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                 -1.566    

Slack (VIOLATED) :        -1.547ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 1.509ns (41.251%)  route 2.149ns (58.749%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 3.891 - 2.174 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.715     1.718    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X54Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     2.236 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=3, routed)           1.417     3.653    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/qctr3[7]
    SLICE_X55Y100        LUT4 (Prop_lut4_I2_O)        0.124     3.777 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_34/O
                         net (fo=1, routed)           0.000     3.777    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_34_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.178 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.178    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_21_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.292 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.292    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_12_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.406 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.406    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_3_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.520 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.732     5.252    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts0
    SLICE_X56Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.376 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_1/O
                         net (fo=1, routed)           0.000     5.376    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_1_n_0
    SLICE_X56Y103        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.714     3.891    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X56Y103        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/C
                         clock pessimism              0.014     3.905    
                         clock uncertainty           -0.105     3.800    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)        0.029     3.829    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]
  -------------------------------------------------------------------
                         required time                          3.829    
                         arrival time                          -5.376    
  -------------------------------------------------------------------
                         slack                                 -1.547    

Slack (VIOLATED) :        -1.479ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/has_aresetn.sclr_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.456ns (14.839%)  route 2.617ns (85.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 3.831 - 2.174 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.832     1.835    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X45Y121        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/has_aresetn.sclr_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.456     2.291 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/has_aresetn.sclr_i_reg/Q
                         net (fo=50, routed)          2.617     4.908    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/sclr_i
    SLICE_X43Y110        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.654     3.831    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X43Y110        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.132     3.963    
                         clock uncertainty           -0.105     3.858    
    SLICE_X43Y110        FDRE (Setup_fdre_C_R)       -0.429     3.429    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.429    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                 -1.479    

Slack (VIOLATED) :        -1.479ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/has_aresetn.sclr_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.456ns (14.839%)  route 2.617ns (85.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 3.831 - 2.174 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.832     1.835    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X45Y121        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/has_aresetn.sclr_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.456     2.291 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/has_aresetn.sclr_i_reg/Q
                         net (fo=50, routed)          2.617     4.908    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/sclr_i
    SLICE_X43Y110        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.654     3.831    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X43Y110        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.132     3.963    
                         clock uncertainty           -0.105     3.858    
    SLICE_X43Y110        FDRE (Setup_fdre_C_R)       -0.429     3.429    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.429    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                 -1.479    

Slack (VIOLATED) :        -1.479ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/has_aresetn.sclr_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.456ns (14.839%)  route 2.617ns (85.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 3.831 - 2.174 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.832     1.835    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X45Y121        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/has_aresetn.sclr_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.456     2.291 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/has_aresetn.sclr_i_reg/Q
                         net (fo=50, routed)          2.617     4.908    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/sclr_i
    SLICE_X43Y110        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.654     3.831    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X43Y110        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.132     3.963    
                         clock uncertainty           -0.105     3.858    
    SLICE_X43Y110        FDRE (Setup_fdre_C_R)       -0.429     3.429    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          3.429    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                 -1.479    

Slack (VIOLATED) :        -1.479ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/has_aresetn.sclr_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.456ns (14.839%)  route 2.617ns (85.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 3.831 - 2.174 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.832     1.835    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X45Y121        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/has_aresetn.sclr_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.456     2.291 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/has_aresetn.sclr_i_reg/Q
                         net (fo=50, routed)          2.617     4.908    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/sclr_i
    SLICE_X43Y110        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.654     3.831    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X43Y110        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.132     3.963    
                         clock uncertainty           -0.105     3.858    
    SLICE_X43Y110        FDRE (Setup_fdre_C_R)       -0.429     3.429    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          3.429    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                 -1.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.579     0.581    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X54Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     0.745 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=3, routed)           0.127     0.871    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.027 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.028    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.094 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.094    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[14]
    SLICE_X54Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.934     0.936    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X54Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism             -0.005     0.931    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.065    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.579     0.581    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X54Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     0.745 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=3, routed)           0.127     0.871    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.027 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.028    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.117 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.117    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[13]
    SLICE_X54Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.934     0.936    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X54Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                         clock pessimism             -0.005     0.931    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.065    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.392ns (77.018%)  route 0.117ns (22.982%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.558     0.560    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=3, routed)           0.116     0.817    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[12]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.014 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.015    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.069 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.069    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[16]
    SLICE_X49Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.913     0.915    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.015    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.579     0.581    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X54Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     0.745 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=3, routed)           0.127     0.871    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.027 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.028    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.119 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.119    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[15]
    SLICE_X54Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.934     0.936    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X54Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism             -0.005     0.931    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.065    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.555     0.557    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/Q
                         net (fo=3, routed)           0.117     0.815    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[24]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.012 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.013    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.067 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.067    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[28]
    SLICE_X53Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.909     0.911    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.011    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.579     0.581    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X54Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     0.745 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=3, routed)           0.127     0.871    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.027 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.028    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.068 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.068    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.121 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.121    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[16]
    SLICE_X54Y101        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.934     0.936    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X54Y101        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                         clock pessimism             -0.005     0.931    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     1.065    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.559     0.561    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/Q
                         net (fo=3, routed)           0.127     0.851    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[18]
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.007 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.007    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.047 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.048    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.101 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.101    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[24]
    SLICE_X36Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.913     0.915    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.134     1.044    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.403ns (77.505%)  route 0.117ns (22.495%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.558     0.560    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=3, routed)           0.116     0.817    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[12]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.014 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.015    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.080 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.080    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[18]
    SLICE_X49Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.913     0.915    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.015    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.555     0.557    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/Q
                         net (fo=3, routed)           0.117     0.815    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[24]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.012 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.013    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.078 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.078    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[30]
    SLICE_X53Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.909     0.911    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.011    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.579     0.581    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X54Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     0.745 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=3, routed)           0.127     0.871    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.027 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.028    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.068 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.068    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.134 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.134    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[18]
    SLICE_X54Y101        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.934     0.936    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X54Y101        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                         clock pessimism             -0.005     0.931    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     1.065    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X2Y44     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X3Y34     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X3Y35     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X3Y30     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y1    SP_OV_i/REF_CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X44Y100    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X44Y100    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X44Y100    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X44Y101    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y103    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y103    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y103    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y103    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y104    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y104    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y104    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y104    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y105    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y105    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X60Y104    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X63Y105    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X60Y104    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X60Y105    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X60Y105    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X63Y105    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X60Y105    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X60Y106    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X60Y106    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X60Y106    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_1_1_1
  To Clock:  clkfbout_SP_OV_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    SP_OV_i/REF_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 1.450ns (15.466%)  route 7.925ns (84.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 13.031 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=30, routed)          7.925    12.406    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_wdata[17]
    SLICE_X107Y113       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.852    13.031    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y113       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                         clock pessimism              0.129    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X107Y113       FDRE (Setup_fdre_C_D)       -0.067    12.939    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 1.450ns (15.646%)  route 7.817ns (84.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 13.031 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=30, routed)          7.817    12.298    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_wdata[16]
    SLICE_X109Y114       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.852    13.031    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X109Y114       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                         clock pessimism              0.129    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X109Y114       FDRE (Setup_fdre_C_D)       -0.061    12.945    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                         -12.298    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 1.450ns (15.733%)  route 7.766ns (84.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 13.031 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=30, routed)          7.766    12.247    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_wdata[16]
    SLICE_X109Y113       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.852    13.031    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X109Y113       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
                         clock pessimism              0.129    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X109Y113       FDRE (Setup_fdre_C_D)       -0.092    12.914    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                         -12.247    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 1.450ns (15.700%)  route 7.786ns (84.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 13.031 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=30, routed)          7.786    12.266    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_wdata[17]
    SLICE_X107Y114       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.852    13.031    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y114       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                         clock pessimism              0.129    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X107Y114       FDRE (Setup_fdre_C_D)       -0.067    12.939    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 1.450ns (16.246%)  route 7.475ns (83.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=43, routed)          7.475    11.956    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/s_axi_wdata[2]
    SLICE_X105Y99        FDSE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.610    12.789    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y99        FDSE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/C
                         clock pessimism              0.129    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X105Y99        FDSE (Setup_fdse_C_D)       -0.081    12.683    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.gpio2_OE_reg[29]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.gpio_OE_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.072ns  (logic 1.450ns (15.984%)  route 7.622ns (84.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 12.897 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=37, routed)          7.622    12.102    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/s_axi_wdata[5]
    SLICE_X87Y110        FDSE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.gpio_OE_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.718    12.897    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X87Y110        FDSE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.gpio_OE_reg[26]/C
                         clock pessimism              0.129    13.026    
                         clock uncertainty           -0.154    12.872    
    SLICE_X87Y110        FDSE (Setup_fdse_C_D)       -0.043    12.829    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/gpio_core_1/Dual.gpio_OE_reg[26]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -12.102    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 1.450ns (15.817%)  route 7.717ns (84.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 13.031 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=37, routed)          7.717    12.198    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_wdata[6]
    SLICE_X109Y113       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.852    13.031    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X109Y113       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
                         clock pessimism              0.129    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X109Y113       FDRE (Setup_fdre_C_D)       -0.043    12.963    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                         -12.198    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio_OE_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 1.602ns (17.401%)  route 7.604ns (82.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns = ( 12.953 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=30, routed)          7.604    12.085    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[16]
    SLICE_X93Y115        LUT3 (Prop_lut3_I2_O)        0.152    12.237 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[15]_i_1/O
                         net (fo=1, routed)           0.000    12.237    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/D[16]
    SLICE_X93Y115        FDSE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio_OE_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.774    12.953    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/s_axi_aclk
    SLICE_X93Y115        FDSE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio_OE_reg[15]/C
                         clock pessimism              0.129    13.082    
                         clock uncertainty           -0.154    12.928    
    SLICE_X93Y115        FDSE (Setup_fdse_C_D)        0.075    13.003    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/gpio_core_1/Dual.gpio_OE_reg[15]
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 1.450ns (16.383%)  route 7.401ns (83.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=30, routed)          7.401    11.882    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_wdata[24]
    SLICE_X99Y90         FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.606    12.785    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y90         FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                         clock pessimism              0.129    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X99Y90         FDRE (Setup_fdre_C_D)       -0.067    12.693    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 1.450ns (16.432%)  route 7.374ns (83.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=30, routed)          7.374    11.855    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_wdata[24]
    SLICE_X101Y90        FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.606    12.785    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X101Y90        FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                         clock pessimism              0.129    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X101Y90        FDRE (Setup_fdre_C_D)       -0.093    12.667    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                  0.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.865%)  route 0.220ns (54.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.558     0.894    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y43         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/Q
                         net (fo=1, routed)           0.220     1.254    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/gpio_Data_In[27]
    SLICE_X50Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.299 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1[27]_i_1/O
                         net (fo=1, routed)           0.000     1.299    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1[27]_i_1_n_0
    SLICE_X50Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.821     1.187    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.121     1.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.440%)  route 0.199ns (58.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.551     0.887    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[27]/Q
                         net (fo=1, routed)           0.199     1.227    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[4]
    SLICE_X51Y85         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.815     1.181    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y85         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.059     1.205    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/ip2bus_data_i_D1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.282%)  route 0.218ns (60.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.552     0.888    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/s_axi_aclk
    SLICE_X51Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/ip2bus_data_i_D1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/ip2bus_data_i_D1_reg[11]/Q
                         net (fo=1, routed)           0.218     1.247    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[20]
    SLICE_X46Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.824     1.190    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.063     1.218    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.916%)  route 0.221ns (61.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.634     0.970    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y112        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.221     1.332    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/gpio_io_o[29]
    SLICE_X51Y110        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.904     1.270    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y110        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].reg1_reg[2]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X51Y110        FDRE (Hold_fdre_C_D)         0.070     1.301    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[24].reg1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/ip2bus_data_i_D1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.934%)  route 0.119ns (39.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.662     0.998    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[24].reg1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[24].reg1_reg[24]/Q
                         net (fo=1, routed)           0.119     1.258    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G1.READ_REG_GEN[24].reg1_reg
    SLICE_X60Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.303 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[24]_i_1/O
                         net (fo=1, routed)           0.000     1.303    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/ip2bus_data[24]
    SLICE_X60Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/ip2bus_data_i_D1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.849     1.215    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/s_axi_aclk
    SLICE_X60Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/ip2bus_data_i_D1_reg[24]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X60Y99         FDRE (Hold_fdre_C_D)         0.092     1.272    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/ip2bus_data_i_D1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.035%)  route 0.208ns (55.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.549     0.885    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/s_axi_aclk
    SLICE_X50Y87         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.208     1.257    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3]
    SLICE_X49Y88         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.822     1.188    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y88         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.070     1.223    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/ip2bus_data_i_D1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.555%)  route 0.225ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.636     0.972    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/s_axi_aclk
    SLICE_X48Y109        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/ip2bus_data_i_D1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/ip2bus_data_i_D1_reg[10]/Q
                         net (fo=1, routed)           0.225     1.338    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[21]
    SLICE_X52Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.905     1.271    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X52Y107        FDRE (Hold_fdre_C_D)         0.070     1.302    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/ip2bus_data_i_D1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.303%)  route 0.218ns (60.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.637     0.973    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/s_axi_aclk
    SLICE_X44Y108        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/ip2bus_data_i_D1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/ip2bus_data_i_D1_reg[12]/Q
                         net (fo=1, routed)           0.218     1.332    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[19]
    SLICE_X50Y106        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.906     1.272    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y106        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.063     1.296    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.067%)  route 0.208ns (55.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.548     0.884    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/s_axi_aclk
    SLICE_X50Y85         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.208     1.256    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X48Y88         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.822     1.188    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y88         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y88         FDRE (Hold_fdre_C_D)         0.066     1.219    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.790%)  route 0.175ns (54.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.553     0.889    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=3, routed)           0.175     1.212    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/gpio2_io_o[26]
    SLICE_X48Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.825     1.191    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].reg3_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.012     1.168    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].reg3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y100   SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y100   SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y98    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y98    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y98    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y98    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y103   SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y97    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y98    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y92    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y92    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAYE2o_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.456ns (18.624%)  route 1.992ns (81.376%))
  Logic Levels:           0  
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 6.862 - 5.000 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        2.051     3.345    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y112       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y112       FDRE (Prop_fdre_C_Q)         0.456     3.801 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           1.992     5.793    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/gpio_io_o[5]
    IDELAY_X1Y148        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAYE2o_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     6.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     2.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          1.862     6.862    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAY_RCLK
    IDELAY_X1Y148        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAYE2o_inst/C
                         clock pessimism              0.000     6.862    
                         clock uncertainty           -0.254     6.608    
    IDELAY_X1Y148        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102     6.506    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAYE2o_inst
  -------------------------------------------------------------------
                         required time                          6.506    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.419ns (19.084%)  route 1.777ns (80.916%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 6.862 - 5.000 ) 
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        2.050     3.344    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X109Y113       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.419     3.763 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=2, routed)           1.777     5.540    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/gpio_io_o[5]
    IDELAY_X1Y147        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     6.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     2.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          1.862     6.862    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAY_RCLK
    IDELAY_X1Y147        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst/C
                         clock pessimism              0.000     6.862    
                         clock uncertainty           -0.254     6.608    
    IDELAY_X1Y147        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.277     6.331    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst
  -------------------------------------------------------------------
                         required time                          6.331    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/IDELAYE2i_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.456ns (18.668%)  route 1.987ns (81.332%))
  Logic Levels:           0  
  Clock Path Skew:        -1.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 6.681 - 5.000 ) 
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.783     3.077    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y90         FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y90         FDRE (Prop_fdre_C_Q)         0.456     3.533 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=2, routed)           1.987     5.520    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/gpio2_io_o[4]
    IDELAY_X1Y65         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/IDELAYE2i_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     6.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     2.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          1.681     6.681    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/IDELAY_RCLK
    IDELAY_X1Y65         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/IDELAYE2i_inst/C
                         clock pessimism              0.000     6.681    
                         clock uncertainty           -0.254     6.426    
    IDELAY_X1Y65         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102     6.324    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/IDELAYE2i_inst
  -------------------------------------------------------------------
                         required time                          6.324    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAYE2o_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.419ns (19.215%)  route 1.762ns (80.785%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 6.862 - 5.000 ) 
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        2.050     3.344    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X109Y113       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.419     3.763 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=2, routed)           1.762     5.525    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/gpio_io_o[8]
    IDELAY_X1Y149        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAYE2o_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     6.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     2.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          1.862     6.862    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAY_RCLK
    IDELAY_X1Y149        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAYE2o_inst/C
                         clock pessimism              0.000     6.862    
                         clock uncertainty           -0.254     6.608    
    IDELAY_X1Y149        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.274     6.334    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAYE2o_inst
  -------------------------------------------------------------------
                         required time                          6.334    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAYE2o_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.456ns (19.548%)  route 1.877ns (80.452%))
  Logic Levels:           0  
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 6.862 - 5.000 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        2.051     3.345    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y112       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y112       FDRE (Prop_fdre_C_Q)         0.456     3.801 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=2, routed)           1.877     5.678    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/gpio_io_o[9]
    IDELAY_X1Y149        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAYE2o_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     6.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     2.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          1.862     6.862    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAY_RCLK
    IDELAY_X1Y149        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAYE2o_inst/C
                         clock pessimism              0.000     6.862    
                         clock uncertainty           -0.254     6.608    
    IDELAY_X1Y149        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102     6.506    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAYE2o_inst
  -------------------------------------------------------------------
                         required time                          6.506    
                         arrival time                          -5.678    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2o_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.419ns (19.456%)  route 1.735ns (80.544%))
  Logic Levels:           0  
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 6.861 - 5.000 ) 
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        2.050     3.344    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X109Y114       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y114       FDRE (Prop_fdre_C_Q)         0.419     3.763 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/Q
                         net (fo=2, routed)           1.735     5.498    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/gpio2_io_o[8]
    IDELAY_X1Y145        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2o_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     6.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     2.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          1.861     6.861    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAY_RCLK
    IDELAY_X1Y145        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2o_inst/C
                         clock pessimism              0.000     6.861    
                         clock uncertainty           -0.254     6.607    
    IDELAY_X1Y145        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.277     6.330    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2o_inst
  -------------------------------------------------------------------
                         required time                          6.330    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAYE2o_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.419ns (19.466%)  route 1.733ns (80.534%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 6.862 - 5.000 ) 
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        2.050     3.344    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X109Y113       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.419     3.763 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           1.733     5.496    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/gpio_io_o[7]
    IDELAY_X1Y148        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAYE2o_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     6.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     2.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          1.862     6.862    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAY_RCLK
    IDELAY_X1Y148        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAYE2o_inst/C
                         clock pessimism              0.000     6.862    
                         clock uncertainty           -0.254     6.608    
    IDELAY_X1Y148        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.277     6.331    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAYE2o_inst
  -------------------------------------------------------------------
                         required time                          6.331    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2o_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.518ns (22.685%)  route 1.765ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 6.861 - 5.000 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        2.051     3.345    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X108Y112       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518     3.863 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/Q
                         net (fo=2, routed)           1.765     5.628    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/gpio2_io_o[9]
    IDELAY_X1Y145        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2o_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     6.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     2.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          1.861     6.861    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAY_RCLK
    IDELAY_X1Y145        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2o_inst/C
                         clock pessimism              0.000     6.861    
                         clock uncertainty           -0.254     6.607    
    IDELAY_X1Y145        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102     6.505    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2o_inst
  -------------------------------------------------------------------
                         required time                          6.505    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/IDELAYE2o_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.518ns (22.692%)  route 1.765ns (77.308%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 6.861 - 5.000 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        2.051     3.345    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X108Y112       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518     3.863 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           1.765     5.628    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/gpio2_io_o[5]
    IDELAY_X1Y143        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/IDELAYE2o_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     6.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     2.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          1.861     6.861    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/IDELAY_RCLK
    IDELAY_X1Y143        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/IDELAYE2o_inst/C
                         clock pessimism              0.000     6.861    
                         clock uncertainty           -0.254     6.607    
    IDELAY_X1Y143        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102     6.505    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/IDELAYE2o_inst
  -------------------------------------------------------------------
                         required time                          6.505    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2o_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.456ns (20.093%)  route 1.813ns (79.907%))
  Logic Levels:           0  
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 6.861 - 5.000 ) 
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        2.050     3.344    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X109Y114       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y114       FDRE (Prop_fdre_C_Q)         0.456     3.800 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/Q
                         net (fo=2, routed)           1.813     5.613    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/gpio2_io_o[8]
    IDELAY_X1Y146        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2o_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770     6.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     2.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          1.861     6.861    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAY_RCLK
    IDELAY_X1Y146        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2o_inst/C
                         clock pessimism              0.000     6.861    
                         clock uncertainty           -0.254     6.607    
    IDELAY_X1Y146        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102     6.505    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2o_inst
  -------------------------------------------------------------------
                         required time                          6.505    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                  0.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2i_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.520%)  route 0.321ns (69.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.635     0.971    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X109Y95        FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.321     1.433    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/gpio2_io_o[3]
    IDELAY_X1Y98         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2i_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          0.911     0.911    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAY_RCLK
    IDELAY_X1Y98         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2i_inst/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.254     1.165    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060     1.225    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2i_inst
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2i_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.252%)  route 0.325ns (69.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.634     0.970    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X106Y91        FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.325     1.436    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/gpio_io_o[0]
    IDELAY_X1Y84         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2i_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          0.904     0.904    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAY_RCLK
    IDELAY_X1Y84         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2i_inst/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.254     1.158    
    IDELAY_X1Y84         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.060     1.218    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2i_inst
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2i_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.282%)  route 0.341ns (70.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.634     0.970    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X106Y92        FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y92        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.341     1.451    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/gpio_io_o[1]
    IDELAY_X1Y84         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2i_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          0.904     0.904    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAY_RCLK
    IDELAY_X1Y84         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2i_inst/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.254     1.158    
    IDELAY_X1Y84         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060     1.218    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2i_inst
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2i_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.859%)  route 0.348ns (71.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.635     0.971    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y95        FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.348     1.459    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/gpio2_io_o[0]
    IDELAY_X1Y97         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2i_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          0.911     0.911    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAY_RCLK
    IDELAY_X1Y97         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2i_inst/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.254     1.165    
    IDELAY_X1Y97         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.060     1.225    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2i_inst
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2i_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.820%)  route 0.348ns (71.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.635     0.971    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X109Y95        FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.348     1.460    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/gpio2_io_o[2]
    IDELAY_X1Y98         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2i_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          0.911     0.911    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAY_RCLK
    IDELAY_X1Y98         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2i_inst/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.254     1.165    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060     1.225    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2i_inst
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2i_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.522%)  route 0.353ns (71.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.635     0.971    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X106Y95        FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.353     1.465    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/gpio2_io_o[1]
    IDELAY_X1Y97         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2i_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          0.911     0.911    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAY_RCLK
    IDELAY_X1Y97         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2i_inst/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.254     1.165    
    IDELAY_X1Y97         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060     1.225    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2i_inst
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2i_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.198%)  route 0.397ns (73.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.634     0.970    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X106Y92        FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y92        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.397     1.508    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/gpio_io_o[4]
    IDELAY_X1Y84         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2i_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          0.904     0.904    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAY_RCLK
    IDELAY_X1Y84         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2i_inst/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.254     1.158    
    IDELAY_X1Y84         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060     1.218    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2i_inst
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2i_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.676%)  route 0.430ns (75.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.635     0.971    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y95        FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=2, routed)           0.430     1.542    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/gpio2_io_o[1]
    IDELAY_X1Y98         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2i_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          0.911     0.911    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAY_RCLK
    IDELAY_X1Y98         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2i_inst/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.254     1.165    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060     1.225    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2i_inst
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2i_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.675%)  route 0.430ns (75.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.635     0.971    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y95        FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.430     1.542    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/gpio2_io_o[4]
    IDELAY_X1Y97         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2i_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          0.911     0.911    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAY_RCLK
    IDELAY_X1Y97         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2i_inst/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.254     1.165    
    IDELAY_X1Y97         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060     1.225    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2i_inst
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2i_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.141ns (23.370%)  route 0.462ns (76.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.608     0.944    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y94        FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141     1.085 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.462     1.547    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/gpio2_io_o[4]
    IDELAY_X1Y98         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2i_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=14, routed)          0.911     0.911    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAY_RCLK
    IDELAY_X1Y98         IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2i_inst/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.254     1.165    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060     1.225    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2i_inst
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.322    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out2_SP_OV_clk_wiz_0_1

Setup :          272  Failing Endpoints,  Worst Slack       -4.014ns,  Total Violation     -980.993ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.014ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        4.028ns  (logic 0.580ns (14.400%)  route 3.448ns (85.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 26.640 - 24.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 25.633 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806    25.719    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    21.926 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.717    25.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.456    26.089 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/Q
                         net (fo=6, routed)           0.672    26.761    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_0/Op1[0]
    SLICE_X61Y54         LUT2 (Prop_lut2_I0_O)        0.124    26.885 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_0/Res[0]_INST_0/O
                         net (fo=1, routed)           2.776    29.661    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CE
    DSP48_X3Y18          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    25.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    21.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    23.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    24.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.980    25.980    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_0/U0/TCLK
    SLICE_X94Y50         LUT3 (Prop_lut3_I0_O)        0.100    26.080 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_0/U0/O_CLK/O
                         net (fo=1, routed)           0.560    26.640    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X3Y18          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.000    26.640    
                         clock uncertainty           -0.469    26.171    
    DSP48_X3Y18          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524    25.647    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                         25.647    
                         arrival time                         -29.661    
  -------------------------------------------------------------------
                         slack                                 -4.014    

Slack (VIOLATED) :        -3.969ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.137ns  (logic 0.704ns (22.440%)  route 2.433ns (77.560%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 25.476 - 24.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 25.633 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806    25.719    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    21.926 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.717    25.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.456    26.089 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.231    27.320    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.124    27.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.493    27.937    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.124    28.061 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.709    28.770    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    25.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    21.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    23.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    24.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.476    25.476    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]/C
                         clock pessimism              0.000    25.476    
                         clock uncertainty           -0.469    25.007    
    SLICE_X47Y60         FDRE (Setup_fdre_C_CE)      -0.205    24.802    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]
  -------------------------------------------------------------------
                         required time                         24.802    
                         arrival time                         -28.770    
  -------------------------------------------------------------------
                         slack                                 -3.969    

Slack (VIOLATED) :        -3.969ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.137ns  (logic 0.704ns (22.440%)  route 2.433ns (77.560%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 25.476 - 24.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 25.633 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806    25.719    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    21.926 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.717    25.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.456    26.089 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.231    27.320    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.124    27.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.493    27.937    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.124    28.061 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.709    28.770    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    25.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    21.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    23.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    24.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.476    25.476    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[24]/C
                         clock pessimism              0.000    25.476    
                         clock uncertainty           -0.469    25.007    
    SLICE_X47Y60         FDRE (Setup_fdre_C_CE)      -0.205    24.802    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[24]
  -------------------------------------------------------------------
                         required time                         24.802    
                         arrival time                         -28.770    
  -------------------------------------------------------------------
                         slack                                 -3.969    

Slack (VIOLATED) :        -3.969ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.137ns  (logic 0.704ns (22.440%)  route 2.433ns (77.560%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 25.476 - 24.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 25.633 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806    25.719    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    21.926 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.717    25.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.456    26.089 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.231    27.320    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.124    27.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.493    27.937    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.124    28.061 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.709    28.770    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    25.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    21.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    23.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    24.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.476    25.476    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[25]/C
                         clock pessimism              0.000    25.476    
                         clock uncertainty           -0.469    25.007    
    SLICE_X47Y60         FDRE (Setup_fdre_C_CE)      -0.205    24.802    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[25]
  -------------------------------------------------------------------
                         required time                         24.802    
                         arrival time                         -28.770    
  -------------------------------------------------------------------
                         slack                                 -3.969    

Slack (VIOLATED) :        -3.969ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.137ns  (logic 0.704ns (22.440%)  route 2.433ns (77.560%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 25.476 - 24.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 25.633 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806    25.719    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    21.926 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.717    25.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.456    26.089 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.231    27.320    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.124    27.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.493    27.937    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.124    28.061 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.709    28.770    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    25.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    21.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    23.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    24.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.476    25.476    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[26]/C
                         clock pessimism              0.000    25.476    
                         clock uncertainty           -0.469    25.007    
    SLICE_X47Y60         FDRE (Setup_fdre_C_CE)      -0.205    24.802    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[26]
  -------------------------------------------------------------------
                         required time                         24.802    
                         arrival time                         -28.770    
  -------------------------------------------------------------------
                         slack                                 -3.969    

Slack (VIOLATED) :        -3.969ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.137ns  (logic 0.704ns (22.440%)  route 2.433ns (77.560%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 25.476 - 24.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 25.633 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806    25.719    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    21.926 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.717    25.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.456    26.089 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.231    27.320    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.124    27.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.493    27.937    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.124    28.061 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.709    28.770    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    25.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    21.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    23.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    24.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.476    25.476    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[27]/C
                         clock pessimism              0.000    25.476    
                         clock uncertainty           -0.469    25.007    
    SLICE_X47Y60         FDRE (Setup_fdre_C_CE)      -0.205    24.802    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[27]
  -------------------------------------------------------------------
                         required time                         24.802    
                         arrival time                         -28.770    
  -------------------------------------------------------------------
                         slack                                 -3.969    

Slack (VIOLATED) :        -3.969ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.137ns  (logic 0.704ns (22.440%)  route 2.433ns (77.560%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 25.476 - 24.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 25.633 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806    25.719    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    21.926 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.717    25.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.456    26.089 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.231    27.320    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.124    27.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.493    27.937    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.124    28.061 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.709    28.770    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    25.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    21.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    23.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    24.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.476    25.476    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[28]/C
                         clock pessimism              0.000    25.476    
                         clock uncertainty           -0.469    25.007    
    SLICE_X47Y60         FDRE (Setup_fdre_C_CE)      -0.205    24.802    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[28]
  -------------------------------------------------------------------
                         required time                         24.802    
                         arrival time                         -28.770    
  -------------------------------------------------------------------
                         slack                                 -3.969    

Slack (VIOLATED) :        -3.969ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.137ns  (logic 0.704ns (22.440%)  route 2.433ns (77.560%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 25.476 - 24.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 25.633 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806    25.719    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    21.926 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.717    25.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.456    26.089 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.231    27.320    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.124    27.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.493    27.937    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.124    28.061 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.709    28.770    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    25.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    21.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    23.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    24.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.476    25.476    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[29]/C
                         clock pessimism              0.000    25.476    
                         clock uncertainty           -0.469    25.007    
    SLICE_X47Y60         FDRE (Setup_fdre_C_CE)      -0.205    24.802    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[29]
  -------------------------------------------------------------------
                         required time                         24.802    
                         arrival time                         -28.770    
  -------------------------------------------------------------------
                         slack                                 -3.969    

Slack (VIOLATED) :        -3.950ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        4.067ns  (logic 0.580ns (14.260%)  route 3.487ns (85.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 26.744 - 24.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 25.633 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806    25.719    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    21.926 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.717    25.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.456    26.089 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/Q
                         net (fo=6, routed)           0.961    27.050    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_1/Op2[0]
    SLICE_X58Y54         LUT2 (Prop_lut2_I1_O)        0.124    27.174 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_1/Res[0]_INST_0/O
                         net (fo=1, routed)           2.526    29.700    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CE
    DSP48_X2Y20          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    25.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    21.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    23.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    24.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         2.009    26.009    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_1/U0/TCLK
    SLICE_X39Y53         LUT3 (Prop_lut3_I0_O)        0.100    26.109 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_1/U0/O_CLK/O
                         net (fo=1, routed)           0.634    26.744    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X2Y20          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.000    26.744    
                         clock uncertainty           -0.469    26.275    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524    25.751    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                         25.751    
                         arrival time                         -29.700    
  -------------------------------------------------------------------
                         slack                                 -3.950    

Slack (VIOLATED) :        -3.945ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.149ns  (logic 0.704ns (22.355%)  route 2.445ns (77.645%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 25.476 - 24.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 25.633 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.806    25.719    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    21.926 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.717    25.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.456    26.089 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.231    27.320    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op2[0]
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.124    27.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          0.493    27.937    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.124    28.061 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.721    28.782    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X46Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    25.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    21.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    23.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    24.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.476    25.476    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X46Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[10]/C
                         clock pessimism              0.000    25.476    
                         clock uncertainty           -0.469    25.007    
    SLICE_X46Y60         FDRE (Setup_fdre_C_CE)      -0.169    24.838    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[10]
  -------------------------------------------------------------------
                         required time                         24.838    
                         arrival time                         -28.782    
  -------------------------------------------------------------------
                         slack                                 -3.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/ctr_rst_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.081%)  route 0.656ns (77.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.581     0.583    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.337     1.061    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.106 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.319     1.425    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X55Y55         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/ctr_rst_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.845     0.845    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X55Y55         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/ctr_rst_reg/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.469     1.314    
    SLICE_X55Y55         FDSE (Hold_fdse_C_S)        -0.018     1.296    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/ctr_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.081%)  route 0.656ns (77.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.581     0.583    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.337     1.061    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.106 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.319     1.425    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X55Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.845     0.845    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X55Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[12]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.469     1.314    
    SLICE_X55Y55         FDRE (Hold_fdre_C_R)        -0.018     1.296    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.081%)  route 0.656ns (77.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.581     0.583    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.337     1.061    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.106 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.319     1.425    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X55Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.845     0.845    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X55Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[14]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.469     1.314    
    SLICE_X55Y55         FDRE (Hold_fdre_C_R)        -0.018     1.296    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.081%)  route 0.656ns (77.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.581     0.583    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.337     1.061    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.106 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.319     1.425    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X55Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.845     0.845    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X55Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[15]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.469     1.314    
    SLICE_X55Y55         FDRE (Hold_fdre_C_R)        -0.018     1.296    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/IDAT_IND_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.846%)  route 0.665ns (78.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.581     0.583    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.332     1.056    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I0_O)        0.045     1.101 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.333     1.434    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X61Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/IDAT_IND_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.848     0.848    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X61Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/IDAT_IND_reg/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.469     1.317    
    SLICE_X61Y55         FDRE (Hold_fdre_C_R)        -0.018     1.299    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/IDAT_IND_reg
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.882%)  route 0.664ns (78.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.581     0.583    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.417     1.141    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.186 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.247     1.433    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X59Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.846     0.846    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X59Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[14]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.469     1.315    
    SLICE_X59Y59         FDRE (Hold_fdre_C_R)        -0.018     1.297    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.882%)  route 0.664ns (78.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.581     0.583    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.417     1.141    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.186 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.247     1.433    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X59Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.846     0.846    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X59Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[15]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.469     1.315    
    SLICE_X59Y59         FDRE (Hold_fdre_C_R)        -0.018     1.297    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.882%)  route 0.664ns (78.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.581     0.583    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.417     1.141    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.186 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.247     1.433    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X59Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.846     0.846    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X59Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[19]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.469     1.315    
    SLICE_X59Y59         FDRE (Hold_fdre_C_R)        -0.018     1.297    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.882%)  route 0.664ns (78.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.581     0.583    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.417     1.141    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.186 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.247     1.433    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X59Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.846     0.846    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X59Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[24]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.469     1.315    
    SLICE_X59Y59         FDRE (Hold_fdre_C_R)        -0.018     1.297    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.882%)  route 0.664ns (78.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.581     0.583    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.417     1.141    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.186 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.247     1.433    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X59Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.846     0.846    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X59Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[2]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.469     1.315    
    SLICE_X59Y59         FDRE (Hold_fdre_C_R)        -0.018     1.297    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_SP_OV_clk_wiz_0_1

Setup :          396  Failing Endpoints,  Worst Slack       -2.852ns,  Total Violation     -755.793ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.852ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.846ns  (logic 0.704ns (24.739%)  route 2.142ns (75.261%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 33.462 - 32.000 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 33.007 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.713    33.007    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456    33.463 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.743    34.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op2[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.330 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.428    34.758    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.882 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.970    35.853    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X51Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    33.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    29.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    31.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    32.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.462    33.462    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[28]/C
                         clock pessimism              0.000    33.462    
                         clock uncertainty           -0.256    33.206    
    SLICE_X51Y62         FDRE (Setup_fdre_C_CE)      -0.205    33.001    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[28]
  -------------------------------------------------------------------
                         required time                         33.001    
                         arrival time                         -35.853    
  -------------------------------------------------------------------
                         slack                                 -2.852    

Slack (VIOLATED) :        -2.852ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.846ns  (logic 0.704ns (24.739%)  route 2.142ns (75.261%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 33.462 - 32.000 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 33.007 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.713    33.007    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456    33.463 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.743    34.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op2[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.330 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.428    34.758    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.882 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.970    35.853    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X51Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    33.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    29.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    31.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    32.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.462    33.462    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
                         clock pessimism              0.000    33.462    
                         clock uncertainty           -0.256    33.206    
    SLICE_X51Y62         FDRE (Setup_fdre_C_CE)      -0.205    33.001    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]
  -------------------------------------------------------------------
                         required time                         33.001    
                         arrival time                         -35.853    
  -------------------------------------------------------------------
                         slack                                 -2.852    

Slack (VIOLATED) :        -2.852ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.846ns  (logic 0.704ns (24.739%)  route 2.142ns (75.261%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 33.462 - 32.000 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 33.007 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.713    33.007    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456    33.463 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.743    34.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op2[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.330 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.428    34.758    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.882 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.970    35.853    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X51Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    33.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    29.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    31.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    32.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.462    33.462    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[3]/C
                         clock pessimism              0.000    33.462    
                         clock uncertainty           -0.256    33.206    
    SLICE_X51Y62         FDRE (Setup_fdre_C_CE)      -0.205    33.001    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[3]
  -------------------------------------------------------------------
                         required time                         33.001    
                         arrival time                         -35.853    
  -------------------------------------------------------------------
                         slack                                 -2.852    

Slack (VIOLATED) :        -2.852ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.846ns  (logic 0.704ns (24.739%)  route 2.142ns (75.261%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 33.462 - 32.000 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 33.007 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.713    33.007    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456    33.463 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.743    34.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op2[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.330 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.428    34.758    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.882 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.970    35.853    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X51Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    33.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    29.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    31.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    32.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.462    33.462    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[6]/C
                         clock pessimism              0.000    33.462    
                         clock uncertainty           -0.256    33.206    
    SLICE_X51Y62         FDRE (Setup_fdre_C_CE)      -0.205    33.001    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[6]
  -------------------------------------------------------------------
                         required time                         33.001    
                         arrival time                         -35.853    
  -------------------------------------------------------------------
                         slack                                 -2.852    

Slack (VIOLATED) :        -2.833ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.829ns  (logic 0.704ns (24.888%)  route 2.125ns (75.112%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 33.464 - 32.000 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 33.007 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.713    33.007    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456    33.463 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.743    34.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op2[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.330 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.428    34.758    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.882 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.953    35.836    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X51Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    33.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    29.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    31.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    32.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.464    33.464    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[15]/C
                         clock pessimism              0.000    33.464    
                         clock uncertainty           -0.256    33.208    
    SLICE_X51Y60         FDRE (Setup_fdre_C_CE)      -0.205    33.003    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[15]
  -------------------------------------------------------------------
                         required time                         33.003    
                         arrival time                         -35.836    
  -------------------------------------------------------------------
                         slack                                 -2.833    

Slack (VIOLATED) :        -2.833ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.829ns  (logic 0.704ns (24.888%)  route 2.125ns (75.112%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 33.464 - 32.000 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 33.007 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.713    33.007    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456    33.463 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.743    34.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op2[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.330 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.428    34.758    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.882 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.953    35.836    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X51Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    33.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    29.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    31.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    32.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.464    33.464    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[29]/C
                         clock pessimism              0.000    33.464    
                         clock uncertainty           -0.256    33.208    
    SLICE_X51Y60         FDRE (Setup_fdre_C_CE)      -0.205    33.003    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[29]
  -------------------------------------------------------------------
                         required time                         33.003    
                         arrival time                         -35.836    
  -------------------------------------------------------------------
                         slack                                 -2.833    

Slack (VIOLATED) :        -2.833ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.829ns  (logic 0.704ns (24.888%)  route 2.125ns (75.112%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 33.464 - 32.000 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 33.007 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.713    33.007    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456    33.463 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.743    34.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op2[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.330 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.428    34.758    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.882 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.953    35.836    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X51Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    33.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    29.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    31.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    32.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.464    33.464    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[30]/C
                         clock pessimism              0.000    33.464    
                         clock uncertainty           -0.256    33.208    
    SLICE_X51Y60         FDRE (Setup_fdre_C_CE)      -0.205    33.003    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[30]
  -------------------------------------------------------------------
                         required time                         33.003    
                         arrival time                         -35.836    
  -------------------------------------------------------------------
                         slack                                 -2.833    

Slack (VIOLATED) :        -2.833ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.829ns  (logic 0.704ns (24.888%)  route 2.125ns (75.112%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 33.464 - 32.000 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 33.007 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.713    33.007    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456    33.463 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.743    34.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op2[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.330 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.428    34.758    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.882 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.953    35.836    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X51Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    33.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    29.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    31.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    32.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.464    33.464    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[31]/C
                         clock pessimism              0.000    33.464    
                         clock uncertainty           -0.256    33.208    
    SLICE_X51Y60         FDRE (Setup_fdre_C_CE)      -0.205    33.003    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[31]
  -------------------------------------------------------------------
                         required time                         33.003    
                         arrival time                         -35.836    
  -------------------------------------------------------------------
                         slack                                 -2.833    

Slack (VIOLATED) :        -2.833ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.829ns  (logic 0.704ns (24.888%)  route 2.125ns (75.112%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 33.464 - 32.000 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 33.007 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.713    33.007    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456    33.463 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.743    34.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op2[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.330 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.428    34.758    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.882 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.953    35.836    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X51Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    33.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    29.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    31.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    32.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.464    33.464    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[7]/C
                         clock pessimism              0.000    33.464    
                         clock uncertainty           -0.256    33.208    
    SLICE_X51Y60         FDRE (Setup_fdre_C_CE)      -0.205    33.003    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[7]
  -------------------------------------------------------------------
                         required time                         33.003    
                         arrival time                         -35.836    
  -------------------------------------------------------------------
                         slack                                 -2.833    

Slack (VIOLATED) :        -2.833ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.829ns  (logic 0.704ns (24.888%)  route 2.125ns (75.112%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 33.464 - 32.000 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 33.007 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.713    33.007    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456    33.463 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.743    34.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op2[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.330 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.428    34.758    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.882 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.953    35.836    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X51Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.770    33.770    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    29.897 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    31.909    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    32.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.464    33.464    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X51Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[8]/C
                         clock pessimism              0.000    33.464    
                         clock uncertainty           -0.256    33.208    
    SLICE_X51Y60         FDRE (Setup_fdre_C_CE)      -0.205    33.003    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[8]
  -------------------------------------------------------------------
                         required time                         33.003    
                         arrival time                         -35.836    
  -------------------------------------------------------------------
                         slack                                 -2.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.236%)  route 0.158ns (52.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.577     0.913    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.158     1.211    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[27]
    SLICE_X58Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.847     0.847    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X58Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[27]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.256     1.103    
    SLICE_X58Y55         FDRE (Hold_fdre_C_D)         0.063     1.166    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.648%)  route 0.182ns (56.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.577     0.913    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.182     1.236    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[4]
    SLICE_X59Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.847     0.847    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X59Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.256     1.103    
    SLICE_X59Y56         FDRE (Hold_fdre_C_D)         0.071     1.174    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.897%)  route 0.188ns (57.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.579     0.915    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.188     1.243    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[1]
    SLICE_X59Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.847     0.847    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X59Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.256     1.103    
    SLICE_X59Y55         FDRE (Hold_fdre_C_D)         0.075     1.178    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.200%)  route 0.176ns (51.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.577     0.913    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.176     1.253    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[26]
    SLICE_X58Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.847     0.847    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X58Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[26]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.256     1.103    
    SLICE_X58Y55         FDRE (Hold_fdre_C_D)         0.076     1.179    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.760%)  route 0.174ns (55.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.579     0.915    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.174     1.230    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[13]
    SLICE_X59Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.847     0.847    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X59Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.256     1.103    
    SLICE_X59Y55         FDRE (Hold_fdre_C_D)         0.047     1.150    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.564%)  route 0.175ns (55.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.578     0.914    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.175     1.230    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[18]
    SLICE_X59Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.847     0.847    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X59Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.256     1.103    
    SLICE_X59Y56         FDRE (Hold_fdre_C_D)         0.047     1.150    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.856%)  route 0.188ns (57.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.579     0.915    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.188     1.244    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[2]
    SLICE_X58Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.847     0.847    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X58Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.256     1.103    
    SLICE_X58Y55         FDRE (Hold_fdre_C_D)         0.060     1.163    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.496%)  route 0.183ns (56.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.579     0.915    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.183     1.239    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[30]
    SLICE_X58Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.847     0.847    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X58Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.256     1.103    
    SLICE_X58Y55         FDRE (Hold_fdre_C_D)         0.053     1.156    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.508%)  route 0.191ns (57.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.579     0.915    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.191     1.246    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[28]
    SLICE_X58Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.847     0.847    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X58Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[28]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.256     1.103    
    SLICE_X58Y56         FDRE (Hold_fdre_C_D)         0.060     1.163    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.171%)  route 0.178ns (55.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.579     0.915    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.178     1.234    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[11]
    SLICE_X59Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.847     0.847    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X59Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.256     1.103    
    SLICE_X59Y55         FDRE (Hold_fdre_C_D)         0.047     1.150    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_SP_OV_clk_wiz_0_2_1

Setup :          812  Failing Endpoints,  Worst Slack       -5.794ns,  Total Violation    -2026.452ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.794ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.952ns (24.055%)  route 3.006ns (75.945%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=16, routed)          0.703     4.233    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y85        LUT6 (Prop_lut6_I2_O)        0.124     4.357 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.640     4.997    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X103Y86        LUT6 (Prop_lut6_I0_O)        0.124     5.121 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.592     5.713    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X105Y86        LUT6 (Prop_lut6_I2_O)        0.124     5.837 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.425     6.262    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.645     7.032    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X105Y90        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y90        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[10]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.278     1.443    
    SLICE_X105Y90        FDRE (Setup_fdre_C_CE)      -0.205     1.238    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[10]
  -------------------------------------------------------------------
                         required time                          1.238    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                 -5.794    

Slack (VIOLATED) :        -5.794ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.952ns (24.055%)  route 3.006ns (75.945%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=16, routed)          0.703     4.233    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y85        LUT6 (Prop_lut6_I2_O)        0.124     4.357 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.640     4.997    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X103Y86        LUT6 (Prop_lut6_I0_O)        0.124     5.121 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.592     5.713    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X105Y86        LUT6 (Prop_lut6_I2_O)        0.124     5.837 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.425     6.262    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.645     7.032    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X105Y90        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y90        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[18]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.278     1.443    
    SLICE_X105Y90        FDRE (Setup_fdre_C_CE)      -0.205     1.238    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[18]
  -------------------------------------------------------------------
                         required time                          1.238    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                 -5.794    

Slack (VIOLATED) :        -5.794ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.952ns (24.055%)  route 3.006ns (75.945%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=16, routed)          0.703     4.233    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y85        LUT6 (Prop_lut6_I2_O)        0.124     4.357 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.640     4.997    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X103Y86        LUT6 (Prop_lut6_I0_O)        0.124     5.121 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.592     5.713    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X105Y86        LUT6 (Prop_lut6_I2_O)        0.124     5.837 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.425     6.262    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.645     7.032    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X105Y90        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y90        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[19]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.278     1.443    
    SLICE_X105Y90        FDRE (Setup_fdre_C_CE)      -0.205     1.238    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[19]
  -------------------------------------------------------------------
                         required time                          1.238    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                 -5.794    

Slack (VIOLATED) :        -5.794ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.952ns (24.055%)  route 3.006ns (75.945%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=16, routed)          0.703     4.233    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y85        LUT6 (Prop_lut6_I2_O)        0.124     4.357 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.640     4.997    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X103Y86        LUT6 (Prop_lut6_I0_O)        0.124     5.121 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.592     5.713    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X105Y86        LUT6 (Prop_lut6_I2_O)        0.124     5.837 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.425     6.262    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.645     7.032    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X105Y90        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X105Y90        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[8]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.278     1.443    
    SLICE_X105Y90        FDRE (Setup_fdre_C_CE)      -0.205     1.238    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[8]
  -------------------------------------------------------------------
                         required time                          1.238    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                 -5.794    

Slack (VIOLATED) :        -5.747ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.952ns (24.342%)  route 2.959ns (75.658%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=16, routed)          0.703     4.233    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y85        LUT6 (Prop_lut6_I2_O)        0.124     4.357 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.640     4.997    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X103Y86        LUT6 (Prop_lut6_I0_O)        0.124     5.121 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.592     5.713    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X105Y86        LUT6 (Prop_lut6_I2_O)        0.124     5.837 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.425     6.262    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.599     6.985    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X107Y89        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y89        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[12]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.278     1.443    
    SLICE_X107Y89        FDRE (Setup_fdre_C_CE)      -0.205     1.238    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[12]
  -------------------------------------------------------------------
                         required time                          1.238    
                         arrival time                          -6.985    
  -------------------------------------------------------------------
                         slack                                 -5.747    

Slack (VIOLATED) :        -5.747ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.952ns (24.342%)  route 2.959ns (75.658%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=16, routed)          0.703     4.233    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y85        LUT6 (Prop_lut6_I2_O)        0.124     4.357 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.640     4.997    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X103Y86        LUT6 (Prop_lut6_I0_O)        0.124     5.121 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.592     5.713    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X105Y86        LUT6 (Prop_lut6_I2_O)        0.124     5.837 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.425     6.262    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.599     6.985    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X107Y89        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y89        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[14]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.278     1.443    
    SLICE_X107Y89        FDRE (Setup_fdre_C_CE)      -0.205     1.238    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[14]
  -------------------------------------------------------------------
                         required time                          1.238    
                         arrival time                          -6.985    
  -------------------------------------------------------------------
                         slack                                 -5.747    

Slack (VIOLATED) :        -5.747ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.952ns (24.342%)  route 2.959ns (75.658%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=16, routed)          0.703     4.233    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y85        LUT6 (Prop_lut6_I2_O)        0.124     4.357 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.640     4.997    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X103Y86        LUT6 (Prop_lut6_I0_O)        0.124     5.121 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.592     5.713    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X105Y86        LUT6 (Prop_lut6_I2_O)        0.124     5.837 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.425     6.262    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.599     6.985    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X107Y89        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y89        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[17]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.278     1.443    
    SLICE_X107Y89        FDRE (Setup_fdre_C_CE)      -0.205     1.238    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[17]
  -------------------------------------------------------------------
                         required time                          1.238    
                         arrival time                          -6.985    
  -------------------------------------------------------------------
                         slack                                 -5.747    

Slack (VIOLATED) :        -5.747ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.952ns (24.342%)  route 2.959ns (75.658%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=16, routed)          0.703     4.233    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y85        LUT6 (Prop_lut6_I2_O)        0.124     4.357 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.640     4.997    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X103Y86        LUT6 (Prop_lut6_I0_O)        0.124     5.121 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.592     5.713    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X105Y86        LUT6 (Prop_lut6_I2_O)        0.124     5.837 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.425     6.262    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.599     6.985    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X107Y89        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y89        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[24]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.278     1.443    
    SLICE_X107Y89        FDRE (Setup_fdre_C_CE)      -0.205     1.238    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[24]
  -------------------------------------------------------------------
                         required time                          1.238    
                         arrival time                          -6.985    
  -------------------------------------------------------------------
                         slack                                 -5.747    

Slack (VIOLATED) :        -5.747ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.952ns (24.342%)  route 2.959ns (75.658%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=16, routed)          0.703     4.233    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y85        LUT6 (Prop_lut6_I2_O)        0.124     4.357 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.640     4.997    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X103Y86        LUT6 (Prop_lut6_I0_O)        0.124     5.121 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.592     5.713    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X105Y86        LUT6 (Prop_lut6_I2_O)        0.124     5.837 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.425     6.262    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.599     6.985    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X107Y89        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y89        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[25]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.278     1.443    
    SLICE_X107Y89        FDRE (Setup_fdre_C_CE)      -0.205     1.238    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[25]
  -------------------------------------------------------------------
                         required time                          1.238    
                         arrival time                          -6.985    
  -------------------------------------------------------------------
                         slack                                 -5.747    

Slack (VIOLATED) :        -5.747ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.952ns (24.342%)  route 2.959ns (75.658%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 1.721 - 2.500 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=16, routed)          0.703     4.233    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y85        LUT6 (Prop_lut6_I2_O)        0.124     4.357 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4/O
                         net (fo=43, routed)          0.640     4.997    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_4_n_0
    SLICE_X103Y86        LUT6 (Prop_lut6_I0_O)        0.124     5.121 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_1/O
                         net (fo=2, routed)           0.592     5.713    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]
    SLICE_X105Y86        LUT6 (Prop_lut6_I2_O)        0.124     5.837 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5/O
                         net (fo=3, routed)           0.425     6.262    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting_i_5_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.599     6.985    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X107Y89        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.570     4.070    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     0.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         ideal clock network latency
                                                      1.000     1.721    
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.000     1.721 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.000     1.721    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y89        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[30]/C
                         clock pessimism              0.000     1.721    
                         clock uncertainty           -0.278     1.443    
    SLICE_X107Y89        FDRE (Setup_fdre_C_CE)      -0.205     1.238    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[30]
  -------------------------------------------------------------------
                         required time                          1.238    
                         arrival time                          -6.985    
  -------------------------------------------------------------------
                         slack                                 -5.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/ctr_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.360%)  route 0.389ns (67.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.575     0.911    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X89Y80         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.389     1.440    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/RESETN
    SLICE_X88Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.485 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/ctr_rst_i_1/O
                         net (fo=1, routed)           0.000     1.485    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/ctr_rst_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/ctr_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.845     0.847    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/MCLK
    SLICE_X88Y80         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/ctr_rst_reg/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.278     1.125    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.092     1.217    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/ctr_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.797%)  route 0.483ns (72.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.582     0.918    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X88Y91         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=16, routed)          0.483     1.542    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X92Y93         LUT6 (Prop_lut6_I4_O)        0.045     1.587 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_i_1/O
                         net (fo=1, routed)           0.000     1.587    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_i_1_n_0
    SLICE_X92Y93         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.878     0.880    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X92Y93         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg/C
                         clock pessimism              0.000     0.880    
                         clock uncertainty            0.278     1.158    
    SLICE_X92Y93         FDRE (Hold_fdre_C_D)         0.120     1.278    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/to_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/lT1_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.645%)  route 0.384ns (67.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.575     0.911    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X89Y80         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.227     1.278    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/RESETN
    SLICE_X87Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.323 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/DRDY_i_1/O
                         net (fo=18, routed)          0.157     1.480    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/p_0_in
    SLICE_X85Y78         FDSE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/lT1_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.842     0.844    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/MCLK
    SLICE_X85Y78         FDSE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/lT1_reg[3]/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.278     1.122    
    SLICE_X85Y78         FDSE (Hold_fdse_C_S)        -0.018     1.104    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/lT1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/drdyi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.472%)  route 0.574ns (75.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.582     0.918    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X88Y91         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=16, routed)          0.574     1.633    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X90Y94         LUT3 (Prop_lut3_I0_O)        0.045     1.678 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/drdyi_i_1/O
                         net (fo=1, routed)           0.000     1.678    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/drdyi_i_1_n_0
    SLICE_X90Y94         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/drdyi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.878     0.880    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y94         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/drdyi_reg/C
                         clock pessimism              0.000     0.880    
                         clock uncertainty            0.278     1.158    
    SLICE_X90Y94         FDRE (Hold_fdre_C_D)         0.120     1.278    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/drdyi_reg
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/ctr_rst_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.711%)  route 0.420ns (69.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.582     0.918    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X88Y91         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=16, routed)          0.211     1.270    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X88Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.315 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/iwaiting_i_1/O
                         net (fo=64, routed)          0.208     1.523    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/iwaiting_i_1_n_0
    SLICE_X87Y92         FDSE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/ctr_rst_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.854     0.856    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X87Y92         FDSE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/ctr_rst_reg/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.278     1.134    
    SLICE_X87Y92         FDSE (Hold_fdse_C_S)        -0.018     1.116    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/ctr_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.217%)  route 0.651ns (77.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.582     0.918    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X88Y91         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=16, routed)          0.651     1.710    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X95Y112        LUT4 (Prop_lut4_I1_O)        0.045     1.755 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.755    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0[2]_i_1_n_0
    SLICE_X95Y112        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.961     0.963    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X95Y112        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[2]/C
                         clock pessimism              0.000     0.963    
                         clock uncertainty            0.278     1.241    
    SLICE_X95Y112        FDRE (Hold_fdre_C_D)         0.091     1.332    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.962%)  route 0.624ns (77.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.575     0.911    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X89Y80         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.624     1.676    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/RESETN
    SLICE_X100Y72        LUT6 (Prop_lut6_I2_O)        0.045     1.721 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.721    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D0[1]_i_1_n_0
    SLICE_X100Y72        FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.867     0.869    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/MCLK
    SLICE_X100Y72        FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D0_reg[1]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.278     1.147    
    SLICE_X100Y72        FDRE (Hold_fdre_C_D)         0.120     1.267    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.850%)  route 0.628ns (77.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.575     0.911    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X89Y80         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.628     1.680    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/RESETN
    SLICE_X100Y72        LUT6 (Prop_lut6_I2_O)        0.045     1.725 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.725    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D0[2]_i_1_n_0
    SLICE_X100Y72        FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.867     0.869    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/MCLK
    SLICE_X100Y72        FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D0_reg[2]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.278     1.147    
    SLICE_X100Y72        FDRE (Hold_fdre_C_D)         0.121     1.268    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.833%)  route 0.594ns (76.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.582     0.918    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X88Y91         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=16, routed)          0.136     1.195    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.240 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4[31]_i_1/O
                         net (fo=35, routed)          0.458     1.698    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4[31]_i_1_n_0
    SLICE_X91Y100        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.965     0.967    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X91Y100        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[4]/C
                         clock pessimism              0.000     0.967    
                         clock uncertainty            0.278     1.245    
    SLICE_X91Y100        FDRE (Hold_fdre_C_R)        -0.018     1.227    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_2_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.892%)  route 0.626ns (77.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.582     0.918    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X88Y91         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=16, routed)          0.136     1.195    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.240 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4[31]_i_1/O
                         net (fo=35, routed)          0.490     1.730    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4[31]_i_1_n_0
    SLICE_X90Y103        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.846     0.846    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2_SP_OV_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=652, routed)         0.964     0.966    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X90Y103        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[0]/C
                         clock pessimism              0.000     0.966    
                         clock uncertainty            0.278     1.244    
    SLICE_X90Y103        FDRE (Hold_fdre_C_R)         0.009     1.253    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.477    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SP_OV_clk_wiz_0_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :            1  Failing Endpoint ,  Worst Slack       -4.029ns,  Total Violation       -4.029ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.029ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@176.087ns - clk_out2_SP_OV_clk_wiz_0_1 rise@176.000ns)
  Data Path Delay:        3.582ns  (logic 0.766ns (21.382%)  route 2.816ns (78.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 177.633 - 176.087 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 177.639 - 176.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    176.000   176.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   176.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.980   177.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   173.693 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   175.899    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   176.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.639   177.639    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X50Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518   178.157 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/Q
                         net (fo=4, routed)           1.765   179.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/Op1[0]
    SLICE_X61Y55         LUT6 (Prop_lut6_I0_O)        0.124   180.046 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_2/O
                         net (fo=1, routed)           1.051   181.097    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/EX_TRIG_CTL_0/U0/stopped
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.124   181.221 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_1/O
                         net (fo=1, routed)           0.000   181.221    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg_1
    SLICE_X60Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    176.087   176.087 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   176.087 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612   177.699    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   174.274 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   175.999    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   176.090 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.543   177.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/C
                         clock pessimism              0.000   177.633    
                         clock uncertainty           -0.469   177.164    
    SLICE_X60Y55         FDRE (Setup_fdre_C_D)        0.029   177.193    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg
  -------------------------------------------------------------------
                         required time                        177.193    
                         arrival time                        -181.221    
  -------------------------------------------------------------------
                         slack                                 -4.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.231ns (22.561%)  route 0.793ns (77.439%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.308ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.579     0.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X61Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/IDAT_IND_reg/Q
                         net (fo=4, routed)           0.446     1.165    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/Op2[0]
    SLICE_X61Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.210 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_2/O
                         net (fo=1, routed)           0.347     1.558    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/EX_TRIG_CTL_0/U0/stopped
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.045     1.603 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_1/O
                         net (fo=1, routed)           0.000     1.603    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg_1
    SLICE_X60Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.850     0.852    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.469     1.321    
    SLICE_X60Y55         FDRE (Hold_fdre_C_D)         0.091     1.412    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :          530  Failing Endpoints,  Worst Slack       -4.588ns,  Total Violation    -1660.981ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.588ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.116ns  (logic 1.640ns (52.640%)  route 1.476ns (47.360%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 31.978 - 30.435 ) 
    Source Clock Delay      (SCD):    3.005ns = ( 33.005 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.711    33.005    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y94         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.518    33.523 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=3, routed)           0.726    34.249    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL0[0]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.124    34.373 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_37/O
                         net (fo=1, routed)           0.000    34.373    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_37_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.905 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.905    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_21_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.019 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.019    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_12_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.133 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.133    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_3_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.247 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.749    35.997    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_2_n_0
    SLICE_X57Y98         LUT2 (Prop_lut2_I0_O)        0.124    36.121 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_1/O
                         net (fo=1, routed)           0.000    36.121    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_1_n_0
    SLICE_X57Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.541    31.978    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X57Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/C
                         clock pessimism              0.000    31.978    
                         clock uncertainty           -0.477    31.501    
    SLICE_X57Y98         FDRE (Setup_fdre_C_D)        0.031    31.532    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]
  -------------------------------------------------------------------
                         required time                         31.532    
                         arrival time                         -36.121    
  -------------------------------------------------------------------
                         slack                                 -4.588    

Slack (VIOLATED) :        -4.582ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.179ns  (logic 1.544ns (48.573%)  route 1.635ns (51.427%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 31.978 - 30.435 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 32.933 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.639    32.933    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y94         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518    33.451 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/Q
                         net (fo=3, routed)           0.796    34.247    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL1[10]
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.124    34.371 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_28/O
                         net (fo=1, routed)           0.000    34.371    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_28_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.921 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.921    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.035 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.035    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.149 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.838    35.988    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2_n_0
    SLICE_X57Y98         LUT2 (Prop_lut2_I0_O)        0.124    36.112 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1/O
                         net (fo=1, routed)           0.000    36.112    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1_n_0
    SLICE_X57Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.541    31.978    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X57Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/C
                         clock pessimism              0.000    31.978    
                         clock uncertainty           -0.477    31.501    
    SLICE_X57Y98         FDRE (Setup_fdre_C_D)        0.029    31.530    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]
  -------------------------------------------------------------------
                         required time                         31.530    
                         arrival time                         -36.112    
  -------------------------------------------------------------------
                         slack                                 -4.582    

Slack (VIOLATED) :        -4.563ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.067ns  (logic 1.734ns (56.528%)  route 1.333ns (43.472%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 32.152 - 30.435 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 33.199 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.905    33.199    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.419    33.618 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.601    34.219    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL3[2]
    SLICE_X55Y100        LUT4 (Prop_lut4_I1_O)        0.299    34.518 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_36/O
                         net (fo=1, routed)           0.000    34.518    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_36_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.068 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.068    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_21_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.182 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.182    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_12_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.296 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.296    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_3_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.410 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.732    36.142    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts0
    SLICE_X56Y103        LUT2 (Prop_lut2_I0_O)        0.124    36.266 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_1/O
                         net (fo=1, routed)           0.000    36.266    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_1_n_0
    SLICE_X56Y103        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.714    32.152    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X56Y103        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/C
                         clock pessimism              0.000    32.152    
                         clock uncertainty           -0.477    31.675    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)        0.029    31.704    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]
  -------------------------------------------------------------------
                         required time                         31.704    
                         arrival time                         -36.266    
  -------------------------------------------------------------------
                         slack                                 -4.563    

Slack (VIOLATED) :        -4.429ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.165ns  (logic 1.734ns (54.790%)  route 1.431ns (45.210%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 32.082 - 30.435 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 32.946 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.652    32.946    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.419    33.365 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.665    34.030    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL2[2]
    SLICE_X48Y98         LUT4 (Prop_lut4_I1_O)        0.299    34.329 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_36/O
                         net (fo=1, routed)           0.000    34.329    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_36_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.879 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.879    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_21_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001    34.994    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_12_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.108 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.108    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_3_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.222 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.765    35.987    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_2_n_0
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    36.111 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_1/O
                         net (fo=1, routed)           0.000    36.111    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_1_n_0
    SLICE_X50Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.644    32.082    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X50Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/C
                         clock pessimism              0.000    32.082    
                         clock uncertainty           -0.477    31.605    
    SLICE_X50Y100        FDRE (Setup_fdre_C_D)        0.077    31.682    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]
  -------------------------------------------------------------------
                         required time                         31.682    
                         arrival time                         -36.111    
  -------------------------------------------------------------------
                         slack                                 -4.429    

Slack (VIOLATED) :        -4.111ns  (required time - arrival time)
  Source:                 SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.637ns  (logic 0.828ns (31.403%)  route 1.809ns (68.597%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 31.980 - 30.435 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 33.006 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.712    33.006    SP_OV_i/T_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y54         FDRE                                         r  SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456    33.462 r  SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.442    33.904    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/ex_stop_en
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124    34.028 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_i_3/O
                         net (fo=1, routed)           0.316    34.343    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_reg_2
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.124    34.467 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_2/O
                         net (fo=1, routed)           1.051    35.519    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/EX_TRIG_CTL_0/U0/stopped
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.643 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_1/O
                         net (fo=1, routed)           0.000    35.643    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg_1
    SLICE_X60Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.543    31.980    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X60Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/C
                         clock pessimism              0.000    31.980    
                         clock uncertainty           -0.477    31.503    
    SLICE_X60Y55         FDRE (Setup_fdre_C_D)        0.029    31.532    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg
  -------------------------------------------------------------------
                         required time                         31.532    
                         arrival time                         -35.643    
  -------------------------------------------------------------------
                         slack                                 -4.111    

Slack (VIOLATED) :        -4.086ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.159ns  (logic 0.580ns (26.870%)  route 1.579ns (73.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 32.082 - 30.435 ) 
    Source Clock Delay      (SCD):    3.008ns = ( 33.008 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.714    33.008    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y95         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    33.464 f  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.641    34.105    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rst
    SLICE_X60Y95         LUT3 (Prop_lut3_I2_O)        0.124    34.229 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00/O
                         net (fo=6, routed)           0.938    35.167    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00_n_0
    SLICE_X50Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.644    32.082    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X50Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/C
                         clock pessimism              0.000    32.082    
                         clock uncertainty           -0.477    31.605    
    SLICE_X50Y100        FDRE (Setup_fdre_C_R)       -0.524    31.081    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]
  -------------------------------------------------------------------
                         required time                         31.081    
                         arrival time                         -35.167    
  -------------------------------------------------------------------
                         slack                                 -4.086    

Slack (VIOLATED) :        -3.965ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.029ns  (logic 0.580ns (28.583%)  route 1.449ns (71.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 31.978 - 30.435 ) 
    Source Clock Delay      (SCD):    3.008ns = ( 33.008 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.714    33.008    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y95         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    33.464 f  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.641    34.105    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rst
    SLICE_X60Y95         LUT3 (Prop_lut3_I2_O)        0.124    34.229 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00/O
                         net (fo=6, routed)           0.809    35.037    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00_n_0
    SLICE_X57Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.541    31.978    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X57Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/C
                         clock pessimism              0.000    31.978    
                         clock uncertainty           -0.477    31.501    
    SLICE_X57Y98         FDRE (Setup_fdre_C_R)       -0.429    31.072    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]
  -------------------------------------------------------------------
                         required time                         31.072    
                         arrival time                         -35.037    
  -------------------------------------------------------------------
                         slack                                 -3.965    

Slack (VIOLATED) :        -3.965ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.029ns  (logic 0.580ns (28.583%)  route 1.449ns (71.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 31.978 - 30.435 ) 
    Source Clock Delay      (SCD):    3.008ns = ( 33.008 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.714    33.008    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y95         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    33.464 f  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.641    34.105    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rst
    SLICE_X60Y95         LUT3 (Prop_lut3_I2_O)        0.124    34.229 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00/O
                         net (fo=6, routed)           0.809    35.037    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00_n_0
    SLICE_X57Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.541    31.978    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X57Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/C
                         clock pessimism              0.000    31.978    
                         clock uncertainty           -0.477    31.501    
    SLICE_X57Y98         FDRE (Setup_fdre_C_R)       -0.429    31.072    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]
  -------------------------------------------------------------------
                         required time                         31.072    
                         arrival time                         -35.037    
  -------------------------------------------------------------------
                         slack                                 -3.965    

Slack (VIOLATED) :        -3.894ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DONE_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.960ns  (logic 0.580ns (29.592%)  route 1.380ns (70.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 31.980 - 30.435 ) 
    Source Clock Delay      (SCD):    3.008ns = ( 33.008 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.714    33.008    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y95         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    33.464 f  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.641    34.105    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rst
    SLICE_X60Y95         LUT3 (Prop_lut3_I2_O)        0.124    34.229 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00/O
                         net (fo=6, routed)           0.739    34.968    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00_n_0
    SLICE_X61Y93         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DONE_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.543    31.980    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X61Y93         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DONE_reg/C
                         clock pessimism              0.000    31.980    
                         clock uncertainty           -0.477    31.503    
    SLICE_X61Y93         FDRE (Setup_fdre_C_R)       -0.429    31.074    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DONE_reg
  -------------------------------------------------------------------
                         required time                         31.074    
                         arrival time                         -34.968    
  -------------------------------------------------------------------
                         slack                                 -3.894    

Slack (VIOLATED) :        -3.849ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.087ns  (logic 0.580ns (27.795%)  route 1.507ns (72.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 32.152 - 30.435 ) 
    Source Clock Delay      (SCD):    3.008ns = ( 33.008 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.714    33.008    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y95         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    33.464 f  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.641    34.105    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rst
    SLICE_X60Y95         LUT3 (Prop_lut3_I2_O)        0.124    34.229 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00/O
                         net (fo=6, routed)           0.866    35.095    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00_n_0
    SLICE_X56Y103        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        1.714    32.152    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X56Y103        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/C
                         clock pessimism              0.000    32.152    
                         clock uncertainty           -0.477    31.675    
    SLICE_X56Y103        FDRE (Setup_fdre_C_R)       -0.429    31.246    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]
  -------------------------------------------------------------------
                         required time                         31.246    
                         arrival time                         -35.095    
  -------------------------------------------------------------------
                         slack                                 -3.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.525%)  route 0.371ns (72.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.570     0.906    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y70         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.371     1.418    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/s_axis_config_tdata[11]
    SLICE_X64Y89         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.848     0.850    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/aclk
    SLICE_X64Y89         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.477     1.327    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.070     1.397    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.039%)  route 0.380ns (72.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.569     0.905    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y72         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.380     1.426    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/s_axis_config_tdata[28]
    SLICE_X64Y89         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.848     0.850    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/aclk
    SLICE_X64Y89         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[28]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.477     1.327    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.066     1.393    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.513%)  route 0.391ns (73.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.637     0.973    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y109        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.391     1.505    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/s_axis_config_tdata[16]
    SLICE_X52Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.909     0.911    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X52Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.477     1.388    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.066     1.454    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.480%)  route 0.391ns (73.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.566     0.902    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y75         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.391     1.434    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/s_axis_config_tdata[8]
    SLICE_X62Y87         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.846     0.848    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/aclk
    SLICE_X62Y87         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.477     1.325    
    SLICE_X62Y87         FDRE (Hold_fdre_C_D)         0.053     1.378    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.484%)  route 0.293ns (67.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.639     0.975    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.293     1.409    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC1[17]
    SLICE_X37Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.827     0.829    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/clk
    SLICE_X37Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[17]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.477     1.306    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.046     1.352    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.469%)  route 0.322ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.637     0.973    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y108        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.322     1.436    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/s_axis_config_tdata[6]
    SLICE_X51Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.823     0.825    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X51Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[6]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.477     1.302    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.076     1.378    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.141ns (25.686%)  route 0.408ns (74.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.661     0.997    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y106        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.408     1.546    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC3[12]
    SLICE_X61Y105        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.936     0.938    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/clk
    SLICE_X61Y105        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[12]/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.477     1.415    
    SLICE_X61Y105        FDRE (Hold_fdre_C_D)         0.070     1.485    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.477%)  route 0.412ns (74.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.569     0.905    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y72         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.412     1.458    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/s_axis_config_tdata[30]
    SLICE_X64Y89         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.848     0.850    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/aclk
    SLICE_X64Y89         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[30]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.477     1.327    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.070     1.397    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.221%)  route 0.361ns (68.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.575     0.911    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y84         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.361     1.436    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/s_axis_config_tdata[31]
    SLICE_X61Y88         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.848     0.850    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/aclk
    SLICE_X61Y88         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[31]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.477     1.327    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.047     1.374    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.191%)  route 0.397ns (73.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.556     0.892    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y94         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.397     1.430    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC0[5]
    SLICE_X46Y94         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7590, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1053, routed)        0.826     0.828    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/clk
    SLICE_X46Y94         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[5]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.477     1.305    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.063     1.368    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.062    





