
κλ
*sramgen_sramgen_sram_32x32m2w32_replica_v1ς
hierarchical_decoder_nand_2

gnd

vdd

a

b	

y"…
n1#!
sky130sky130_fd_pr__nfet_01v8
l	333333Γ?
w	™™™™™	@"
b	

gnd"
g

a"
d

x"
s	

gnd"ƒ
n2#!
sky130sky130_fd_pr__nfet_01v8
l	333333Γ?
w	™™™™™	@"
d

y"
s

x"
g

b"
b	

gnd"…
p1#!
sky130sky130_fd_pr__pfet_01v8
w	333333@
l	333333Γ?"
s	

vdd"
b	

vdd"
d

y"
g

a"…
p2#!
sky130sky130_fd_pr__pfet_01v8
l	333333Γ?
w	333333@"
b	

vdd"
g

b"
s	

vdd"
d

yκ
hierarchical_decoder_inv_3

gnd

vdd	

din
	
din_b"
n#!
sky130sky130_fd_pr__nfet_01v8
l	333333Γ?
w	™™™™™ω?"
b	

gnd"
g	

din"
d
	
din_b"
s	

gnd"
p#!
sky130sky130_fd_pr__pfet_01v8
w	333333@
l	333333Γ?"
g	

din"
s	

vdd"
b	

vdd"
d
	
din_b°4
hierarchical_decoder

vdd

gnd


addr


addr_b


decode

decode_b"‡
nand_5
hierarchical_decoder_nand_2"
b
addr_b"
gnd	

gnd"
vdd	

vdd"
a
addr_b"
y
	
net_4"w
inv_6
hierarchical_decoder_inv_3"
din
	
net_4"
din_b
predecode_1"
gnd	

gnd"
vdd	

vdd"…
nand_8
hierarchical_decoder_nand_2"
y
	
net_7"
vdd	

vdd"
a
addr_b"
b

addr"
gnd	

gnd"{
inv_9
hierarchical_decoder_inv_3"
vdd	

vdd"
din
	
net_7"
gnd	

gnd"
din_b
predecode_1"‡
nand_11
hierarchical_decoder_nand_2"
a

addr"
b
addr_b"
gnd	

gnd"
y


net_10"
vdd	

vdd"}
inv_12
hierarchical_decoder_inv_3"
gnd	

gnd"
din


net_10"
vdd	

vdd"
din_b
predecode_1"…
nand_14
hierarchical_decoder_nand_2"
gnd	

gnd"
y


net_13"
vdd	

vdd"
a

addr"
b

addr"}
inv_15
hierarchical_decoder_inv_3"
vdd	

vdd"
gnd	

gnd"
din_b
predecode_1"
din


net_13"…
nand_18
hierarchical_decoder_nand_2"
y


net_17"
vdd	

vdd"
gnd	

gnd"
a
addr_b"
b

addr_b"z
inv_19
hierarchical_decoder_inv_3"
din_b
predecode_16"
vdd	

vdd"
din


net_17"
gnd	

gnd"ƒ
nand_21
hierarchical_decoder_nand_2"
vdd	

vdd"
y


net_20"
gnd	

gnd"
a
addr_b"
b
addr"~
inv_22
hierarchical_decoder_inv_3"
din


net_20"
vdd	

vdd"
din_b
predecode_16"
gnd	

gnd"ƒ
nand_24
hierarchical_decoder_nand_2"
gnd	

gnd"
b

addr_b"
y


net_23"
a

addr"
vdd	

vdd"~
inv_25
hierarchical_decoder_inv_3"
vdd	

vdd"
gnd	

gnd"
din_b
predecode_16"
din


net_23"
nand_27
hierarchical_decoder_nand_2"
gnd	

gnd"
a

addr"
vdd	

vdd"
b
addr"
y


net_26"~
inv_28
hierarchical_decoder_inv_3"
din


net_26"
din_b
predecode_16"
gnd	

gnd"
vdd	

vdd"‘
nand_29
hierarchical_decoder_nand_2"
a
predecode_1"
b
predecode_16"
vdd	

vdd"
gnd	

gnd"
y

decode_b[0]"y
inv_30
hierarchical_decoder_inv_3"
din_b

decode"
gnd	

gnd"
din

decode_b[0]"
vdd	

vdd"•
nand_31
hierarchical_decoder_nand_2"
y

decode_b[1]"
vdd	

vdd"
a
predecode_1"
b
predecode_16"
gnd	

gnd"}
inv_32
hierarchical_decoder_inv_3"
vdd	

vdd"
gnd	

gnd"
din

decode_b[1]"
din_b
decode"•
nand_33
hierarchical_decoder_nand_2"
vdd	

vdd"
a
predecode_1"
y

decode_b[2]"
gnd	

gnd"
b
predecode_16"}
inv_34
hierarchical_decoder_inv_3"
vdd	

vdd"
din

decode_b[2]"
gnd	

gnd"
din_b
decode"•
nand_35
hierarchical_decoder_nand_2"
y

decode_b[3]"
vdd	

vdd"
b
predecode_16"
gnd	

gnd"
a
predecode_1"}
inv_36
hierarchical_decoder_inv_3"
vdd	

vdd"
din_b
decode"
gnd	

gnd"
din

decode_b[3]"•
nand_37
hierarchical_decoder_nand_2"
y

decode_b[4]"
vdd	

vdd"
a
predecode_1"
b
predecode_16"
gnd	

gnd"}
inv_38
hierarchical_decoder_inv_3"
din_b
decode"
vdd	

vdd"
gnd	

gnd"
din

decode_b[4]"™
nand_39
hierarchical_decoder_nand_2"
b
predecode_16"
y

decode_b[5]"
a
predecode_1"
gnd	

gnd"
vdd	

vdd"}
inv_40
hierarchical_decoder_inv_3"
vdd	

vdd"
din_b
decode"
din

decode_b[5]"
gnd	

gnd"™
nand_41
hierarchical_decoder_nand_2"
a
predecode_1"
b
predecode_16"
y

decode_b[6]"
vdd	

vdd"
gnd	

gnd"}
inv_42
hierarchical_decoder_inv_3"
gnd	

gnd"
vdd	

vdd"
din_b
decode"
din

decode_b[6]"™
nand_43
hierarchical_decoder_nand_2"
gnd	

gnd"
a
predecode_1"
y

decode_b[7]"
b
predecode_16"
vdd	

vdd"}
inv_44
hierarchical_decoder_inv_3"
gnd	

gnd"
din_b
decode"
vdd	

vdd"
din

decode_b[7]"•
nand_45
hierarchical_decoder_nand_2"
vdd	

vdd"
a
predecode_1"
b
predecode_16"
gnd	

gnd"
y

decode_b[8]"}
inv_46
hierarchical_decoder_inv_3"
gnd	

gnd"
vdd	

vdd"
din

decode_b[8]"
din_b
decode"™
nand_47
hierarchical_decoder_nand_2"
vdd	

vdd"
gnd	

gnd"
b
predecode_16"
a
predecode_1"
y

decode_b[9]"}
inv_48
hierarchical_decoder_inv_3"
gnd	

gnd"
vdd	

vdd"
din

decode_b[9]"
din_b
decode		"
nand_49
hierarchical_decoder_nand_2"
vdd	

vdd"
gnd	

gnd"
y

decode_b[10]"
b
predecode_16"
a
predecode_1"~
inv_50
hierarchical_decoder_inv_3"
din

decode_b[10]"
gnd	

gnd"
din_b
decode

"
vdd	

vdd"
nand_51
hierarchical_decoder_nand_2"
b
predecode_16"
gnd	

gnd"
y

decode_b[11]"
vdd	

vdd"
a
predecode_1"~
inv_52
hierarchical_decoder_inv_3"
din

decode_b[11]"
gnd	

gnd"
din_b
decode"
vdd	

vdd"–
nand_53
hierarchical_decoder_nand_2"
vdd	

vdd"
b
predecode_16"
a
predecode_1"
gnd	

gnd"
y

decode_b[12]"~
inv_54
hierarchical_decoder_inv_3"
din_b
decode"
din

decode_b[12]"
gnd	

gnd"
vdd	

vdd"
nand_55
hierarchical_decoder_nand_2"
a
predecode_1"
b
predecode_16"
gnd	

gnd"
y

decode_b[13]"
vdd	

vdd"~
inv_56
hierarchical_decoder_inv_3"
vdd	

vdd"
gnd	

gnd"
din_b
decode"
din

decode_b[13]"
nand_57
hierarchical_decoder_nand_2"
a
predecode_1"
y

decode_b[14]"
vdd	

vdd"
b
predecode_16"
gnd	

gnd"~
inv_58
hierarchical_decoder_inv_3"
vdd	

vdd"
gnd	

gnd"
din_b
decode"
din

decode_b[14]"
nand_59
hierarchical_decoder_nand_2"
vdd	

vdd"
gnd	

gnd"
b
predecode_16"
a
predecode_1"
y

decode_b[15]"~
inv_60
hierarchical_decoder_inv_3"
gnd	

gnd"
din_b
decode"
din

decode_b[15]"
vdd	

vddπ
wordline_driver_and2_nand

gnd

vdd

a

b	

y"…
n1#!
sky130sky130_fd_pr__nfet_01v8
l	333333Γ?
w	™™™™™	@"
b	

gnd"
d

x"
g

a"
s	

gnd"ƒ
n2#!
sky130sky130_fd_pr__nfet_01v8
w	™™™™™	@
l	333333Γ?"
b	

gnd"
g

b"
s

x"
d

y"…
p1#!
sky130sky130_fd_pr__pfet_01v8
w	333333@
l	333333Γ?"
s	

vdd"
b	

vdd"
g

a"
d

y"…
p2#!
sky130sky130_fd_pr__pfet_01v8
w	333333@
l	333333Γ?"
g

b"
d

y"
s	

vdd"
b	

vddθ
wordline_driver_and2_inv

gnd

vdd	

din
	
din_b"
n#!
sky130sky130_fd_pr__nfet_01v8
w	™™™™™ω?
l	333333Γ?"
d
	
din_b"
s	

gnd"
b	

gnd"
g	

din"
p#!
sky130sky130_fd_pr__pfet_01v8
l	333333Γ?
w	333333@"
g	

din"
b	

vdd"
d
	
din_b"
s	

vdd­
wordline_driver_and2

a

b	

y

vdd

vss"s
nand
wordline_driver_and2_nand"
gnd	

vss"
y	

tmp"
vdd	

vdd"
a

a"
b

b"i
inv
wordline_driver_and2_inv"
din	

tmp"
din_b

y"
vdd	

vdd"
gnd	

vssΔ
wordline_driver

vdd

vss	

din
	
wl_en


wl"s
and2
wordline_driver_and2"
vdd	

vdd"
a	

din"
y

wl"
vss	

vss"
b
	
wl_en‚
wordline_driver_array

vdd

vss	

din
	
wl_en


wl"x
wl_driver_0
wordline_driver"
wl_en
	
wl_en"
wl
wl"
din
din"
vdd	

vdd"
vss	

vss"€
wl_driver_1
wordline_driver"
wl

wl"
vdd	

vdd"
vss	

vss"
din	
din"
wl_en
	
wl_en"€
wl_driver_2
wordline_driver"
vdd	

vdd"
wl_en
	
wl_en"
din	
din"
vss	

vss"
wl

wl"€
wl_driver_3
wordline_driver"
wl_en
	
wl_en"
wl

wl"
vss	

vss"
vdd	

vdd"
din	
din"€
wl_driver_4
wordline_driver"
din	
din"
wl

wl"
vss	

vss"
vdd	

vdd"
wl_en
	
wl_en"€
wl_driver_5
wordline_driver"
vss	

vss"
vdd	

vdd"
din	
din"
wl

wl"
wl_en
	
wl_en"€
wl_driver_6
wordline_driver"
vdd	

vdd"
wl_en
	
wl_en"
wl

wl"
vss	

vss"
din	
din"€
wl_driver_7
wordline_driver"
vdd	

vdd"
vss	

vss"
wl

wl"
din	
din"
wl_en
	
wl_en"€
wl_driver_8
wordline_driver"
wl_en
	
wl_en"
vdd	

vdd"
din	
din"
vss	

vss"
wl

wl"€
wl_driver_9
wordline_driver"
wl

wl		"
wl_en
	
wl_en"
vdd	

vdd"
vss	

vss"
din	
din		"
wl_driver_10
wordline_driver"
wl

wl

"
din	
din

"
wl_en
	
wl_en"
vdd	

vdd"
vss	

vss"
wl_driver_11
wordline_driver"
din	
din"
vdd	

vdd"
wl

wl"
wl_en
	
wl_en"
vss	

vss"
wl_driver_12
wordline_driver"
vdd	

vdd"
wl_en
	
wl_en"
vss	

vss"
din	
din"
wl

wl"
wl_driver_13
wordline_driver"
wl

wl"
din	
din"
vdd	

vdd"
vss	

vss"
wl_en
	
wl_en"
wl_driver_14
wordline_driver"
din	
din"
wl_en
	
wl_en"
vdd	

vdd"
vss	

vss"
wl

wl"
wl_driver_15
wordline_driver"
wl_en
	
wl_en"
din	
din"
wl

wl"
vss	

vss"
vdd	

vdd£Ώ
bitcell_array

vdd

vss


bl@


br@

wl

vnb

vpb

rbl

rbr"Ά
bitcell_0_0
sky130sram_sp_cell"
VNB	

vnb"
WL	

vss"
VSS	

vss"
VDD	

vdd"
BL	

vdd"
BR	

vdd"
VPB	

vpb"Ά
bitcell_0_1
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BR	

rbr"
VSS	

vss"
WL	

vss"
BL	

rbl"
VNB	

vnb"
bitcell_0_2
sky130sram_sp_cell"
WL	

vss"
BR
br"
VNB	

vnb"
BL
bl"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"¤
bitcell_0_3
sky130sram_sp_cell"
WL	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"¤
bitcell_0_4
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

bl"
BR

br"¤
bitcell_0_5
sky130sram_sp_cell"
BL

bl"
VPB	

vpb"
BR

br"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL	

vss"¤
bitcell_0_6
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
BR

br"
WL	

vss"
VPB	

vpb"
BL

bl"¤
bitcell_0_7
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL	

vss"
BL

bl"
BR

br"
VDD	

vdd"¤
bitcell_0_8
sky130sram_sp_cell"
VNB	

vnb"
BR

br"
VDD	

vdd"
VPB	

vpb"
BL

bl"
VSS	

vss"
WL	

vss"¤
bitcell_0_9
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
BL

bl"
VPB	

vpb"
VDD	

vdd"
BR

br"
WL	

vss"¥
bitcell_0_10
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BL

bl"
BR

br"
VNB	

vnb"¥
bitcell_0_11
sky130sram_sp_cell"
BL

bl		"
WL	

vss"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
BR

br		"
VSS	

vss"¥
bitcell_0_12
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
VNB	

vnb"
BL

bl

"
BR

br

"¥
bitcell_0_13
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
VSS	

vss"
VDD	

vdd"
WL	

vss"
BR

br"
VNB	

vnb"¥
bitcell_0_14
sky130sram_sp_cell"
BL

bl"
VDD	

vdd"
BR

br"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL	

vss"¥
bitcell_0_15
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BL

bl"
WL	

vss"
BR

br"
VPB	

vpb"
VNB	

vnb"¥
bitcell_0_16
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BR

br"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

bl"¥
bitcell_0_17
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
BL

bl"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL	

vss"¥
bitcell_0_18
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
VSS	

vss"
VNB	

vnb"
WL	

vss"
BR

br"
VDD	

vdd"¥
bitcell_0_19
sky130sram_sp_cell"
VSS	

vss"
WL	

vss"
VDD	

vdd"
BL

bl"
BR

br"
VNB	

vnb"
VPB	

vpb"¥
bitcell_0_20
sky130sram_sp_cell"
BL

bl"
WL	

vss"
VPB	

vpb"
VDD	

vdd"
BR

br"
VSS	

vss"
VNB	

vnb"¥
bitcell_0_21
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
WL	

vss"
BR

br"¥
bitcell_0_22
sky130sram_sp_cell"
BL

bl"
VSS	

vss"
WL	

vss"
BR

br"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¥
bitcell_0_23
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL	

vss"
BL

bl"
BR

br"¥
bitcell_0_24
sky130sram_sp_cell"
BR

br"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
WL	

vss"
BL

bl"
VPB	

vpb"¥
bitcell_0_25
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL	

vss"
BL

bl"
VDD	

vdd"
BR

br"¥
bitcell_0_26
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL	

vss"
VNB	

vnb"
BL

bl"¥
bitcell_0_27
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl"
BR

br"
VNB	

vnb"
WL	

vss"¥
bitcell_0_28
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

bl"
VSS	

vss"
BR

br"¥
bitcell_0_29
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL	

vss"
BL

bl"
BR

br"
VNB	

vnb"¥
bitcell_0_30
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BL

bl"
VNB	

vnb"
VPB	

vpb"
BR

br"
WL	

vss"¥
bitcell_0_31
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
WL	

vss"
VPB	

vpb"
VDD	

vdd"
BL

bl"
BR

br"¥
bitcell_0_32
sky130sram_sp_cell"
WL	

vss"
BL

bl"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BR

br"
VDD	

vdd"¥
bitcell_0_33
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BR

br"
VDD	

vdd"
VSS	

vss"
BL

bl"
WL	

vss"¥
bitcell_0_34
sky130sram_sp_cell"
VPB	

vpb"
BL

bl  "
VSS	

vss"
BR

br  "
VDD	

vdd"
VNB	

vnb"
WL	

vss"¥
bitcell_0_35
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BR

br!!"
BL

bl!!"¥
bitcell_0_36
sky130sram_sp_cell"
VNB	

vnb"
WL	

vss"
VPB	

vpb"
BR

br"""
VSS	

vss"
BL

bl"""
VDD	

vdd"¥
bitcell_0_37
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

bl##"
VNB	

vnb"
VDD	

vdd"
BR

br##"
VSS	

vss"¥
bitcell_0_38
sky130sram_sp_cell"
BL

bl$$"
BR

br$$"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
VDD	

vdd"¥
bitcell_0_39
sky130sram_sp_cell"
WL	

vss"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl%%"
BR

br%%"¥
bitcell_0_40
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

bl&&"
BR

br&&"
VSS	

vss"
VDD	

vdd"¥
bitcell_0_41
sky130sram_sp_cell"
WL	

vss"
VNB	

vnb"
BL

bl''"
VPB	

vpb"
VSS	

vss"
BR

br''"
VDD	

vdd"¥
bitcell_0_42
sky130sram_sp_cell"
WL	

vss"
BL

bl(("
BR

br(("
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"¥
bitcell_0_43
sky130sram_sp_cell"
BL

bl))"
BR

br))"
WL	

vss"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¥
bitcell_0_44
sky130sram_sp_cell"
VPB	

vpb"
BR

br**"
VNB	

vnb"
WL	

vss"
BL

bl**"
VDD	

vdd"
VSS	

vss"¥
bitcell_0_45
sky130sram_sp_cell"
BL

bl++"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
BR

br++"¥
bitcell_0_46
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
BL

bl,,"
VSS	

vss"
BR

br,,"
WL	

vss"¥
bitcell_0_47
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

bl--"
VSS	

vss"
BR

br--"¥
bitcell_0_48
sky130sram_sp_cell"
BL

bl.."
BR

br.."
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"¥
bitcell_0_49
sky130sram_sp_cell"
BL

bl//"
VPB	

vpb"
BR

br//"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL	

vss"¥
bitcell_0_50
sky130sram_sp_cell"
WL	

vss"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl00"
BR

br00"¥
bitcell_0_51
sky130sram_sp_cell"
WL	

vss"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
BL

bl11"
BR

br11"
VNB	

vnb"¥
bitcell_0_52
sky130sram_sp_cell"
BL

bl22"
BR

br22"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
WL	

vss"¥
bitcell_0_53
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
WL	

vss"
BL

bl33"
VDD	

vdd"
BR

br33"
VPB	

vpb"¥
bitcell_0_54
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
BR

br44"
BL

bl44"
WL	

vss"
VDD	

vdd"¥
bitcell_0_55
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BL

bl55"
BR

br55"
VNB	

vnb"
WL	

vss"¥
bitcell_0_56
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BR

br66"
VSS	

vss"
BL

bl66"¥
bitcell_0_57
sky130sram_sp_cell"
WL	

vss"
BL

bl77"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
BR

br77"¥
bitcell_0_58
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
VSS	

vss"
BR

br88"
VNB	

vnb"
BL

bl88"¥
bitcell_0_59
sky130sram_sp_cell"
WL	

vss"
VSS	

vss"
BL

bl99"
VNB	

vnb"
BR

br99"
VDD	

vdd"
VPB	

vpb"¥
bitcell_0_60
sky130sram_sp_cell"
VSS	

vss"
BL

bl::"
BR

br::"
WL	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"¥
bitcell_0_61
sky130sram_sp_cell"
WL	

vss"
BR

br;;"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
BL

bl;;"
VPB	

vpb"¥
bitcell_0_62
sky130sram_sp_cell"
BR

br<<"
WL	

vss"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
BL

bl<<"¥
bitcell_0_63
sky130sram_sp_cell"
BR

br=="
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl=="
VDD	

vdd"
WL	

vss"¥
bitcell_0_64
sky130sram_sp_cell"
WL	

vss"
BL

bl>>"
BR

br>>"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"¥
bitcell_0_65
sky130sram_sp_cell"
BL

bl??"
VSS	

vss"
VPB	

vpb"
BR

br??"
VDD	

vdd"
VNB	

vnb"
WL	

vss"£
bitcell_0_66
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
BL	

vdd"
BR	

vdd"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"£
bitcell_0_67
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
BL	

vdd"
BR	

vdd"Ά
bitcell_1_0
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
BR	

vdd"
VNB	

vnb"
BL	

vdd"Ά
bitcell_1_1
sky130sram_sp_cell"
WL	

vss"
VSS	

vss"
BL	

rbl"
BR	

rbr"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
bitcell_1_2
sky130sram_sp_cell"
BL
bl"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BR
br"
VSS	

vss"
WL	

vss"¤
bitcell_1_3
sky130sram_sp_cell"
BR

br"
VSS	

vss"
VPB	

vpb"
BL

bl"
VDD	

vdd"
VNB	

vnb"
WL	

vss"¤
bitcell_1_4
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

bl"
BR

br"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"¤
bitcell_1_5
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl"
BR

br"
VDD	

vdd"
VNB	

vnb"¤
bitcell_1_6
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL	

vss"
BR

br"
VNB	

vnb"
BL

bl"¤
bitcell_1_7
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
VNB	

vnb"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"¤
bitcell_1_8
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
VSS	

vss"
BR

br"
WL	

vss"
VDD	

vdd"
VPB	

vpb"¤
bitcell_1_9
sky130sram_sp_cell"
WL	

vss"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
BL

bl"
BR

br"
VPB	

vpb"¥
bitcell_1_10
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BR

br"
WL	

vss"
BL

bl"¥
bitcell_1_11
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

bl		"
BR

br		"¥
bitcell_1_12
sky130sram_sp_cell"
BR

br

"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL	

vss"
VPB	

vpb"
BL

bl

"¥
bitcell_1_13
sky130sram_sp_cell"
VSS	

vss"
WL	

vss"
BL

bl"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BR

br"¥
bitcell_1_14
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
BR

br"
VSS	

vss"
VPB	

vpb"
BL

bl"¥
bitcell_1_15
sky130sram_sp_cell"
WL	

vss"
VSS	

vss"
VNB	

vnb"
BL

bl"
BR

br"
VDD	

vdd"
VPB	

vpb"¥
bitcell_1_16
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
BR

br"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
VSS	

vss"¥
bitcell_1_17
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
WL	

vss"
VPB	

vpb"
VSS	

vss"
BL

bl"
VNB	

vnb"¥
bitcell_1_18
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
VPB	

vpb"
BL

bl"
VSS	

vss"
WL	

vss"
VDD	

vdd"¥
bitcell_1_19
sky130sram_sp_cell"
BR

br"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
VNB	

vnb"
BL

bl"¥
bitcell_1_20
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
BL

bl"
VSS	

vss"
BR

br"
WL	

vss"
VNB	

vnb"¥
bitcell_1_21
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BL

bl"
WL	

vss"
BR

br"¥
bitcell_1_22
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL	

vss"
VPB	

vpb"
VNB	

vnb"
BR

br"
BL

bl"¥
bitcell_1_23
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl"
VNB	

vnb"¥
bitcell_1_24
sky130sram_sp_cell"
BL

bl"
VNB	

vnb"
BR

br"
VSS	

vss"
VPB	

vpb"
WL	

vss"
VDD	

vdd"¥
bitcell_1_25
sky130sram_sp_cell"
VDD	

vdd"
BR

br"
BL

bl"
VNB	

vnb"
VSS	

vss"
WL	

vss"
VPB	

vpb"¥
bitcell_1_26
sky130sram_sp_cell"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL	

vss"
VDD	

vdd"¥
bitcell_1_27
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BR

br"
BL

bl"
WL	

vss"¥
bitcell_1_28
sky130sram_sp_cell"
VDD	

vdd"
BL

bl"
BR

br"
WL	

vss"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"¥
bitcell_1_29
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl"
VNB	

vnb"
WL	

vss"
BR

br"¥
bitcell_1_30
sky130sram_sp_cell"
BR

br"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
WL	

vss"
BL

bl"¥
bitcell_1_31
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
WL	

vss"
BL

bl"
BR

br"¥
bitcell_1_32
sky130sram_sp_cell"
WL	

vss"
VDD	

vdd"
BR

br"
BL

bl"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"¥
bitcell_1_33
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
BR

br"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
VSS	

vss"¥
bitcell_1_34
sky130sram_sp_cell"
BR

br  "
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BL

bl  "
VDD	

vdd"
WL	

vss"¥
bitcell_1_35
sky130sram_sp_cell"
VSS	

vss"
WL	

vss"
BL

bl!!"
BR

br!!"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"¥
bitcell_1_36
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"""
BR

br"""
VPB	

vpb"
WL	

vss"
VDD	

vdd"
VSS	

vss"¥
bitcell_1_37
sky130sram_sp_cell"
BL

bl##"
VPB	

vpb"
BR

br##"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL	

vss"¥
bitcell_1_38
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
VNB	

vnb"
BL

bl$$"
BR

br$$"¥
bitcell_1_39
sky130sram_sp_cell"
BL

bl%%"
WL	

vss"
BR

br%%"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¥
bitcell_1_40
sky130sram_sp_cell"
VDD	

vdd"
BR

br&&"
VSS	

vss"
VPB	

vpb"
WL	

vss"
VNB	

vnb"
BL

bl&&"¥
bitcell_1_41
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL	

vss"
BL

bl''"
BR

br''"¥
bitcell_1_42
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL	

vss"
VPB	

vpb"
BL

bl(("
VNB	

vnb"
BR

br(("¥
bitcell_1_43
sky130sram_sp_cell"
VNB	

vnb"
WL	

vss"
VDD	

vdd"
VPB	

vpb"
BR

br))"
BL

bl))"
VSS	

vss"¥
bitcell_1_44
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
BL

bl**"
BR

br**"
VSS	

vss"
VPB	

vpb"¥
bitcell_1_45
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
WL	

vss"
VPB	

vpb"
BL

bl++"
BR

br++"
VDD	

vdd"¥
bitcell_1_46
sky130sram_sp_cell"
BL

bl,,"
VNB	

vnb"
VDD	

vdd"
BR

br,,"
VPB	

vpb"
WL	

vss"
VSS	

vss"¥
bitcell_1_47
sky130sram_sp_cell"
VNB	

vnb"
BL

bl--"
VSS	

vss"
VPB	

vpb"
BR

br--"
WL	

vss"
VDD	

vdd"¥
bitcell_1_48
sky130sram_sp_cell"
BL

bl.."
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BR

br.."¥
bitcell_1_49
sky130sram_sp_cell"
WL	

vss"
VDD	

vdd"
BR

br//"
BL

bl//"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"¥
bitcell_1_50
sky130sram_sp_cell"
WL	

vss"
VSS	

vss"
BR

br00"
BL

bl00"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"¥
bitcell_1_51
sky130sram_sp_cell"
VDD	

vdd"
BR

br11"
WL	

vss"
VPB	

vpb"
VNB	

vnb"
BL

bl11"
VSS	

vss"¥
bitcell_1_52
sky130sram_sp_cell"
WL	

vss"
BR

br22"
VPB	

vpb"
BL

bl22"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"¥
bitcell_1_53
sky130sram_sp_cell"
VPB	

vpb"
BR

br33"
VSS	

vss"
WL	

vss"
VDD	

vdd"
VNB	

vnb"
BL

bl33"¥
bitcell_1_54
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BR

br44"
WL	

vss"
BL

bl44"¥
bitcell_1_55
sky130sram_sp_cell"
WL	

vss"
VSS	

vss"
BL

bl55"
VDD	

vdd"
VPB	

vpb"
BR

br55"
VNB	

vnb"¥
bitcell_1_56
sky130sram_sp_cell"
VSS	

vss"
WL	

vss"
BL

bl66"
BR

br66"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"¥
bitcell_1_57
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
WL	

vss"
VNB	

vnb"
VPB	

vpb"
BR

br77"
BL

bl77"¥
bitcell_1_58
sky130sram_sp_cell"
BR

br88"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

bl88"¥
bitcell_1_59
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
WL	

vss"
VSS	

vss"
BL

bl99"
BR

br99"
VNB	

vnb"¥
bitcell_1_60
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
BL

bl::"
BR

br::"
WL	

vss"
VNB	

vnb"
VDD	

vdd"¥
bitcell_1_61
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
VSS	

vss"
VNB	

vnb"
BR

br;;"
BL

bl;;"
VDD	

vdd"¥
bitcell_1_62
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL	

vss"
BR

br<<"
BL

bl<<"
VSS	

vss"¥
bitcell_1_63
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

bl=="
BR

br=="
VSS	

vss"
VDD	

vdd"¥
bitcell_1_64
sky130sram_sp_cell"
VDD	

vdd"
BL

bl>>"
BR

br>>"
WL	

vss"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¥
bitcell_1_65
sky130sram_sp_cell"
WL	

vss"
VSS	

vss"
VNB	

vnb"
BL

bl??"
VDD	

vdd"
BR

br??"
VPB	

vpb"£
bitcell_1_66
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL	

vdd"
VSS	

vss"
BR	

vdd"
VPB	

vpb"
WL	

vss"£
bitcell_1_67
sky130sram_sp_cell"
VNB	

vnb"
BL	

vdd"
VSS	

vss"
VDD	

vdd"
WL	

vss"
BR	

vdd"
VPB	

vpb"§
bitcell_2_0 
sky130sram_sp_cell_replica"
VNB	

vnb"
WL
wl"
VDD	

vdd"
BL	

vdd"
BR	

vdd"
VPB	

vpb"
VSS	

vss"§
bitcell_2_1 
sky130sram_sp_cell_replica"
VNB	

vnb"
VPB	

vpb"
WL
wl"
VDD	

vdd"
VSS	

vss"
BL	

rbl"
BR	

rbr"™
bitcell_2_2
sky130sram_sp_cell"
BL
bl"
BR
br"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL
wl"΅
bitcell_2_3
sky130sram_sp_cell"
VSS	

vss"
BL

bl"
VDD	

vdd"
VPB	

vpb"
BR

br"
WL
wl"
VNB	

vnb"΅
bitcell_2_4
sky130sram_sp_cell"
VNB	

vnb"
BR

br"
VPB	

vpb"
VSS	

vss"
WL
wl"
BL

bl"
VDD	

vdd"΅
bitcell_2_5
sky130sram_sp_cell"
VPB	

vpb"
WL
wl"
BL

bl"
BR

br"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"΅
bitcell_2_6
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL
wl"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"΅
bitcell_2_7
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
BR

br"
VSS	

vss"
VDD	

vdd"
WL
wl"
BL

bl"΅
bitcell_2_8
sky130sram_sp_cell"
BR

br"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
BL

bl"
WL
wl"΅
bitcell_2_9
sky130sram_sp_cell"
WL
wl"
BR

br"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
BL

bl"Ά
bitcell_2_10
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL
wl"
BL

bl"
BR

br"Ά
bitcell_2_11
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL
wl"
VDD	

vdd"
BL

bl		"
VSS	

vss"
BR

br		"Ά
bitcell_2_12
sky130sram_sp_cell"
BR

br

"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL
wl"
BL

bl

"Ά
bitcell_2_13
sky130sram_sp_cell"
VSS	

vss"
BR

br"
BL

bl"
VDD	

vdd"
WL
wl"
VPB	

vpb"
VNB	

vnb"Ά
bitcell_2_14
sky130sram_sp_cell"
BR

br"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
WL
wl"
VNB	

vnb"
BL

bl"Ά
bitcell_2_15
sky130sram_sp_cell"
BL

bl"
VNB	

vnb"
VPB	

vpb"
BR

br"
VSS	

vss"
VDD	

vdd"
WL
wl"Ά
bitcell_2_16
sky130sram_sp_cell"
BL

bl"
BR

br"
WL
wl"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"Ά
bitcell_2_17
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL
wl"
BR

br"
VSS	

vss"
BL

bl"
VPB	

vpb"Ά
bitcell_2_18
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL
wl"
BL

bl"
BR

br"
VSS	

vss"Ά
bitcell_2_19
sky130sram_sp_cell"
BL

bl"
VPB	

vpb"
BR

br"
WL
wl"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"Ά
bitcell_2_20
sky130sram_sp_cell"
VDD	

vdd"
WL
wl"
BL

bl"
VSS	

vss"
BR

br"
VNB	

vnb"
VPB	

vpb"Ά
bitcell_2_21
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
BL

bl"
BR

br"
WL
wl"
VNB	

vnb"
VDD	

vdd"Ά
bitcell_2_22
sky130sram_sp_cell"
BR

br"
VSS	

vss"
BL

bl"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL
wl"Ά
bitcell_2_23
sky130sram_sp_cell"
VNB	

vnb"
WL
wl"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl"
BR

br"Ά
bitcell_2_24
sky130sram_sp_cell"
WL
wl"
VNB	

vnb"
VPB	

vpb"
BR

br"
BL

bl"
VSS	

vss"
VDD	

vdd"Ά
bitcell_2_25
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL
wl"
VDD	

vdd"
BL

bl"
VSS	

vss"
BR

br"Ά
bitcell_2_26
sky130sram_sp_cell"
BL

bl"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BR

br"
WL
wl"Ά
bitcell_2_27
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BR

br"
VNB	

vnb"
WL
wl"
BL

bl"
VPB	

vpb"Ά
bitcell_2_28
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
VSS	

vss"
BR

br"
VNB	

vnb"
VDD	

vdd"
WL
wl"Ά
bitcell_2_29
sky130sram_sp_cell"
WL
wl"
BL

bl"
VSS	

vss"
BR

br"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"Ά
bitcell_2_30
sky130sram_sp_cell"
WL
wl"
BL

bl"
VNB	

vnb"
VPB	

vpb"
BR

br"
VSS	

vss"
VDD	

vdd"Ά
bitcell_2_31
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL
wl"
BL

bl"
VPB	

vpb"
BR

br"Ά
bitcell_2_32
sky130sram_sp_cell"
BL

bl"
BR

br"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL
wl"
VSS	

vss"Ά
bitcell_2_33
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL
wl"
BR

br"
BL

bl"Ά
bitcell_2_34
sky130sram_sp_cell"
WL
wl"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl  "
BR

br  "
VNB	

vnb"Ά
bitcell_2_35
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL
wl"
BL

bl!!"
BR

br!!"
VSS	

vss"Ά
bitcell_2_36
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

bl"""
VNB	

vnb"
VSS	

vss"
WL
wl"
BR

br"""Ά
bitcell_2_37
sky130sram_sp_cell"
WL
wl"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BL

bl##"
BR

br##"Ά
bitcell_2_38
sky130sram_sp_cell"
VPB	

vpb"
WL
wl"
VDD	

vdd"
BL

bl$$"
BR

br$$"
VNB	

vnb"
VSS	

vss"Ά
bitcell_2_39
sky130sram_sp_cell"
BR

br%%"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl%%"
VNB	

vnb"
WL
wl"Ά
bitcell_2_40
sky130sram_sp_cell"
WL
wl"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

bl&&"
BR

br&&"
VPB	

vpb"Ά
bitcell_2_41
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL
wl"
BR

br''"
VNB	

vnb"
BL

bl''"Ά
bitcell_2_42
sky130sram_sp_cell"
VDD	

vdd"
BL

bl(("
BR

br(("
WL
wl"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"Ά
bitcell_2_43
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
BL

bl))"
BR

br))"
WL
wl"Ά
bitcell_2_44
sky130sram_sp_cell"
VNB	

vnb"
BL

bl**"
BR

br**"
VSS	

vss"
VDD	

vdd"
WL
wl"
VPB	

vpb"Ά
bitcell_2_45
sky130sram_sp_cell"
VSS	

vss"
BL

bl++"
BR

br++"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL
wl"Ά
bitcell_2_46
sky130sram_sp_cell"
BL

bl,,"
BR

br,,"
VSS	

vss"
VDD	

vdd"
WL
wl"
VNB	

vnb"
VPB	

vpb"Ά
bitcell_2_47
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL
wl"
BL

bl--"
BR

br--"
VDD	

vdd"Ά
bitcell_2_48
sky130sram_sp_cell"
WL
wl"
BR

br.."
VNB	

vnb"
BL

bl.."
VPB	

vpb"
VSS	

vss"
VDD	

vdd"Ά
bitcell_2_49
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

bl//"
VDD	

vdd"
WL
wl"
BR

br//"
VNB	

vnb"Ά
bitcell_2_50
sky130sram_sp_cell"
BL

bl00"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
BR

br00"
VDD	

vdd"
WL
wl"Ά
bitcell_2_51
sky130sram_sp_cell"
WL
wl"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

bl11"
BR

br11"
VPB	

vpb"Ά
bitcell_2_52
sky130sram_sp_cell"
VNB	

vnb"
BR

br22"
VSS	

vss"
BL

bl22"
VPB	

vpb"
VDD	

vdd"
WL
wl"Ά
bitcell_2_53
sky130sram_sp_cell"
BR

br33"
BL

bl33"
WL
wl"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"Ά
bitcell_2_54
sky130sram_sp_cell"
BL

bl44"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL
wl"
BR

br44"Ά
bitcell_2_55
sky130sram_sp_cell"
BL

bl55"
BR

br55"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL
wl"Ά
bitcell_2_56
sky130sram_sp_cell"
BR

br66"
BL

bl66"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL
wl"Ά
bitcell_2_57
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
BR

br77"
WL
wl"
VDD	

vdd"
VPB	

vpb"
BL

bl77"Ά
bitcell_2_58
sky130sram_sp_cell"
VPB	

vpb"
BR

br88"
VSS	

vss"
BL

bl88"
VDD	

vdd"
WL
wl"
VNB	

vnb"Ά
bitcell_2_59
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL
wl"
BR

br99"
VSS	

vss"
VPB	

vpb"
BL

bl99"Ά
bitcell_2_60
sky130sram_sp_cell"
BR

br::"
VPB	

vpb"
VDD	

vdd"
WL
wl"
VNB	

vnb"
VSS	

vss"
BL

bl::"Ά
bitcell_2_61
sky130sram_sp_cell"
BR

br;;"
VNB	

vnb"
WL
wl"
BL

bl;;"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"Ά
bitcell_2_62
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
BL

bl<<"
BR

br<<"
WL
wl"Ά
bitcell_2_63
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL
wl"
VSS	

vss"
BR

br=="
VPB	

vpb"
BL

bl=="Ά
bitcell_2_64
sky130sram_sp_cell"
VPB	

vpb"
BL

bl>>"
BR

br>>"
WL
wl"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"Ά
bitcell_2_65
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL
wl"
BL

bl??"
BR

br??"
VNB	

vnb"
VSS	

vss" 
bitcell_2_66
sky130sram_sp_cell"
BR	

vdd"
VNB	

vnb"
WL
wl"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL	

vdd" 
bitcell_2_67
sky130sram_sp_cell"
BR	

vdd"
VDD	

vdd"
BL	

vdd"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL
wl"«
bitcell_3_0 
sky130sram_sp_cell_replica"
BL	

vdd"
BR	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VDD	

vdd"«
bitcell_3_1 
sky130sram_sp_cell_replica"
VPB	

vpb"
WL

wl"
BL	

rbl"
BR	

rbr"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
bitcell_3_2
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL
bl"
BR
br"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¥
bitcell_3_3
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"¥
bitcell_3_4
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
VPB	

vpb"
BR

br"
BL

bl"
VNB	

vnb"
VDD	

vdd"¥
bitcell_3_5
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

bl"
VPB	

vpb"
VSS	

vss"
BR

br"
WL

wl"¥
bitcell_3_6
sky130sram_sp_cell"
BR

br"
VSS	

vss"
WL

wl"
VPB	

vpb"
VDD	

vdd"
BL

bl"
VNB	

vnb"¥
bitcell_3_7
sky130sram_sp_cell"
WL

wl"
BL

bl"
BR

br"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"¥
bitcell_3_8
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
BL

bl"
BR

br"¥
bitcell_3_9
sky130sram_sp_cell"
VSS	

vss"
BR

br"
VNB	

vnb"
BL

bl"
VPB	

vpb"
VDD	

vdd"
WL

wl"¦
bitcell_3_10
sky130sram_sp_cell"
WL

wl"
BL

bl"
BR

br"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¦
bitcell_3_11
sky130sram_sp_cell"
BR

br		"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
BL

bl		"
VPB	

vpb"
WL

wl"¦
bitcell_3_12
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BL

bl

"
BR

br

"
VSS	

vss"¦
bitcell_3_13
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl"
BR

br"
WL

wl"
VNB	

vnb"¦
bitcell_3_14
sky130sram_sp_cell"
WL

wl"
BL

bl"
VSS	

vss"
VDD	

vdd"
BR

br"
VNB	

vnb"
VPB	

vpb"¦
bitcell_3_15
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl"
VSS	

vss"
WL

wl"
BR

br"¦
bitcell_3_16
sky130sram_sp_cell"
WL

wl"
BL

bl"
BR

br"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"¦
bitcell_3_17
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

bl"
BR

br"
VDD	

vdd"
VNB	

vnb"
WL

wl"¦
bitcell_3_18
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BL

bl"
BR

br"
VSS	

vss"
WL

wl"
VDD	

vdd"¦
bitcell_3_19
sky130sram_sp_cell"
VDD	

vdd"
BR

br"
WL

wl"
VSS	

vss"
VPB	

vpb"
BL

bl"
VNB	

vnb"¦
bitcell_3_20
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BR

br"
VSS	

vss"
BL

bl"
VNB	

vnb"
VPB	

vpb"¦
bitcell_3_21
sky130sram_sp_cell"
BR

br"
WL

wl"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
BL

bl"¦
bitcell_3_22
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
VSS	

vss"
VDD	

vdd"
WL

wl"
BR

br"
VNB	

vnb"¦
bitcell_3_23
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl"
VNB	

vnb"
BR

br"¦
bitcell_3_24
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
VPB	

vpb"
VSS	

vss"
WL

wl"
VDD	

vdd"
BR

br"¦
bitcell_3_25
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
BR

br"
WL

wl"
VPB	

vpb"
BL

bl"
VDD	

vdd"¦
bitcell_3_26
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

br"
BL

bl"
VNB	

vnb"¦
bitcell_3_27
sky130sram_sp_cell"
BR

br"
VSS	

vss"
VNB	

vnb"
WL

wl"
VDD	

vdd"
VPB	

vpb"
BL

bl"¦
bitcell_3_28
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

bl"
VSS	

vss"
BR

br"
VDD	

vdd"¦
bitcell_3_29
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
WL

wl"
BR

br"
BL

bl"
VDD	

vdd"
VNB	

vnb"¦
bitcell_3_30
sky130sram_sp_cell"
WL

wl"
BL

bl"
BR

br"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"¦
bitcell_3_31
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

bl"
BR

br"
VSS	

vss"
WL

wl"
VNB	

vnb"¦
bitcell_3_32
sky130sram_sp_cell"
BL

bl"
VDD	

vdd"
WL

wl"
BR

br"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¦
bitcell_3_33
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
WL

wl"
VSS	

vss"
VNB	

vnb"
BR

br"
VDD	

vdd"¦
bitcell_3_34
sky130sram_sp_cell"
BR

br  "
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl  "
VPB	

vpb"
VDD	

vdd"¦
bitcell_3_35
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

bl!!"
VPB	

vpb"
VSS	

vss"
BR

br!!"¦
bitcell_3_36
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl"""
WL

wl"
BR

br"""
VSS	

vss"¦
bitcell_3_37
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
BL

bl##"
BR

br##"
VNB	

vnb"
WL

wl"¦
bitcell_3_38
sky130sram_sp_cell"
BR

br$$"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BL

bl$$"
WL

wl"¦
bitcell_3_39
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BL

bl%%"
VPB	

vpb"
BR

br%%"
VDD	

vdd"
VNB	

vnb"¦
bitcell_3_40
sky130sram_sp_cell"
BR

br&&"
VDD	

vdd"
WL

wl"
BL

bl&&"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"¦
bitcell_3_41
sky130sram_sp_cell"
BR

br''"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl''"
VNB	

vnb"
VDD	

vdd"¦
bitcell_3_42
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl(("
BR

br(("¦
bitcell_3_43
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
BL

bl))"
BR

br))"
VDD	

vdd"
VNB	

vnb"
WL

wl"¦
bitcell_3_44
sky130sram_sp_cell"
BR

br**"
VDD	

vdd"
VNB	

vnb"
WL

wl"
VPB	

vpb"
VSS	

vss"
BL

bl**"¦
bitcell_3_45
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

bl++"
VPB	

vpb"
BR

br++"
WL

wl"¦
bitcell_3_46
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl,,"
BR

br,,"
VPB	

vpb"¦
bitcell_3_47
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BR

br--"
WL

wl"
VNB	

vnb"
BL

bl--"¦
bitcell_3_48
sky130sram_sp_cell"
VPB	

vpb"
BL

bl.."
BR

br.."
VNB	

vnb"
WL

wl"
VDD	

vdd"
VSS	

vss"¦
bitcell_3_49
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl//"
BR

br//"¦
bitcell_3_50
sky130sram_sp_cell"
BR

br00"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

bl00"¦
bitcell_3_51
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BR

br11"
BL

bl11"¦
bitcell_3_52
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl22"
BR

br22"¦
bitcell_3_53
sky130sram_sp_cell"
VSS	

vss"
BR

br33"
WL

wl"
BL

bl33"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"¦
bitcell_3_54
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
VDD	

vdd"
BL

bl44"
BR

br44"
VNB	

vnb"
VSS	

vss"¦
bitcell_3_55
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
BL

bl55"
BR

br55"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¦
bitcell_3_56
sky130sram_sp_cell"
BR

br66"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl66"¦
bitcell_3_57
sky130sram_sp_cell"
VPB	

vpb"
BL

bl77"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
WL

wl"
BR

br77"¦
bitcell_3_58
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
VSS	

vss"
BL

bl88"
VDD	

vdd"
BR

br88"
VPB	

vpb"¦
bitcell_3_59
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl99"
BR

br99"
VNB	

vnb"¦
bitcell_3_60
sky130sram_sp_cell"
VDD	

vdd"
BL

bl::"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

br::"
VNB	

vnb"¦
bitcell_3_61
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BL

bl;;"
BR

br;;"
VSS	

vss"
VNB	

vnb"¦
bitcell_3_62
sky130sram_sp_cell"
WL

wl"
BL

bl<<"
BR

br<<"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"¦
bitcell_3_63
sky130sram_sp_cell"
BR

br=="
BL

bl=="
WL

wl"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"¦
bitcell_3_64
sky130sram_sp_cell"
VDD	

vdd"
BL

bl>>"
BR

br>>"
VPB	

vpb"
VNB	

vnb"
WL

wl"
VSS	

vss"¦
bitcell_3_65
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl??"
BR

br??"¤
bitcell_3_66
sky130sram_sp_cell"
VNB	

vnb"
BL	

vdd"
BR	

vdd"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VSS	

vss"¤
bitcell_3_67
sky130sram_sp_cell"
BL	

vdd"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BR	

vdd"
VSS	

vss"«
bitcell_4_0 
sky130sram_sp_cell_replica"
WL

wl"
VPB	

vpb"
VNB	

vnb"
BL	

vdd"
BR	

vdd"
VSS	

vss"
VDD	

vdd"«
bitcell_4_1 
sky130sram_sp_cell_replica"
VDD	

vdd"
VSS	

vss"
WL

wl"
VNB	

vnb"
VPB	

vpb"
BL	

rbl"
BR	

rbr"
bitcell_4_2
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VSS	

vss"
BL
bl"
VPB	

vpb"
BR
br"
VDD	

vdd"¥
bitcell_4_3
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL

bl"
VNB	

vnb"
BR

br"¥
bitcell_4_4
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

bl"
BR

br"
VSS	

vss"¥
bitcell_4_5
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
WL

wl"
VDD	

vdd"
VPB	

vpb"
BR

br"
BL

bl"¥
bitcell_4_6
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BR

br"
BL

bl"¥
bitcell_4_7
sky130sram_sp_cell"
BL

bl"
BR

br"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"¥
bitcell_4_8
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"¥
bitcell_4_9
sky130sram_sp_cell"
VDD	

vdd"
BL

bl"
BR

br"
VSS	

vss"
WL

wl"
VNB	

vnb"
VPB	

vpb"¦
bitcell_4_10
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
BL

bl"
BR

br"
VSS	

vss"¦
bitcell_4_11
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BR

br		"
VDD	

vdd"
WL

wl"
BL

bl		"
VNB	

vnb"¦
bitcell_4_12
sky130sram_sp_cell"
BL

bl

"
VPB	

vpb"
BR

br

"
WL

wl"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¦
bitcell_4_13
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
WL

wl"
BL

bl"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"¦
bitcell_4_14
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¦
bitcell_4_15
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
WL

wl"¦
bitcell_4_16
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
BL

bl"
VPB	

vpb"
BR

br"¦
bitcell_4_17
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VPB	

vpb"
VDD	

vdd"
BL

bl"
BR

br"
VSS	

vss"¦
bitcell_4_18
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
BR

br"
VNB	

vnb"
VSS	

vss"
BL

bl"
VDD	

vdd"¦
bitcell_4_19
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl"
WL

wl"¦
bitcell_4_20
sky130sram_sp_cell"
BR

br"
VSS	

vss"
WL

wl"
BL

bl"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¦
bitcell_4_21
sky130sram_sp_cell"
VDD	

vdd"
BL

bl"
VNB	

vnb"
VSS	

vss"
BR

br"
VPB	

vpb"
WL

wl"¦
bitcell_4_22
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BR

br"
BL

bl"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"¦
bitcell_4_23
sky130sram_sp_cell"
VNB	

vnb"
BR

br"
WL

wl"
VDD	

vdd"
VSS	

vss"
BL

bl"
VPB	

vpb"¦
bitcell_4_24
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VSS	

vss"
BR

br"
VPB	

vpb"
BL

bl"
VDD	

vdd"¦
bitcell_4_25
sky130sram_sp_cell"
BL

bl"
BR

br"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"¦
bitcell_4_26
sky130sram_sp_cell"
BL

bl"
BR

br"
VPB	

vpb"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"¦
bitcell_4_27
sky130sram_sp_cell"
BL

bl"
VDD	

vdd"
BR

br"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"¦
bitcell_4_28
sky130sram_sp_cell"
VSS	

vss"
BL

bl"
VPB	

vpb"
BR

br"
VDD	

vdd"
WL

wl"
VNB	

vnb"¦
bitcell_4_29
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
BR

br"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"¦
bitcell_4_30
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BR

br"
BL

bl"¦
bitcell_4_31
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

br"
BL

bl"¦
bitcell_4_32
sky130sram_sp_cell"
BR

br"
BL

bl"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"¦
bitcell_4_33
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL

wl"
VSS	

vss"
BL

bl"
VPB	

vpb"
BR

br"¦
bitcell_4_34
sky130sram_sp_cell"
BL

bl  "
BR

br  "
VPB	

vpb"
WL

wl"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"¦
bitcell_4_35
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
BR

br!!"
WL

wl"
VNB	

vnb"
BL

bl!!"¦
bitcell_4_36
sky130sram_sp_cell"
BR

br"""
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL

bl"""¦
bitcell_4_37
sky130sram_sp_cell"
BL

bl##"
WL

wl"
BR

br##"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"¦
bitcell_4_38
sky130sram_sp_cell"
VSS	

vss"
BL

bl$$"
VDD	

vdd"
WL

wl"
BR

br$$"
VNB	

vnb"
VPB	

vpb"¦
bitcell_4_39
sky130sram_sp_cell"
VSS	

vss"
BL

bl%%"
BR

br%%"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL

wl"¦
bitcell_4_40
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl&&"
BR

br&&"
VPB	

vpb"¦
bitcell_4_41
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl''"
BR

br''"¦
bitcell_4_42
sky130sram_sp_cell"
BR

br(("
VDD	

vdd"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VSS	

vss"
BL

bl(("¦
bitcell_4_43
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BR

br))"
WL

wl"
BL

bl))"¦
bitcell_4_44
sky130sram_sp_cell"
BL

bl**"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

br**"¦
bitcell_4_45
sky130sram_sp_cell"
BL

bl++"
BR

br++"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VNB	

vnb"¦
bitcell_4_46
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl,,"
BR

br,,"
VDD	

vdd"
VSS	

vss"¦
bitcell_4_47
sky130sram_sp_cell"
BR

br--"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl--"¦
bitcell_4_48
sky130sram_sp_cell"
BR

br.."
VSS	

vss"
BL

bl.."
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"¦
bitcell_4_49
sky130sram_sp_cell"
BR

br//"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl//"
VSS	

vss"¦
bitcell_4_50
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

bl00"
WL

wl"
BR

br00"
VDD	

vdd"
VNB	

vnb"¦
bitcell_4_51
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
VPB	

vpb"
VSS	

vss"
BL

bl11"
BR

br11"
VNB	

vnb"¦
bitcell_4_52
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
BL

bl22"
WL

wl"
BR

br22"
VDD	

vdd"
VPB	

vpb"¦
bitcell_4_53
sky130sram_sp_cell"
BR

br33"
BL

bl33"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"¦
bitcell_4_54
sky130sram_sp_cell"
BR

br44"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"
VSS	

vss"
BL

bl44"¦
bitcell_4_55
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
BL

bl55"
WL

wl"
BR

br55"
VNB	

vnb"¦
bitcell_4_56
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL

wl"
VSS	

vss"
VPB	

vpb"
BL

bl66"
BR

br66"¦
bitcell_4_57
sky130sram_sp_cell"
BL

bl77"
BR

br77"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL

wl"
VDD	

vdd"¦
bitcell_4_58
sky130sram_sp_cell"
BR

br88"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl88"¦
bitcell_4_59
sky130sram_sp_cell"
WL

wl"
BL

bl99"
BR

br99"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"¦
bitcell_4_60
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl::"
BR

br::"¦
bitcell_4_61
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BL

bl;;"
WL

wl"
VDD	

vdd"
BR

br;;"
VSS	

vss"¦
bitcell_4_62
sky130sram_sp_cell"
BL

bl<<"
BR

br<<"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"¦
bitcell_4_63
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

bl=="
VPB	

vpb"
WL

wl"
BR

br=="¦
bitcell_4_64
sky130sram_sp_cell"
BL

bl>>"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BR

br>>"
WL

wl"
VNB	

vnb"¦
bitcell_4_65
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BL

bl??"
BR

br??"
VDD	

vdd"
VSS	

vss"¤
bitcell_4_66
sky130sram_sp_cell"
VSS	

vss"
BL	

vdd"
VPB	

vpb"
WL

wl"
BR	

vdd"
VNB	

vnb"
VDD	

vdd"¤
bitcell_4_67
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL	

vdd"
BR	

vdd"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"«
bitcell_5_0 
sky130sram_sp_cell_replica"
BL	

vdd"
BR	

vdd"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"«
bitcell_5_1 
sky130sram_sp_cell_replica"
VPB	

vpb"
BR	

rbr"
BL	

rbl"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL

wl"
bitcell_5_2
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VNB	

vnb"
VPB	

vpb"
BL
bl"
VDD	

vdd"
BR
br"¥
bitcell_5_3
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BR

br"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

bl"¥
bitcell_5_4
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl"
VSS	

vss"
BR

br"¥
bitcell_5_5
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"¥
bitcell_5_6
sky130sram_sp_cell"
VNB	

vnb"
BR

br"
VPB	

vpb"
VSS	

vss"
WL

wl"
VDD	

vdd"
BL

bl"¥
bitcell_5_7
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VPB	

vpb"
BL

bl"
VSS	

vss"
BR

br"
VDD	

vdd"¥
bitcell_5_8
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl"
BR

br"
VNB	

vnb"¥
bitcell_5_9
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BR

br"
VSS	

vss"¦
bitcell_5_10
sky130sram_sp_cell"
BR

br"
VPB	

vpb"
VDD	

vdd"
BL

bl"
WL

wl"
VNB	

vnb"
VSS	

vss"¦
bitcell_5_11
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BR

br		"
VSS	

vss"
VPB	

vpb"
BL

bl		"¦
bitcell_5_12
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

bl

"
VPB	

vpb"
BR

br

"¦
bitcell_5_13
sky130sram_sp_cell"
BR

br"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"
VSS	

vss"
BL

bl"¦
bitcell_5_14
sky130sram_sp_cell"
WL

wl"
BR

br"
VNB	

vnb"
VSS	

vss"
BL

bl"
VDD	

vdd"
VPB	

vpb"¦
bitcell_5_15
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
VPB	

vpb"
BR

br"
VSS	

vss"
VDD	

vdd"
WL

wl"¦
bitcell_5_16
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
BL

bl"
VSS	

vss"
WL

wl"
BR

br"¦
bitcell_5_17
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl"
VNB	

vnb"
VSS	

vss"
BR

br"¦
bitcell_5_18
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¦
bitcell_5_19
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
WL

wl"
VSS	

vss"
VPB	

vpb"
BL

bl"
VDD	

vdd"¦
bitcell_5_20
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
BL

bl"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
WL

wl"¦
bitcell_5_21
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BR

br"
BL

bl"¦
bitcell_5_22
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"¦
bitcell_5_23
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VSS	

vss"
BR

br"
BL

bl"¦
bitcell_5_24
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BL

bl"
VDD	

vdd"
BR

br"
VSS	

vss"
WL

wl"¦
bitcell_5_25
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VNB	

vnb"
BR

br"
BL

bl"
VSS	

vss"
VPB	

vpb"¦
bitcell_5_26
sky130sram_sp_cell"
VSS	

vss"
BR

br"
WL

wl"
VDD	

vdd"
VPB	

vpb"
BL

bl"
VNB	

vnb"¦
bitcell_5_27
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

bl"
BR

br"
VPB	

vpb"
WL

wl"¦
bitcell_5_28
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VDD	

vdd"
BL

bl"
VPB	

vpb"
BR

br"
VNB	

vnb"¦
bitcell_5_29
sky130sram_sp_cell"
BL

bl"
VDD	

vdd"
BR

br"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"¦
bitcell_5_30
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

bl"
VDD	

vdd"
VSS	

vss"
BR

br"¦
bitcell_5_31
sky130sram_sp_cell"
BL

bl"
VSS	

vss"
BR

br"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VDD	

vdd"¦
bitcell_5_32
sky130sram_sp_cell"
BL

bl"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
BR

br"
WL

wl"¦
bitcell_5_33
sky130sram_sp_cell"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"¦
bitcell_5_34
sky130sram_sp_cell"
BR

br  "
VPB	

vpb"
VNB	

vnb"
WL

wl"
VDD	

vdd"
VSS	

vss"
BL

bl  "¦
bitcell_5_35
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BR

br!!"
BL

bl!!"¦
bitcell_5_36
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl"""
BR

br"""
VDD	

vdd"
VSS	

vss"¦
bitcell_5_37
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
VSS	

vss"
VPB	

vpb"
BL

bl##"
BR

br##"
VNB	

vnb"¦
bitcell_5_38
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BR

br$$"
VPB	

vpb"
BL

bl$$"
VNB	

vnb"
VDD	

vdd"¦
bitcell_5_39
sky130sram_sp_cell"
BL

bl%%"
BR

br%%"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"¦
bitcell_5_40
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
BR

br&&"
BL

bl&&"
WL

wl"
VPB	

vpb"¦
bitcell_5_41
sky130sram_sp_cell"
BL

bl''"
WL

wl"
BR

br''"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"¦
bitcell_5_42
sky130sram_sp_cell"
BR

br(("
VPB	

vpb"
BL

bl(("
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL

wl"¦
bitcell_5_43
sky130sram_sp_cell"
BL

bl))"
BR

br))"
WL

wl"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¦
bitcell_5_44
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BR

br**"
BL

bl**"
VNB	

vnb"
VSS	

vss"¦
bitcell_5_45
sky130sram_sp_cell"
VNB	

vnb"
BL

bl++"
VSS	

vss"
VDD	

vdd"
BR

br++"
VPB	

vpb"
WL

wl"¦
bitcell_5_46
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
BL

bl,,"
WL

wl"
BR

br,,"¦
bitcell_5_47
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

br--"
BL

bl--"
VNB	

vnb"¦
bitcell_5_48
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl.."
BR

br.."¦
bitcell_5_49
sky130sram_sp_cell"
BL

bl//"
WL

wl"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BR

br//"
VSS	

vss"¦
bitcell_5_50
sky130sram_sp_cell"
BR

br00"
VDD	

vdd"
VSS	

vss"
WL

wl"
VNB	

vnb"
BL

bl00"
VPB	

vpb"¦
bitcell_5_51
sky130sram_sp_cell"
BR

br11"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl11"¦
bitcell_5_52
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BR

br22"
BL

bl22"
VSS	

vss"¦
bitcell_5_53
sky130sram_sp_cell"
VPB	

vpb"
BL

bl33"
BR

br33"
VSS	

vss"
VNB	

vnb"
WL

wl"
VDD	

vdd"¦
bitcell_5_54
sky130sram_sp_cell"
VDD	

vdd"
BR

br44"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl44"
VSS	

vss"¦
bitcell_5_55
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

br55"
BL

bl55"
VDD	

vdd"¦
bitcell_5_56
sky130sram_sp_cell"
BR

br66"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BL

bl66"¦
bitcell_5_57
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BL

bl77"
VNB	

vnb"
BR

br77"
VDD	

vdd"
VPB	

vpb"¦
bitcell_5_58
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl88"
BR

br88"
VNB	

vnb"¦
bitcell_5_59
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
WL

wl"
VSS	

vss"
BL

bl99"
BR

br99"
VNB	

vnb"¦
bitcell_5_60
sky130sram_sp_cell"
BR

br::"
WL

wl"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
BL

bl::"¦
bitcell_5_61
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BL

bl;;"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BR

br;;"¦
bitcell_5_62
sky130sram_sp_cell"
WL

wl"
BL

bl<<"
BR

br<<"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¦
bitcell_5_63
sky130sram_sp_cell"
BL

bl=="
WL

wl"
VSS	

vss"
VNB	

vnb"
BR

br=="
VPB	

vpb"
VDD	

vdd"¦
bitcell_5_64
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl>>"
BR

br>>"
VPB	

vpb"¦
bitcell_5_65
sky130sram_sp_cell"
WL

wl"
BR

br??"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
BL

bl??"¤
bitcell_5_66
sky130sram_sp_cell"
BL	

vdd"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BR	

vdd"
VSS	

vss"
WL

wl"¤
bitcell_5_67
sky130sram_sp_cell"
BL	

vdd"
WL

wl"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
BR	

vdd"«
bitcell_6_0 
sky130sram_sp_cell_replica"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VSS	

vss"
VNB	

vnb"
BL	

vdd"
BR	

vdd"«
bitcell_6_1 
sky130sram_sp_cell_replica"
WL

wl"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL	

rbl"
BR	

rbr"
bitcell_6_2
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BR
br"
VNB	

vnb"
BL
bl"¥
bitcell_6_3
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
BL

bl"
VSS	

vss"
BR

br"
VDD	

vdd"
VPB	

vpb"¥
bitcell_6_4
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VSS	

vss"¥
bitcell_6_5
sky130sram_sp_cell"
BL

bl"
BR

br"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"¥
bitcell_6_6
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl"
VSS	

vss"
VNB	

vnb"¥
bitcell_6_7
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

br"
BL

bl"
VDD	

vdd"¥
bitcell_6_8
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
BL

bl"
VNB	

vnb"
BR

br"
WL

wl"
VDD	

vdd"¥
bitcell_6_9
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
BR

br"¦
bitcell_6_10
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¦
bitcell_6_11
sky130sram_sp_cell"
VNB	

vnb"
BL

bl		"
VPB	

vpb"
BR

br		"
WL

wl"
VSS	

vss"
VDD	

vdd"¦
bitcell_6_12
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl

"
VDD	

vdd"
VPB	

vpb"
BR

br

"¦
bitcell_6_13
sky130sram_sp_cell"
BL

bl"
BR

br"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL

wl"¦
bitcell_6_14
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
BL

bl"
BR

br"¦
bitcell_6_15
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
BL

bl"
BR

br"
VDD	

vdd"¦
bitcell_6_16
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BL

bl"
VSS	

vss"
VPB	

vpb"¦
bitcell_6_17
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
BR

br"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
WL

wl"¦
bitcell_6_18
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BL

bl"
VSS	

vss"
BR

br"¦
bitcell_6_19
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
BR

br"
WL

wl"
VDD	

vdd"
VPB	

vpb"
BL

bl"¦
bitcell_6_20
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
WL

wl"
VDD	

vdd"
BL

bl"
VPB	

vpb"
BR

br"¦
bitcell_6_21
sky130sram_sp_cell"
WL

wl"
BL

bl"
VSS	

vss"
BR

br"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"¦
bitcell_6_22
sky130sram_sp_cell"
VDD	

vdd"
BL

bl"
VSS	

vss"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BR

br"¦
bitcell_6_23
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
BR

br"
BL

bl"
WL

wl"¦
bitcell_6_24
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
WL

wl"
VPB	

vpb"
BL

bl"
BR

br"
VNB	

vnb"¦
bitcell_6_25
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
VDD	

vdd"
WL

wl"
BR

br"
VSS	

vss"
VPB	

vpb"¦
bitcell_6_26
sky130sram_sp_cell"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"¦
bitcell_6_27
sky130sram_sp_cell"
BR

br"
VSS	

vss"
WL

wl"
BL

bl"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¦
bitcell_6_28
sky130sram_sp_cell"
VSS	

vss"
BL

bl"
VPB	

vpb"
BR

br"
VDD	

vdd"
VNB	

vnb"
WL

wl"¦
bitcell_6_29
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
WL

wl"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl"¦
bitcell_6_30
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"
VDD	

vdd"
BR

br"¦
bitcell_6_31
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

bl"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

br"¦
bitcell_6_32
sky130sram_sp_cell"
WL

wl"
BL

bl"
VNB	

vnb"
BR

br"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"¦
bitcell_6_33
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BL

bl"
BR

br"¦
bitcell_6_34
sky130sram_sp_cell"
BL

bl  "
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
BR

br  "
WL

wl"¦
bitcell_6_35
sky130sram_sp_cell"
BL

bl!!"
WL

wl"
VPB	

vpb"
VNB	

vnb"
BR

br!!"
VDD	

vdd"
VSS	

vss"¦
bitcell_6_36
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"""
VNB	

vnb"
VDD	

vdd"
WL

wl"
BR

br"""
VSS	

vss"¦
bitcell_6_37
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VDD	

vdd"
VNB	

vnb"
BL

bl##"
BR

br##"
VPB	

vpb"¦
bitcell_6_38
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
BL

bl$$"
VSS	

vss"
VPB	

vpb"
BR

br$$"
VDD	

vdd"¦
bitcell_6_39
sky130sram_sp_cell"
VSS	

vss"
BR

br%%"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl%%"
VDD	

vdd"¦
bitcell_6_40
sky130sram_sp_cell"
BL

bl&&"
BR

br&&"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"¦
bitcell_6_41
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BL

bl''"
BR

br''"
VSS	

vss"
WL

wl"¦
bitcell_6_42
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
BR

br(("
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl(("¦
bitcell_6_43
sky130sram_sp_cell"
VDD	

vdd"
BL

bl))"
BR

br))"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL

wl"¦
bitcell_6_44
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BR

br**"
VPB	

vpb"
BL

bl**"
VDD	

vdd"
VNB	

vnb"¦
bitcell_6_45
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
WL

wl"
BR

br++"
VPB	

vpb"
BL

bl++"
VNB	

vnb"¦
bitcell_6_46
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BR

br,,"
VNB	

vnb"
WL

wl"
BL

bl,,"¦
bitcell_6_47
sky130sram_sp_cell"
VNB	

vnb"
BR

br--"
VDD	

vdd"
BL

bl--"
VSS	

vss"
VPB	

vpb"
WL

wl"¦
bitcell_6_48
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl.."
VDD	

vdd"
BR

br.."¦
bitcell_6_49
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VPB	

vpb"
BL

bl//"
BR

br//"
VNB	

vnb"
VDD	

vdd"¦
bitcell_6_50
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BR

br00"
BL

bl00"
WL

wl"¦
bitcell_6_51
sky130sram_sp_cell"
BL

bl11"
WL

wl"
VDD	

vdd"
VNB	

vnb"
BR

br11"
VSS	

vss"
VPB	

vpb"¦
bitcell_6_52
sky130sram_sp_cell"
VNB	

vnb"
BR

br22"
WL

wl"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl22"¦
bitcell_6_53
sky130sram_sp_cell"
BR

br33"
VPB	

vpb"
VSS	

vss"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BL

bl33"¦
bitcell_6_54
sky130sram_sp_cell"
BR

br44"
VPB	

vpb"
VSS	

vss"
WL

wl"
VNB	

vnb"
BL

bl44"
VDD	

vdd"¦
bitcell_6_55
sky130sram_sp_cell"
BL

bl55"
BR

br55"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"¦
bitcell_6_56
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BL

bl66"
VSS	

vss"
BR

br66"¦
bitcell_6_57
sky130sram_sp_cell"
BL

bl77"
BR

br77"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"¦
bitcell_6_58
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BR

br88"
VNB	

vnb"
BL

bl88"
VDD	

vdd"
VSS	

vss"¦
bitcell_6_59
sky130sram_sp_cell"
WL

wl"
BR

br99"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

bl99"¦
bitcell_6_60
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl::"
BR

br::"
VNB	

vnb"
WL

wl"¦
bitcell_6_61
sky130sram_sp_cell"
WL

wl"
BL

bl;;"
VPB	

vpb"
VNB	

vnb"
BR

br;;"
VDD	

vdd"
VSS	

vss"¦
bitcell_6_62
sky130sram_sp_cell"
WL

wl"
BR

br<<"
VPB	

vpb"
BL

bl<<"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"¦
bitcell_6_63
sky130sram_sp_cell"
BL

bl=="
VDD	

vdd"
WL

wl"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
BR

br=="¦
bitcell_6_64
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl>>"
BR

br>>"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"¦
bitcell_6_65
sky130sram_sp_cell"
VNB	

vnb"
BL

bl??"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BR

br??"¤
bitcell_6_66
sky130sram_sp_cell"
BR	

vdd"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL	

vdd"¤
bitcell_6_67
sky130sram_sp_cell"
BR	

vdd"
VDD	

vdd"
VNB	

vnb"
WL

wl"
VSS	

vss"
VPB	

vpb"
BL	

vdd"«
bitcell_7_0 
sky130sram_sp_cell_replica"
WL

wl"
VSS	

vss"
BL	

vdd"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
BR	

vdd"«
bitcell_7_1 
sky130sram_sp_cell_replica"
BL	

rbl"
VSS	

vss"
WL

wl"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
BR	

rbr"
bitcell_7_2
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BL
bl"
BR
br"
WL

wl"¥
bitcell_7_3
sky130sram_sp_cell"
VDD	

vdd"
BL

bl"
VPB	

vpb"
VSS	

vss"
WL

wl"
BR

br"
VNB	

vnb"¥
bitcell_7_4
sky130sram_sp_cell"
BL

bl"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BR

br"
VSS	

vss"
VNB	

vnb"¥
bitcell_7_5
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BL

bl"
BR

br"
VSS	

vss"¥
bitcell_7_6
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
WL

wl"
BL

bl"
BR

br"
VPB	

vpb"
VNB	

vnb"¥
bitcell_7_7
sky130sram_sp_cell"
WL

wl"
BR

br"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BL

bl"¥
bitcell_7_8
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BR

br"
VPB	

vpb"
WL

wl"
BL

bl"¥
bitcell_7_9
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BR

br"
VNB	

vnb"
BL

bl"¦
bitcell_7_10
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

bl"
VSS	

vss"
BR

br"¦
bitcell_7_11
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

bl		"
VNB	

vnb"
BR

br		"
WL

wl"
VSS	

vss"¦
bitcell_7_12
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
BR

br

"
VSS	

vss"
BL

bl

"
VNB	

vnb"
WL

wl"¦
bitcell_7_13
sky130sram_sp_cell"
BL

bl"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BR

br"¦
bitcell_7_14
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
BR

br"
VPB	

vpb"
BL

bl"
WL

wl"
VSS	

vss"¦
bitcell_7_15
sky130sram_sp_cell"
BL

bl"
VDD	

vdd"
WL

wl"
BR

br"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"¦
bitcell_7_16
sky130sram_sp_cell"
WL

wl"
BR

br"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
BL

bl"
VDD	

vdd"¦
bitcell_7_17
sky130sram_sp_cell"
VDD	

vdd"
BL

bl"
VPB	

vpb"
BR

br"
VSS	

vss"
VNB	

vnb"
WL

wl"¦
bitcell_7_18
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
BL

bl"
VSS	

vss"
BR

br"
VDD	

vdd"
VNB	

vnb"¦
bitcell_7_19
sky130sram_sp_cell"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"¦
bitcell_7_20
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl"
BR

br"¦
bitcell_7_21
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VDD	

vdd"¦
bitcell_7_22
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL

wl"
VSS	

vss"
BR

br"
BL

bl"¦
bitcell_7_23
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
WL

wl"
VNB	

vnb"
BL

bl"
VPB	

vpb"
BR

br"¦
bitcell_7_24
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VDD	

vdd"
VSS	

vss"
BL

bl"
BR

br"
VNB	

vnb"¦
bitcell_7_25
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BL

bl"
BR

br"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¦
bitcell_7_26
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
WL

wl"¦
bitcell_7_27
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BL

bl"
BR

br"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"¦
bitcell_7_28
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"¦
bitcell_7_29
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VDD	

vdd"
VNB	

vnb"¦
bitcell_7_30
sky130sram_sp_cell"
VSS	

vss"
BL

bl"
WL

wl"
BR

br"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"¦
bitcell_7_31
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BL

bl"
BR

br"¦
bitcell_7_32
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BL

bl"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
BR

br"¦
bitcell_7_33
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
BL

bl"
VDD	

vdd"
VNB	

vnb"
BR

br"
WL

wl"¦
bitcell_7_34
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL

wl"
VSS	

vss"
BR

br  "
VPB	

vpb"
BL

bl  "¦
bitcell_7_35
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
BL

bl!!"
BR

br!!"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"¦
bitcell_7_36
sky130sram_sp_cell"
BL

bl"""
BR

br"""
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"¦
bitcell_7_37
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
BL

bl##"
VDD	

vdd"
BR

br##"
VNB	

vnb"
VPB	

vpb"¦
bitcell_7_38
sky130sram_sp_cell"
VDD	

vdd"
BL

bl$$"
VSS	

vss"
BR

br$$"
WL

wl"
VPB	

vpb"
VNB	

vnb"¦
bitcell_7_39
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
BL

bl%%"
VSS	

vss"
WL

wl"
BR

br%%"¦
bitcell_7_40
sky130sram_sp_cell"
WL

wl"
BL

bl&&"
BR

br&&"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¦
bitcell_7_41
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BR

br''"
VNB	

vnb"
BL

bl''"¦
bitcell_7_42
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl(("
BR

br(("
VNB	

vnb"
VPB	

vpb"¦
bitcell_7_43
sky130sram_sp_cell"
BR

br))"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl))"
WL

wl"
VSS	

vss"¦
bitcell_7_44
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

bl**"
BR

br**"
VPB	

vpb"
VSS	

vss"
WL

wl"¦
bitcell_7_45
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BR

br++"
BL

bl++"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"¦
bitcell_7_46
sky130sram_sp_cell"
VSS	

vss"
BL

bl,,"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
BR

br,,"
WL

wl"¦
bitcell_7_47
sky130sram_sp_cell"
VSS	

vss"
BL

bl--"
BR

br--"
VDD	

vdd"
WL

wl"
VNB	

vnb"
VPB	

vpb"¦
bitcell_7_48
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
BR

br.."
BL

bl.."
VNB	

vnb"
WL

wl"
VDD	

vdd"¦
bitcell_7_49
sky130sram_sp_cell"
BR

br//"
WL

wl"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl//"¦
bitcell_7_50
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
BL

bl00"
BR

br00"¦
bitcell_7_51
sky130sram_sp_cell"
BR

br11"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

bl11"
VDD	

vdd"¦
bitcell_7_52
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BL

bl22"
VDD	

vdd"
BR

br22"¦
bitcell_7_53
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
WL

wl"
VDD	

vdd"
VPB	

vpb"
BR

br33"
BL

bl33"¦
bitcell_7_54
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl44"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
BR

br44"¦
bitcell_7_55
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BL

bl55"
BR

br55"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¦
bitcell_7_56
sky130sram_sp_cell"
BL

bl66"
VSS	

vss"
WL

wl"
BR

br66"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"¦
bitcell_7_57
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
BL

bl77"
BR

br77"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"¦
bitcell_7_58
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

bl88"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BR

br88"¦
bitcell_7_59
sky130sram_sp_cell"
BR

br99"
WL

wl"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BL

bl99"¦
bitcell_7_60
sky130sram_sp_cell"
VNB	

vnb"
BR

br::"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

bl::"¦
bitcell_7_61
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl;;"
BR

br;;"¦
bitcell_7_62
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

bl<<"
VNB	

vnb"
BR

br<<"
VDD	

vdd"
WL

wl"¦
bitcell_7_63
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BL

bl=="
BR

br=="
WL

wl"
VDD	

vdd"
VSS	

vss"¦
bitcell_7_64
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

bl>>"
VDD	

vdd"
BR

br>>"¦
bitcell_7_65
sky130sram_sp_cell"
BR

br??"
VDD	

vdd"
VSS	

vss"
WL

wl"
VPB	

vpb"
VNB	

vnb"
BL

bl??"¤
bitcell_7_66
sky130sram_sp_cell"
BR	

vdd"
BL	

vdd"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL

wl"
VPB	

vpb"¤
bitcell_7_67
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VNB	

vnb"
BL	

vdd"
BR	

vdd"
VSS	

vss"
VPB	

vpb"«
bitcell_8_0 
sky130sram_sp_cell_replica"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
BL	

vdd"
BR	

vdd"
VPB	

vpb"
WL

wl"«
bitcell_8_1 
sky130sram_sp_cell_replica"
BL	

rbl"
BR	

rbr"
VSS	

vss"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
bitcell_8_2
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BL
bl"
BR
br"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¥
bitcell_8_3
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BL

bl"
WL

wl"
BR

br"
VSS	

vss"¥
bitcell_8_4
sky130sram_sp_cell"
WL

wl"
BR

br"
VDD	

vdd"
BL

bl"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"¥
bitcell_8_5
sky130sram_sp_cell"
BR

br"
BL

bl"
VSS	

vss"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VDD	

vdd"¥
bitcell_8_6
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
VNB	

vnb"
BR

br"
VDD	

vdd"
WL

wl"
VSS	

vss"¥
bitcell_8_7
sky130sram_sp_cell"
BL

bl"
BR

br"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"¥
bitcell_8_8
sky130sram_sp_cell"
VDD	

vdd"
BR

br"
WL

wl"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
BL

bl"¥
bitcell_8_9
sky130sram_sp_cell"
BL

bl"
BR

br"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL

wl"¦
bitcell_8_10
sky130sram_sp_cell"
BL

bl"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
WL

wl"
BR

br"
VNB	

vnb"¦
bitcell_8_11
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VSS	

vss"
BL

bl		"
BR

br		"
VPB	

vpb"
VDD	

vdd"¦
bitcell_8_12
sky130sram_sp_cell"
BL

bl

"
BR

br

"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"¦
bitcell_8_13
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BL

bl"
VPB	

vpb"
VSS	

vss"¦
bitcell_8_14
sky130sram_sp_cell"
BR

br"
VPB	

vpb"
VNB	

vnb"
WL

wl"
VDD	

vdd"
BL

bl"
VSS	

vss"¦
bitcell_8_15
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
BR

br"
BL

bl"
VPB	

vpb"
WL

wl"¦
bitcell_8_16
sky130sram_sp_cell"
BR

br"
VPB	

vpb"
VSS	

vss"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BL

bl"¦
bitcell_8_17
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
BR

br"
VSS	

vss"
VNB	

vnb"
BL

bl"
VDD	

vdd"¦
bitcell_8_18
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl"
VNB	

vnb"
BR

br"¦
bitcell_8_19
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl"
VNB	

vnb"
VPB	

vpb"
BR

br"¦
bitcell_8_20
sky130sram_sp_cell"
BR

br"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

bl"¦
bitcell_8_21
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BR

br"
VNB	

vnb"
VPB	

vpb"
BL

bl"
VSS	

vss"¦
bitcell_8_22
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BL

bl"
VSS	

vss"
BR

br"¦
bitcell_8_23
sky130sram_sp_cell"
BL

bl"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl"
BR

br"¦
bitcell_8_24
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"¦
bitcell_8_25
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

bl"
VPB	

vpb"
VSS	

vss"
BR

br"¦
bitcell_8_26
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
BL

bl"
VSS	

vss"
VNB	

vnb"
WL

wl"
BR

br"¦
bitcell_8_27
sky130sram_sp_cell"
WL

wl"
BR

br"
BL

bl"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"¦
bitcell_8_28
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VSS	

vss"¦
bitcell_8_29
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"¦
bitcell_8_30
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VNB	

vnb"¦
bitcell_8_31
sky130sram_sp_cell"
BR

br"
VPB	

vpb"
BL

bl"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
WL

wl"¦
bitcell_8_32
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL

wl"
VPB	

vpb"
BL

bl"
BR

br"¦
bitcell_8_33
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BL

bl"
VSS	

vss"
VNB	

vnb"
BR

br"¦
bitcell_8_34
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

bl  "
BR

br  "¦
bitcell_8_35
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl!!"
BR

br!!"
VSS	

vss"¦
bitcell_8_36
sky130sram_sp_cell"
WL

wl"
BL

bl"""
BR

br"""
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"¦
bitcell_8_37
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

bl##"
VNB	

vnb"
WL

wl"
VDD	

vdd"
BR

br##"¦
bitcell_8_38
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
WL

wl"
BL

bl$$"
BR

br$$"¦
bitcell_8_39
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

bl%%"
BR

br%%"
VDD	

vdd"¦
bitcell_8_40
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BL

bl&&"
BR

br&&"¦
bitcell_8_41
sky130sram_sp_cell"
VNB	

vnb"
BL

bl''"
VSS	

vss"
WL

wl"
VPB	

vpb"
VDD	

vdd"
BR

br''"¦
bitcell_8_42
sky130sram_sp_cell"
BL

bl(("
VDD	

vdd"
BR

br(("
VPB	

vpb"
WL

wl"
VNB	

vnb"
VSS	

vss"¦
bitcell_8_43
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl))"
BR

br))"
VDD	

vdd"
VPB	

vpb"¦
bitcell_8_44
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL

wl"
VPB	

vpb"
BL

bl**"
BR

br**"¦
bitcell_8_45
sky130sram_sp_cell"
VPB	

vpb"
BR

br++"
WL

wl"
VSS	

vss"
BL

bl++"
VNB	

vnb"
VDD	

vdd"¦
bitcell_8_46
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl,,"
VPB	

vpb"
BR

br,,"
VNB	

vnb"¦
bitcell_8_47
sky130sram_sp_cell"
VSS	

vss"
BR

br--"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BL

bl--"
VNB	

vnb"¦
bitcell_8_48
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl.."
BR

br.."
VDD	

vdd"
VSS	

vss"¦
bitcell_8_49
sky130sram_sp_cell"
VSS	

vss"
BL

bl//"
WL

wl"
VDD	

vdd"
BR

br//"
VNB	

vnb"
VPB	

vpb"¦
bitcell_8_50
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BL

bl00"
WL

wl"
BR

br00"
VSS	

vss"¦
bitcell_8_51
sky130sram_sp_cell"
VSS	

vss"
BL

bl11"
WL

wl"
BR

br11"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"¦
bitcell_8_52
sky130sram_sp_cell"
BR

br22"
BL

bl22"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VSS	

vss"¦
bitcell_8_53
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

bl33"
BR

br33"
VSS	

vss"
VPB	

vpb"¦
bitcell_8_54
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
BR

br44"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl44"¦
bitcell_8_55
sky130sram_sp_cell"
WL

wl"
BR

br55"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BL

bl55"
VSS	

vss"¦
bitcell_8_56
sky130sram_sp_cell"
WL

wl"
BL

bl66"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
BR

br66"
VNB	

vnb"¦
bitcell_8_57
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
WL

wl"
VNB	

vnb"
BL

bl77"
BR

br77"
VSS	

vss"¦
bitcell_8_58
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BR

br88"
VSS	

vss"
BL

bl88"
WL

wl"¦
bitcell_8_59
sky130sram_sp_cell"
BR

br99"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
BL

bl99"¦
bitcell_8_60
sky130sram_sp_cell"
BL

bl::"
BR

br::"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"¦
bitcell_8_61
sky130sram_sp_cell"
VSS	

vss"
BL

bl;;"
BR

br;;"
VPB	

vpb"
VNB	

vnb"
WL

wl"
VDD	

vdd"¦
bitcell_8_62
sky130sram_sp_cell"
VPB	

vpb"
BL

bl<<"
BR

br<<"
VSS	

vss"
WL

wl"
VNB	

vnb"
VDD	

vdd"¦
bitcell_8_63
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BL

bl=="
BR

br=="
VSS	

vss"
VPB	

vpb"¦
bitcell_8_64
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl>>"
BR

br>>"¦
bitcell_8_65
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BR

br??"
VPB	

vpb"
VNB	

vnb"
BL

bl??"
VSS	

vss"¤
bitcell_8_66
sky130sram_sp_cell"
BL	

vdd"
VNB	

vnb"
WL

wl"
VPB	

vpb"
BR	

vdd"
VDD	

vdd"
VSS	

vss"¤
bitcell_8_67
sky130sram_sp_cell"
BR	

vdd"
VSS	

vss"
WL

wl"
VDD	

vdd"
BL	

vdd"
VPB	

vpb"
VNB	

vnb"«
bitcell_9_0 
sky130sram_sp_cell_replica"
VDD	

vdd"
BL	

vdd"
VSS	

vss"
VNB	

vnb"
BR	

vdd"
VPB	

vpb"
WL

wl"«
bitcell_9_1 
sky130sram_sp_cell_replica"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
BL	

rbl"
VDD	

vdd"
WL

wl"
BR	

rbr"
bitcell_9_2
sky130sram_sp_cell"
VPB	

vpb"
BL
bl"
VDD	

vdd"
BR
br"
WL

wl"
VNB	

vnb"
VSS	

vss"¥
bitcell_9_3
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
VNB	

vnb"
BL

bl"
WL

wl"
VDD	

vdd"
VSS	

vss"¥
bitcell_9_4
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BR

br"
VPB	

vpb"
BL

bl"¥
bitcell_9_5
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
WL

wl"
VPB	

vpb"
BL

bl"
BR

br"
VDD	

vdd"¥
bitcell_9_6
sky130sram_sp_cell"
VNB	

vnb"
BR

br"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"¥
bitcell_9_7
sky130sram_sp_cell"
BL

bl"
BR

br"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL

wl"
VPB	

vpb"¥
bitcell_9_8
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
VSS	

vss"
BL

bl"
VDD	

vdd"
WL

wl"
VNB	

vnb"¥
bitcell_9_9
sky130sram_sp_cell"
VDD	

vdd"
BR

br"
VPB	

vpb"
WL

wl"
BL

bl"
VSS	

vss"
VNB	

vnb"¦
bitcell_9_10
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl"
BR

br"
VSS	

vss"¦
bitcell_9_11
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl		"
BR

br		"¦
bitcell_9_12
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
BL

bl

"
BR

br

"
WL

wl"
VNB	

vnb"
VDD	

vdd"¦
bitcell_9_13
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"¦
bitcell_9_14
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VSS	

vss"¦
bitcell_9_15
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BR

br"
WL

wl"
BL

bl"¦
bitcell_9_16
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

bl"
VSS	

vss"
BR

br"¦
bitcell_9_17
sky130sram_sp_cell"
BR

br"
WL

wl"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

bl"
VSS	

vss"¦
bitcell_9_18
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl"
VSS	

vss"¦
bitcell_9_19
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

bl"
VNB	

vnb"
VSS	

vss"
WL

wl"
BR

br"¦
bitcell_9_20
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¦
bitcell_9_21
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
BL

bl"
BR

br"
WL

wl"
VPB	

vpb"¦
bitcell_9_22
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
BL

bl"
WL

wl"
VNB	

vnb"
BR

br"
VDD	

vdd"¦
bitcell_9_23
sky130sram_sp_cell"
BR

br"
WL

wl"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

bl"¦
bitcell_9_24
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

bl"
BR

br"
WL

wl"
VSS	

vss"¦
bitcell_9_25
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BL

bl"
BR

br"¦
bitcell_9_26
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"¦
bitcell_9_27
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BR

br"
VSS	

vss"
WL

wl"
BL

bl"¦
bitcell_9_28
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
BL

bl"
VDD	

vdd"
BR

br"
VPB	

vpb"
WL

wl"¦
bitcell_9_29
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BR

br"
VDD	

vdd"
VSS	

vss"
BL

bl"¦
bitcell_9_30
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl"
VDD	

vdd"
WL

wl"
BR

br"¦
bitcell_9_31
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
VDD	

vdd"
BR

br"
WL

wl"
VNB	

vnb"
VSS	

vss"¦
bitcell_9_32
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

bl"
BR

br"¦
bitcell_9_33
sky130sram_sp_cell"
WL

wl"
BR

br"
BL

bl"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"¦
bitcell_9_34
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
BR

br  "
VPB	

vpb"
BL

bl  "
VDD	

vdd"
WL

wl"¦
bitcell_9_35
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl!!"
BR

br!!"
VNB	

vnb"
VDD	

vdd"¦
bitcell_9_36
sky130sram_sp_cell"
BL

bl"""
BR

br"""
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
WL

wl"¦
bitcell_9_37
sky130sram_sp_cell"
WL

wl"
BL

bl##"
VNB	

vnb"
VSS	

vss"
BR

br##"
VPB	

vpb"
VDD	

vdd"¦
bitcell_9_38
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl$$"
BR

br$$"
VSS	

vss"¦
bitcell_9_39
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"
VPB	

vpb"
BR

br%%"
BL

bl%%"¦
bitcell_9_40
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL

wl"
BL

bl&&"
BR

br&&"¦
bitcell_9_41
sky130sram_sp_cell"
VPB	

vpb"
BL

bl''"
BR

br''"
VNB	

vnb"
WL

wl"
VDD	

vdd"
VSS	

vss"¦
bitcell_9_42
sky130sram_sp_cell"
WL

wl"
BR

br(("
BL

bl(("
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¦
bitcell_9_43
sky130sram_sp_cell"
BL

bl))"
VSS	

vss"
BR

br))"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
WL

wl"¦
bitcell_9_44
sky130sram_sp_cell"
WL

wl"
BL

bl**"
BR

br**"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"¦
bitcell_9_45
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl++"
BR

br++"
VSS	

vss"¦
bitcell_9_46
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl,,"
BR

br,,"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"¦
bitcell_9_47
sky130sram_sp_cell"
VSS	

vss"
BR

br--"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
BL

bl--"
WL

wl"¦
bitcell_9_48
sky130sram_sp_cell"
VSS	

vss"
BR

br.."
VPB	

vpb"
WL

wl"
VDD	

vdd"
VNB	

vnb"
BL

bl.."¦
bitcell_9_49
sky130sram_sp_cell"
WL

wl"
BL

bl//"
BR

br//"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"¦
bitcell_9_50
sky130sram_sp_cell"
BR

br00"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BL

bl00"
VSS	

vss"
VNB	

vnb"¦
bitcell_9_51
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl11"
VDD	

vdd"
BR

br11"¦
bitcell_9_52
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BR

br22"
VNB	

vnb"
BL

bl22"
WL

wl"
VDD	

vdd"¦
bitcell_9_53
sky130sram_sp_cell"
BR

br33"
VSS	

vss"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl33"¦
bitcell_9_54
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl44"
BR

br44"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"¦
bitcell_9_55
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl55"
BR

br55"
VPB	

vpb"
VNB	

vnb"¦
bitcell_9_56
sky130sram_sp_cell"
BL

bl66"
VDD	

vdd"
BR

br66"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VSS	

vss"¦
bitcell_9_57
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

bl77"
VPB	

vpb"
BR

br77"
VSS	

vss"
WL

wl"¦
bitcell_9_58
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
BL

bl88"
WL

wl"
BR

br88"
VPB	

vpb"¦
bitcell_9_59
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BR

br99"
WL

wl"
BL

bl99"¦
bitcell_9_60
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
BR

br::"
BL

bl::"¦
bitcell_9_61
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BR

br;;"
VNB	

vnb"
VDD	

vdd"
BL

bl;;"
VSS	

vss"¦
bitcell_9_62
sky130sram_sp_cell"
VNB	

vnb"
BL

bl<<"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BR

br<<"¦
bitcell_9_63
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl=="
BR

br=="
WL

wl"¦
bitcell_9_64
sky130sram_sp_cell"
WL

wl"
BR

br>>"
VNB	

vnb"
VDD	

vdd"
BL

bl>>"
VSS	

vss"
VPB	

vpb"¦
bitcell_9_65
sky130sram_sp_cell"
WL

wl"
BR

br??"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
BL

bl??"
VSS	

vss"¤
bitcell_9_66
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL	

vdd"
WL

wl"
BR	

vdd"¤
bitcell_9_67
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BL	

vdd"
BR	

vdd"¬
bitcell_10_0 
sky130sram_sp_cell_replica"
WL

wl"
BR	

vdd"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
BL	

vdd"
VSS	

vss"¬
bitcell_10_1 
sky130sram_sp_cell_replica"
WL

wl"
BR	

rbr"
BL	

rbl"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
bitcell_10_2
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
BL
bl"
VPB	

vpb"
VNB	

vnb"
BR
br"
VDD	

vdd"¦
bitcell_10_3
sky130sram_sp_cell"
BL

bl"
BR

br"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"¦
bitcell_10_4
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
WL

wl"
VDD	

vdd"
BR

br"
VSS	

vss"
BL

bl"¦
bitcell_10_5
sky130sram_sp_cell"
WL

wl"
BR

br"
VNB	

vnb"
BL

bl"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"¦
bitcell_10_6
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL

wl"
VSS	

vss"
BL

bl"
BR

br"
VPB	

vpb"¦
bitcell_10_7
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
BL

bl"
BR

br"
VNB	

vnb"
VPB	

vpb"
WL

wl"¦
bitcell_10_8
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BR

br"
BL

bl"
VNB	

vnb"¦
bitcell_10_9
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
VDD	

vdd"
WL

wl"
BR

br"
VNB	

vnb"
VSS	

vss"§
bitcell_10_10
sky130sram_sp_cell"
BL

bl"
VSS	

vss"
WL

wl"
BR

br"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"§
bitcell_10_11
sky130sram_sp_cell"
BR

br		"
VSS	

vss"
VPB	

vpb"
BL

bl		"
VDD	

vdd"
WL

wl"
VNB	

vnb"§
bitcell_10_12
sky130sram_sp_cell"
BL

bl

"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BR

br

"§
bitcell_10_13
sky130sram_sp_cell"
BR

br"
VSS	

vss"
VDD	

vdd"
BL

bl"
VNB	

vnb"
VPB	

vpb"
WL

wl"§
bitcell_10_14
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"§
bitcell_10_15
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
WL

wl"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl"§
bitcell_10_16
sky130sram_sp_cell"
WL

wl"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"§
bitcell_10_17
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"§
bitcell_10_18
sky130sram_sp_cell"
VSS	

vss"
BL

bl"
VPB	

vpb"
WL

wl"
BR

br"
VNB	

vnb"
VDD	

vdd"§
bitcell_10_19
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
BR

br"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl"§
bitcell_10_20
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
BR

br"
BL

bl"§
bitcell_10_21
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VSS	

vss"
BR

br"
VDD	

vdd"
BL

bl"§
bitcell_10_22
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

br"
VNB	

vnb"
BL

bl"§
bitcell_10_23
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
BL

bl"
VSS	

vss"
VNB	

vnb"
WL

wl"
BR

br"§
bitcell_10_24
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
VNB	

vnb"
BL

bl"
VDD	

vdd"
VSS	

vss"
BR

br"§
bitcell_10_25
sky130sram_sp_cell"
VNB	

vnb"
BR

br"
VPB	

vpb"
WL

wl"
VDD	

vdd"
VSS	

vss"
BL

bl"§
bitcell_10_26
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl"
BR

br"
WL

wl"
VNB	

vnb"§
bitcell_10_27
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BL

bl"§
bitcell_10_28
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BR

br"
BL

bl"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"§
bitcell_10_29
sky130sram_sp_cell"
VSS	

vss"
BR

br"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl"§
bitcell_10_30
sky130sram_sp_cell"
BL

bl"
VNB	

vnb"
WL

wl"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BR

br"§
bitcell_10_31
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
VPB	

vpb"
BL

bl"
VDD	

vdd"
VSS	

vss"
WL

wl"§
bitcell_10_32
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VNB	

vnb"
VDD	

vdd"§
bitcell_10_33
sky130sram_sp_cell"
BR

br"
WL

wl"
VSS	

vss"
VPB	

vpb"
BL

bl"
VNB	

vnb"
VDD	

vdd"§
bitcell_10_34
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BR

br  "
VPB	

vpb"
BL

bl  "
VNB	

vnb"
VDD	

vdd"§
bitcell_10_35
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
BL

bl!!"
BR

br!!"
VDD	

vdd"
VSS	

vss"
WL

wl"§
bitcell_10_36
sky130sram_sp_cell"
VNB	

vnb"
BR

br"""
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"""§
bitcell_10_37
sky130sram_sp_cell"
VPB	

vpb"
BR

br##"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl##"§
bitcell_10_38
sky130sram_sp_cell"
VSS	

vss"
BR

br$$"
VPB	

vpb"
BL

bl$$"
VDD	

vdd"
WL

wl"
VNB	

vnb"§
bitcell_10_39
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
BL

bl%%"
BR

br%%"
WL

wl"
VNB	

vnb"§
bitcell_10_40
sky130sram_sp_cell"
BL

bl&&"
VNB	

vnb"
BR

br&&"
WL

wl"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"§
bitcell_10_41
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
VPB	

vpb"
VNB	

vnb"
BR

br''"
BL

bl''"
VSS	

vss"§
bitcell_10_42
sky130sram_sp_cell"
VDD	

vdd"
BL

bl(("
VPB	

vpb"
VSS	

vss"
WL

wl"
VNB	

vnb"
BR

br(("§
bitcell_10_43
sky130sram_sp_cell"
VPB	

vpb"
BL

bl))"
BR

br))"
VSS	

vss"
VDD	

vdd"
WL

wl"
VNB	

vnb"§
bitcell_10_44
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl**"
WL

wl"
VDD	

vdd"
BR

br**"§
bitcell_10_45
sky130sram_sp_cell"
VPB	

vpb"
BL

bl++"
BR

br++"
WL

wl"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"§
bitcell_10_46
sky130sram_sp_cell"
BR

br,,"
WL

wl"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BL

bl,,"
VDD	

vdd"§
bitcell_10_47
sky130sram_sp_cell"
BL

bl--"
BR

br--"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"§
bitcell_10_48
sky130sram_sp_cell"
BL

bl.."
VSS	

vss"
BR

br.."
VNB	

vnb"
WL

wl"
VDD	

vdd"
VPB	

vpb"§
bitcell_10_49
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

bl//"
BR

br//"
VSS	

vss"§
bitcell_10_50
sky130sram_sp_cell"
VNB	

vnb"
BR

br00"
WL

wl"
VSS	

vss"
VPB	

vpb"
BL

bl00"
VDD	

vdd"§
bitcell_10_51
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
BR

br11"
VSS	

vss"
VPB	

vpb"
BL

bl11"
VDD	

vdd"§
bitcell_10_52
sky130sram_sp_cell"
BR

br22"
VSS	

vss"
BL

bl22"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"§
bitcell_10_53
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl33"
BR

br33"
VNB	

vnb"
VSS	

vss"§
bitcell_10_54
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BR

br44"
VSS	

vss"
WL

wl"
BL

bl44"§
bitcell_10_55
sky130sram_sp_cell"
BL

bl55"
BR

br55"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"§
bitcell_10_56
sky130sram_sp_cell"
BR

br66"
VPB	

vpb"
WL

wl"
VSS	

vss"
VDD	

vdd"
BL

bl66"
VNB	

vnb"§
bitcell_10_57
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl77"
BR

br77"
VDD	

vdd"
VPB	

vpb"§
bitcell_10_58
sky130sram_sp_cell"
VSS	

vss"
BR

br88"
WL

wl"
BL

bl88"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"§
bitcell_10_59
sky130sram_sp_cell"
BL

bl99"
BR

br99"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
VNB	

vnb"§
bitcell_10_60
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BL

bl::"
WL

wl"
VSS	

vss"
BR

br::"§
bitcell_10_61
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl;;"
VPB	

vpb"
BR

br;;"
VDD	

vdd"§
bitcell_10_62
sky130sram_sp_cell"
BL

bl<<"
VSS	

vss"
WL

wl"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BR

br<<"§
bitcell_10_63
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

br=="
VNB	

vnb"
BL

bl=="§
bitcell_10_64
sky130sram_sp_cell"
BL

bl>>"
BR

br>>"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"§
bitcell_10_65
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl??"
BR

br??"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"¥
bitcell_10_66
sky130sram_sp_cell"
BL	

vdd"
VNB	

vnb"
WL

wl"
BR	

vdd"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"¥
bitcell_10_67
sky130sram_sp_cell"
VSS	

vss"
BR	

vdd"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
BL	

vdd"
WL

wl"¬
bitcell_11_0 
sky130sram_sp_cell_replica"
WL

wl		"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
BL	

vdd"
BR	

vdd"¬
bitcell_11_1 
sky130sram_sp_cell_replica"
BL	

rbl"
VPB	

vpb"
BR	

rbr"
VDD	

vdd"
VSS	

vss"
WL

wl		"
VNB	

vnb"
bitcell_11_2
sky130sram_sp_cell"
VSS	

vss"
WL

wl		"
VDD	

vdd"
VPB	

vpb"
BR
br"
VNB	

vnb"
BL
bl"¦
bitcell_11_3
sky130sram_sp_cell"
VPB	

vpb"
WL

wl		"
BL

bl"
BR

br"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"¦
bitcell_11_4
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl		"
BL

bl"
BR

br"¦
bitcell_11_5
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL

wl		"
BR

br"
BL

bl"
VDD	

vdd"¦
bitcell_11_6
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl"
BR

br"
WL

wl		"¦
bitcell_11_7
sky130sram_sp_cell"
WL

wl		"
VSS	

vss"
VNB	

vnb"
BL

bl"
VDD	

vdd"
BR

br"
VPB	

vpb"¦
bitcell_11_8
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl		"
BL

bl"
VSS	

vss"¦
bitcell_11_9
sky130sram_sp_cell"
VDD	

vdd"
BL

bl"
VNB	

vnb"
VPB	

vpb"
WL

wl		"
VSS	

vss"
BR

br"§
bitcell_11_10
sky130sram_sp_cell"
BR

br"
VSS	

vss"
VNB	

vnb"
WL

wl		"
VPB	

vpb"
BL

bl"
VDD	

vdd"§
bitcell_11_11
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl		"
BL

bl		"
BR

br		"
VNB	

vnb"§
bitcell_11_12
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL

wl		"
BL

bl

"
BR

br

"
VSS	

vss"
VPB	

vpb"§
bitcell_11_13
sky130sram_sp_cell"
BL

bl"
BR

br"
WL

wl		"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"§
bitcell_11_14
sky130sram_sp_cell"
BL

bl"
WL

wl		"
BR

br"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"§
bitcell_11_15
sky130sram_sp_cell"
BR

br"
WL

wl		"
VPB	

vpb"
BL

bl"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"§
bitcell_11_16
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
BR

br"
VPB	

vpb"
WL

wl		"
BL

bl"§
bitcell_11_17
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
BR

br"
VSS	

vss"
WL

wl		"
VDD	

vdd"
VPB	

vpb"§
bitcell_11_18
sky130sram_sp_cell"
VDD	

vdd"
BL

bl"
BR

br"
VNB	

vnb"
VPB	

vpb"
WL

wl		"
VSS	

vss"§
bitcell_11_19
sky130sram_sp_cell"
BL

bl"
WL

wl		"
VSS	

vss"
BR

br"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"§
bitcell_11_20
sky130sram_sp_cell"
VDD	

vdd"
BL

bl"
VNB	

vnb"
BR

br"
VPB	

vpb"
WL

wl		"
VSS	

vss"§
bitcell_11_21
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
BR

br"
WL

wl		"
VPB	

vpb"
BL

bl"
VNB	

vnb"§
bitcell_11_22
sky130sram_sp_cell"
VPB	

vpb"
WL

wl		"
VNB	

vnb"
BL

bl"
VDD	

vdd"
VSS	

vss"
BR

br"§
bitcell_11_23
sky130sram_sp_cell"
VDD	

vdd"
BL

bl"
BR

br"
VSS	

vss"
VPB	

vpb"
WL

wl		"
VNB	

vnb"§
bitcell_11_24
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL

wl		"
BL

bl"
BR

br"
VSS	

vss"§
bitcell_11_25
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl		"
BR

br"
BL

bl"
VSS	

vss"§
bitcell_11_26
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BR

br"
WL

wl		"
BL

bl"
VPB	

vpb"§
bitcell_11_27
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl		"
BL

bl"§
bitcell_11_28
sky130sram_sp_cell"
WL

wl		"
VPB	

vpb"
BL

bl"
VNB	

vnb"
BR

br"
VDD	

vdd"
VSS	

vss"§
bitcell_11_29
sky130sram_sp_cell"
VDD	

vdd"
BR

br"
VPB	

vpb"
VNB	

vnb"
BL

bl"
VSS	

vss"
WL

wl		"§
bitcell_11_30
sky130sram_sp_cell"
WL

wl		"
VPB	

vpb"
BL

bl"
BR

br"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"§
bitcell_11_31
sky130sram_sp_cell"
BR

br"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL

wl		"
VDD	

vdd"
BL

bl"§
bitcell_11_32
sky130sram_sp_cell"
BL

bl"
WL

wl		"
VSS	

vss"
VPB	

vpb"
BR

br"
VNB	

vnb"
VDD	

vdd"§
bitcell_11_33
sky130sram_sp_cell"
VDD	

vdd"
WL

wl		"
VNB	

vnb"
VPB	

vpb"
BL

bl"
VSS	

vss"
BR

br"§
bitcell_11_34
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

bl  "
BR

br  "
VNB	

vnb"
WL

wl		"
VSS	

vss"§
bitcell_11_35
sky130sram_sp_cell"
VNB	

vnb"
BL

bl!!"
BR

br!!"
WL

wl		"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"§
bitcell_11_36
sky130sram_sp_cell"
VPB	

vpb"
WL

wl		"
VNB	

vnb"
VSS	

vss"
BL

bl"""
BR

br"""
VDD	

vdd"§
bitcell_11_37
sky130sram_sp_cell"
BL

bl##"
BR

br##"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl		"
VPB	

vpb"§
bitcell_11_38
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL

wl		"
VDD	

vdd"
BR

br$$"
BL

bl$$"§
bitcell_11_39
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl		"
BR

br%%"
BL

bl%%"§
bitcell_11_40
sky130sram_sp_cell"
VDD	

vdd"
BR

br&&"
VNB	

vnb"
VPB	

vpb"
WL

wl		"
VSS	

vss"
BL

bl&&"§
bitcell_11_41
sky130sram_sp_cell"
BR

br''"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl		"
BL

bl''"
VSS	

vss"§
bitcell_11_42
sky130sram_sp_cell"
VNB	

vnb"
BR

br(("
BL

bl(("
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl		"§
bitcell_11_43
sky130sram_sp_cell"
VNB	

vnb"
WL

wl		"
VSS	

vss"
BL

bl))"
VPB	

vpb"
BR

br))"
VDD	

vdd"§
bitcell_11_44
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL

wl		"
BL

bl**"
BR

br**"
VSS	

vss"
VNB	

vnb"§
bitcell_11_45
sky130sram_sp_cell"
BL

bl++"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL

wl		"
BR

br++"
VDD	

vdd"§
bitcell_11_46
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl		"
BR

br,,"
BL

bl,,"§
bitcell_11_47
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL

wl		"
BL

bl--"
BR

br--"
VNB	

vnb"
VSS	

vss"§
bitcell_11_48
sky130sram_sp_cell"
VSS	

vss"
WL

wl		"
BL

bl.."
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BR

br.."§
bitcell_11_49
sky130sram_sp_cell"
BL

bl//"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BR

br//"
WL

wl		"§
bitcell_11_50
sky130sram_sp_cell"
WL

wl		"
BR

br00"
VPB	

vpb"
VSS	

vss"
BL

bl00"
VDD	

vdd"
VNB	

vnb"§
bitcell_11_51
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL

wl		"
BL

bl11"
BR

br11"
VSS	

vss"
VPB	

vpb"§
bitcell_11_52
sky130sram_sp_cell"
BR

br22"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl		"
BL

bl22"§
bitcell_11_53
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
WL

wl		"
BL

bl33"
VPB	

vpb"
BR

br33"
VNB	

vnb"§
bitcell_11_54
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL

wl		"
VSS	

vss"
VPB	

vpb"
BL

bl44"
BR

br44"§
bitcell_11_55
sky130sram_sp_cell"
BL

bl55"
BR

br55"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
WL

wl		"
VNB	

vnb"§
bitcell_11_56
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl		"
BL

bl66"
BR

br66"
VNB	

vnb"
VDD	

vdd"§
bitcell_11_57
sky130sram_sp_cell"
WL

wl		"
VPB	

vpb"
BL

bl77"
VDD	

vdd"
VNB	

vnb"
BR

br77"
VSS	

vss"§
bitcell_11_58
sky130sram_sp_cell"
VPB	

vpb"
BR

br88"
VNB	

vnb"
VDD	

vdd"
WL

wl		"
BL

bl88"
VSS	

vss"§
bitcell_11_59
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl		"
BL

bl99"
BR

br99"
VNB	

vnb"§
bitcell_11_60
sky130sram_sp_cell"
BL

bl::"
BR

br::"
WL

wl		"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"§
bitcell_11_61
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl;;"
WL

wl		"
BR

br;;"§
bitcell_11_62
sky130sram_sp_cell"
VSS	

vss"
WL

wl		"
BR

br<<"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
BL

bl<<"§
bitcell_11_63
sky130sram_sp_cell"
BL

bl=="
VNB	

vnb"
VDD	

vdd"
WL

wl		"
BR

br=="
VSS	

vss"
VPB	

vpb"§
bitcell_11_64
sky130sram_sp_cell"
VSS	

vss"
BR

br>>"
VPB	

vpb"
WL

wl		"
BL

bl>>"
VDD	

vdd"
VNB	

vnb"§
bitcell_11_65
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl		"
BL

bl??"
BR

br??"¥
bitcell_11_66
sky130sram_sp_cell"
WL

wl		"
VNB	

vnb"
VPB	

vpb"
BL	

vdd"
BR	

vdd"
VSS	

vss"
VDD	

vdd"¥
bitcell_11_67
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL	

vdd"
WL

wl		"
VDD	

vdd"
BR	

vdd"
VNB	

vnb"¬
bitcell_12_0 
sky130sram_sp_cell_replica"
VSS	

vss"
VDD	

vdd"
BL	

vdd"
VPB	

vpb"
WL

wl

"
BR	

vdd"
VNB	

vnb"¬
bitcell_12_1 
sky130sram_sp_cell_replica"
WL

wl

"
VNB	

vnb"
VSS	

vss"
BR	

rbr"
VDD	

vdd"
BL	

rbl"
VPB	

vpb"
bitcell_12_2
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL
bl"
WL

wl

"
VPB	

vpb"
BR
br"¦
bitcell_12_3
sky130sram_sp_cell"
BL

bl"
BR

br"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL

wl

"¦
bitcell_12_4
sky130sram_sp_cell"
BL

bl"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
WL

wl

"
BR

br"¦
bitcell_12_5
sky130sram_sp_cell"
WL

wl

"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"¦
bitcell_12_6
sky130sram_sp_cell"
VNB	

vnb"
BR

br"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
WL

wl

"
BL

bl"¦
bitcell_12_7
sky130sram_sp_cell"
BL

bl"
VPB	

vpb"
BR

br"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
WL

wl

"¦
bitcell_12_8
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
BR

br"
WL

wl

"
BL

bl"
VDD	

vdd"¦
bitcell_12_9
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

bl"
WL

wl

"
VNB	

vnb"
VDD	

vdd"
BR

br"§
bitcell_12_10
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl

"
BR

br"
BL

bl"§
bitcell_12_11
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL

wl

"
VDD	

vdd"
VSS	

vss"
BL

bl		"
BR

br		"§
bitcell_12_12
sky130sram_sp_cell"
BL

bl

"
VPB	

vpb"
VNB	

vnb"
WL

wl

"
BR

br

"
VDD	

vdd"
VSS	

vss"§
bitcell_12_13
sky130sram_sp_cell"
VSS	

vss"
WL

wl

"
BL

bl"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BR

br"§
bitcell_12_14
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
WL

wl

"
VSS	

vss"
BL

bl"
BR

br"
VNB	

vnb"§
bitcell_12_15
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl

"
BL

bl"
VSS	

vss"§
bitcell_12_16
sky130sram_sp_cell"
WL

wl

"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl"
BR

br"
VDD	

vdd"§
bitcell_12_17
sky130sram_sp_cell"
VSS	

vss"
BR

br"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL

wl

"
BL

bl"§
bitcell_12_18
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
WL

wl

"
VNB	

vnb"
BL

bl"
VSS	

vss"
VDD	

vdd"§
bitcell_12_19
sky130sram_sp_cell"
VNB	

vnb"
WL

wl

"
VSS	

vss"
BL

bl"
VDD	

vdd"
VPB	

vpb"
BR

br"§
bitcell_12_20
sky130sram_sp_cell"
BR

br"
BL

bl"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl

"
VSS	

vss"§
bitcell_12_21
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL

wl

"
BL

bl"
BR

br"§
bitcell_12_22
sky130sram_sp_cell"
WL

wl

"
VDD	

vdd"
BL

bl"
BR

br"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"§
bitcell_12_23
sky130sram_sp_cell"
BL

bl"
BR

br"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL

wl

"§
bitcell_12_24
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
WL

wl

"
VSS	

vss"
BL

bl"
BR

br"§
bitcell_12_25
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
BR

br"
WL

wl

"
BL

bl"§
bitcell_12_26
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

bl"
BR

br"
VNB	

vnb"
WL

wl

"
VSS	

vss"§
bitcell_12_27
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
WL

wl

"
BL

bl"
BR

br"§
bitcell_12_28
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl

"
VNB	

vnb"
BL

bl"
BR

br"
VDD	

vdd"§
bitcell_12_29
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

bl"
WL

wl

"
BR

br"§
bitcell_12_30
sky130sram_sp_cell"
WL

wl

"
BR

br"
VNB	

vnb"
VSS	

vss"
BL

bl"
VPB	

vpb"
VDD	

vdd"§
bitcell_12_31
sky130sram_sp_cell"
BR

br"
VPB	

vpb"
VDD	

vdd"
BL

bl"
VSS	

vss"
VNB	

vnb"
WL

wl

"§
bitcell_12_32
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
WL

wl

"
VPB	

vpb"§
bitcell_12_33
sky130sram_sp_cell"
BL

bl"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl

"
BR

br"§
bitcell_12_34
sky130sram_sp_cell"
BR

br  "
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL

wl

"
BL

bl  "
VPB	

vpb"§
bitcell_12_35
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
WL

wl

"
VDD	

vdd"
BL

bl!!"
BR

br!!"
VPB	

vpb"§
bitcell_12_36
sky130sram_sp_cell"
VSS	

vss"
WL

wl

"
BL

bl"""
VNB	

vnb"
VPB	

vpb"
BR

br"""
VDD	

vdd"§
bitcell_12_37
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

bl##"
BR

br##"
VNB	

vnb"
WL

wl

"
VSS	

vss"§
bitcell_12_38
sky130sram_sp_cell"
BR

br$$"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL

wl

"
BL

bl$$"§
bitcell_12_39
sky130sram_sp_cell"
VPB	

vpb"
WL

wl

"
BL

bl%%"
BR

br%%"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"§
bitcell_12_40
sky130sram_sp_cell"
VSS	

vss"
BR

br&&"
VPB	

vpb"
WL

wl

"
VDD	

vdd"
BL

bl&&"
VNB	

vnb"§
bitcell_12_41
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl

"
BL

bl''"
BR

br''"
VNB	

vnb"
VDD	

vdd"§
bitcell_12_42
sky130sram_sp_cell"
VPB	

vpb"
WL

wl

"
VNB	

vnb"
BL

bl(("
VSS	

vss"
BR

br(("
VDD	

vdd"§
bitcell_12_43
sky130sram_sp_cell"
BR

br))"
WL

wl

"
VDD	

vdd"
BL

bl))"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"§
bitcell_12_44
sky130sram_sp_cell"
VPB	

vpb"
BR

br**"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl

"
BL

bl**"§
bitcell_12_45
sky130sram_sp_cell"
WL

wl

"
BR

br++"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

bl++"§
bitcell_12_46
sky130sram_sp_cell"
VPB	

vpb"
WL

wl

"
VSS	

vss"
VDD	

vdd"
BL

bl,,"
BR

br,,"
VNB	

vnb"§
bitcell_12_47
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL

wl

"
VPB	

vpb"
BL

bl--"
BR

br--"
VSS	

vss"§
bitcell_12_48
sky130sram_sp_cell"
VDD	

vdd"
WL

wl

"
BL

bl.."
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BR

br.."§
bitcell_12_49
sky130sram_sp_cell"
BR

br//"
VPB	

vpb"
WL

wl

"
BL

bl//"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"§
bitcell_12_50
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
WL

wl

"
BL

bl00"
BR

br00"
VNB	

vnb"§
bitcell_12_51
sky130sram_sp_cell"
VNB	

vnb"
WL

wl

"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl11"
BR

br11"§
bitcell_12_52
sky130sram_sp_cell"
VDD	

vdd"
WL

wl

"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
BR

br22"
BL

bl22"§
bitcell_12_53
sky130sram_sp_cell"
WL

wl

"
VSS	

vss"
BL

bl33"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
BR

br33"§
bitcell_12_54
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
WL

wl

"
BL

bl44"
BR

br44"§
bitcell_12_55
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
BR

br55"
WL

wl

"
VDD	

vdd"
VPB	

vpb"
BL

bl55"§
bitcell_12_56
sky130sram_sp_cell"
BR

br66"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl

"
VDD	

vdd"
BL

bl66"§
bitcell_12_57
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL

wl

"
VNB	

vnb"
BL

bl77"
BR

br77"§
bitcell_12_58
sky130sram_sp_cell"
BL

bl88"
VSS	

vss"
VPB	

vpb"
WL

wl

"
VNB	

vnb"
VDD	

vdd"
BR

br88"§
bitcell_12_59
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BR

br99"
WL

wl

"
VDD	

vdd"
VSS	

vss"
BL

bl99"§
bitcell_12_60
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

bl::"
BR

br::"
VSS	

vss"
VPB	

vpb"
WL

wl

"§
bitcell_12_61
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
BL

bl;;"
BR

br;;"
VSS	

vss"
VNB	

vnb"
WL

wl

"§
bitcell_12_62
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL

wl

"
VSS	

vss"
BL

bl<<"
BR

br<<"
VDD	

vdd"§
bitcell_12_63
sky130sram_sp_cell"
VPB	

vpb"
BR

br=="
VSS	

vss"
VNB	

vnb"
WL

wl

"
VDD	

vdd"
BL

bl=="§
bitcell_12_64
sky130sram_sp_cell"
BR

br>>"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl>>"
WL

wl

"§
bitcell_12_65
sky130sram_sp_cell"
VNB	

vnb"
BL

bl??"
VSS	

vss"
BR

br??"
VDD	

vdd"
VPB	

vpb"
WL

wl

"¥
bitcell_12_66
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL

wl

"
BL	

vdd"
BR	

vdd"
VDD	

vdd"¥
bitcell_12_67
sky130sram_sp_cell"
WL

wl

"
BL	

vdd"
BR	

vdd"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"¬
bitcell_13_0 
sky130sram_sp_cell_replica"
VNB	

vnb"
WL

wl"
VDD	

vdd"
BL	

vdd"
BR	

vdd"
VSS	

vss"
VPB	

vpb"¬
bitcell_13_1 
sky130sram_sp_cell_replica"
VSS	

vss"
VDD	

vdd"
BR	

rbr"
WL

wl"
VNB	

vnb"
BL	

rbl"
VPB	

vpb"
bitcell_13_2
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BR
br"
BL
bl"
VNB	

vnb"
WL

wl"
VPB	

vpb"¦
bitcell_13_3
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BR

br"
BL

bl"
VNB	

vnb"¦
bitcell_13_4
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BR

br"
VNB	

vnb"
BL

bl"
VDD	

vdd"
VPB	

vpb"¦
bitcell_13_5
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

bl"
VPB	

vpb"
WL

wl"
BR

br"
VSS	

vss"¦
bitcell_13_6
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
BR

br"
VNB	

vnb"
BL

bl"
VSS	

vss"
VPB	

vpb"¦
bitcell_13_7
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

bl"
VNB	

vnb"
WL

wl"
VDD	

vdd"
BR

br"¦
bitcell_13_8
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL

bl"
BR

br"¦
bitcell_13_9
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
WL

wl"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
BR

br"§
bitcell_13_10
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
WL

wl"
BR

br"
VPB	

vpb"
BL

bl"§
bitcell_13_11
sky130sram_sp_cell"
WL

wl"
BL

bl		"
BR

br		"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"§
bitcell_13_12
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BL

bl

"
BR

br

"§
bitcell_13_13
sky130sram_sp_cell"
VDD	

vdd"
BL

bl"
BR

br"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"§
bitcell_13_14
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BR

br"
BL

bl"
WL

wl"
VNB	

vnb"§
bitcell_13_15
sky130sram_sp_cell"
BL

bl"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VSS	

vss"
BR

br"§
bitcell_13_16
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BL

bl"
BR

br"§
bitcell_13_17
sky130sram_sp_cell"
WL

wl"
BL

bl"
BR

br"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"§
bitcell_13_18
sky130sram_sp_cell"
BL

bl"
VNB	

vnb"
BR

br"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"§
bitcell_13_19
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

bl"
VPB	

vpb"
BR

br"§
bitcell_13_20
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
VSS	

vss"
WL

wl"
BR

br"
VPB	

vpb"
VDD	

vdd"§
bitcell_13_21
sky130sram_sp_cell"
VNB	

vnb"
BR

br"
VDD	

vdd"
WL

wl"
VSS	

vss"
VPB	

vpb"
BL

bl"§
bitcell_13_22
sky130sram_sp_cell"
WL

wl"
BR

br"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
BL

bl"§
bitcell_13_23
sky130sram_sp_cell"
BL

bl"
VNB	

vnb"
VPB	

vpb"
BR

br"
WL

wl"
VSS	

vss"
VDD	

vdd"§
bitcell_13_24
sky130sram_sp_cell"
WL

wl"
BR

br"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl"
VNB	

vnb"§
bitcell_13_25
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
BL

bl"
BR

br"§
bitcell_13_26
sky130sram_sp_cell"
BR

br"
WL

wl"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
BL

bl"
VPB	

vpb"§
bitcell_13_27
sky130sram_sp_cell"
BL

bl"
BR

br"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VSS	

vss"§
bitcell_13_28
sky130sram_sp_cell"
BL

bl"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"
BR

br"§
bitcell_13_29
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl"§
bitcell_13_30
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
BL

bl"
VPB	

vpb"
BR

br"
VSS	

vss"
VNB	

vnb"§
bitcell_13_31
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
BR

br"
BL

bl"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"§
bitcell_13_32
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
WL

wl"
VDD	

vdd"
BL

bl"
VSS	

vss"
BR

br"§
bitcell_13_33
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
BR

br"
BL

bl"
WL

wl"
VDD	

vdd"§
bitcell_13_34
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl  "
BR

br  "
VNB	

vnb"§
bitcell_13_35
sky130sram_sp_cell"
BL

bl!!"
VSS	

vss"
VNB	

vnb"
BR

br!!"
VDD	

vdd"
WL

wl"
VPB	

vpb"§
bitcell_13_36
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl"""
BR

br"""§
bitcell_13_37
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BR

br##"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl##"§
bitcell_13_38
sky130sram_sp_cell"
BR

br$$"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL

wl"
VPB	

vpb"
BL

bl$$"§
bitcell_13_39
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL

wl"
VDD	

vdd"
BR

br%%"
BL

bl%%"§
bitcell_13_40
sky130sram_sp_cell"
BL

bl&&"
WL

wl"
BR

br&&"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"§
bitcell_13_41
sky130sram_sp_cell"
WL

wl"
BL

bl''"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
BR

br''"§
bitcell_13_42
sky130sram_sp_cell"
BR

br(("
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

bl(("§
bitcell_13_43
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"
VSS	

vss"
BR

br))"
BL

bl))"§
bitcell_13_44
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl**"
BR

br**"
WL

wl"§
bitcell_13_45
sky130sram_sp_cell"
BL

bl++"
BR

br++"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VSS	

vss"
VDD	

vdd"§
bitcell_13_46
sky130sram_sp_cell"
BR

br,,"
VNB	

vnb"
WL

wl"
VPB	

vpb"
BL

bl,,"
VSS	

vss"
VDD	

vdd"§
bitcell_13_47
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl--"
VNB	

vnb"
BR

br--"
VPB	

vpb"§
bitcell_13_48
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BL

bl.."
VPB	

vpb"
BR

br.."
VSS	

vss"
VNB	

vnb"§
bitcell_13_49
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
BR

br//"
BL

bl//"
VSS	

vss"
WL

wl"
VNB	

vnb"§
bitcell_13_50
sky130sram_sp_cell"
VNB	

vnb"
BL

bl00"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

br00"§
bitcell_13_51
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
BL

bl11"
VSS	

vss"
VDD	

vdd"
BR

br11"
VPB	

vpb"§
bitcell_13_52
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
BL

bl22"
BR

br22"
VDD	

vdd"
WL

wl"
VSS	

vss"§
bitcell_13_53
sky130sram_sp_cell"
BL

bl33"
WL

wl"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BR

br33"
VNB	

vnb"§
bitcell_13_54
sky130sram_sp_cell"
BR

br44"
BL

bl44"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VNB	

vnb"§
bitcell_13_55
sky130sram_sp_cell"
BL

bl55"
BR

br55"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"§
bitcell_13_56
sky130sram_sp_cell"
BR

br66"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl66"
WL

wl"§
bitcell_13_57
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
BL

bl77"
VDD	

vdd"
WL

wl"
VPB	

vpb"
BR

br77"§
bitcell_13_58
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
WL

wl"
BR

br88"
BL

bl88"
VPB	

vpb"
VDD	

vdd"§
bitcell_13_59
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
VPB	

vpb"
BR

br99"
VSS	

vss"
VDD	

vdd"
BL

bl99"§
bitcell_13_60
sky130sram_sp_cell"
BL

bl::"
BR

br::"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL

wl"§
bitcell_13_61
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
BR

br;;"
WL

wl"
VDD	

vdd"
VPB	

vpb"
BL

bl;;"§
bitcell_13_62
sky130sram_sp_cell"
VSS	

vss"
BL

bl<<"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BR

br<<"
WL

wl"§
bitcell_13_63
sky130sram_sp_cell"
BR

br=="
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl=="
VDD	

vdd"§
bitcell_13_64
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
VSS	

vss"
BL

bl>>"
BR

br>>"
VNB	

vnb"
VPB	

vpb"§
bitcell_13_65
sky130sram_sp_cell"
VDD	

vdd"
BL

bl??"
WL

wl"
VPB	

vpb"
BR

br??"
VNB	

vnb"
VSS	

vss"¥
bitcell_13_66
sky130sram_sp_cell"
VPB	

vpb"
BL	

vdd"
VDD	

vdd"
BR	

vdd"
WL

wl"
VNB	

vnb"
VSS	

vss"¥
bitcell_13_67
sky130sram_sp_cell"
BL	

vdd"
VDD	

vdd"
BR	

vdd"
WL

wl"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"¬
bitcell_14_0 
sky130sram_sp_cell_replica"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BR	

vdd"
VSS	

vss"
BL	

vdd"¬
bitcell_14_1 
sky130sram_sp_cell_replica"
BL	

rbl"
BR	

rbr"
WL

wl"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
bitcell_14_2
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VNB	

vnb"
BL
bl"
BR
br"
VPB	

vpb"
VSS	

vss"¦
bitcell_14_3
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"¦
bitcell_14_4
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BL

bl"
BR

br"
VSS	

vss"
VPB	

vpb"¦
bitcell_14_5
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
BR

br"
BL

bl"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"¦
bitcell_14_6
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl"
BR

br"¦
bitcell_14_7
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
BR

br"
VNB	

vnb"
BL

bl"
VSS	

vss"
VPB	

vpb"¦
bitcell_14_8
sky130sram_sp_cell"
BL

bl"
VPB	

vpb"
WL

wl"
VSS	

vss"
VNB	

vnb"
BR

br"
VDD	

vdd"¦
bitcell_14_9
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
VPB	

vpb"
BL

bl"
WL

wl"
VSS	

vss"
VNB	

vnb"§
bitcell_14_10
sky130sram_sp_cell"
BL

bl"
BR

br"
WL

wl"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"§
bitcell_14_11
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BR

br		"
VNB	

vnb"
WL

wl"
BL

bl		"
VSS	

vss"§
bitcell_14_12
sky130sram_sp_cell"
WL

wl"
BR

br

"
VNB	

vnb"
BL

bl

"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"§
bitcell_14_13
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"
VNB	

vnb"
BR

br"
VDD	

vdd"§
bitcell_14_14
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
BR

br"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VSS	

vss"§
bitcell_14_15
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl"
BR

br"§
bitcell_14_16
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

bl"
VSS	

vss"§
bitcell_14_17
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
BL

bl"
BR

br"§
bitcell_14_18
sky130sram_sp_cell"
BL

bl"
VDD	

vdd"
BR

br"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"§
bitcell_14_19
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
BL

bl"
WL

wl"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"§
bitcell_14_20
sky130sram_sp_cell"
BL

bl"
VSS	

vss"
WL

wl"
BR

br"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"§
bitcell_14_21
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl"
WL

wl"
BR

br"§
bitcell_14_22
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
BL

bl"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BR

br"§
bitcell_14_23
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
BL

bl"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL

wl"§
bitcell_14_24
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
BL

bl"
BR

br"§
bitcell_14_25
sky130sram_sp_cell"
BL

bl"
VNB	

vnb"
BR

br"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
WL

wl"§
bitcell_14_26
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

bl"
BR

br"
VDD	

vdd"
VNB	

vnb"§
bitcell_14_27
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl"§
bitcell_14_28
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl"
BR

br"
VNB	

vnb"
VPB	

vpb"§
bitcell_14_29
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"§
bitcell_14_30
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BR

br"
BL

bl"
VSS	

vss"§
bitcell_14_31
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BL

bl"
VSS	

vss"
BR

br"§
bitcell_14_32
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

br"
BL

bl"§
bitcell_14_33
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
WL

wl"
BR

br"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"§
bitcell_14_34
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl  "
BR

br  "
WL

wl"
VNB	

vnb"§
bitcell_14_35
sky130sram_sp_cell"
VDD	

vdd"
BL

bl!!"
VNB	

vnb"
VSS	

vss"
WL

wl"
VPB	

vpb"
BR

br!!"§
bitcell_14_36
sky130sram_sp_cell"
BL

bl"""
BR

br"""
WL

wl"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"§
bitcell_14_37
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl##"
VSS	

vss"
BR

br##"
VDD	

vdd"
VNB	

vnb"§
bitcell_14_38
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

bl$$"
VSS	

vss"
BR

br$$"
VNB	

vnb"
WL

wl"§
bitcell_14_39
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
BL

bl%%"
BR

br%%"
VPB	

vpb"§
bitcell_14_40
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
BL

bl&&"
WL

wl"
VNB	

vnb"
BR

br&&"
VPB	

vpb"§
bitcell_14_41
sky130sram_sp_cell"
BL

bl''"
VPB	

vpb"
BR

br''"
VSS	

vss"
WL

wl"
VNB	

vnb"
VDD	

vdd"§
bitcell_14_42
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl(("
BR

br(("
VSS	

vss"§
bitcell_14_43
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl))"
BR

br))"§
bitcell_14_44
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BL

bl**"
VSS	

vss"
BR

br**"
VNB	

vnb"
VPB	

vpb"§
bitcell_14_45
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VSS	

vss"
BL

bl++"
BR

br++"
VDD	

vdd"§
bitcell_14_46
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VSS	

vss"
BL

bl,,"
VPB	

vpb"
VNB	

vnb"
BR

br,,"§
bitcell_14_47
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl--"
VDD	

vdd"
BR

br--"§
bitcell_14_48
sky130sram_sp_cell"
VSS	

vss"
BL

bl.."
WL

wl"
VPB	

vpb"
BR

br.."
VDD	

vdd"
VNB	

vnb"§
bitcell_14_49
sky130sram_sp_cell"
BL

bl//"
WL

wl"
BR

br//"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"§
bitcell_14_50
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BL

bl00"
VDD	

vdd"
BR

br00"
VSS	

vss"§
bitcell_14_51
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

bl11"
BR

br11"
VDD	

vdd"§
bitcell_14_52
sky130sram_sp_cell"
VNB	

vnb"
BL

bl22"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
BR

br22"
WL

wl"§
bitcell_14_53
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
BL

bl33"
BR

br33"§
bitcell_14_54
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VNB	

vnb"
VPB	

vpb"
BL

bl44"
BR

br44"
VDD	

vdd"§
bitcell_14_55
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
BL

bl55"
BR

br55"
VPB	

vpb"
WL

wl"
VDD	

vdd"§
bitcell_14_56
sky130sram_sp_cell"
BR

br66"
VDD	

vdd"
VSS	

vss"
BL

bl66"
VNB	

vnb"
VPB	

vpb"
WL

wl"§
bitcell_14_57
sky130sram_sp_cell"
WL

wl"
BL

bl77"
BR

br77"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"§
bitcell_14_58
sky130sram_sp_cell"
BR

br88"
VPB	

vpb"
VDD	

vdd"
WL

wl"
VNB	

vnb"
VSS	

vss"
BL

bl88"§
bitcell_14_59
sky130sram_sp_cell"
VSS	

vss"
BL

bl99"
VDD	

vdd"
BR

br99"
VPB	

vpb"
WL

wl"
VNB	

vnb"§
bitcell_14_60
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl::"
BR

br::"
VSS	

vss"
VNB	

vnb"§
bitcell_14_61
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl;;"
BR

br;;"
VPB	

vpb"§
bitcell_14_62
sky130sram_sp_cell"
BR

br<<"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BL

bl<<"§
bitcell_14_63
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BR

br=="
BL

bl=="
WL

wl"
VNB	

vnb"
VSS	

vss"§
bitcell_14_64
sky130sram_sp_cell"
WL

wl"
BL

bl>>"
BR

br>>"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"§
bitcell_14_65
sky130sram_sp_cell"
BL

bl??"
VDD	

vdd"
BR

br??"
VNB	

vnb"
WL

wl"
VSS	

vss"
VPB	

vpb"¥
bitcell_14_66
sky130sram_sp_cell"
VDD	

vdd"
BR	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL	

vdd"
VPB	

vpb"¥
bitcell_14_67
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BL	

vdd"
BR	

vdd"
VDD	

vdd"¬
bitcell_15_0 
sky130sram_sp_cell_replica"
BR	

vdd"
BL	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
VDD	

vdd"¬
bitcell_15_1 
sky130sram_sp_cell_replica"
VDD	

vdd"
VPB	

vpb"
BR	

rbr"
VNB	

vnb"
BL	

rbl"
WL

wl"
VSS	

vss"
bitcell_15_2
sky130sram_sp_cell"
BR
br"
VDD	

vdd"
VSS	

vss"
WL

wl"
VNB	

vnb"
BL
bl"
VPB	

vpb"¦
bitcell_15_3
sky130sram_sp_cell"
WL

wl"
BR

br"
BL

bl"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"¦
bitcell_15_4
sky130sram_sp_cell"
BR

br"
WL

wl"
BL

bl"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"¦
bitcell_15_5
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl"
BR

br"
BL

bl"
VNB	

vnb"¦
bitcell_15_6
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
VDD	

vdd"
VSS	

vss"
BL

bl"
VNB	

vnb"
WL

wl"¦
bitcell_15_7
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BL

bl"
BR

br"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"¦
bitcell_15_8
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

bl"
BR

br"
VSS	

vss"¦
bitcell_15_9
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
BL

bl"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
WL

wl"§
bitcell_15_10
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"§
bitcell_15_11
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BL

bl		"
VPB	

vpb"
BR

br		"
VDD	

vdd"
VNB	

vnb"§
bitcell_15_12
sky130sram_sp_cell"
VDD	

vdd"
BL

bl

"
BR

br

"
VSS	

vss"
WL

wl"
VNB	

vnb"
VPB	

vpb"§
bitcell_15_13
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
WL

wl"
VSS	

vss"
BL

bl"
VNB	

vnb"
VDD	

vdd"§
bitcell_15_14
sky130sram_sp_cell"
VNB	

vnb"
BR

br"
VSS	

vss"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BL

bl"§
bitcell_15_15
sky130sram_sp_cell"
BL

bl"
WL

wl"
BR

br"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"§
bitcell_15_16
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

bl"
VNB	

vnb"
VSS	

vss"
BR

br"
WL

wl"§
bitcell_15_17
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"
WL

wl"
VDD	

vdd"§
bitcell_15_18
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
BL

bl"
BR

br"
VNB	

vnb"§
bitcell_15_19
sky130sram_sp_cell"
VSS	

vss"
BL

bl"
WL

wl"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BR

br"§
bitcell_15_20
sky130sram_sp_cell"
BL

bl"
VNB	

vnb"
VSS	

vss"
BR

br"
VDD	

vdd"
VPB	

vpb"
WL

wl"§
bitcell_15_21
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
BL

bl"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BR

br"§
bitcell_15_22
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BL

bl"
VPB	

vpb"
BR

br"
VSS	

vss"§
bitcell_15_23
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BL

bl"
BR

br"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"§
bitcell_15_24
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"
BL

bl"
BR

br"
VSS	

vss"§
bitcell_15_25
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BL

bl"
BR

br"
VPB	

vpb"
VSS	

vss"§
bitcell_15_26
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
WL

wl"
VNB	

vnb"
BL

bl"
VSS	

vss"
VDD	

vdd"§
bitcell_15_27
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BL

bl"
VSS	

vss"
BR

br"
VNB	

vnb"
VPB	

vpb"§
bitcell_15_28
sky130sram_sp_cell"
WL

wl"
BR

br"
VDD	

vdd"
VSS	

vss"
BL

bl"
VNB	

vnb"
VPB	

vpb"§
bitcell_15_29
sky130sram_sp_cell"
BL

bl"
BR

br"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"§
bitcell_15_30
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL

wl"
VSS	

vss"
BL

bl"
BR

br"§
bitcell_15_31
sky130sram_sp_cell"
WL

wl"
BL

bl"
VDD	

vdd"
BR

br"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"§
bitcell_15_32
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
VPB	

vpb"
BL

bl"
VSS	

vss"
WL

wl"
VDD	

vdd"§
bitcell_15_33
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL

wl"
VSS	

vss"
BL

bl"
BR

br"§
bitcell_15_34
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl  "
BR

br  "
VNB	

vnb"
VDD	

vdd"§
bitcell_15_35
sky130sram_sp_cell"
BR

br!!"
VNB	

vnb"
WL

wl"
VSS	

vss"
BL

bl!!"
VPB	

vpb"
VDD	

vdd"§
bitcell_15_36
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VSS	

vss"
BL

bl"""
BR

br"""
VPB	

vpb"
VNB	

vnb"§
bitcell_15_37
sky130sram_sp_cell"
BL

bl##"
BR

br##"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"§
bitcell_15_38
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl$$"
WL

wl"
BR

br$$"
VNB	

vnb"§
bitcell_15_39
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VSS	

vss"
BL

bl%%"
BR

br%%"
VDD	

vdd"
VPB	

vpb"§
bitcell_15_40
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
BL

bl&&"
BR

br&&"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"§
bitcell_15_41
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VNB	

vnb"
VPB	

vpb"
BR

br''"
VDD	

vdd"
BL

bl''"§
bitcell_15_42
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

bl(("
BR

br(("
VPB	

vpb"
VSS	

vss"
WL

wl"§
bitcell_15_43
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
BL

bl))"
BR

br))"§
bitcell_15_44
sky130sram_sp_cell"
BL

bl**"
VSS	

vss"
VPB	

vpb"
BR

br**"
VDD	

vdd"
WL

wl"
VNB	

vnb"§
bitcell_15_45
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
BL

bl++"
BR

br++"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"§
bitcell_15_46
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL

wl"
VNB	

vnb"
BL

bl,,"
BR

br,,"§
bitcell_15_47
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BR

br--"
BL

bl--"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"§
bitcell_15_48
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
BL

bl.."
BR

br.."
VSS	

vss"
VPB	

vpb"
WL

wl"§
bitcell_15_49
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VNB	

vnb"
BL

bl//"
VSS	

vss"
VPB	

vpb"
BR

br//"§
bitcell_15_50
sky130sram_sp_cell"
BL

bl00"
BR

br00"
VNB	

vnb"
VSS	

vss"
WL

wl"
VDD	

vdd"
VPB	

vpb"§
bitcell_15_51
sky130sram_sp_cell"
BL

bl11"
VDD	

vdd"
WL

wl"
BR

br11"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"§
bitcell_15_52
sky130sram_sp_cell"
BR

br22"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl22"§
bitcell_15_53
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL

bl33"
BR

br33"§
bitcell_15_54
sky130sram_sp_cell"
BL

bl44"
VSS	

vss"
VNB	

vnb"
WL

wl"
VPB	

vpb"
BR

br44"
VDD	

vdd"§
bitcell_15_55
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl55"
BR

br55"
VPB	

vpb"
VDD	

vdd"§
bitcell_15_56
sky130sram_sp_cell"
VSS	

vss"
BL

bl66"
VPB	

vpb"
VNB	

vnb"
BR

br66"
VDD	

vdd"
WL

wl"§
bitcell_15_57
sky130sram_sp_cell"
BR

br77"
VNB	

vnb"
BL

bl77"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"§
bitcell_15_58
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
BR

br88"
VDD	

vdd"
BL

bl88"
VSS	

vss"
VNB	

vnb"§
bitcell_15_59
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl99"
VSS	

vss"
VNB	

vnb"
BR

br99"§
bitcell_15_60
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BL

bl::"
BR

br::"§
bitcell_15_61
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL

bl;;"
BR

br;;"§
bitcell_15_62
sky130sram_sp_cell"
WL

wl"
BL

bl<<"
BR

br<<"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"§
bitcell_15_63
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
BR

br=="
BL

bl=="
WL

wl"
VPB	

vpb"§
bitcell_15_64
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
BL

bl>>"
BR

br>>"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"§
bitcell_15_65
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
BL

bl??"
VPB	

vpb"
WL

wl"
BR

br??"¥
bitcell_15_66
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BR	

vdd"
VSS	

vss"
VNB	

vnb"
BL	

vdd"¥
bitcell_15_67
sky130sram_sp_cell"
BL	

vdd"
BR	

vdd"
WL

wl"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"¬
bitcell_16_0 
sky130sram_sp_cell_replica"
BL	

vdd"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BR	

vdd"
VNB	

vnb"¬
bitcell_16_1 
sky130sram_sp_cell_replica"
WL

wl"
BL	

rbl"
VPB	

vpb"
BR	

rbr"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
bitcell_16_2
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL
bl"
BR
br"
VDD	

vdd"
VSS	

vss"¦
bitcell_16_3
sky130sram_sp_cell"
WL

wl"
VSS	

vss"
BR

br"
BL

bl"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"¦
bitcell_16_4
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BR

br"
BL

bl"
WL

wl"
VSS	

vss"¦
bitcell_16_5
sky130sram_sp_cell"
BR

br"
WL

wl"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
BL

bl"
VDD	

vdd"¦
bitcell_16_6
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
VNB	

vnb"
WL

wl"
BL

bl"
VSS	

vss"
VDD	

vdd"¦
bitcell_16_7
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BL

bl"
VNB	

vnb"
BR

br"¦
bitcell_16_8
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
BL

bl"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl"¦
bitcell_16_9
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VNB	

vnb"
BR

br"
VPB	

vpb"
BL

bl"
VSS	

vss"§
bitcell_16_10
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BR

br"
VNB	

vnb"
WL

wl"
BL

bl"
VSS	

vss"§
bitcell_16_11
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl		"
BR

br		"§
bitcell_16_12
sky130sram_sp_cell"
WL

wl"
BL

bl

"
BR

br

"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"§
bitcell_16_13
sky130sram_sp_cell"
BL

bl"
VSS	

vss"
BR

br"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VDD	

vdd"§
bitcell_16_14
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL

bl"
VDD	

vdd"§
bitcell_16_15
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
BL

bl"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BR

br"§
bitcell_16_16
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl"
VNB	

vnb"
VPB	

vpb"
BR

br"§
bitcell_16_17
sky130sram_sp_cell"
BL

bl"
BR

br"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"
VSS	

vss"§
bitcell_16_18
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BL

bl"
BR

br"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"§
bitcell_16_19
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VDD	

vdd"
BL

bl"
VSS	

vss"
VPB	

vpb"
BR

br"§
bitcell_16_20
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
BL

bl"
VNB	

vnb"
VSS	

vss"
WL

wl"
BR

br"§
bitcell_16_21
sky130sram_sp_cell"
VSS	

vss"
BR

br"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BL

bl"§
bitcell_16_22
sky130sram_sp_cell"
BR

br"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
WL

wl"
BL

bl"
VDD	

vdd"§
bitcell_16_23
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VNB	

vnb"
VDD	

vdd"§
bitcell_16_24
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VDD	

vdd"
BR

br"
VPB	

vpb"
BL

bl"
VNB	

vnb"§
bitcell_16_25
sky130sram_sp_cell"
VDD	

vdd"
BR

br"
WL

wl"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl"§
bitcell_16_26
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BL

bl"
BR

br"§
bitcell_16_27
sky130sram_sp_cell"
BR

br"
VSS	

vss"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BL

bl"
VDD	

vdd"§
bitcell_16_28
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl"
WL

wl"
VNB	

vnb"
BR

br"§
bitcell_16_29
sky130sram_sp_cell"
VDD	

vdd"
BL

bl"
BR

br"
VSS	

vss"
VNB	

vnb"
WL

wl"
VPB	

vpb"§
bitcell_16_30
sky130sram_sp_cell"
BR

br"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl"
VDD	

vdd"§
bitcell_16_31
sky130sram_sp_cell"
BL

bl"
BR

br"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl"§
bitcell_16_32
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
BL

bl"
WL

wl"§
bitcell_16_33
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
BL

bl"
VDD	

vdd"
BR

br"
VSS	

vss"
WL

wl"§
bitcell_16_34
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl  "
BR

br  "
VPB	

vpb"§
bitcell_16_35
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BL

bl!!"
BR

br!!"
VNB	

vnb"
VSS	

vss"§
bitcell_16_36
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BL

bl"""
BR

br"""
VSS	

vss"§
bitcell_16_37
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BR

br##"
WL

wl"
BL

bl##"
VNB	

vnb"
VDD	

vdd"§
bitcell_16_38
sky130sram_sp_cell"
WL

wl"
BR

br$$"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl$$"§
bitcell_16_39
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
BL

bl%%"
BR

br%%"
WL

wl"
VSS	

vss"
VDD	

vdd"§
bitcell_16_40
sky130sram_sp_cell"
BL

bl&&"
BR

br&&"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VDD	

vdd"§
bitcell_16_41
sky130sram_sp_cell"
VPB	

vpb"
BL

bl''"
VNB	

vnb"
BR

br''"
VSS	

vss"
WL

wl"
VDD	

vdd"§
bitcell_16_42
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl(("
VNB	

vnb"
BR

br(("§
bitcell_16_43
sky130sram_sp_cell"
BL

bl))"
BR

br))"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"
VSS	

vss"§
bitcell_16_44
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
WL

wl"
VNB	

vnb"
BL

bl**"
VPB	

vpb"
BR

br**"§
bitcell_16_45
sky130sram_sp_cell"
BR

br++"
VPB	

vpb"
WL

wl"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BL

bl++"§
bitcell_16_46
sky130sram_sp_cell"
BR

br,,"
VPB	

vpb"
WL

wl"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
BL

bl,,"§
bitcell_16_47
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl--"
BR

br--"
VDD	

vdd"
WL

wl"§
bitcell_16_48
sky130sram_sp_cell"
VDD	

vdd"
BL

bl.."
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

br.."
VNB	

vnb"§
bitcell_16_49
sky130sram_sp_cell"
BL

bl//"
VDD	

vdd"
VNB	

vnb"
BR

br//"
VSS	

vss"
VPB	

vpb"
WL

wl"§
bitcell_16_50
sky130sram_sp_cell"
WL

wl"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
BL

bl00"
BR

br00"§
bitcell_16_51
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL

bl11"
BR

br11"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"§
bitcell_16_52
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BR

br22"
BL

bl22"
VSS	

vss"§
bitcell_16_53
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

bl33"
VNB	

vnb"
BR

br33"
VDD	

vdd"§
bitcell_16_54
sky130sram_sp_cell"
VDD	

vdd"
BL

bl44"
VSS	

vss"
WL

wl"
BR

br44"
VPB	

vpb"
VNB	

vnb"§
bitcell_16_55
sky130sram_sp_cell"
BR

br55"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
BL

bl55"
WL

wl"§
bitcell_16_56
sky130sram_sp_cell"
BR

br66"
VPB	

vpb"
VDD	

vdd"
BL

bl66"
VNB	

vnb"
VSS	

vss"
WL

wl"§
bitcell_16_57
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
WL

wl"
BL

bl77"
BR

br77"
VNB	

vnb"
VPB	

vpb"§
bitcell_16_58
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BL

bl88"
BR

br88"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"§
bitcell_16_59
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl99"
BR

br99"§
bitcell_16_60
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL

wl"
BR

br::"
VPB	

vpb"
VSS	

vss"
BL

bl::"§
bitcell_16_61
sky130sram_sp_cell"
WL

wl"
BL

bl;;"
BR

br;;"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"§
bitcell_16_62
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL

bl<<"
BR

br<<"
VDD	

vdd"§
bitcell_16_63
sky130sram_sp_cell"
VPB	

vpb"
BL

bl=="
VNB	

vnb"
BR

br=="
WL

wl"
VSS	

vss"
VDD	

vdd"§
bitcell_16_64
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
WL

wl"
VNB	

vnb"
BR

br>>"
BL

bl>>"§
bitcell_16_65
sky130sram_sp_cell"
BR

br??"
VSS	

vss"
BL

bl??"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"¥
bitcell_16_66
sky130sram_sp_cell"
VNB	

vnb"
BL	

vdd"
BR	

vdd"
WL

wl"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"¥
bitcell_16_67
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BL	

vdd"
BR	

vdd"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"¬
bitcell_17_0 
sky130sram_sp_cell_replica"
BL	

vdd"
VDD	

vdd"
BR	

vdd"
WL

wl"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"¬
bitcell_17_1 
sky130sram_sp_cell_replica"
BL	

rbl"
BR	

rbr"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
bitcell_17_2
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VDD	

vdd"
BR
br"
VSS	

vss"
VPB	

vpb"
BL
bl"¦
bitcell_17_3
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
VSS	

vss"
VDD	

vdd"
WL

wl"
BR

br"
VPB	

vpb"¦
bitcell_17_4
sky130sram_sp_cell"
BL

bl"
BR

br"
VNB	

vnb"
WL

wl"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"¦
bitcell_17_5
sky130sram_sp_cell"
WL

wl"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
BL

bl"
BR

br"¦
bitcell_17_6
sky130sram_sp_cell"
BL

bl"
BR

br"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"¦
bitcell_17_7
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BL

bl"
VSS	

vss"
BR

br"¦
bitcell_17_8
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"¦
bitcell_17_9
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
BL

bl"
VSS	

vss"
WL

wl"
VPB	

vpb"
VDD	

vdd"§
bitcell_17_10
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl"
BR

br"
VNB	

vnb"§
bitcell_17_11
sky130sram_sp_cell"
BR

br		"
VNB	

vnb"
VPB	

vpb"
BL

bl		"
VDD	

vdd"
VSS	

vss"
WL

wl"§
bitcell_17_12
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BR

br

"
VDD	

vdd"
WL

wl"
BL

bl

"
VNB	

vnb"§
bitcell_17_13
sky130sram_sp_cell"
BL

bl"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL

wl"
BR

br"
VDD	

vdd"§
bitcell_17_14
sky130sram_sp_cell"
VDD	

vdd"
BR

br"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"
VNB	

vnb"§
bitcell_17_15
sky130sram_sp_cell"
BL

bl"
BR

br"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL

wl"§
bitcell_17_16
sky130sram_sp_cell"
VSS	

vss"
BR

br"
VPB	

vpb"
VNB	

vnb"
WL

wl"
VDD	

vdd"
BL

bl"§
bitcell_17_17
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BL

bl"
BR

br"§
bitcell_17_18
sky130sram_sp_cell"
VNB	

vnb"
BR

br"
VPB	

vpb"
WL

wl"
VSS	

vss"
BL

bl"
VDD	

vdd"§
bitcell_17_19
sky130sram_sp_cell"
BR

br"
VNB	

vnb"
WL

wl"
VPB	

vpb"
VSS	

vss"
BL

bl"
VDD	

vdd"§
bitcell_17_20
sky130sram_sp_cell"
BR

br"
BL

bl"
VPB	

vpb"
VDD	

vdd"
WL

wl"
VNB	

vnb"
VSS	

vss"§
bitcell_17_21
sky130sram_sp_cell"
VDD	

vdd"
BR

br"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

bl"§
bitcell_17_22
sky130sram_sp_cell"
BL

bl"
BR

br"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL

wl"§
bitcell_17_23
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
WL

wl"
BL

bl"
BR

br"
VSS	

vss"
VNB	

vnb"§
bitcell_17_24
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"
WL

wl"
VDD	

vdd"§
bitcell_17_25
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

bl"
BR

br"§
bitcell_17_26
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VSS	

vss"
BR

br"
BL

bl"§
bitcell_17_27
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL

wl"
BR

br"
BL

bl"
VDD	

vdd"
VNB	

vnb"§
bitcell_17_28
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
WL

wl"
VSS	

vss"
VPB	

vpb"
BL

bl"
BR

br"§
bitcell_17_29
sky130sram_sp_cell"
WL

wl"
BR

br"
VSS	

vss"
BL

bl"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"§
bitcell_17_30
sky130sram_sp_cell"
BR

br"
VPB	

vpb"
BL

bl"
WL

wl"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"§
bitcell_17_31
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
VDD	

vdd"
VSS	

vss"
BL

bl"
BR

br"
VNB	

vnb"§
bitcell_17_32
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
BR

br"
VDD	

vdd"
VNB	

vnb"
WL

wl"
VSS	

vss"§
bitcell_17_33
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl"
BR

br"
VPB	

vpb"
VDD	

vdd"§
bitcell_17_34
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

bl  "
BR

br  "§
bitcell_17_35
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

bl!!"
WL

wl"
BR

br!!"
VSS	

vss"
VNB	

vnb"§
bitcell_17_36
sky130sram_sp_cell"
BR

br"""
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl"""§
bitcell_17_37
sky130sram_sp_cell"
BL

bl##"
VDD	

vdd"
BR

br##"
VPB	

vpb"
WL

wl"
VNB	

vnb"
VSS	

vss"§
bitcell_17_38
sky130sram_sp_cell"
BR

br$$"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL

wl"
VDD	

vdd"
BL

bl$$"§
bitcell_17_39
sky130sram_sp_cell"
BL

bl%%"
VNB	

vnb"
BR

br%%"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"§
bitcell_17_40
sky130sram_sp_cell"
BR

br&&"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BL

bl&&"
VPB	

vpb"
VSS	

vss"§
bitcell_17_41
sky130sram_sp_cell"
BL

bl''"
BR

br''"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
WL

wl"§
bitcell_17_42
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BR

br(("
WL

wl"
BL

bl(("
VSS	

vss"§
bitcell_17_43
sky130sram_sp_cell"
BL

bl))"
VPB	

vpb"
WL

wl"
VSS	

vss"
BR

br))"
VNB	

vnb"
VDD	

vdd"§
bitcell_17_44
sky130sram_sp_cell"
VSS	

vss"
WL

wl"
BR

br**"
VPB	

vpb"
BL

bl**"
VNB	

vnb"
VDD	

vdd"§
bitcell_17_45
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL

wl"
BL

bl++"
BR

br++"
VNB	

vnb"§
bitcell_17_46
sky130sram_sp_cell"
BL

bl,,"
BR

br,,"
VPB	

vpb"
WL

wl"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"§
bitcell_17_47
sky130sram_sp_cell"
BR

br--"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL

bl--"§
bitcell_17_48
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
BL

bl.."
BR

br.."
VSS	

vss"
VNB	

vnb"
WL

wl"§
bitcell_17_49
sky130sram_sp_cell"
BR

br//"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL

wl"
BL

bl//"§
bitcell_17_50
sky130sram_sp_cell"
VNB	

vnb"
WL

wl"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BL

bl00"
BR

br00"§
bitcell_17_51
sky130sram_sp_cell"
VDD	

vdd"
WL

wl"
BR

br11"
VPB	

vpb"
BL

bl11"
VSS	

vss"
VNB	

vnb"§
bitcell_17_52
sky130sram_sp_cell"
BR

br22"
VDD	

vdd"
VNB	

vnb"
BL

bl22"
VSS	

vss"
VPB	

vpb"
WL

wl"§
bitcell_17_53
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
BL

bl33"
BR

br33"
VPB	

vpb"
WL

wl"§
bitcell_17_54
sky130sram_sp_cell"
WL

wl"
VNB	

vnb"
VDD	

vdd"
BR

br44"
VSS	

vss"
VPB	

vpb"
BL

bl44"§
bitcell_17_55
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"
BR

br55"
BL

bl55"§
bitcell_17_56
sky130sram_sp_cell"
BR

br66"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL

wl"
BL

bl66"
VNB	

vnb"§
bitcell_17_57
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
WL

wl"
VPB	

vpb"
BR

br77"
BL

bl77"
VSS	

vss"§
bitcell_17_58
sky130sram_sp_cell"
VPB	

vpb"
BR

br88"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
WL

wl"
BL

bl88"§
bitcell_17_59
sky130sram_sp_cell"
BL

bl99"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL

wl"
BR

br99"§
bitcell_17_60
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
BL

bl::"
VSS	

vss"
BR

br::"
WL

wl"§
bitcell_17_61
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
WL

wl"
BL

bl;;"
BR

br;;"
VDD	

vdd"
VPB	

vpb"§
bitcell_17_62
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
VNB	

vnb"
BL

bl<<"
BR

br<<"§
bitcell_17_63
sky130sram_sp_cell"
WL

wl"
BL

bl=="
BR

br=="
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"§
bitcell_17_64
sky130sram_sp_cell"
VDD	

vdd"
BL

bl>>"
BR

br>>"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL

wl"§
bitcell_17_65
sky130sram_sp_cell"
VPB	

vpb"
WL

wl"
BR

br??"
VNB	

vnb"
BL

bl??"
VDD	

vdd"
VSS	

vss"¥
bitcell_17_66
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL

wl"
BL	

vdd"
BR	

vdd"¥
bitcell_17_67
sky130sram_sp_cell"
BL	

vdd"
BR	

vdd"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL

wl"£
bitcell_18_0
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
VNB	

vnb"
BL	

vdd"
BR	

vdd"£
bitcell_18_1
sky130sram_sp_cell"
BR	

rbr"
VSS	

vss"
VDD	

vdd"
WL	

vss"
VNB	

vnb"
VPB	

vpb"
BL	

rbl"
bitcell_18_2
sky130sram_sp_cell"
VDD	

vdd"
BL
bl"
BR
br"
VSS	

vss"
VNB	

vnb"
WL	

vss"
VPB	

vpb"¥
bitcell_18_3
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL

bl"
VNB	

vnb"
BR

br"
WL	

vss"
VDD	

vdd"¥
bitcell_18_4
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BL

bl"
WL	

vss"
BR

br"
VNB	

vnb"¥
bitcell_18_5
sky130sram_sp_cell"
VDD	

vdd"
BL

bl"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BR

br"
VNB	

vnb"¥
bitcell_18_6
sky130sram_sp_cell"
BL

bl"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
WL	

vss"
BR

br"
VSS	

vss"¥
bitcell_18_7
sky130sram_sp_cell"
WL	

vss"
VSS	

vss"
BL

bl"
VDD	

vdd"
BR

br"
VPB	

vpb"
VNB	

vnb"¥
bitcell_18_8
sky130sram_sp_cell"
VPB	

vpb"
BR

br"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
BL

bl"¥
bitcell_18_9
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BR

br"
BL

bl"¦
bitcell_18_10
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
WL	

vss"¦
bitcell_18_11
sky130sram_sp_cell"
BR

br		"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"
WL	

vss"
BL

bl		"
VSS	

vss"¦
bitcell_18_12
sky130sram_sp_cell"
BR

br

"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
WL	

vss"
BL

bl

"¦
bitcell_18_13
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
WL	

vss"
BL

bl"
BR

br"¦
bitcell_18_14
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
WL	

vss"
BL

bl"
BR

br"
VNB	

vnb"¦
bitcell_18_15
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl"
BR

br"
VDD	

vdd"
VNB	

vnb"¦
bitcell_18_16
sky130sram_sp_cell"
WL	

vss"
VNB	

vnb"
BR

br"
VDD	

vdd"
VSS	

vss"
BL

bl"
VPB	

vpb"¦
bitcell_18_17
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
BL

bl"
WL	

vss"
BR

br"¦
bitcell_18_18
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BR

br"
BL

bl"¦
bitcell_18_19
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

bl"
BR

br"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"¦
bitcell_18_20
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
VSS	

vss"
WL	

vss"
BR

br"
VDD	

vdd"
VPB	

vpb"¦
bitcell_18_21
sky130sram_sp_cell"
BL

bl"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL	

vss"
BR

br"
VPB	

vpb"¦
bitcell_18_22
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

bl"
BR

br"
VSS	

vss"¦
bitcell_18_23
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl"
BR

br"
VDD	

vdd"
WL	

vss"¦
bitcell_18_24
sky130sram_sp_cell"
BR

br"
BL

bl"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL	

vss"¦
bitcell_18_25
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
WL	

vss"
VPB	

vpb"
VDD	

vdd"
BR

br"
BL

bl"¦
bitcell_18_26
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BL

bl"
VNB	

vnb"
BR

br"
VSS	

vss"¦
bitcell_18_27
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
BR

br"
WL	

vss"
VSS	

vss"
VPB	

vpb"
BL

bl"¦
bitcell_18_28
sky130sram_sp_cell"
WL	

vss"
BL

bl"
BR

br"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"¦
bitcell_18_29
sky130sram_sp_cell"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BL

bl"
VNB	

vnb"
BR

br"
VSS	

vss"¦
bitcell_18_30
sky130sram_sp_cell"
BL

bl"
BR

br"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"¦
bitcell_18_31
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¦
bitcell_18_32
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
VNB	

vnb"
BL

bl"¦
bitcell_18_33
sky130sram_sp_cell"
BL

bl"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BR

br"
VNB	

vnb"¦
bitcell_18_34
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BR

br  "
BL

bl  "
WL	

vss"
VPB	

vpb"¦
bitcell_18_35
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl!!"
BR

br!!"¦
bitcell_18_36
sky130sram_sp_cell"
BR

br"""
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl"""
VNB	

vnb"¦
bitcell_18_37
sky130sram_sp_cell"
WL	

vss"
BR

br##"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BL

bl##"¦
bitcell_18_38
sky130sram_sp_cell"
BL

bl$$"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BR

br$$"¦
bitcell_18_39
sky130sram_sp_cell"
BL

bl%%"
BR

br%%"
VSS	

vss"
WL	

vss"
VPB	

vpb"
VNB	

vnb"
VDD	

vdd"¦
bitcell_18_40
sky130sram_sp_cell"
BL

bl&&"
VSS	

vss"
BR

br&&"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL	

vss"¦
bitcell_18_41
sky130sram_sp_cell"
BL

bl''"
VSS	

vss"
VNB	

vnb"
WL	

vss"
BR

br''"
VDD	

vdd"
VPB	

vpb"¦
bitcell_18_42
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl(("
BR

br(("¦
bitcell_18_43
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
VNB	

vnb"
BL

bl))"
BR

br))"
VDD	

vdd"
WL	

vss"¦
bitcell_18_44
sky130sram_sp_cell"
BL

bl**"
BR

br**"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL	

vss"¦
bitcell_18_45
sky130sram_sp_cell"
WL	

vss"
BR

br++"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
BL

bl++"
VPB	

vpb"¦
bitcell_18_46
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL	

vss"
VPB	

vpb"
BL

bl,,"
BR

br,,"¦
bitcell_18_47
sky130sram_sp_cell"
WL	

vss"
VDD	

vdd"
VNB	

vnb"
BL

bl--"
BR

br--"
VSS	

vss"
VPB	

vpb"¦
bitcell_18_48
sky130sram_sp_cell"
VNB	

vnb"
BL

bl.."
WL	

vss"
BR

br.."
VSS	

vss"
VDD	

vdd"
VPB	

vpb"¦
bitcell_18_49
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
BR

br//"
VPB	

vpb"
WL	

vss"
BL

bl//"
VNB	

vnb"¦
bitcell_18_50
sky130sram_sp_cell"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
WL	

vss"
BR

br00"
VSS	

vss"
BL

bl00"¦
bitcell_18_51
sky130sram_sp_cell"
BL

bl11"
BR

br11"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL	

vss"¦
bitcell_18_52
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
BR

br22"
BL

bl22"
WL	

vss"
VNB	

vnb"¦
bitcell_18_53
sky130sram_sp_cell"
BR

br33"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl33"
VNB	

vnb"¦
bitcell_18_54
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

bl44"
BR

br44"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¦
bitcell_18_55
sky130sram_sp_cell"
BR

br55"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
BL

bl55"
VNB	

vnb"
WL	

vss"¦
bitcell_18_56
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
VSS	

vss"
BR

br66"
BL

bl66"¦
bitcell_18_57
sky130sram_sp_cell"
BR

br77"
VPB	

vpb"
BL

bl77"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
WL	

vss"¦
bitcell_18_58
sky130sram_sp_cell"
BL

bl88"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
BR

br88"¦
bitcell_18_59
sky130sram_sp_cell"
BL

bl99"
VNB	

vnb"
VDD	

vdd"
BR

br99"
VPB	

vpb"
VSS	

vss"
WL	

vss"¦
bitcell_18_60
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl::"
BR

br::"
VDD	

vdd"
VNB	

vnb"¦
bitcell_18_61
sky130sram_sp_cell"
VDD	

vdd"
BL

bl;;"
BR

br;;"
VPB	

vpb"
VSS	

vss"
WL	

vss"
VNB	

vnb"¦
bitcell_18_62
sky130sram_sp_cell"
BL

bl<<"
VDD	

vdd"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
WL	

vss"
BR

br<<"¦
bitcell_18_63
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
WL	

vss"
VNB	

vnb"
VDD	

vdd"
BR

br=="
BL

bl=="¦
bitcell_18_64
sky130sram_sp_cell"
BL

bl>>"
BR

br>>"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
WL	

vss"
VPB	

vpb"¦
bitcell_18_65
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
WL	

vss"
VNB	

vnb"
BR

br??"
VDD	

vdd"
BL

bl??"¤
bitcell_18_66
sky130sram_sp_cell"
VSS	

vss"
BL	

vdd"
VPB	

vpb"
BR	

vdd"
VDD	

vdd"
WL	

vss"
VNB	

vnb"¤
bitcell_18_67
sky130sram_sp_cell"
VSS	

vss"
VPB	

vpb"
BL	

vdd"
BR	

vdd"
WL	

vss"
VDD	

vdd"
VNB	

vnb"£
bitcell_19_0
sky130sram_sp_cell"
BL	

vdd"
BR	

vdd"
WL	

vss"
VSS	

vss"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"£
bitcell_19_1
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
BL	

rbl"
BR	

rbr"
VNB	

vnb"
WL	

vss"
VSS	

vss"
bitcell_19_2
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
BR
br"
BL
bl"
VSS	

vss"
WL	

vss"¥
bitcell_19_3
sky130sram_sp_cell"
BL

bl"
VNB	

vnb"
BR

br"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"¥
bitcell_19_4
sky130sram_sp_cell"
BL

bl"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BR

br"
VNB	

vnb"¥
bitcell_19_5
sky130sram_sp_cell"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
WL	

vss"¥
bitcell_19_6
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
WL	

vss"
BR

br"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"¥
bitcell_19_7
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BR

br"
VNB	

vnb"
BL

bl"¥
bitcell_19_8
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

bl"
VDD	

vdd"
BR

br"
VNB	

vnb"
VSS	

vss"¥
bitcell_19_9
sky130sram_sp_cell"
WL	

vss"
VPB	

vpb"
BR

br"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
BL

bl"¦
bitcell_19_10
sky130sram_sp_cell"
VNB	

vnb"
BL

bl"
BR

br"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
VSS	

vss"¦
bitcell_19_11
sky130sram_sp_cell"
BR

br		"
VDD	

vdd"
WL	

vss"
BL

bl		"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"¦
bitcell_19_12
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl

"
BR

br

"
VSS	

vss"¦
bitcell_19_13
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
BL

bl"
VNB	

vnb"
BR

br"
WL	

vss"
VDD	

vdd"¦
bitcell_19_14
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl"
WL	

vss"
VNB	

vnb"
BR

br"¦
bitcell_19_15
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

bl"
BR

br"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"¦
bitcell_19_16
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BR

br"
VNB	

vnb"
VDD	

vdd"
BL

bl"
VSS	

vss"¦
bitcell_19_17
sky130sram_sp_cell"
BL

bl"
WL	

vss"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BR

br"¦
bitcell_19_18
sky130sram_sp_cell"
BL

bl"
VNB	

vnb"
VDD	

vdd"
WL	

vss"
VPB	

vpb"
BR

br"
VSS	

vss"¦
bitcell_19_19
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
WL	

vss"
VPB	

vpb"
BL

bl"
BR

br"¦
bitcell_19_20
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
BL

bl"
WL	

vss"
BR

br"¦
bitcell_19_21
sky130sram_sp_cell"
BL

bl"
BR

br"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL	

vss"¦
bitcell_19_22
sky130sram_sp_cell"
VDD	

vdd"
BR

br"
WL	

vss"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BL

bl"¦
bitcell_19_23
sky130sram_sp_cell"
WL	

vss"
VPB	

vpb"
BL

bl"
BR

br"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"¦
bitcell_19_24
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"
WL	

vss"
BL

bl"
BR

br"¦
bitcell_19_25
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
VNB	

vnb"
BL

bl"
WL	

vss"
BR

br"
VSS	

vss"¦
bitcell_19_26
sky130sram_sp_cell"
VPB	

vpb"
VNB	

vnb"
BR

br"
WL	

vss"
BL

bl"
VDD	

vdd"
VSS	

vss"¦
bitcell_19_27
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
WL	

vss"
BL

bl"
BR

br"
VPB	

vpb"¦
bitcell_19_28
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
BL

bl"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
BR

br"¦
bitcell_19_29
sky130sram_sp_cell"
BR

br"
VDD	

vdd"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL	

vss"
BL

bl"¦
bitcell_19_30
sky130sram_sp_cell"
WL	

vss"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
BR

br"
BL

bl"¦
bitcell_19_31
sky130sram_sp_cell"
VPB	

vpb"
VSS	

vss"
BR

br"
VNB	

vnb"
WL	

vss"
VDD	

vdd"
BL

bl"¦
bitcell_19_32
sky130sram_sp_cell"
VPB	

vpb"
BL

bl"
VSS	

vss"
WL	

vss"
BR

br"
VDD	

vdd"
VNB	

vnb"¦
bitcell_19_33
sky130sram_sp_cell"
VNB	

vnb"
WL	

vss"
BL

bl"
BR

br"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"¦
bitcell_19_34
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
BL

bl  "
BR

br  "
VDD	

vdd"
VSS	

vss"
VNB	

vnb"¦
bitcell_19_35
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BR

br!!"
BL

bl!!"¦
bitcell_19_36
sky130sram_sp_cell"
VDD	

vdd"
BL

bl"""
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BR

br"""¦
bitcell_19_37
sky130sram_sp_cell"
BL

bl##"
BR

br##"
VPB	

vpb"
VSS	

vss"
VNB	

vnb"
WL	

vss"
VDD	

vdd"¦
bitcell_19_38
sky130sram_sp_cell"
BL

bl$$"
VNB	

vnb"
VSS	

vss"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
BR

br$$"¦
bitcell_19_39
sky130sram_sp_cell"
VPB	

vpb"
WL	

vss"
VDD	

vdd"
BL

bl%%"
VSS	

vss"
BR

br%%"
VNB	

vnb"¦
bitcell_19_40
sky130sram_sp_cell"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
WL	

vss"
BR

br&&"
BL

bl&&"
VSS	

vss"¦
bitcell_19_41
sky130sram_sp_cell"
BL

bl''"
BR

br''"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"¦
bitcell_19_42
sky130sram_sp_cell"
VNB	

vnb"
BL

bl(("
BR

br(("
VPB	

vpb"
VSS	

vss"
WL	

vss"
VDD	

vdd"¦
bitcell_19_43
sky130sram_sp_cell"
VNB	

vnb"
WL	

vss"
BL

bl))"
BR

br))"
VDD	

vdd"
VSS	

vss"
VPB	

vpb"¦
bitcell_19_44
sky130sram_sp_cell"
BR

br**"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

bl**"
WL	

vss"¦
bitcell_19_45
sky130sram_sp_cell"
BR

br++"
WL	

vss"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"
BL

bl++"
VPB	

vpb"¦
bitcell_19_46
sky130sram_sp_cell"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
BL

bl,,"
BR

br,,"
WL	

vss"
VSS	

vss"¦
bitcell_19_47
sky130sram_sp_cell"
WL	

vss"
BR

br--"
VPB	

vpb"
BL

bl--"
VNB	

vnb"
VDD	

vdd"
VSS	

vss"¦
bitcell_19_48
sky130sram_sp_cell"
WL	

vss"
VSS	

vss"
BL

bl.."
BR

br.."
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¦
bitcell_19_49
sky130sram_sp_cell"
VNB	

vnb"
VSS	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl//"
WL	

vss"
BR

br//"¦
bitcell_19_50
sky130sram_sp_cell"
BR

br00"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

bl00"
VDD	

vdd"¦
bitcell_19_51
sky130sram_sp_cell"
BR

br11"
VNB	

vnb"
VPB	

vpb"
VDD	

vdd"
VSS	

vss"
BL

bl11"
WL	

vss"¦
bitcell_19_52
sky130sram_sp_cell"
BR

br22"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
WL	

vss"
BL

bl22"¦
bitcell_19_53
sky130sram_sp_cell"
BL

bl33"
BR

br33"
VPB	

vpb"
VNB	

vnb"
VSS	

vss"
WL	

vss"
VDD	

vdd"¦
bitcell_19_54
sky130sram_sp_cell"
VSS	

vss"
VDD	

vdd"
BR

br44"
VNB	

vnb"
BL

bl44"
VPB	

vpb"
WL	

vss"¦
bitcell_19_55
sky130sram_sp_cell"
BR

br55"
VPB	

vpb"
VSS	

vss"
VDD	

vdd"
WL	

vss"
VNB	

vnb"
BL

bl55"¦
bitcell_19_56
sky130sram_sp_cell"
VSS	

vss"
VNB	

vnb"
VDD	

vdd"
VPB	

vpb"
BL

bl66"
BR

br66"
WL	

vss"¦
bitcell_19_57
sky130sram_sp_cell"
VDD	

vdd"
BL

bl77"
VNB	

vnb"
VPB	

vpb"
BR

br77"
WL	

vss"
VSS	

vss"¦
bitcell_19_58
sky130sram_sp_cell"
BR

br88"
VSS	

vss"
WL	

vss"
BL

bl88"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"¦
bitcell_19_59
sky130sram_sp_cell"
VDD	

vdd"
WL	

vss"
BL

bl99"
VNB	

vnb"
VSS	

vss"
BR

br99"
VPB	

vpb"¦
bitcell_19_60
sky130sram_sp_cell"
BL

bl::"
VDD	

vdd"
VPB	

vpb"
BR

br::"
VSS	

vss"
VNB	

vnb"
WL	

vss"¦
bitcell_19_61
sky130sram_sp_cell"
VPB	

vpb"
VDD	

vdd"
WL	

vss"
VNB	

vnb"
BL

bl;;"
BR

br;;"
VSS	

vss"¦
bitcell_19_62
sky130sram_sp_cell"
VDD	

vdd"
BL

bl<<"
WL	

vss"
BR

br<<"
VNB	

vnb"
VPB	

vpb"
VSS	

vss"¦
bitcell_19_63
sky130sram_sp_cell"
VSS	

vss"
WL	

vss"
VDD	

vdd"
VPB	

vpb"
BL

bl=="
VNB	

vnb"
BR

br=="¦
bitcell_19_64
sky130sram_sp_cell"
BL

bl>>"
VDD	

vdd"
VSS	

vss"
WL	

vss"
VNB	

vnb"
BR

br>>"
VPB	

vpb"¦
bitcell_19_65
sky130sram_sp_cell"
VDD	

vdd"
VSS	

vss"
VNB	

vnb"
VPB	

vpb"
WL	

vss"
BL

bl??"
BR

br??"¤
bitcell_19_66
sky130sram_sp_cell"
BR	

vdd"
BL	

vdd"
VSS	

vss"
VDD	

vdd"
VNB	

vnb"
VPB	

vpb"
WL	

vss"¤
bitcell_19_67
sky130sram_sp_cell"
BL	

vdd"
VPB	

vpb"
VSS	

vss"
WL	

vss"
VDD	

vdd"
VNB	

vnb"
BR	

vdd"«
colend_0_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
BL1	

vdd"
VNB	

vnb"
BL0	

vdd"
VPB	

vpb"
VGND	

vss"«
colend_0_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL1	

vdd"
VPB	

vpb"
BL0	

vdd"
VPWR	

vdd"
VGND	

vss"«
colend_1_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0	

rbl"
BL1	

rbr"
VNB	

vnb"
VGND	

vss"
VPWR	

vdd"
VPB	

vpb"«
colend_1_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VGND	

vss"
BL1	

rbr"
VNB	

vnb"
VPB	

vpb"
BL0	

rbl"¥
colend_2_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL0
bl"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"
BL1
br"¥
colend_2_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
BL1
br"
VPWR	

vdd"
BL0
bl"
VGND	

vss"­
colend_3_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

br"
BL0

bl"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"­
colend_3_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

br"
VGND	

vss"
VNB	

vnb"
BL0

bl"
VPWR	

vdd"­
colend_4_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VPWR	

vdd"
BL0

bl"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"­
colend_4_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"
BL1

br"
BL0

bl"
VNB	

vnb"­
colend_5_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
BL1

br"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"­
colend_5_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
VPB	

vpb"
BL0

bl"
VGND	

vss"
BL1

br"­
colend_6_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
VNB	

vnb"
VGND	

vss"
VPB	

vpb"
BL1

br"
VPWR	

vdd"­
colend_6_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VGND	

vss"
VPB	

vpb"
BL1

br"
VPWR	

vdd"
BL0

bl"­
colend_7_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

br"
VPWR	

vdd"
BL0

bl"
VGND	

vss"
VNB	

vnb"­
colend_7_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
VGND	

vss"
VNB	

vnb"
VPWR	

vdd"
BL1

br"
VPB	

vpb"­
colend_8_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
BL0

bl"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"
BL1

br"­
colend_8_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VPWR	

vdd"
BL0

bl"
BL1

br"
VGND	

vss"
VNB	

vnb"­
colend_9_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"
BL0

bl"­
colend_9_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VGND	

vss"
BL1

br"
VNB	

vnb"
VPB	

vpb"
BL0

bl"®
colend_10_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"
BL1

br"
VPB	

vpb"
BL0

bl"®
colend_10_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
BL1

br"
VGND	

vss"
VNB	

vnb"
VPWR	

vdd"
VPB	

vpb"®
colend_11_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL0

bl		"
VPB	

vpb"
VPWR	

vdd"
BL1

br		"
VGND	

vss"®
colend_11_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
BL0

bl		"
VPB	

vpb"
VGND	

vss"
BL1

br		"®
colend_12_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"
BL0

bl

"
BL1

br

"®
colend_12_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPB	

vpb"
BL0

bl

"
VPWR	

vdd"
VNB	

vnb"
BL1

br

"®
colend_13_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
BL0

bl"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"
BL1

br"®
colend_13_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
BL1

br"
BL0

bl"
VPWR	

vdd"
VGND	

vss"®
colend_14_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VPB	

vpb"
BL1

br"
VNB	

vnb"
BL0

bl"
VGND	

vss"®
colend_14_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"
BL1

br"
VPB	

vpb"®
colend_15_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VGND	

vss"
VNB	

vnb"
BL1

br"
BL0

bl"
VPWR	

vdd"®
colend_15_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VGND	

vss"
VPB	

vpb"
BL0

bl"
VNB	

vnb"
VPWR	

vdd"®
colend_16_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL0

bl"
VGND	

vss"
VPB	

vpb"
BL1

br"
VPWR	

vdd"®
colend_16_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VPWR	

vdd"
BL0

bl"
BL1

br"
VGND	

vss"
VNB	

vnb"®
colend_17_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL0

bl"
BL1

br"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"®
colend_17_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
BL0

bl"
VPWR	

vdd"
BL1

br"
VPB	

vpb"
VNB	

vnb"®
colend_18_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"
BL1

br"
VPB	

vpb"®
colend_18_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
BL0

bl"®
colend_19_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
VPB	

vpb"
VNB	

vnb"
VGND	

vss"
VPWR	

vdd"
BL1

br"®
colend_19_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
BL1

br"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"®
colend_20_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VGND	

vss"
VNB	

vnb"
VPWR	

vdd"
BL1

br"
BL0

bl"®
colend_20_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VNB	

vnb"
VPWR	

vdd"
BL1

br"
VPB	

vpb"
BL0

bl"®
colend_21_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
VPB	

vpb"
VPWR	

vdd"
BL1

br"
VNB	

vnb"
VGND	

vss"®
colend_21_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
VPB	

vpb"
VGND	

vss"
BL1

br"
VPWR	

vdd"
VNB	

vnb"®
colend_22_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VNB	

vnb"
BL0

bl"
VGND	

vss"
BL1

br"
VPWR	

vdd"®
colend_22_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VGND	

vss"
VPWR	

vdd"
VPB	

vpb"
BL1

br"
BL0

bl"®
colend_23_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VPB	

vpb"
BL0

bl"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"®
colend_23_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
BL1

br"
VPWR	

vdd"
VNB	

vnb"
BL0

bl"
VPB	

vpb"®
colend_24_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VPB	

vpb"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"
BL0

bl"®
colend_24_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
VNB	

vnb"
VPB	

vpb"
BL1

br"
VGND	

vss"
VPWR	

vdd"®
colend_25_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
BL0

bl"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"
VNB	

vnb"®
colend_25_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
VGND	

vss"
VPWR	

vdd"
BL1

br"
VNB	

vnb"
VPB	

vpb"®
colend_26_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"
BL1

br"
BL0

bl"®
colend_26_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL0

bl"
VPWR	

vdd"
BL1

br"
VGND	

vss"
VNB	

vnb"®
colend_27_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

br"
BL0

bl"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"®
colend_27_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
BL1

br"
VPWR	

vdd"
VGND	

vss"
BL0

bl"®
colend_28_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL0

bl"
BL1

br"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"®
colend_28_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

br"
VPWR	

vdd"
BL0

bl"
VGND	

vss"
VNB	

vnb"®
colend_29_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VNB	

vnb"
VPWR	

vdd"
BL0

bl"
VGND	

vss"
VPB	

vpb"®
colend_29_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
VPB	

vpb"
BL1

br"
VGND	

vss"
BL0

bl"®
colend_30_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"
BL1

br"
VPB	

vpb"
BL0

bl"®
colend_30_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL0

bl"
VPB	

vpb"
VGND	

vss"
VPWR	

vdd"
BL1

br"®
colend_31_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
BL1

br"
BL0

bl"
VGND	

vss"
VPB	

vpb"®
colend_31_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL1

br"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"
BL0

bl"®
colend_32_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VPB	

vpb"
VGND	

vss"
VNB	

vnb"
BL0

bl"
VPWR	

vdd"®
colend_32_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br"
VGND	

vss"
BL0

bl"
VPB	

vpb"
VPWR	

vdd"
VNB	

vnb"®
colend_33_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
VPB	

vpb"
BL0

bl"
VGND	

vss"
BL1

br"®
colend_33_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl"
VPWR	

vdd"
VPB	

vpb"
BL1

br"
VGND	

vss"
VNB	

vnb"®
colend_34_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL0

bl  "
VPWR	

vdd"
VPB	

vpb"
BL1

br  "
VGND	

vss"®
colend_34_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"
VNB	

vnb"
BL0

bl  "
BL1

br  "®
colend_35_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl!!"
BL1

br!!"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"®
colend_35_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br!!"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"
BL0

bl!!"
VPB	

vpb"®
colend_36_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL0

bl"""
VPB	

vpb"
VPWR	

vdd"
VGND	

vss"
BL1

br"""®
colend_36_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VNB	

vnb"
VGND	

vss"
BL0

bl"""
BL1

br"""
VPWR	

vdd"®
colend_37_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl##"
VGND	

vss"
VNB	

vnb"
BL1

br##"
VPWR	

vdd"
VPB	

vpb"®
colend_37_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VNB	

vnb"
VPWR	

vdd"
BL1

br##"
BL0

bl##"
VGND	

vss"®
colend_38_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl$$"
VGND	

vss"
VNB	

vnb"
VPWR	

vdd"
BL1

br$$"
VPB	

vpb"®
colend_38_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"
VGND	

vss"
BL0

bl$$"
BL1

br$$"®
colend_39_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl%%"
VNB	

vnb"
BL1

br%%"
VGND	

vss"
VPB	

vpb"
VPWR	

vdd"®
colend_39_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
BL0

bl%%"
VPWR	

vdd"
VGND	

vss"
BL1

br%%"®
colend_40_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl&&"
BL1

br&&"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"
VGND	

vss"®
colend_40_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
VPWR	

vdd"
BL0

bl&&"
VGND	

vss"
BL1

br&&"®
colend_41_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br''"
BL0

bl''"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"®
colend_41_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br''"
VPB	

vpb"
BL0

bl''"
VNB	

vnb"
VGND	

vss"
VPWR	

vdd"®
colend_42_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
BL0

bl(("
BL1

br(("
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"®
colend_42_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"
VPB	

vpb"
BL1

br(("
BL0

bl(("®
colend_43_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br))"
VNB	

vnb"
VGND	

vss"
BL0

bl))"
VPWR	

vdd"
VPB	

vpb"®
colend_43_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br))"
VNB	

vnb"
VPWR	

vdd"
VGND	

vss"
BL0

bl))"
VPB	

vpb"®
colend_44_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
BL1

br**"
VGND	

vss"
VPB	

vpb"
BL0

bl**"
VNB	

vnb"®
colend_44_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl**"
VGND	

vss"
VNB	

vnb"
VPWR	

vdd"
VPB	

vpb"
BL1

br**"®
colend_45_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VNB	

vnb"
BL1

br++"
VPWR	

vdd"
VPB	

vpb"
BL0

bl++"®
colend_45_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl++"
VGND	

vss"
VPB	

vpb"
VNB	

vnb"
VPWR	

vdd"
BL1

br++"®
colend_46_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPWR	

vdd"
BL0

bl,,"
VPB	

vpb"
VGND	

vss"
BL1

br,,"®
colend_46_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
BL1

br,,"
VPB	

vpb"
BL0

bl,,"
VNB	

vnb"
VPWR	

vdd"®
colend_47_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br--"
VNB	

vnb"
VPB	

vpb"
BL0

bl--"
VGND	

vss"
VPWR	

vdd"®
colend_47_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VGND	

vss"
BL0

bl--"
VPWR	

vdd"
BL1

br--"
VNB	

vnb"®
colend_48_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br.."
VPWR	

vdd"
BL0

bl.."
VNB	

vnb"
VGND	

vss"
VPB	

vpb"®
colend_48_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"
BL1

br.."
VPWR	

vdd"
BL0

bl.."®
colend_49_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL0

bl//"
VPB	

vpb"
VPWR	

vdd"
VGND	

vss"
BL1

br//"®
colend_49_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl//"
BL1

br//"
VNB	

vnb"
VGND	

vss"
VPB	

vpb"
VPWR	

vdd"®
colend_50_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl00"
BL1

br00"
VPWR	

vdd"
VPB	

vpb"
VNB	

vnb"
VGND	

vss"®
colend_50_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
BL1

br00"
VPWR	

vdd"
BL0

bl00"
VNB	

vnb"
VPB	

vpb"®
colend_51_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL1

br11"
VGND	

vss"
VPB	

vpb"
BL0

bl11"
VPWR	

vdd"®
colend_51_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl11"
VPWR	

vdd"
VNB	

vnb"
VGND	

vss"
BL1

br11"
VPB	

vpb"®
colend_52_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br22"
VGND	

vss"
VPB	

vpb"
VPWR	

vdd"
VNB	

vnb"
BL0

bl22"®
colend_52_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VGND	

vss"
BL1

br22"
BL0

bl22"
VPWR	

vdd"
VPB	

vpb"®
colend_53_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
BL0

bl33"
VPWR	

vdd"
VPB	

vpb"
VGND	

vss"
BL1

br33"®
colend_53_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl33"
BL1

br33"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"®
colend_54_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VPB	

vpb"
BL1

br44"
BL0

bl44"
VPWR	

vdd"
VNB	

vnb"®
colend_54_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
BL1

br44"
BL0

bl44"
VGND	

vss"
VPWR	

vdd"®
colend_55_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VPWR	

vdd"
VNB	

vnb"
BL1

br55"
BL0

bl55"
VGND	

vss"®
colend_55_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br55"
VNB	

vnb"
VPWR	

vdd"
VPB	

vpb"
BL0

bl55"
VGND	

vss"®
colend_56_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br66"
VNB	

vnb"
VGND	

vss"
VPB	

vpb"
VPWR	

vdd"
BL0

bl66"®
colend_56_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br66"
VGND	

vss"
BL0

bl66"
VPB	

vpb"
VPWR	

vdd"
VNB	

vnb"®
colend_57_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VNB	

vnb"
BL1

br77"
VPB	

vpb"
VGND	

vss"
BL0

bl77"®
colend_57_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br77"
VPWR	

vdd"
BL0

bl77"
VNB	

vnb"
VGND	

vss"
VPB	

vpb"®
colend_58_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl88"
VPWR	

vdd"
VGND	

vss"
BL1

br88"
VNB	

vnb"
VPB	

vpb"®
colend_58_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
BL0

bl88"
BL1

br88"
VGND	

vss"
VPB	

vpb"
VNB	

vnb"®
colend_59_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
BL0

bl99"
VGND	

vss"
VPWR	

vdd"
BL1

br99"®
colend_59_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl99"
BL1

br99"
VGND	

vss"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"®
colend_60_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br::"
BL0

bl::"
VGND	

vss"
VNB	

vnb"
VPWR	

vdd"
VPB	

vpb"®
colend_60_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
VNB	

vnb"
BL1

br::"
BL0

bl::"
VPB	

vpb"
VPWR	

vdd"®
colend_61_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br;;"
VPB	

vpb"
VPWR	

vdd"
VNB	

vnb"
VGND	

vss"
BL0

bl;;"®
colend_61_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
VNB	

vnb"
VGND	

vss"
BL0

bl;;"
BL1

br;;"
VPB	

vpb"®
colend_62_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl<<"
VPWR	

vdd"
BL1

br<<"
VGND	

vss"
VNB	

vnb"
VPB	

vpb"®
colend_62_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VPWR	

vdd"
VGND	

vss"
BL0

bl<<"
BL1

br<<"
VNB	

vnb"®
colend_63_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1

br=="
VGND	

vss"
BL0

bl=="
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"®
colend_63_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPB	

vpb"
VNB	

vnb"
VGND	

vss"
VPWR	

vdd"
BL0

bl=="
BL1

br=="®
colend_64_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl>>"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"
BL1

br>>"
VPB	

vpb"®
colend_64_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VNB	

vnb"
VPB	

vpb"
BL1

br>>"
BL0

bl>>"
VPWR	

vdd"
VGND	

vss"®
colend_65_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VGND	

vss"
BL0

bl??"
VPWR	

vdd"
VNB	

vnb"
VPB	

vpb"
BL1

br??"®
colend_65_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0

bl??"
VPWR	

vdd"
VNB	

vnb"
VGND	

vss"
VPB	

vpb"
BL1

br??"¬
colend_66_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0	

vdd"
VNB	

vnb"
VGND	

vss"
VPB	

vpb"
BL1	

vdd"
VPWR	

vdd"¬
colend_66_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL0	

vdd"
VPB	

vpb"
BL1	

vdd"
VPWR	

vdd"
VGND	

vss"
VNB	

vnb"¬
colend_67_bot-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
VPWR	

vdd"
BL0	

vdd"
VNB	

vnb"
BL1	

vdd"
VGND	

vss"
VPB	

vpb"¬
colend_67_top-+
sky130!sky130_fd_bd_sram__sram_sp_colend"
BL1	

vdd"
VNB	

vnb"
VPWR	

vdd"
VPB	

vpb"
VGND	

vss"
BL0	

vddφ
	precharge

vdd


bl


br


en_b"‘

bl_pull_up#!
sky130sky130_fd_pr__pfet_01v8
w	      π?
l	333333Γ?"
g


en_b"
d

bl"
s	

vdd"
b	

vdd"‘

br_pull_up#!
sky130sky130_fd_pr__pfet_01v8
w	      π?
l	333333Γ?"
b	

vdd"
g


en_b"
s	

vdd"
d

br"
	equalizer#!
sky130sky130_fd_pr__pfet_01v8
w	      π?
l	333333Γ?"
s

br"
d

bl"
b	

vdd"
g


en_bΧ4
precharge_array

vdd


en_b


blA


brA"\
precharge_0
	precharge"
en_b


en_b"
br
br"
vdd	

vdd"
bl
bl"d
precharge_1
	precharge"
en_b


en_b"
vdd	

vdd"
br

br"
bl

bl"d
precharge_2
	precharge"
br

br"
en_b


en_b"
vdd	

vdd"
bl

bl"d
precharge_3
	precharge"
bl

bl"
en_b


en_b"
vdd	

vdd"
br

br"d
precharge_4
	precharge"
br

br"
vdd	

vdd"
bl

bl"
en_b


en_b"d
precharge_5
	precharge"
bl

bl"
en_b


en_b"
vdd	

vdd"
br

br"d
precharge_6
	precharge"
vdd	

vdd"
br

br"
bl

bl"
en_b


en_b"d
precharge_7
	precharge"
vdd	

vdd"
en_b


en_b"
bl

bl"
br

br"d
precharge_8
	precharge"
bl

bl"
vdd	

vdd"
br

br"
en_b


en_b"d
precharge_9
	precharge"
vdd	

vdd"
br

br		"
bl

bl		"
en_b


en_b"e
precharge_10
	precharge"
en_b


en_b"
br

br

"
vdd	

vdd"
bl

bl

"e
precharge_11
	precharge"
vdd	

vdd"
bl

bl"
en_b


en_b"
br

br"e
precharge_12
	precharge"
vdd	

vdd"
en_b


en_b"
br

br"
bl

bl"e
precharge_13
	precharge"
br

br"
en_b


en_b"
vdd	

vdd"
bl

bl"e
precharge_14
	precharge"
en_b


en_b"
br

br"
vdd	

vdd"
bl

bl"e
precharge_15
	precharge"
vdd	

vdd"
bl

bl"
br

br"
en_b


en_b"e
precharge_16
	precharge"
br

br"
en_b


en_b"
vdd	

vdd"
bl

bl"e
precharge_17
	precharge"
br

br"
vdd	

vdd"
en_b


en_b"
bl

bl"e
precharge_18
	precharge"
vdd	

vdd"
br

br"
en_b


en_b"
bl

bl"e
precharge_19
	precharge"
en_b


en_b"
bl

bl"
vdd	

vdd"
br

br"e
precharge_20
	precharge"
br

br"
bl

bl"
en_b


en_b"
vdd	

vdd"e
precharge_21
	precharge"
bl

bl"
vdd	

vdd"
br

br"
en_b


en_b"e
precharge_22
	precharge"
vdd	

vdd"
bl

bl"
br

br"
en_b


en_b"e
precharge_23
	precharge"
en_b


en_b"
br

br"
bl

bl"
vdd	

vdd"e
precharge_24
	precharge"
vdd	

vdd"
en_b


en_b"
bl

bl"
br

br"e
precharge_25
	precharge"
en_b


en_b"
br

br"
vdd	

vdd"
bl

bl"e
precharge_26
	precharge"
vdd	

vdd"
br

br"
bl

bl"
en_b


en_b"e
precharge_27
	precharge"
bl

bl"
en_b


en_b"
br

br"
vdd	

vdd"e
precharge_28
	precharge"
bl

bl"
vdd	

vdd"
br

br"
en_b


en_b"e
precharge_29
	precharge"
vdd	

vdd"
br

br"
bl

bl"
en_b


en_b"e
precharge_30
	precharge"
bl

bl"
vdd	

vdd"
br

br"
en_b


en_b"e
precharge_31
	precharge"
vdd	

vdd"
en_b


en_b"
bl

bl"
br

br"e
precharge_32
	precharge"
en_b


en_b"
vdd	

vdd"
bl

bl  "
br

br  "e
precharge_33
	precharge"
vdd	

vdd"
br

br!!"
en_b


en_b"
bl

bl!!"e
precharge_34
	precharge"
bl

bl"""
vdd	

vdd"
br

br"""
en_b


en_b"e
precharge_35
	precharge"
en_b


en_b"
bl

bl##"
vdd	

vdd"
br

br##"e
precharge_36
	precharge"
vdd	

vdd"
bl

bl$$"
br

br$$"
en_b


en_b"e
precharge_37
	precharge"
vdd	

vdd"
en_b


en_b"
bl

bl%%"
br

br%%"e
precharge_38
	precharge"
bl

bl&&"
vdd	

vdd"
en_b


en_b"
br

br&&"e
precharge_39
	precharge"
br

br''"
en_b


en_b"
vdd	

vdd"
bl

bl''"e
precharge_40
	precharge"
vdd	

vdd"
bl

bl(("
br

br(("
en_b


en_b"e
precharge_41
	precharge"
br

br))"
bl

bl))"
en_b


en_b"
vdd	

vdd"e
precharge_42
	precharge"
en_b


en_b"
bl

bl**"
vdd	

vdd"
br

br**"e
precharge_43
	precharge"
en_b


en_b"
br

br++"
bl

bl++"
vdd	

vdd"e
precharge_44
	precharge"
en_b


en_b"
vdd	

vdd"
bl

bl,,"
br

br,,"e
precharge_45
	precharge"
vdd	

vdd"
br

br--"
bl

bl--"
en_b


en_b"e
precharge_46
	precharge"
bl

bl.."
vdd	

vdd"
en_b


en_b"
br

br.."e
precharge_47
	precharge"
vdd	

vdd"
en_b


en_b"
br

br//"
bl

bl//"e
precharge_48
	precharge"
en_b


en_b"
bl

bl00"
vdd	

vdd"
br

br00"e
precharge_49
	precharge"
en_b


en_b"
bl

bl11"
vdd	

vdd"
br

br11"e
precharge_50
	precharge"
en_b


en_b"
bl

bl22"
vdd	

vdd"
br

br22"e
precharge_51
	precharge"
bl

bl33"
vdd	

vdd"
en_b


en_b"
br

br33"e
precharge_52
	precharge"
en_b


en_b"
vdd	

vdd"
bl

bl44"
br

br44"e
precharge_53
	precharge"
vdd	

vdd"
bl

bl55"
br

br55"
en_b


en_b"e
precharge_54
	precharge"
en_b


en_b"
vdd	

vdd"
bl

bl66"
br

br66"e
precharge_55
	precharge"
en_b


en_b"
bl

bl77"
br

br77"
vdd	

vdd"e
precharge_56
	precharge"
en_b


en_b"
bl

bl88"
vdd	

vdd"
br

br88"e
precharge_57
	precharge"
en_b


en_b"
vdd	

vdd"
bl

bl99"
br

br99"e
precharge_58
	precharge"
bl

bl::"
vdd	

vdd"
br

br::"
en_b


en_b"e
precharge_59
	precharge"
en_b


en_b"
bl

bl;;"
vdd	

vdd"
br

br;;"e
precharge_60
	precharge"
br

br<<"
bl

bl<<"
vdd	

vdd"
en_b


en_b"e
precharge_61
	precharge"
br

br=="
en_b


en_b"
bl

bl=="
vdd	

vdd"e
precharge_62
	precharge"
br

br>>"
en_b


en_b"
bl

bl>>"
vdd	

vdd"e
precharge_63
	precharge"
vdd	

vdd"
bl

bl??"
br

br??"
en_b


en_b"e
precharge_64
	precharge"
br

br@@"
vdd	

vdd"
en_b


en_b"
bl

bl@@ώ
read_mux
	
sel_b


bl


br


bl_out


br_out

vdd"
MBL#!
sky130sky130_fd_pr__pfet_01v8
w	333333σ?
l	333333Γ?"
b	

vdd"
s

bl"
g
	
sel_b"
d


bl_out"
MBR#!
sky130sky130_fd_pr__pfet_01v8
w	333333σ?
l	333333Γ?"
d


br_out"
g
	
sel_b"
s

br"
b	

vdd€L
read_mux_array
	
sel_b


bl@


br@


bl_out 


br_out 

vdd"
mux_0

read_mux"
br_out

br_out"
bl_out

bl_out"
br
br"
vdd	

vdd"
bl
bl"
sel_b	
sel_b"
mux_1

read_mux"
bl

bl"
br

br"
bl_out

bl_out"
sel_b
sel_b"
vdd	

vdd"
br_out

br_out"‘
mux_2

read_mux"
br_out
br_out"
br

br"
sel_b	
sel_b"
bl

bl"
bl_out
bl_out"
vdd	

vdd"•
mux_3

read_mux"
bl_out
bl_out"
sel_b
sel_b"
br_out
br_out"
vdd	

vdd"
bl

bl"
br

br"‘
mux_4

read_mux"
sel_b	
sel_b"
br

br"
bl

bl"
vdd	

vdd"
bl_out
bl_out"
br_out
br_out"•
mux_5

read_mux"
bl_out
bl_out"
br

br"
vdd	

vdd"
br_out
br_out"
bl

bl"
sel_b
sel_b"‘
mux_6

read_mux"
br_out
br_out"
sel_b	
sel_b"
bl

bl"
vdd	

vdd"
bl_out
bl_out"
br

br"•
mux_7

read_mux"
bl_out
bl_out"
br_out
br_out"
sel_b
sel_b"
br

br"
bl

bl"
vdd	

vdd"‘
mux_8

read_mux"
bl

bl"
vdd	

vdd"
bl_out
bl_out"
br

br"
br_out
br_out"
sel_b	
sel_b"•
mux_9

read_mux"
bl_out
bl_out"
br

br		"
br_out
br_out"
sel_b
sel_b"
vdd	

vdd"
bl

bl		"’
mux_10

read_mux"
sel_b	
sel_b"
vdd	

vdd"
br_out
br_out"
bl

bl

"
br

br

"
bl_out
bl_out"–
mux_11

read_mux"
bl

bl"
br_out
br_out"
sel_b
sel_b"
br

br"
bl_out
bl_out"
vdd	

vdd"’
mux_12

read_mux"
br

br"
bl

bl"
br_out
br_out"
vdd	

vdd"
sel_b	
sel_b"
bl_out
bl_out"–
mux_13

read_mux"
br

br"
bl_out
bl_out"
bl

bl"
sel_b
sel_b"
vdd	

vdd"
br_out
br_out"’
mux_14

read_mux"
bl

bl"
bl_out
bl_out"
sel_b	
sel_b"
br_out
br_out"
br

br"
vdd	

vdd"–
mux_15

read_mux"
bl_out
bl_out"
br

br"
br_out
br_out"
bl

bl"
vdd	

vdd"
sel_b
sel_b"’
mux_16

read_mux"
bl

bl"
bl_out
bl_out"
br_out
br_out"
sel_b	
sel_b"
br

br"
vdd	

vdd"–
mux_17

read_mux"
vdd	

vdd"
bl_out
bl_out"
sel_b
sel_b"
bl

bl"
br

br"
br_out
br_out"’
mux_18

read_mux"
br

br"
br_out
br_out		"
sel_b	
sel_b"
bl_out
bl_out		"
bl

bl"
vdd	

vdd"–
mux_19

read_mux"
bl

bl"
vdd	

vdd"
br_out
br_out		"
sel_b
sel_b"
bl_out
bl_out		"
br

br"’
mux_20

read_mux"
sel_b	
sel_b"
br_out
br_out

"
vdd	

vdd"
bl

bl"
br

br"
bl_out
bl_out

"–
mux_21

read_mux"
sel_b
sel_b"
vdd	

vdd"
bl_out
bl_out

"
br_out
br_out

"
br

br"
bl

bl"’
mux_22

read_mux"
bl_out
bl_out"
br_out
br_out"
br

br"
sel_b	
sel_b"
vdd	

vdd"
bl

bl"–
mux_23

read_mux"
br_out
br_out"
br

br"
vdd	

vdd"
bl

bl"
sel_b
sel_b"
bl_out
bl_out"’
mux_24

read_mux"
bl_out
bl_out"
bl

bl"
br

br"
vdd	

vdd"
br_out
br_out"
sel_b	
sel_b"–
mux_25

read_mux"
vdd	

vdd"
br

br"
bl_out
bl_out"
br_out
br_out"
bl

bl"
sel_b
sel_b"’
mux_26

read_mux"
bl

bl"
br

br"
bl_out
bl_out"
br_out
br_out"
vdd	

vdd"
sel_b	
sel_b"–
mux_27

read_mux"
vdd	

vdd"
br

br"
bl_out
bl_out"
bl

bl"
br_out
br_out"
sel_b
sel_b"’
mux_28

read_mux"
bl_out
bl_out"
br_out
br_out"
br

br"
sel_b	
sel_b"
bl

bl"
vdd	

vdd"–
mux_29

read_mux"
bl

bl"
vdd	

vdd"
br

br"
bl_out
bl_out"
br_out
br_out"
sel_b
sel_b"’
mux_30

read_mux"
br

br"
bl

bl"
vdd	

vdd"
br_out
br_out"
bl_out
bl_out"
sel_b	
sel_b"–
mux_31

read_mux"
bl_out
bl_out"
br_out
br_out"
sel_b
sel_b"
bl

bl"
vdd	

vdd"
br

br"’
mux_32

read_mux"
bl

bl  "
vdd	

vdd"
bl_out
bl_out"
sel_b	
sel_b"
br

br  "
br_out
br_out"–
mux_33

read_mux"
vdd	

vdd"
sel_b
sel_b"
bl_out
bl_out"
bl

bl!!"
br_out
br_out"
br

br!!"’
mux_34

read_mux"
vdd	

vdd"
bl

bl"""
bl_out
bl_out"
br

br"""
br_out
br_out"
sel_b	
sel_b"–
mux_35

read_mux"
bl

bl##"
vdd	

vdd"
br_out
br_out"
br

br##"
bl_out
bl_out"
sel_b
sel_b"’
mux_36

read_mux"
bl_out
bl_out"
br

br$$"
bl

bl$$"
br_out
br_out"
sel_b	
sel_b"
vdd	

vdd"–
mux_37

read_mux"
br

br%%"
bl

bl%%"
bl_out
bl_out"
vdd	

vdd"
sel_b
sel_b"
br_out
br_out"’
mux_38

read_mux"
bl

bl&&"
vdd	

vdd"
sel_b	
sel_b"
br_out
br_out"
bl_out
bl_out"
br

br&&"–
mux_39

read_mux"
bl

bl''"
br

br''"
vdd	

vdd"
br_out
br_out"
bl_out
bl_out"
sel_b
sel_b"’
mux_40

read_mux"
bl_out
bl_out"
vdd	

vdd"
bl

bl(("
br_out
br_out"
sel_b	
sel_b"
br

br(("–
mux_41

read_mux"
br

br))"
br_out
br_out"
bl

bl))"
vdd	

vdd"
sel_b
sel_b"
bl_out
bl_out"’
mux_42

read_mux"
sel_b	
sel_b"
bl

bl**"
bl_out
bl_out"
br

br**"
br_out
br_out"
vdd	

vdd"–
mux_43

read_mux"
bl_out
bl_out"
sel_b
sel_b"
br

br++"
bl

bl++"
vdd	

vdd"
br_out
br_out"’
mux_44

read_mux"
br

br,,"
bl

bl,,"
bl_out
bl_out"
vdd	

vdd"
br_out
br_out"
sel_b	
sel_b"–
mux_45

read_mux"
sel_b
sel_b"
vdd	

vdd"
br

br--"
bl

bl--"
bl_out
bl_out"
br_out
br_out"’
mux_46

read_mux"
br_out
br_out"
bl

bl.."
br

br.."
bl_out
bl_out"
sel_b	
sel_b"
vdd	

vdd"–
mux_47

read_mux"
bl

bl//"
bl_out
bl_out"
sel_b
sel_b"
br_out
br_out"
vdd	

vdd"
br

br//"’
mux_48

read_mux"
sel_b	
sel_b"
bl

bl00"
vdd	

vdd"
bl_out
bl_out"
br

br00"
br_out
br_out"–
mux_49

read_mux"
vdd	

vdd"
br

br11"
bl

bl11"
bl_out
bl_out"
br_out
br_out"
sel_b
sel_b"’
mux_50

read_mux"
br

br22"
br_out
br_out"
vdd	

vdd"
bl

bl22"
sel_b	
sel_b"
bl_out
bl_out"–
mux_51

read_mux"
bl

bl33"
sel_b
sel_b"
br

br33"
vdd	

vdd"
bl_out
bl_out"
br_out
br_out"’
mux_52

read_mux"
vdd	

vdd"
bl

bl44"
br_out
br_out"
br

br44"
bl_out
bl_out"
sel_b	
sel_b"–
mux_53

read_mux"
bl

bl55"
bl_out
bl_out"
br_out
br_out"
sel_b
sel_b"
vdd	

vdd"
br

br55"’
mux_54

read_mux"
br_out
br_out"
br

br66"
bl

bl66"
vdd	

vdd"
bl_out
bl_out"
sel_b	
sel_b"–
mux_55

read_mux"
vdd	

vdd"
bl

bl77"
br_out
br_out"
sel_b
sel_b"
bl_out
bl_out"
br

br77"’
mux_56

read_mux"
bl_out
bl_out"
bl

bl88"
sel_b	
sel_b"
vdd	

vdd"
br_out
br_out"
br

br88"–
mux_57

read_mux"
bl_out
bl_out"
sel_b
sel_b"
br_out
br_out"
bl

bl99"
vdd	

vdd"
br

br99"’
mux_58

read_mux"
bl_out
bl_out"
br_out
br_out"
br

br::"
vdd	

vdd"
bl

bl::"
sel_b	
sel_b"–
mux_59

read_mux"
bl

bl;;"
br_out
br_out"
vdd	

vdd"
sel_b
sel_b"
bl_out
bl_out"
br

br;;"’
mux_60

read_mux"
br_out
br_out"
vdd	

vdd"
br

br<<"
bl

bl<<"
bl_out
bl_out"
sel_b	
sel_b"–
mux_61

read_mux"
br_out
br_out"
sel_b
sel_b"
br

br=="
bl

bl=="
vdd	

vdd"
bl_out
bl_out"’
mux_62

read_mux"
br_out
br_out"
sel_b	
sel_b"
vdd	

vdd"
bl

bl>>"
bl_out
bl_out"
br

br>>"–
mux_63

read_mux"
br

br??"
bl

bl??"
bl_out
bl_out"
br_out
br_out"
sel_b
sel_b"
vdd	

vddό
	write_mux

we


data


data_b


bl


br

vss"‹
MMUXBR#!
sky130sky130_fd_pr__nfet_01v8
w	       @
l	333333Γ?"
b	

vss"
d

br"
s

x"
g


data"
MMUXBL#!
sky130sky130_fd_pr__nfet_01v8
w	       @
l	333333Γ?"
d

bl"
g


data_b"
b	

vss"
s

x"‡
MPD#!
sky130sky130_fd_pr__nfet_01v8
w	       @
l	333333Γ?"
s	

vss"
d

x"
b	

vss"
g

we·G
write_mux_array

we


data 


data_b 


bl@


br@

vss"x
mux_0
	write_mux"
data
data"
bl
bl"
br
br"
vss	

vss"
we
we"
data_b

data_b"„
mux_1
	write_mux"
br

br"
data
data"
vss	

vss"
data_b

data_b"
bl

bl"
we

we"
mux_2
	write_mux"
we
we"
br

br"
vss	

vss"
bl

bl"
data

data"
data_b
data_b"
mux_3
	write_mux"
we

we"
bl

bl"
br

br"
vss	

vss"
data_b
data_b"
data

data"
mux_4
	write_mux"
we
we"
br

br"
vss	

vss"
data_b
data_b"
data

data"
bl

bl"
mux_5
	write_mux"
br

br"
bl

bl"
vss	

vss"
data

data"
we

we"
data_b
data_b"
mux_6
	write_mux"
data_b
data_b"
bl

bl"
vss	

vss"
br

br"
we
we"
data

data"
mux_7
	write_mux"
bl

bl"
br

br"
vss	

vss"
data_b
data_b"
data

data"
we

we"
mux_8
	write_mux"
bl

bl"
data_b
data_b"
br

br"
vss	

vss"
we
we"
data

data"
mux_9
	write_mux"
we

we"
br

br		"
vss	

vss"
data

data"
bl

bl		"
data_b
data_b"‰
mux_10
	write_mux"
br

br

"
vss	

vss"
data_b
data_b"
bl

bl

"
we
we"
data

data"
mux_11
	write_mux"
data

data"
br

br"
data_b
data_b"
bl

bl"
we

we"
vss	

vss"‰
mux_12
	write_mux"
data

data"
data_b
data_b"
br

br"
we
we"
bl

bl"
vss	

vss"
mux_13
	write_mux"
data_b
data_b"
data

data"
we

we"
bl

bl"
br

br"
vss	

vss"‰
mux_14
	write_mux"
bl

bl"
vss	

vss"
data_b
data_b"
br

br"
data

data"
we
we"
mux_15
	write_mux"
br

br"
we

we"
bl

bl"
data

data"
data_b
data_b"
vss	

vss"‰
mux_16
	write_mux"
data_b
data_b"
bl

bl"
br

br"
data

data"
vss	

vss"
we
we"
mux_17
	write_mux"
we

we"
data_b
data_b"
br

br"
data

data"
bl

bl"
vss	

vss"‰
mux_18
	write_mux"
br

br"
bl

bl"
data_b
data_b		"
vss	

vss"
we
we"
data

data		"
mux_19
	write_mux"
we

we"
br

br"
data_b
data_b		"
vss	

vss"
bl

bl"
data

data		"‰
mux_20
	write_mux"
br

br"
data_b
data_b

"
data

data

"
bl

bl"
vss	

vss"
we
we"
mux_21
	write_mux"
bl

bl"
br

br"
vss	

vss"
we

we"
data

data

"
data_b
data_b

"‰
mux_22
	write_mux"
we
we"
vss	

vss"
bl

bl"
data_b
data_b"
data

data"
br

br"
mux_23
	write_mux"
br

br"
bl

bl"
data

data"
vss	

vss"
data_b
data_b"
we

we"‰
mux_24
	write_mux"
br

br"
data

data"
data_b
data_b"
we
we"
bl

bl"
vss	

vss"
mux_25
	write_mux"
we

we"
vss	

vss"
data_b
data_b"
data

data"
bl

bl"
br

br"‰
mux_26
	write_mux"
we
we"
br

br"
bl

bl"
vss	

vss"
data_b
data_b"
data

data"
mux_27
	write_mux"
we

we"
vss	

vss"
br

br"
data_b
data_b"
bl

bl"
data

data"‰
mux_28
	write_mux"
we
we"
data

data"
vss	

vss"
data_b
data_b"
br

br"
bl

bl"
mux_29
	write_mux"
vss	

vss"
data

data"
data_b
data_b"
we

we"
bl

bl"
br

br"‰
mux_30
	write_mux"
we
we"
data_b
data_b"
data

data"
bl

bl"
br

br"
vss	

vss"
mux_31
	write_mux"
vss	

vss"
we

we"
data_b
data_b"
data

data"
br

br"
bl

bl"‰
mux_32
	write_mux"
br

br  "
data_b
data_b"
bl

bl  "
data

data"
we
we"
vss	

vss"
mux_33
	write_mux"
data

data"
data_b
data_b"
bl

bl!!"
vss	

vss"
we

we"
br

br!!"‰
mux_34
	write_mux"
bl

bl"""
we
we"
data_b
data_b"
br

br"""
data

data"
vss	

vss"
mux_35
	write_mux"
br

br##"
data_b
data_b"
vss	

vss"
we

we"
bl

bl##"
data

data"‰
mux_36
	write_mux"
data_b
data_b"
data

data"
bl

bl$$"
br

br$$"
vss	

vss"
we
we"
mux_37
	write_mux"
vss	

vss"
br

br%%"
data

data"
bl

bl%%"
we

we"
data_b
data_b"‰
mux_38
	write_mux"
data

data"
we
we"
data_b
data_b"
bl

bl&&"
br

br&&"
vss	

vss"
mux_39
	write_mux"
br

br''"
bl

bl''"
data

data"
vss	

vss"
we

we"
data_b
data_b"‰
mux_40
	write_mux"
data_b
data_b"
bl

bl(("
data

data"
br

br(("
vss	

vss"
we
we"
mux_41
	write_mux"
we

we"
data

data"
bl

bl))"
br

br))"
vss	

vss"
data_b
data_b"‰
mux_42
	write_mux"
data

data"
we
we"
br

br**"
data_b
data_b"
bl

bl**"
vss	

vss"
mux_43
	write_mux"
we

we"
data_b
data_b"
br

br++"
vss	

vss"
data

data"
bl

bl++"‰
mux_44
	write_mux"
br

br,,"
data

data"
we
we"
data_b
data_b"
bl

bl,,"
vss	

vss"
mux_45
	write_mux"
we

we"
data_b
data_b"
br

br--"
data

data"
bl

bl--"
vss	

vss"‰
mux_46
	write_mux"
vss	

vss"
we
we"
bl

bl.."
data

data"
data_b
data_b"
br

br.."
mux_47
	write_mux"
vss	

vss"
data_b
data_b"
bl

bl//"
we

we"
data

data"
br

br//"‰
mux_48
	write_mux"
br

br00"
data

data"
data_b
data_b"
we
we"
vss	

vss"
bl

bl00"
mux_49
	write_mux"
vss	

vss"
bl

bl11"
data_b
data_b"
data

data"
br

br11"
we

we"‰
mux_50
	write_mux"
data

data"
bl

bl22"
vss	

vss"
we
we"
data_b
data_b"
br

br22"
mux_51
	write_mux"
bl

bl33"
br

br33"
vss	

vss"
data

data"
we

we"
data_b
data_b"‰
mux_52
	write_mux"
data

data"
we
we"
br

br44"
data_b
data_b"
vss	

vss"
bl

bl44"
mux_53
	write_mux"
we

we"
br

br55"
data

data"
bl

bl55"
vss	

vss"
data_b
data_b"‰
mux_54
	write_mux"
bl

bl66"
data_b
data_b"
vss	

vss"
we
we"
data

data"
br

br66"
mux_55
	write_mux"
we

we"
vss	

vss"
data_b
data_b"
bl

bl77"
br

br77"
data

data"‰
mux_56
	write_mux"
data_b
data_b"
bl

bl88"
we
we"
br

br88"
vss	

vss"
data

data"
mux_57
	write_mux"
we

we"
data_b
data_b"
bl

bl99"
br

br99"
data

data"
vss	

vss"‰
mux_58
	write_mux"
vss	

vss"
br

br::"
data

data"
we
we"
data_b
data_b"
bl

bl::"
mux_59
	write_mux"
bl

bl;;"
data

data"
br

br;;"
vss	

vss"
data_b
data_b"
we

we"‰
mux_60
	write_mux"
data

data"
data_b
data_b"
we
we"
br

br<<"
vss	

vss"
bl

bl<<"
mux_61
	write_mux"
we

we"
vss	

vss"
data

data"
data_b
data_b"
bl

bl=="
br

br=="‰
mux_62
	write_mux"
bl

bl>>"
data_b
data_b"
vss	

vss"
data

data"
we
we"
br

br>>"
mux_63
	write_mux"
data

data"
we

we"
br

br??"
vss	

vss"
bl

bl??"
data_b
data_b#
data_dff_array

vdd

vss	

clk

d 	

q 

q_b "~
dff_0
sky130openram_dff"
GND	

vss"
VDD	

vdd"

D
d"

Q
q"
Q_N
q_b"
CLK	

clk"
dff_1
sky130openram_dff"
Q	
q"
GND	

vss"
D	
d"
VDD	

vdd"
Q_N	
q_b"
CLK	

clk"
dff_2
sky130openram_dff"
Q_N	
q_b"
VDD	

vdd"
CLK	

clk"
D	
d"
Q	
q"
GND	

vss"
dff_3
sky130openram_dff"
VDD	

vdd"
Q	
q"
GND	

vss"
Q_N	
q_b"
CLK	

clk"
D	
d"
dff_4
sky130openram_dff"
Q_N	
q_b"
GND	

vss"
D	
d"
CLK	

clk"
VDD	

vdd"
Q	
q"
dff_5
sky130openram_dff"
Q	
q"
GND	

vss"
CLK	

clk"
D	
d"
VDD	

vdd"
Q_N	
q_b"
dff_6
sky130openram_dff"
Q	
q"
CLK	

clk"
GND	

vss"
Q_N	
q_b"
VDD	

vdd"
D	
d"
dff_7
sky130openram_dff"
D	
d"
Q	
q"
CLK	

clk"
Q_N	
q_b"
GND	

vss"
VDD	

vdd"
dff_8
sky130openram_dff"
Q	
q"
D	
d"
CLK	

clk"
Q_N	
q_b"
VDD	

vdd"
GND	

vss"
dff_9
sky130openram_dff"
D	
d		"
Q	
q		"
CLK	

clk"
GND	

vss"
VDD	

vdd"
Q_N	
q_b		"‹
dff_10
sky130openram_dff"
CLK	

clk"
VDD	

vdd"
Q	
q

"
Q_N	
q_b

"
GND	

vss"
D	
d

"‹
dff_11
sky130openram_dff"
CLK	

clk"
VDD	

vdd"
GND	

vss"
D	
d"
Q	
q"
Q_N	
q_b"‹
dff_12
sky130openram_dff"
Q_N	
q_b"
CLK	

clk"
VDD	

vdd"
D	
d"
GND	

vss"
Q	
q"‹
dff_13
sky130openram_dff"
Q_N	
q_b"
Q	
q"
GND	

vss"
VDD	

vdd"
CLK	

clk"
D	
d"‹
dff_14
sky130openram_dff"
VDD	

vdd"
GND	

vss"
CLK	

clk"
D	
d"
Q_N	
q_b"
Q	
q"‹
dff_15
sky130openram_dff"
D	
d"
Q	
q"
CLK	

clk"
Q_N	
q_b"
VDD	

vdd"
GND	

vss"‹
dff_16
sky130openram_dff"
D	
d"
Q_N	
q_b"
Q	
q"
CLK	

clk"
VDD	

vdd"
GND	

vss"‹
dff_17
sky130openram_dff"
CLK	

clk"
D	
d"
Q	
q"
Q_N	
q_b"
GND	

vss"
VDD	

vdd"‹
dff_18
sky130openram_dff"
VDD	

vdd"
GND	

vss"
CLK	

clk"
D	
d"
Q	
q"
Q_N	
q_b"‹
dff_19
sky130openram_dff"
Q	
q"
Q_N	
q_b"
GND	

vss"
VDD	

vdd"
D	
d"
CLK	

clk"‹
dff_20
sky130openram_dff"
VDD	

vdd"
D	
d"
Q_N	
q_b"
Q	
q"
CLK	

clk"
GND	

vss"‹
dff_21
sky130openram_dff"
CLK	

clk"
VDD	

vdd"
GND	

vss"
Q	
q"
D	
d"
Q_N	
q_b"‹
dff_22
sky130openram_dff"
VDD	

vdd"
GND	

vss"
CLK	

clk"
Q	
q"
Q_N	
q_b"
D	
d"‹
dff_23
sky130openram_dff"
D	
d"
VDD	

vdd"
GND	

vss"
Q_N	
q_b"
Q	
q"
CLK	

clk"‹
dff_24
sky130openram_dff"
VDD	

vdd"
GND	

vss"
Q	
q"
Q_N	
q_b"
CLK	

clk"
D	
d"‹
dff_25
sky130openram_dff"
D	
d"
Q_N	
q_b"
GND	

vss"
VDD	

vdd"
Q	
q"
CLK	

clk"‹
dff_26
sky130openram_dff"
Q_N	
q_b"
GND	

vss"
VDD	

vdd"
Q	
q"
CLK	

clk"
D	
d"‹
dff_27
sky130openram_dff"
Q	
q"
GND	

vss"
CLK	

clk"
VDD	

vdd"
D	
d"
Q_N	
q_b"‹
dff_28
sky130openram_dff"
VDD	

vdd"
CLK	

clk"
GND	

vss"
Q_N	
q_b"
D	
d"
Q	
q"‹
dff_29
sky130openram_dff"
Q	
q"
Q_N	
q_b"
D	
d"
GND	

vss"
VDD	

vdd"
CLK	

clk"‹
dff_30
sky130openram_dff"
VDD	

vdd"
CLK	

clk"
Q	
q"
GND	

vss"
D	
d"
Q_N	
q_b"‹
dff_31
sky130openram_dff"
Q	
q"
CLK	

clk"
Q_N	
q_b"
GND	

vss"
D	
d"
VDD	

vdd
addr_dff_array

vdd

vss	

clk

d	

q

q_b"~
dff_0
sky130openram_dff"
VDD	

vdd"
GND	

vss"
CLK	

clk"

Q
q"

D
d"
Q_N
q_b"
dff_1
sky130openram_dff"
VDD	

vdd"
Q	
q"
CLK	

clk"
D	
d"
Q_N	
q_b"
GND	

vss"
dff_2
sky130openram_dff"
D	
d"
CLK	

clk"
VDD	

vdd"
GND	

vss"
Q	
q"
Q_N	
q_b"
dff_3
sky130openram_dff"
Q	
q"
VDD	

vdd"
Q_N	
q_b"
CLK	

clk"
GND	

vss"
D	
d"
dff_4
sky130openram_dff"
Q	
q"
Q_N	
q_b"
CLK	

clk"
GND	

vss"
VDD	

vdd"
D	
dΰ
col_data_inv	

din
	
din_b

vdd

vss"
MP0#!
sky130sky130_fd_pr__pfet_01v8
l	333333Γ?
w	ΝΜΜΜΜΜ@"
g	

din"
s	

vdd"
b	

vdd"
d
	
din_b"
MN0#!
sky130sky130_fd_pr__nfet_01v8
l	333333Γ?
w	ffffffφ?"
b	

vss"
g	

din"
s	

vss"
d
	
din_bρ
col_inv_array	

din 
	
din_b 

vdd

vss"_
inv_0
col_data_inv"
din
din"
vdd	

vdd"
din_b	
din_b"
vss	

vss"g
inv_1
col_data_inv"
vss	

vss"
vdd	

vdd"
din	
din"
din_b
din_b"g
inv_2
col_data_inv"
din_b
din_b"
vss	

vss"
din	
din"
vdd	

vdd"g
inv_3
col_data_inv"
vdd	

vdd"
din	
din"
din_b
din_b"
vss	

vss"g
inv_4
col_data_inv"
vss	

vss"
din_b
din_b"
vdd	

vdd"
din	
din"g
inv_5
col_data_inv"
din_b
din_b"
din	
din"
vss	

vss"
vdd	

vdd"g
inv_6
col_data_inv"
vss	

vss"
vdd	

vdd"
din_b
din_b"
din	
din"g
inv_7
col_data_inv"
vdd	

vdd"
vss	

vss"
din	
din"
din_b
din_b"g
inv_8
col_data_inv"
vdd	

vdd"
din	
din"
din_b
din_b"
vss	

vss"g
inv_9
col_data_inv"
vss	

vss"
din	
din		"
vdd	

vdd"
din_b
din_b		"h
inv_10
col_data_inv"
vdd	

vdd"
vss	

vss"
din	
din

"
din_b
din_b

"h
inv_11
col_data_inv"
din	
din"
din_b
din_b"
vdd	

vdd"
vss	

vss"h
inv_12
col_data_inv"
din	
din"
vss	

vss"
vdd	

vdd"
din_b
din_b"h
inv_13
col_data_inv"
vss	

vss"
din_b
din_b"
vdd	

vdd"
din	
din"h
inv_14
col_data_inv"
din_b
din_b"
vss	

vss"
vdd	

vdd"
din	
din"h
inv_15
col_data_inv"
vdd	

vdd"
din	
din"
vss	

vss"
din_b
din_b"h
inv_16
col_data_inv"
vss	

vss"
din_b
din_b"
vdd	

vdd"
din	
din"h
inv_17
col_data_inv"
vdd	

vdd"
vss	

vss"
din	
din"
din_b
din_b"h
inv_18
col_data_inv"
din_b
din_b"
vdd	

vdd"
vss	

vss"
din	
din"h
inv_19
col_data_inv"
vss	

vss"
vdd	

vdd"
din	
din"
din_b
din_b"h
inv_20
col_data_inv"
din_b
din_b"
vdd	

vdd"
vss	

vss"
din	
din"h
inv_21
col_data_inv"
din_b
din_b"
vss	

vss"
vdd	

vdd"
din	
din"h
inv_22
col_data_inv"
vss	

vss"
vdd	

vdd"
din_b
din_b"
din	
din"h
inv_23
col_data_inv"
vdd	

vdd"
din_b
din_b"
din	
din"
vss	

vss"h
inv_24
col_data_inv"
vss	

vss"
din	
din"
vdd	

vdd"
din_b
din_b"h
inv_25
col_data_inv"
vss	

vss"
din_b
din_b"
din	
din"
vdd	

vdd"h
inv_26
col_data_inv"
din_b
din_b"
vdd	

vdd"
vss	

vss"
din	
din"h
inv_27
col_data_inv"
vdd	

vdd"
din_b
din_b"
din	
din"
vss	

vss"h
inv_28
col_data_inv"
din_b
din_b"
vdd	

vdd"
din	
din"
vss	

vss"h
inv_29
col_data_inv"
vdd	

vdd"
vss	

vss"
din	
din"
din_b
din_b"h
inv_30
col_data_inv"
din	
din"
vss	

vss"
din_b
din_b"
vdd	

vdd"h
inv_31
col_data_inv"
vss	

vss"
din	
din"
din_b
din_b"
vdd	

vddξ/
sense_amp_array

vdd

vss	

clk

bl 

br 

data 


data_b "©
sense_amp_0 
sky130sramgen_sp_sense_amp"
VSS	

vss"
clk	

clk"
outp
data"
inp
bl"
outn

data_b"
VDD	

vdd"
inn
br"Ή
sense_amp_1 
sky130sramgen_sp_sense_amp"
clk	

clk"
outn
data_b"
VSS	

vss"
inn

br"
inp

bl"
outp

data"
VDD	

vdd"Ή
sense_amp_2 
sky130sramgen_sp_sense_amp"
VSS	

vss"
inn

br"
VDD	

vdd"
outp

data"
inp

bl"
outn
data_b"
clk	

clk"Ή
sense_amp_3 
sky130sramgen_sp_sense_amp"
clk	

clk"
outn
data_b"
inn

br"
VDD	

vdd"
VSS	

vss"
outp

data"
inp

bl"Ή
sense_amp_4 
sky130sramgen_sp_sense_amp"
VDD	

vdd"
inp

bl"
outp

data"
outn
data_b"
VSS	

vss"
inn

br"
clk	

clk"Ή
sense_amp_5 
sky130sramgen_sp_sense_amp"
clk	

clk"
outp

data"
VDD	

vdd"
inn

br"
VSS	

vss"
outn
data_b"
inp

bl"Ή
sense_amp_6 
sky130sramgen_sp_sense_amp"
VSS	

vss"
inn

br"
outp

data"
outn
data_b"
VDD	

vdd"
inp

bl"
clk	

clk"Ή
sense_amp_7 
sky130sramgen_sp_sense_amp"
clk	

clk"
inn

br"
inp

bl"
outp

data"
outn
data_b"
VSS	

vss"
VDD	

vdd"Ή
sense_amp_8 
sky130sramgen_sp_sense_amp"
outp

data"
inn

br"
VSS	

vss"
clk	

clk"
inp

bl"
outn
data_b"
VDD	

vdd"Ή
sense_amp_9 
sky130sramgen_sp_sense_amp"
clk	

clk"
outp

data		"
inp

bl		"
outn
data_b		"
VDD	

vdd"
VSS	

vss"
inn

br		"Ί
sense_amp_10 
sky130sramgen_sp_sense_amp"
outn
data_b

"
inn

br

"
inp

bl

"
outp

data

"
VDD	

vdd"
VSS	

vss"
clk	

clk"Ί
sense_amp_11 
sky130sramgen_sp_sense_amp"
clk	

clk"
inn

br"
inp

bl"
outn
data_b"
VDD	

vdd"
outp

data"
VSS	

vss"Ί
sense_amp_12 
sky130sramgen_sp_sense_amp"
clk	

clk"
VSS	

vss"
VDD	

vdd"
inn

br"
inp

bl"
outp

data"
outn
data_b"Ί
sense_amp_13 
sky130sramgen_sp_sense_amp"
clk	

clk"
inn

br"
VDD	

vdd"
outn
data_b"
inp

bl"
outp

data"
VSS	

vss"Ί
sense_amp_14 
sky130sramgen_sp_sense_amp"
VSS	

vss"
VDD	

vdd"
inn

br"
outp

data"
outn
data_b"
clk	

clk"
inp

bl"Ί
sense_amp_15 
sky130sramgen_sp_sense_amp"
clk	

clk"
inn

br"
inp

bl"
VSS	

vss"
outn
data_b"
outp

data"
VDD	

vdd"Ί
sense_amp_16 
sky130sramgen_sp_sense_amp"
outp

data"
clk	

clk"
outn
data_b"
VDD	

vdd"
inp

bl"
VSS	

vss"
inn

br"Ί
sense_amp_17 
sky130sramgen_sp_sense_amp"
inp

bl"
clk	

clk"
inn

br"
VSS	

vss"
outp

data"
VDD	

vdd"
outn
data_b"Ί
sense_amp_18 
sky130sramgen_sp_sense_amp"
outp

data"
VSS	

vss"
inp

bl"
clk	

clk"
inn

br"
VDD	

vdd"
outn
data_b"Ί
sense_amp_19 
sky130sramgen_sp_sense_amp"
outn
data_b"
inp

bl"
outp

data"
VDD	

vdd"
clk	

clk"
inn

br"
VSS	

vss"Ί
sense_amp_20 
sky130sramgen_sp_sense_amp"
VSS	

vss"
outn
data_b"
outp

data"
clk	

clk"
inn

br"
inp

bl"
VDD	

vdd"Ί
sense_amp_21 
sky130sramgen_sp_sense_amp"
outp

data"
outn
data_b"
VDD	

vdd"
VSS	

vss"
inn

br"
clk	

clk"
inp

bl"Ί
sense_amp_22 
sky130sramgen_sp_sense_amp"
clk	

clk"
outp

data"
outn
data_b"
VSS	

vss"
VDD	

vdd"
inn

br"
inp

bl"Ί
sense_amp_23 
sky130sramgen_sp_sense_amp"
outp

data"
inn

br"
inp

bl"
VDD	

vdd"
clk	

clk"
VSS	

vss"
outn
data_b"Ί
sense_amp_24 
sky130sramgen_sp_sense_amp"
outn
data_b"
VDD	

vdd"
VSS	

vss"
inp

bl"
clk	

clk"
inn

br"
outp

data"Ί
sense_amp_25 
sky130sramgen_sp_sense_amp"
VSS	

vss"
inp

bl"
inn

br"
clk	

clk"
outn
data_b"
VDD	

vdd"
outp

data"Ί
sense_amp_26 
sky130sramgen_sp_sense_amp"
inn

br"
clk	

clk"
VSS	

vss"
outn
data_b"
VDD	

vdd"
inp

bl"
outp

data"Ί
sense_amp_27 
sky130sramgen_sp_sense_amp"
VDD	

vdd"
outn
data_b"
VSS	

vss"
clk	

clk"
inn

br"
inp

bl"
outp

data"Ί
sense_amp_28 
sky130sramgen_sp_sense_amp"
outn
data_b"
inp

bl"
inn

br"
VDD	

vdd"
VSS	

vss"
outp

data"
clk	

clk"Ί
sense_amp_29 
sky130sramgen_sp_sense_amp"
VSS	

vss"
inp

bl"
outn
data_b"
inn

br"
outp

data"
clk	

clk"
VDD	

vdd"Ί
sense_amp_30 
sky130sramgen_sp_sense_amp"
clk	

clk"
outp

data"
outn
data_b"
inn

br"
VSS	

vss"
inp

bl"
VDD	

vdd"Ί
sense_amp_31 
sky130sramgen_sp_sense_amp"
VSS	

vss"
clk	

clk"
inp

bl"
inn

br"
outp

data"
VDD	

vdd"
outn
data_bΞ	
dout_buf


din1


din2
	
dout1
	
dout2

vdd

vss"‹
MP11#!
sky130sky130_fd_pr__pfet_01v8
w	™™™™™ω?
l	333333Γ?"
g


din1"
d

x1"
b	

vdd"
s	

vdd"‹
MN11#!
sky130sky130_fd_pr__nfet_01v8
l	333333Γ?
w	      π?"
s	

vss"
d

x1"
b	

vss"
g


din1"
MP21#!
sky130sky130_fd_pr__pfet_01v8
w	™™™™™	@
l	333333Γ?"
g

x1"
d
	
dout1"
s	

vdd"
b	

vdd"
MN21#!
sky130sky130_fd_pr__nfet_01v8
w	       @
l	333333Γ?"
b	

vss"
d
	
dout1"
s	

vss"
g

x1"‹
MP12#!
sky130sky130_fd_pr__pfet_01v8
l	333333Γ?
w	™™™™™ω?"
d

x2"
s	

vdd"
b	

vdd"
g


din2"‹
MN12#!
sky130sky130_fd_pr__nfet_01v8
w	      π?
l	333333Γ?"
g


din2"
b	

vss"
d

x2"
s	

vss"
MP22#!
sky130sky130_fd_pr__pfet_01v8
w	™™™™™	@
l	333333Γ?"
b	

vdd"
d
	
dout2"
s	

vdd"
g

x2"
MN22#!
sky130sky130_fd_pr__nfet_01v8
w	       @
l	333333Γ?"
s	

vss"
b	

vss"
g

x2"
d
	
dout2¦&
dout_buf_array


din1 


din2 
	
dout1 
	
dout2 

vdd

vss"ƒ
buf_0

dout_buf"
dout1	
dout1"
din1
din1"
din2
din2"
vss	

vss"
dout2	
dout2"
vdd	

vdd"“
buf_1

dout_buf"
vdd	

vdd"
din2

din2"
dout2
dout2"
vss	

vss"
din1

din1"
dout1
dout1"“
buf_2

dout_buf"
dout1
dout1"
din1

din1"
vss	

vss"
vdd	

vdd"
din2

din2"
dout2
dout2"“
buf_3

dout_buf"
dout2
dout2"
din2

din2"
din1

din1"
dout1
dout1"
vdd	

vdd"
vss	

vss"“
buf_4

dout_buf"
vdd	

vdd"
dout1
dout1"
dout2
dout2"
din2

din2"
din1

din1"
vss	

vss"“
buf_5

dout_buf"
dout2
dout2"
vss	

vss"
dout1
dout1"
vdd	

vdd"
din2

din2"
din1

din1"“
buf_6

dout_buf"
din2

din2"
din1

din1"
dout2
dout2"
vdd	

vdd"
vss	

vss"
dout1
dout1"“
buf_7

dout_buf"
din1

din1"
dout2
dout2"
din2

din2"
vdd	

vdd"
vss	

vss"
dout1
dout1"“
buf_8

dout_buf"
din2

din2"
vdd	

vdd"
din1

din1"
dout1
dout1"
dout2
dout2"
vss	

vss"“
buf_9

dout_buf"
dout1
dout1		"
vdd	

vdd"
vss	

vss"
din2

din2		"
din1

din1		"
dout2
dout2		"”
buf_10

dout_buf"
vss	

vss"
din1

din1

"
din2

din2

"
dout2
dout2

"
dout1
dout1

"
vdd	

vdd"”
buf_11

dout_buf"
din2

din2"
dout2
dout2"
vdd	

vdd"
vss	

vss"
dout1
dout1"
din1

din1"”
buf_12

dout_buf"
vdd	

vdd"
din1

din1"
din2

din2"
dout1
dout1"
vss	

vss"
dout2
dout2"”
buf_13

dout_buf"
vdd	

vdd"
din2

din2"
dout1
dout1"
dout2
dout2"
din1

din1"
vss	

vss"”
buf_14

dout_buf"
vdd	

vdd"
din1

din1"
vss	

vss"
din2

din2"
dout2
dout2"
dout1
dout1"”
buf_15

dout_buf"
din2

din2"
dout1
dout1"
din1

din1"
dout2
dout2"
vdd	

vdd"
vss	

vss"”
buf_16

dout_buf"
vdd	

vdd"
din2

din2"
din1

din1"
vss	

vss"
dout1
dout1"
dout2
dout2"”
buf_17

dout_buf"
vdd	

vdd"
din1

din1"
din2

din2"
dout1
dout1"
dout2
dout2"
vss	

vss"”
buf_18

dout_buf"
din1

din1"
din2

din2"
dout1
dout1"
vss	

vss"
dout2
dout2"
vdd	

vdd"”
buf_19

dout_buf"
vss	

vss"
vdd	

vdd"
din2

din2"
dout2
dout2"
dout1
dout1"
din1

din1"”
buf_20

dout_buf"
din2

din2"
vss	

vss"
vdd	

vdd"
din1

din1"
dout1
dout1"
dout2
dout2"”
buf_21

dout_buf"
dout1
dout1"
dout2
dout2"
din1

din1"
vdd	

vdd"
din2

din2"
vss	

vss"”
buf_22

dout_buf"
vss	

vss"
vdd	

vdd"
din1

din1"
dout1
dout1"
dout2
dout2"
din2

din2"”
buf_23

dout_buf"
vdd	

vdd"
dout1
dout1"
dout2
dout2"
din2

din2"
vss	

vss"
din1

din1"”
buf_24

dout_buf"
dout1
dout1"
vdd	

vdd"
din1

din1"
vss	

vss"
din2

din2"
dout2
dout2"”
buf_25

dout_buf"
din2

din2"
din1

din1"
vss	

vss"
dout1
dout1"
vdd	

vdd"
dout2
dout2"”
buf_26

dout_buf"
dout2
dout2"
vss	

vss"
vdd	

vdd"
din2

din2"
dout1
dout1"
din1

din1"”
buf_27

dout_buf"
dout1
dout1"
vss	

vss"
din1

din1"
vdd	

vdd"
din2

din2"
dout2
dout2"”
buf_28

dout_buf"
dout1
dout1"
vdd	

vdd"
din1

din1"
dout2
dout2"
vss	

vss"
din2

din2"”
buf_29

dout_buf"
din1

din1"
vss	

vss"
din2

din2"
vdd	

vdd"
dout2
dout2"
dout1
dout1"”
buf_30

dout_buf"
dout1
dout1"
dout2
dout2"
vss	

vss"
vdd	

vdd"
din1

din1"
din2

din2"”
buf_31

dout_buf"
dout2
dout2"
vdd	

vdd"
din1

din1"
din2

din2"
vss	

vss"
dout1
dout1λ
we_control_and2_nand

gnd

vdd

a

b	

y"…
n1#!
sky130sky130_fd_pr__nfet_01v8
l	333333Γ?
w	      @"
g

a"
s	

gnd"
d

x"
b	

gnd"ƒ
n2#!
sky130sky130_fd_pr__nfet_01v8
l	333333Γ?
w	      @"
d

y"
b	

gnd"
g

b"
s

x"…
p1#!
sky130sky130_fd_pr__pfet_01v8
l	333333Γ?
w	      @"
g

a"
s	

vdd"
d

y"
b	

vdd"…
p2#!
sky130sky130_fd_pr__pfet_01v8
l	333333Γ?
w	      @"
d

y"
b	

vdd"
s	

vdd"
g

bγ
we_control_and2_inv

gnd

vdd	

din
	
din_b"
n#!
sky130sky130_fd_pr__nfet_01v8
l	333333Γ?
w	       @"
b	

gnd"
g	

din"
d
	
din_b"
s	

gnd"
p#!
sky130sky130_fd_pr__pfet_01v8
l	333333Γ?
w	      (@"
d
	
din_b"
s	

vdd"
g	

din"
b	

vdd
we_control_and2

a

b	

y

vdd

vss"n
nand
we_control_and2_nand"
y	

tmp"
b

b"
vdd	

vdd"
a

a"
gnd	

vss"d
inv
we_control_and2_inv"
gnd	

vss"
din_b

y"
din	

tmp"
vdd	

vddΦ

we_control
	
wr_en	

sel

write_driver_en

vdd

vss"y
and2_0
we_control_and2"
vss	

vss"
a
sel"
vdd	

vdd"
b
	
wr_en"
y
write_driver_en"
and2_1
we_control_and2"
vdd	

vdd"
b
	
wr_en"
y
write_driver_en"
vss	

vss"
a	
sel¤*
control_logic_delay_chain	

din

dout

vdd

vss"n
inv_0
sky130control_logic_inv"
vss	

vss"
vdd	

vdd"
din_b
int"
din	

din"p
inv_1
sky130control_logic_inv"
vdd	

vdd"
din
int"
vss	

vss"
din_b	
int"t
inv_2
sky130control_logic_inv"
vss	

vss"
vdd	

vdd"
din_b	
int"
din	
int"t
inv_3
sky130control_logic_inv"
din_b	
int"
vss	

vss"
vdd	

vdd"
din	
int"t
inv_4
sky130control_logic_inv"
vdd	

vdd"
din	
int"
din_b	
int"
vss	

vss"t
inv_5
sky130control_logic_inv"
vss	

vss"
din	
int"
vdd	

vdd"
din_b	
int"t
inv_6
sky130control_logic_inv"
din_b	
int"
din	
int"
vdd	

vdd"
vss	

vss"t
inv_7
sky130control_logic_inv"
din	
int"
vdd	

vdd"
din_b	
int"
vss	

vss"t
inv_8
sky130control_logic_inv"
vdd	

vdd"
din	
int"
vss	

vss"
din_b	
int"t
inv_9
sky130control_logic_inv"
vdd	

vdd"
din_b	
int		"
vss	

vss"
din	
int"u
inv_10
sky130control_logic_inv"
vdd	

vdd"
vss	

vss"
din_b	
int

"
din	
int		"u
inv_11
sky130control_logic_inv"
din	
int

"
vdd	

vdd"
din_b	
int"
vss	

vss"u
inv_12
sky130control_logic_inv"
vss	

vss"
din_b	
int"
vdd	

vdd"
din	
int"u
inv_13
sky130control_logic_inv"
din_b	
int"
din	
int"
vdd	

vdd"
vss	

vss"u
inv_14
sky130control_logic_inv"
vss	

vss"
vdd	

vdd"
din	
int"
din_b	
int"u
inv_15
sky130control_logic_inv"
din	
int"
vss	

vss"
vdd	

vdd"
din_b	
int"u
inv_16
sky130control_logic_inv"
din	
int"
din_b	
int"
vss	

vss"
vdd	

vdd"u
inv_17
sky130control_logic_inv"
din	
int"
vdd	

vdd"
vss	

vss"
din_b	
int"u
inv_18
sky130control_logic_inv"
din_b	
int"
vdd	

vdd"
din	
int"
vss	

vss"u
inv_19
sky130control_logic_inv"
vss	

vss"
vdd	

vdd"
din_b	
int"
din	
int"u
inv_20
sky130control_logic_inv"
vss	

vss"
din_b	
int"
din	
int"
vdd	

vdd"u
inv_21
sky130control_logic_inv"
vdd	

vdd"
din_b	
int"
vss	

vss"
din	
int"u
inv_22
sky130control_logic_inv"
din	
int"
vdd	

vdd"
vss	

vss"
din_b	
int"u
inv_23
sky130control_logic_inv"
din	
int"
vss	

vss"
vdd	

vdd"
din_b	
int"u
inv_24
sky130control_logic_inv"
din	
int"
vdd	

vdd"
din_b	
int"
vss	

vss"u
inv_25
sky130control_logic_inv"
vss	

vss"
vdd	

vdd"
din	
int"
din_b	
int"u
inv_26
sky130control_logic_inv"
din	
int"
vss	

vss"
vdd	

vdd"
din_b	
int"u
inv_27
sky130control_logic_inv"
vss	

vss"
din_b	
int"
vdd	

vdd"
din	
int"u
inv_28
sky130control_logic_inv"
vdd	

vdd"
din	
int"
din_b	
int"
vss	

vss"u
inv_29
sky130control_logic_inv"
vss	

vss"
din	
int"
din_b	
int"
vdd	

vdd"u
inv_30
sky130control_logic_inv"
vss	

vss"
vdd	

vdd"
din_b	
int"
din	
int"u
inv_31
sky130control_logic_inv"
vdd	

vdd"
din	
int"
din_b	
int"
vss	

vss"u
inv_32
sky130control_logic_inv"
din	
int"
vss	

vss"
din_b	
int  "
vdd	

vdd"u
inv_33
sky130control_logic_inv"
vdd	

vdd"
din	
int  "
din_b	
int!!"
vss	

vss"u
inv_34
sky130control_logic_inv"
din_b	
int"""
vdd	

vdd"
vss	

vss"
din	
int!!"u
inv_35
sky130control_logic_inv"
din	
int"""
vss	

vss"
din_b	
int##"
vdd	

vdd"u
inv_36
sky130control_logic_inv"
vss	

vss"
din_b	
int$$"
vdd	

vdd"
din	
int##"u
inv_37
sky130control_logic_inv"
din_b	
int%%"
vdd	

vdd"
vss	

vss"
din	
int$$"u
inv_38
sky130control_logic_inv"
din_b	
int&&"
vdd	

vdd"
din	
int%%"
vss	

vss"u
inv_39
sky130control_logic_inv"
din_b	
int''"
vdd	

vdd"
vss	

vss"
din	
int&&"u
inv_40
sky130control_logic_inv"
din	
int''"
din_b	
int(("
vdd	

vdd"
vss	

vss"u
inv_41
sky130control_logic_inv"
vss	

vss"
din	
int(("
vdd	

vdd"
din_b	
int))"u
inv_42
sky130control_logic_inv"
din_b	
int**"
din	
int))"
vss	

vss"
vdd	

vdd"u
inv_43
sky130control_logic_inv"
vdd	

vdd"
vss	

vss"
din	
int**"
din_b	
int++"t
inv_44
sky130control_logic_inv"
din	
int++"
vss	

vss"
vdd	

vdd"
din_b


doutΜ
"sramgen_sram_32x32m2w32_replica_v1

vdd

vss	

clk	

din 

dout 

we


addr"
din_dffs
data_dff_array"
vss	

vss"
d	

din "
q_b

	dff_din_b "
vdd	

vdd"
clk	

clk"
q

bank_din "”
	addr_dffs
addr_dff_array"
vss	

vss"
clk	

clk"
q_b

bank_addr_b"
d


addr"
q

	bank_addr"
vdd	

vdd"’
we_dff
sky130openram_dff"
CLK	

clk"
VDD	

vdd"
D

we"
Q

bank_we"
Q_N

	bank_we_b"
GND	

vss"µ
decoder
hierarchical_decoder"
vdd	

vdd"
addr
	bank_addr"
addr_b
bank_addr_b"
decode_b

	wl_data_b"
gnd	

vss"
decode

wl_data"
wl_driver_array
wordline_driver_array"
wl_en
	
wl_en"
wl

wl"
vss	

vss"
vdd	

vdd"
din

wl_data"·
bitcells
bitcell_array"
br

br@"
vdd	

vdd"
vnb	

vss"
vss	

vss"
rbr	

rbr"
vpb	

vdd"
bl

bl@"
rbl	

rbl"
wl

wl"
precharge_array
precharge_array"
bl
	

rbl


bl@"
br
	

rbr


br@"
vdd	

vdd"
en_b


pc_b"§
write_mux_array
write_mux_array"
vss	

vss"
bl

bl@"
br

br@"
data_b


bank_din_b "
we

write_driver_en"
data

bank_din "†
bank_addr_buf#!
sky130control_logic_bufbuf_16"
a
	bank_addr"
vss	

vss"
x

bank_addr_buf"
vdd	

vdd"
bank_addr_b_buf#!
sky130control_logic_bufbuf_16"
vdd	

vdd"
vss	

vss"
a
bank_addr_b"
x

bank_addr_b_buf"Ώ
read_mux_array
read_mux_array"
br_out

br_read "
vdd	

vdd"
bl

bl@"
br

br@"
bl_out

bl_read "7
sel_b.,


bank_addr_b_buf


bank_addr_buf"v
col_inv_array
col_inv_array"
vss	

vss"
din_b


bank_din_b "
vdd	

vdd"
din

bank_din "½
sense_amp_array
sense_amp_array"
vss	

vss"
vdd	

vdd"
data

sa_outp "
bl

bl_read "
br

br_read "
data_b

sa_outn "
clk

sense_amp_en" 
dout_buf_array
dout_buf_array"
dout2


dout_b "
vdd	

vdd"
dout1


dout "
vss	

vss"
din1

sa_outp "
din2

sa_outn "ώ
control_logic&$
sky130sramgen_control_replica_v1"
we

bank_we"
vss	

vss"
vdd	

vdd"
pc_b


pc_b"
write_driver_en
	
wr_en"
sense_en

sense_amp_en"
wl_en
	
wl_en"
rbl	

rbl"
clk	

clk"©

we_control

we_control"
vss	

vss"
vdd	

vdd"
wr_en
	
wr_en")
sel" 

	bank_addr

bank_addr_b"(
write_driver_en

write_driver_ens
!
sky130sky130_fd_pr__nfet_01v8A SKY130 NMOS transistor	

d	

g	

s	

b*
w*
ls
!
sky130sky130_fd_pr__pfet_01v8A SKY130 NMOS transistor	

d	

g	

s	

b*
w*
l„

sky130sram_sp_cellAn external module


BL


BR

VDD

VSS


WL

VNB

VPB‘
+
sky130!sky130_fd_bd_sram__sram_sp_colendAn external module

BL1

VPWR

VGND

BL0

VNB

VPB

sky130sram_sp_cell_replicaAn external module


BL


BR

VSS

VDD

VPB

VNB


WL±
 
sky130sramgen_control_simpleAn external module

clk


we

pc_b
	
wl_en

write_driver_en

sense_en

vdd

vssΒ
$
sky130sramgen_control_replica_v1An external module

clk


we

rbl

pc_b
	
wl_en

write_driver_en

sense_en

vdd

vss‘

sky130sramgen_sp_sense_ampAn external module

clk

inn

inp

outn

outp

VDD

VSSg

sky130control_logic_invAn external module

din
	
din_b

vdd

vssg
!
sky130control_logic_bufbuf_16An external module	

a	

x

vdd

vssu

sky130openram_dffAn external module

VDD

GND

CLK	

D	

Q

Q_NRSramgen generated cells"sramgen_sram_32x32m2w32_replica_v1