From 5cb269ac00e1075d7aa54061e26685676677c83a Mon Sep 17 00:00:00 2001
From: Jack Tan <jack.tan@windriver.com>
Date: Wed, 5 Sep 2012 12:00:21 +0800
Subject: [PATCH 06/27] simpleExec: add two new header file

cvmx-lmcx-defs.h and cvmx-sriomaintx-defs.h

Based on SDK 2.3.0-427

Signed-off-by: Jack Tan <jack.tan@windriver.com>
---
 arch/mips/include/asm/octeon/cvmx-lmcx-defs.h      |  469 +++++++
 .../mips/include/asm/octeon/cvmx-sriomaintx-defs.h | 1371 ++++++++++++++++++++
 2 files changed, 1840 insertions(+)
 create mode 100644 arch/mips/include/asm/octeon/cvmx-lmcx-defs.h
 create mode 100644 arch/mips/include/asm/octeon/cvmx-sriomaintx-defs.h

diff --git a/arch/mips/include/asm/octeon/cvmx-lmcx-defs.h b/arch/mips/include/asm/octeon/cvmx-lmcx-defs.h
new file mode 100644
index 0000000..36af59f
--- /dev/null
+++ b/arch/mips/include/asm/octeon/cvmx-lmcx-defs.h
@@ -0,0 +1,469 @@
+/***********************license start***************
+ * Copyright (c) 2003-2012  Cavium Inc. (support@cavium.com). All rights
+ * reserved.
+ *
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are
+ * met:
+ *
+ *   * Redistributions of source code must retain the above copyright
+ *     notice, this list of conditions and the following disclaimer.
+ *
+ *   * Redistributions in binary form must reproduce the above
+ *     copyright notice, this list of conditions and the following
+ *     disclaimer in the documentation and/or other materials provided
+ *     with the distribution.
+
+ *   * Neither the name of Cavium Inc. nor the names of
+ *     its contributors may be used to endorse or promote products
+ *     derived from this software without specific prior written
+ *     permission.
+
+ * This Software, including technical data, may be subject to U.S. export  control
+ * laws, including the U.S. Export Administration Act and its  associated
+ * regulations, and may be subject to export or import  regulations in other
+ * countries.
+
+ * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
+ * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR
+ * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
+ * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR
+ * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM
+ * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,
+ * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF
+ * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
+ * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR
+ * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.
+ ***********************license end**************************************/
+
+
+#ifndef __CVMX_LMCX_DEFS_H__
+#define __CVMX_LMCX_DEFS_H__
+
+#define CVMX_LMCX_BIST_CTL(block_id) (CVMX_ADD_IO_SEG(0x00011800880000F0ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_BIST_RESULT(block_id) (CVMX_ADD_IO_SEG(0x00011800880000F8ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_CHAR_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180088000220ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_CHAR_MASK0(block_id) (CVMX_ADD_IO_SEG(0x0001180088000228ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_CHAR_MASK1(block_id) (CVMX_ADD_IO_SEG(0x0001180088000230ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_CHAR_MASK2(block_id) (CVMX_ADD_IO_SEG(0x0001180088000238ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_CHAR_MASK3(block_id) (CVMX_ADD_IO_SEG(0x0001180088000240ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_CHAR_MASK4(block_id) (CVMX_ADD_IO_SEG(0x0001180088000318ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_COMP_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180088000028ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_COMP_CTL2(block_id) (CVMX_ADD_IO_SEG(0x00011800880001B8ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_CONFIG(block_id) (CVMX_ADD_IO_SEG(0x0001180088000188ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_CONTROL(block_id) (CVMX_ADD_IO_SEG(0x0001180088000190ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180088000010ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_CTL1(block_id) (CVMX_ADD_IO_SEG(0x0001180088000090ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_DCLK_CNT(block_id) (CVMX_ADD_IO_SEG(0x00011800880001E0ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_DCLK_CNT_HI(block_id) (CVMX_ADD_IO_SEG(0x0001180088000070ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_DCLK_CNT_LO(block_id) (CVMX_ADD_IO_SEG(0x0001180088000068ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_DCLK_CTL(block_id) (CVMX_ADD_IO_SEG(0x00011800880000B8ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_DDR2_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180088000018ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_DDR_PLL_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180088000258ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_DELAY_CFG(block_id) (CVMX_ADD_IO_SEG(0x0001180088000088ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_DIMMX_PARAMS(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180088000270ull) + (((offset) & 1) + ((block_id) & 3) * 0x200000ull) * 8)
+#define CVMX_LMCX_DIMM_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180088000310ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_DLL_CTL(block_id) (CVMX_ADD_IO_SEG(0x00011800880000C0ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_DLL_CTL2(block_id) (CVMX_ADD_IO_SEG(0x00011800880001C8ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_DLL_CTL3(block_id) (CVMX_ADD_IO_SEG(0x0001180088000218ull) + ((block_id) & 3) * 0x1000000ull)
+
+#define CVMX_LMCX_IFB_CNT(block_id) (CVMX_ADD_IO_SEG(0x00011800880001D0ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_IFB_CNT_HI(block_id) (CVMX_ADD_IO_SEG(0x0001180088000050ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_IFB_CNT_LO(block_id) (CVMX_ADD_IO_SEG(0x0001180088000048ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_INT(block_id) (CVMX_ADD_IO_SEG(0x00011800880001F0ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_INT_EN(block_id) (CVMX_ADD_IO_SEG(0x00011800880001E8ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_MEM_CFG0(block_id) (CVMX_ADD_IO_SEG(0x0001180088000000ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_MEM_CFG1(block_id) (CVMX_ADD_IO_SEG(0x0001180088000008ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_MODEREG_PARAMS0(block_id) (CVMX_ADD_IO_SEG(0x00011800880001A8ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_MODEREG_PARAMS1(block_id) (CVMX_ADD_IO_SEG(0x0001180088000260ull) + ((block_id) & 3) * 0x1000000ull)
+
+#define CVMX_LMCX_OPS_CNT(block_id) (CVMX_ADD_IO_SEG(0x00011800880001D8ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_OPS_CNT_HI(block_id) (CVMX_ADD_IO_SEG(0x0001180088000060ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_OPS_CNT_LO(block_id) (CVMX_ADD_IO_SEG(0x0001180088000058ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_PHY_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180088000210ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_PLL_BWCTL(block_id) (CVMX_ADD_IO_SEG(0x0001180088000040ull))
+#define CVMX_LMCX_PLL_CTL(block_id) (CVMX_ADD_IO_SEG(0x00011800880000A8ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_PLL_STATUS(block_id) (CVMX_ADD_IO_SEG(0x00011800880000B0ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_READ_LEVEL_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180088000140ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_READ_LEVEL_DBG(block_id) (CVMX_ADD_IO_SEG(0x0001180088000148ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_READ_LEVEL_RANKX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180088000100ull) + (((offset) & 3) + ((block_id) & 1) * 0xC000000ull) * 8)
+#define CVMX_LMCX_RESET_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180088000180ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_RLEVEL_CTL(block_id) (CVMX_ADD_IO_SEG(0x00011800880002A0ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_RLEVEL_DBG(block_id) (CVMX_ADD_IO_SEG(0x00011800880002A8ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_RLEVEL_RANKX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180088000280ull) + (((offset) & 3) + ((block_id) & 3) * 0x200000ull) * 8)
+#define CVMX_LMCX_RODT_COMP_CTL(block_id) (CVMX_ADD_IO_SEG(0x00011800880000A0ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_RODT_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180088000078ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_RODT_MASK(block_id) (CVMX_ADD_IO_SEG(0x0001180088000268ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_SCRAMBLED_FADR(block_id) (CVMX_ADD_IO_SEG(0x0001180088000330ull))
+#define CVMX_LMCX_SCRAMBLE_CFG0(block_id) (CVMX_ADD_IO_SEG(0x0001180088000320ull))
+#define CVMX_LMCX_SCRAMBLE_CFG1(block_id) (CVMX_ADD_IO_SEG(0x0001180088000328ull))
+#define CVMX_LMCX_SLOT_CTL0(block_id) (CVMX_ADD_IO_SEG(0x00011800880001F8ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_SLOT_CTL1(block_id) (CVMX_ADD_IO_SEG(0x0001180088000200ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_SLOT_CTL2(block_id) (CVMX_ADD_IO_SEG(0x0001180088000208ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_TIMING_PARAMS0(block_id) (CVMX_ADD_IO_SEG(0x0001180088000198ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_TIMING_PARAMS1(block_id) (CVMX_ADD_IO_SEG(0x00011800880001A0ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_TRO_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180088000248ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_TRO_STAT(block_id) (CVMX_ADD_IO_SEG(0x0001180088000250ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_WLEVEL_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180088000300ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_WLEVEL_DBG(block_id) (CVMX_ADD_IO_SEG(0x0001180088000308ull) + ((block_id) & 3) * 0x1000000ull)
+#define CVMX_LMCX_WLEVEL_RANKX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800880002B0ull) + (((offset) & 3) + ((block_id) & 3) * 0x200000ull) * 8)
+#define CVMX_LMCX_WODT_CTL0(block_id) (CVMX_ADD_IO_SEG(0x0001180088000030ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_WODT_CTL1(block_id) (CVMX_ADD_IO_SEG(0x0001180088000080ull) + ((block_id) & 1) * 0x60000000ull)
+#define CVMX_LMCX_WODT_MASK(block_id) (CVMX_ADD_IO_SEG(0x00011800880001B0ull) + ((block_id) & 3) * 0x1000000ull)
+
+union cvmx_lmcx_bist_ctl
+{
+	uint64_t u64;
+	struct cvmx_lmcx_bist_ctl_s
+	{
+		uint64_t reserved_1_63:63;
+		uint64_t start:1;
+	} s;
+	struct cvmx_lmcx_bist_ctl_s cn50xx;
+	struct cvmx_lmcx_bist_ctl_s cn52xx;
+	struct cvmx_lmcx_bist_ctl_s cn52xxp1;
+	struct cvmx_lmcx_bist_ctl_s cn56xx;
+	struct cvmx_lmcx_bist_ctl_s cn56xxp1;
+};
+
+union cvmx_lmcx_bist_result
+{
+	uint64_t u64;
+	struct cvmx_lmcx_bist_result_s
+	{
+		uint64_t reserved_11_63:53;
+		uint64_t csrd2e:1;
+		uint64_t csre2d:1;
+		uint64_t mwf:1;
+		uint64_t mwd:3;
+		uint64_t mwc:1;
+		uint64_t mrf:1;
+		uint64_t mrd:3;
+	} s;
+	struct cvmx_lmcx_bist_result_cn50xx
+	{
+		uint64_t reserved_9_63:55;
+		uint64_t mwf:1;
+		uint64_t mwd:3;
+		uint64_t mwc:1;
+		uint64_t mrf:1;
+		uint64_t mrd:3;
+	} cn50xx;
+	struct cvmx_lmcx_bist_result_s cn52xx;
+	struct cvmx_lmcx_bist_result_s cn52xxp1;
+	struct cvmx_lmcx_bist_result_s cn56xx;
+	struct cvmx_lmcx_bist_result_s cn56xxp1;
+};
+
+union cvmx_lmcx_char_ctl
+{
+	uint64_t u64;
+	struct cvmx_lmcx_char_ctl_s
+	{
+		uint64_t reserved_44_63:20;
+		uint64_t dr:1;
+		uint64_t skew_on:1;
+		uint64_t en:1;
+		uint64_t sel:1;
+		uint64_t prog:8;
+		uint64_t prbs:32;
+	} s;
+	struct cvmx_lmcx_char_ctl_s cn61xx;
+	struct cvmx_lmcx_char_ctl_cn63xx
+	{
+		uint64_t reserved_42_63:22;
+		uint64_t en:1;
+		uint64_t sel:1;
+		uint64_t prog:8;
+		uint64_t prbs:32;
+	} cn63xx;
+	struct cvmx_lmcx_char_ctl_cn63xx cn63xxp1;
+	struct cvmx_lmcx_char_ctl_s cn66xx;
+	struct cvmx_lmcx_char_ctl_s cn68xx;
+	struct cvmx_lmcx_char_ctl_cn63xx cn68xxp1;
+	struct cvmx_lmcx_char_ctl_s cnf71xx;
+};
+
+union cvmx_lmcx_char_mask0
+{
+	uint64_t u64;
+	struct cvmx_lmcx_char_mask0_s
+	{
+		uint64_t mask:64;
+	} s;
+	struct cvmx_lmcx_char_mask0_s cn61xx;
+	struct cvmx_lmcx_char_mask0_s cn63xx;
+	struct cvmx_lmcx_char_mask0_s cn63xxp1;
+	struct cvmx_lmcx_char_mask0_s cn66xx;
+	struct cvmx_lmcx_char_mask0_s cn68xx;
+	struct cvmx_lmcx_char_mask0_s cn68xxp1;
+	struct cvmx_lmcx_char_mask0_s cnf71xx;
+};
+
+union cvmx_lmcx_char_mask1
+{
+	uint64_t u64;
+	struct cvmx_lmcx_char_mask1_s
+	{
+		uint64_t reserved_8_63:56;
+		uint64_t mask:8;
+	} s;
+	struct cvmx_lmcx_char_mask1_s cn61xx;
+	struct cvmx_lmcx_char_mask1_s cn63xx;
+	struct cvmx_lmcx_char_mask1_s cn63xxp1;
+	struct cvmx_lmcx_char_mask1_s cn66xx;
+	struct cvmx_lmcx_char_mask1_s cn68xx;
+	struct cvmx_lmcx_char_mask1_s cn68xxp1;
+	struct cvmx_lmcx_char_mask1_s cnf71xx;
+};
+
+union cvmx_lmcx_char_mask2
+{
+	uint64_t u64;
+	struct cvmx_lmcx_char_mask2_s
+	{
+		uint64_t mask:64;
+	} s;
+	struct cvmx_lmcx_char_mask2_s cn61xx;
+	struct cvmx_lmcx_char_mask2_s cn63xx;
+	struct cvmx_lmcx_char_mask2_s cn63xxp1;
+	struct cvmx_lmcx_char_mask2_s cn66xx;
+	struct cvmx_lmcx_char_mask2_s cn68xx;
+	struct cvmx_lmcx_char_mask2_s cn68xxp1;
+	struct cvmx_lmcx_char_mask2_s cnf71xx;
+};
+
+union cvmx_lmcx_char_mask3
+{
+	uint64_t u64;
+	struct cvmx_lmcx_char_mask3_s
+	{
+		uint64_t reserved_8_63:56;
+		uint64_t mask:8;
+	} s;
+	struct cvmx_lmcx_char_mask3_s cn61xx;
+	struct cvmx_lmcx_char_mask3_s cn63xx;
+	struct cvmx_lmcx_char_mask3_s cn63xxp1;
+	struct cvmx_lmcx_char_mask3_s cn66xx;
+	struct cvmx_lmcx_char_mask3_s cn68xx;
+	struct cvmx_lmcx_char_mask3_s cn68xxp1;
+	struct cvmx_lmcx_char_mask3_s cnf71xx;
+};
+
+union cvmx_lmcx_char_mask4
+{
+	uint64_t u64;
+	struct cvmx_lmcx_char_mask4_s
+	{
+		uint64_t reserved_33_63:31;
+		uint64_t reset_n_mask:1;
+		uint64_t a_mask:16;
+		uint64_t ba_mask:3;
+		uint64_t we_n_mask:1;
+		uint64_t cas_n_mask:1;
+		uint64_t ras_n_mask:1;
+		uint64_t odt1_mask:2;
+		uint64_t odt0_mask:2;
+		uint64_t cs1_n_mask:2;
+		uint64_t cs0_n_mask:2;
+		uint64_t cke_mask:2;
+	} s;
+	struct cvmx_lmcx_char_mask4_s cn61xx;
+	struct cvmx_lmcx_char_mask4_s cn63xx;
+	struct cvmx_lmcx_char_mask4_s cn63xxp1;
+	struct cvmx_lmcx_char_mask4_s cn66xx;
+	struct cvmx_lmcx_char_mask4_s cn68xx;
+	struct cvmx_lmcx_char_mask4_s cn68xxp1;
+	struct cvmx_lmcx_char_mask4_s cnf71xx;
+};
+
+union cvmx_lmcx_comp_ctl
+{
+	uint64_t u64;
+	struct cvmx_lmcx_comp_ctl_s
+	{
+		uint64_t reserved_32_63:32;
+		uint64_t nctl_csr:4;
+		uint64_t nctl_clk:4;
+		uint64_t nctl_cmd:4;
+		uint64_t nctl_dat:4;
+		uint64_t pctl_csr:4;
+		uint64_t pctl_clk:4;
+		uint64_t reserved_0_7:8;
+	} s;
+	struct cvmx_lmcx_comp_ctl_cn30xx
+	{
+		uint64_t reserved_32_63:32;
+		uint64_t nctl_csr:4;
+		uint64_t nctl_clk:4;
+		uint64_t nctl_cmd:4;
+		uint64_t nctl_dat:4;
+		uint64_t pctl_csr:4;
+		uint64_t pctl_clk:4;
+		uint64_t pctl_cmd:4;
+		uint64_t pctl_dat:4;
+	} cn30xx;
+	struct cvmx_lmcx_comp_ctl_cn30xx cn31xx;
+	struct cvmx_lmcx_comp_ctl_cn30xx cn38xx;
+	struct cvmx_lmcx_comp_ctl_cn30xx cn38xxp2;
+	struct cvmx_lmcx_comp_ctl_cn50xx
+	{
+		uint64_t reserved_32_63:32;
+		uint64_t nctl_csr:4;
+		uint64_t reserved_20_27:8;
+		uint64_t nctl_dat:4;
+		uint64_t pctl_csr:4;
+		uint64_t reserved_5_11:7;
+		uint64_t pctl_dat:5;
+	} cn50xx;
+	struct cvmx_lmcx_comp_ctl_cn50xx cn52xx;
+	struct cvmx_lmcx_comp_ctl_cn50xx cn52xxp1;
+	struct cvmx_lmcx_comp_ctl_cn50xx cn56xx;
+	struct cvmx_lmcx_comp_ctl_cn50xx cn56xxp1;
+	struct cvmx_lmcx_comp_ctl_cn50xx cn58xx;
+	struct cvmx_lmcx_comp_ctl_cn58xxp1
+	{
+		uint64_t reserved_32_63:32;
+		uint64_t nctl_csr:4;
+		uint64_t reserved_20_27:8;
+		uint64_t nctl_dat:4;
+		uint64_t pctl_csr:4;
+		uint64_t reserved_4_11:8;
+		uint64_t pctl_dat:4;
+	} cn58xxp1;
+};
+
+union cvmx_lmcx_comp_ctl2
+{
+	uint64_t u64;
+	struct cvmx_lmcx_comp_ctl2_s
+	{
+		uint64_t reserved_34_63:30;
+		uint64_t ddr__ptune:4;
+		uint64_t ddr__ntune:4;
+		uint64_t m180:1;
+		uint64_t byp:1;
+		uint64_t ptune:4;
+		uint64_t ntune:4;
+		uint64_t rodt_ctl:4;
+		uint64_t cmd_ctl:4;
+		uint64_t ck_ctl:4;
+		uint64_t dqx_ctl:4;
+	} s;
+	struct cvmx_lmcx_comp_ctl2_s cn61xx;
+	struct cvmx_lmcx_comp_ctl2_s cn63xx;
+	struct cvmx_lmcx_comp_ctl2_s cn63xxp1;
+	struct cvmx_lmcx_comp_ctl2_s cn66xx;
+	struct cvmx_lmcx_comp_ctl2_s cn68xx;
+	struct cvmx_lmcx_comp_ctl2_s cn68xxp1;
+	struct cvmx_lmcx_comp_ctl2_s cnf71xx;
+};
+
+union cvmx_lmcx_config
+{
+	uint64_t u64;
+	struct cvmx_lmcx_config_s
+	{
+		uint64_t reserved_61_63:3;
+		uint64_t mode32b:1;
+		uint64_t scrz:1;
+		uint64_t early_unload_d1_r1:1;
+		uint64_t early_unload_d1_r0:1;
+		uint64_t early_unload_d0_r1:1;
+		uint64_t early_unload_d0_r0:1;
+		uint64_t init_status:4;
+		uint64_t mirrmask:4;
+		uint64_t rankmask:4;
+		uint64_t rank_ena:1;
+		uint64_t sref_with_dll:1;
+		uint64_t early_dqx:1;
+		uint64_t sequence:3;
+		uint64_t ref_zqcs_int:19;
+		uint64_t reset:1;
+		uint64_t ecc_adr:1;
+		uint64_t forcewrite:4;
+		uint64_t idlepower:3;
+		uint64_t pbank_lsb:4;
+		uint64_t row_lsb:3;
+		uint64_t ecc_ena:1;
+		uint64_t init_start:1;
+	} s;
+	struct cvmx_lmcx_config_s cn61xx;
+	struct cvmx_lmcx_config_cn63xx
+	{
+		uint64_t reserved_59_63:5;
+		uint64_t early_unload_d1_r1:1;
+		uint64_t early_unload_d1_r0:1;
+		uint64_t early_unload_d0_r1:1;
+		uint64_t early_unload_d0_r0:1;
+		uint64_t init_status:4;
+		uint64_t mirrmask:4;
+		uint64_t rankmask:4;
+		uint64_t rank_ena:1;
+		uint64_t sref_with_dll:1;
+		uint64_t early_dqx:1;
+		uint64_t sequence:3;
+		uint64_t ref_zqcs_int:19;
+		uint64_t reset:1;
+		uint64_t ecc_adr:1;
+		uint64_t forcewrite:4;
+		uint64_t idlepower:3;
+		uint64_t pbank_lsb:4;
+		uint64_t row_lsb:3;
+		uint64_t ecc_ena:1;
+		uint64_t init_start:1;
+	} cn63xx;
+	struct cvmx_lmcx_config_cn63xxp1
+	{
+		uint64_t reserved_55_63:9;
+		uint64_t init_status:4;
+		uint64_t mirrmask:4;
+		uint64_t rankmask:4;
+		uint64_t rank_ena:1;
+		uint64_t sref_with_dll:1;
+		uint64_t early_dqx:1;
+		uint64_t sequence:3;
+		uint64_t ref_zqcs_int:19;
+		uint64_t reset:1;
+		uint64_t ecc_adr:1;
+		uint64_t forcewrite:4;
+		uint64_t idlepower:3;
+		uint64_t pbank_lsb:4;
+		uint64_t row_lsb:3;
+		uint64_t ecc_ena:1;
+		uint64_t init_start:1;
+	} cn63xxp1;
+	struct cvmx_lmcx_config_cn66xx
+	{
+		uint64_t reserved_60_63:4;
+		uint64_t scrz:1;
+		uint64_t early_unload_d1_r1:1;
+		uint64_t early_unload_d1_r0:1;
+		uint64_t early_unload_d0_r1:1;
+		uint64_t early_unload_d0_r0:1;
+		uint64_t init_status:4;
+		uint64_t mirrmask:4;
+		uint64_t rankmask:4;
+		uint64_t rank_ena:1;
+		uint64_t sref_with_dll:1;
+		uint64_t early_dqx:1;
+		uint64_t sequence:3;
+		uint64_t ref_zqcs_int:19;
+		uint64_t reset:1;
+		uint64_t ecc_adr:1;
+		uint64_t forcewrite:4;
+		uint64_t idlepower:3;
+		uint64_t pbank_lsb:4;
+		uint64_t row_lsb:3;
+		uint64_t ecc_ena:1;
+		uint64_t init_start:1;
+	} cn66xx;
+	struct cvmx_lmcx_config_cn63xx cn68xx;
+	struct cvmx_lmcx_config_cn63xx cn68xxp1;
+	struct cvmx_lmcx_config_s cnf71xx;
+};
+typedef union cvmx_lmcx_config cvmx_lmcx_config_t;
+
+
+#endif
diff --git a/arch/mips/include/asm/octeon/cvmx-sriomaintx-defs.h b/arch/mips/include/asm/octeon/cvmx-sriomaintx-defs.h
new file mode 100644
index 0000000..ec34342
--- /dev/null
+++ b/arch/mips/include/asm/octeon/cvmx-sriomaintx-defs.h
@@ -0,0 +1,1371 @@
+/***********************license start***************
+ * Copyright (c) 2003-2012  Cavium Inc. (support@cavium.com). All rights
+ * reserved.
+ *
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are
+ * met:
+ *
+ *   * Redistributions of source code must retain the above copyright
+ *     notice, this list of conditions and the following disclaimer.
+ *
+ *   * Redistributions in binary form must reproduce the above
+ *     copyright notice, this list of conditions and the following
+ *     disclaimer in the documentation and/or other materials provided
+ *     with the distribution.
+
+ *   * Neither the name of Cavium Inc. nor the names of
+ *     its contributors may be used to endorse or promote products
+ *     derived from this software without specific prior written
+ *     permission.
+
+ * This Software, including technical data, may be subject to U.S. export  control
+ * laws, including the U.S. Export Administration Act and its  associated
+ * regulations, and may be subject to export or import  regulations in other
+ * countries.
+
+ * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
+ * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR
+ * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
+ * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR
+ * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM
+ * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,
+ * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF
+ * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
+ * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR
+ * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.
+ ***********************license end**************************************/
+
+#ifndef __CVMX_SRIOMAINTX_DEFS_H__
+#define __CVMX_SRIOMAINTX_DEFS_H__
+
+#define CVMX_SRIOMAINTX_ASMBLY_ID(block_id) (0x0000000000000008ull)
+#define CVMX_SRIOMAINTX_ASMBLY_INFO(block_id) (0x000000000000000Cull)
+#define CVMX_SRIOMAINTX_BAR1_IDXX(offset, block_id) (0x0000000000200010ull + (((offset) & 15) + ((block_id) & 3) * 0x0ull) * 4)
+#define CVMX_SRIOMAINTX_BELL_STATUS(block_id) (0x0000000000200080ull)
+#define CVMX_SRIOMAINTX_COMP_TAG(block_id) (0x000000000000006Cull)
+#define CVMX_SRIOMAINTX_CORE_ENABLES(block_id) (0x0000000000200070ull)
+#define CVMX_SRIOMAINTX_DEV_ID(block_id) (0x0000000000000000ull)
+#define CVMX_SRIOMAINTX_DEV_REV(block_id) (0x0000000000000004ull)
+#define CVMX_SRIOMAINTX_DST_OPS(block_id) (0x000000000000001Cull)
+#define CVMX_SRIOMAINTX_ERB_ATTR_CAPT(block_id) (0x0000000000002048ull)
+#define CVMX_SRIOMAINTX_ERB_ERR_DET(block_id) (0x0000000000002040ull)
+#define CVMX_SRIOMAINTX_ERB_ERR_RATE(block_id) (0x0000000000002068ull)
+#define CVMX_SRIOMAINTX_ERB_ERR_RATE_EN(block_id) (0x0000000000002044ull)
+#define CVMX_SRIOMAINTX_ERB_ERR_RATE_THR(block_id) (0x000000000000206Cull)
+#define CVMX_SRIOMAINTX_ERB_HDR(block_id) (0x0000000000002000ull)
+#define CVMX_SRIOMAINTX_ERB_LT_ADDR_CAPT_H(block_id) (0x0000000000002010ull)
+#define CVMX_SRIOMAINTX_ERB_LT_ADDR_CAPT_L(block_id) (0x0000000000002014ull)
+#define CVMX_SRIOMAINTX_ERB_LT_CTRL_CAPT(block_id) (0x000000000000201Cull)
+#define CVMX_SRIOMAINTX_ERB_LT_DEV_ID(block_id) (0x0000000000002028ull)
+#define CVMX_SRIOMAINTX_ERB_LT_DEV_ID_CAPT(block_id) (0x0000000000002018ull)
+#define CVMX_SRIOMAINTX_ERB_LT_ERR_DET(block_id) (0x0000000000002008ull)
+#define CVMX_SRIOMAINTX_ERB_LT_ERR_EN(block_id) (0x000000000000200Cull)
+#define CVMX_SRIOMAINTX_ERB_PACK_CAPT_1(block_id) (0x0000000000002050ull)
+#define CVMX_SRIOMAINTX_ERB_PACK_CAPT_2(block_id) (0x0000000000002054ull)
+#define CVMX_SRIOMAINTX_ERB_PACK_CAPT_3(block_id) (0x0000000000002058ull)
+#define CVMX_SRIOMAINTX_ERB_PACK_SYM_CAPT(block_id) (0x000000000000204Cull)
+#define CVMX_SRIOMAINTX_HB_DEV_ID_LOCK(block_id) (0x0000000000000068ull)
+#define CVMX_SRIOMAINTX_IR_BUFFER_CONFIG(block_id) (0x0000000000102000ull)
+#define CVMX_SRIOMAINTX_IR_BUFFER_CONFIG2(block_id) (0x0000000000102004ull)
+#define CVMX_SRIOMAINTX_IR_PD_PHY_CTRL(block_id) (0x0000000000107028ull)
+#define CVMX_SRIOMAINTX_IR_PD_PHY_STAT(block_id) (0x000000000010702Cull)
+#define CVMX_SRIOMAINTX_IR_PI_PHY_CTRL(block_id) (0x0000000000107020ull)
+#define CVMX_SRIOMAINTX_IR_PI_PHY_STAT(block_id) (0x0000000000107024ull)
+#define CVMX_SRIOMAINTX_IR_SP_RX_CTRL(block_id) (0x000000000010700Cull)
+#define CVMX_SRIOMAINTX_IR_SP_RX_DATA(block_id) (0x0000000000107014ull)
+#define CVMX_SRIOMAINTX_IR_SP_RX_STAT(block_id) (0x0000000000107010ull)
+#define CVMX_SRIOMAINTX_IR_SP_TX_CTRL(block_id) (0x0000000000107000ull)
+#define CVMX_SRIOMAINTX_IR_SP_TX_DATA(block_id) (0x0000000000107008ull)
+#define CVMX_SRIOMAINTX_IR_SP_TX_STAT(block_id) (0x0000000000107004ull)
+#define CVMX_SRIOMAINTX_LANE_X_STATUS_0(offset, block_id) (0x0000000000001010ull + (((offset) & 3) + ((block_id) & 3) * 0x0ull) * 32)
+#define CVMX_SRIOMAINTX_LCS_BA0(block_id) (0x0000000000000058ull)
+#define CVMX_SRIOMAINTX_LCS_BA1(block_id) (0x000000000000005Cull)
+#define CVMX_SRIOMAINTX_M2S_BAR0_START0(block_id) (0x0000000000200000ull)
+#define CVMX_SRIOMAINTX_M2S_BAR0_START1(block_id) (0x0000000000200004ull)
+#define CVMX_SRIOMAINTX_M2S_BAR1_START0(block_id) (0x0000000000200008ull)
+#define CVMX_SRIOMAINTX_M2S_BAR1_START1(block_id) (0x000000000020000Cull)
+#define CVMX_SRIOMAINTX_M2S_BAR2_START(block_id) (0x0000000000200050ull)
+#define CVMX_SRIOMAINTX_MAC_CTRL(block_id) (0x0000000000200068ull)
+#define CVMX_SRIOMAINTX_PE_FEAT(block_id) (0x0000000000000010ull)
+#define CVMX_SRIOMAINTX_PE_LLC(block_id) (0x000000000000004Cull)
+#define CVMX_SRIOMAINTX_PORT_0_CTL(block_id) (0x000000000000015Cull)
+#define CVMX_SRIOMAINTX_PORT_0_CTL2(block_id) (0x0000000000000154ull)
+#define CVMX_SRIOMAINTX_PORT_0_ERR_STAT(block_id) (0x0000000000000158ull)
+#define CVMX_SRIOMAINTX_PORT_0_LINK_REQ(block_id) (0x0000000000000140ull)
+#define CVMX_SRIOMAINTX_PORT_0_LINK_RESP(block_id) (0x0000000000000144ull)
+#define CVMX_SRIOMAINTX_PORT_0_LOCAL_ACKID(block_id) (0x0000000000000148ull)
+#define CVMX_SRIOMAINTX_PORT_GEN_CTL(block_id) (0x000000000000013Cull)
+#define CVMX_SRIOMAINTX_PORT_LT_CTL(block_id) (0x0000000000000120ull)
+#define CVMX_SRIOMAINTX_PORT_MBH0(block_id) (0x0000000000000100ull)
+#define CVMX_SRIOMAINTX_PORT_RT_CTL(block_id) (0x0000000000000124ull)
+#define CVMX_SRIOMAINTX_PORT_TTL_CTL(block_id) (0x000000000000012Cull)
+#define CVMX_SRIOMAINTX_PRI_DEV_ID(block_id) (0x0000000000000060ull)
+#define CVMX_SRIOMAINTX_SEC_DEV_CTRL(block_id) (0x0000000000200064ull)
+#define CVMX_SRIOMAINTX_SEC_DEV_ID(block_id) (0x0000000000200060ull)
+#define CVMX_SRIOMAINTX_SERIAL_LANE_HDR(block_id) (0x0000000000001000ull)
+#define CVMX_SRIOMAINTX_SRC_OPS(block_id) (0x0000000000000018ull)
+#define CVMX_SRIOMAINTX_TX_DROP(block_id) (0x000000000020006Cull)
+
+union cvmx_sriomaintx_asmbly_id
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_asmbly_id_s
+	{
+		uint32_t assy_id:16;
+		uint32_t assy_ven:16;
+	} s;
+	struct cvmx_sriomaintx_asmbly_id_s cn63xx;
+	struct cvmx_sriomaintx_asmbly_id_s cn63xxp1;
+	struct cvmx_sriomaintx_asmbly_id_s cn66xx;
+};
+typedef union cvmx_sriomaintx_asmbly_id cvmx_sriomaintx_asmbly_id_t;
+
+union cvmx_sriomaintx_asmbly_info
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_asmbly_info_s
+	{
+		uint32_t assy_rev:16;
+		uint32_t ext_fptr:16;
+	} s;
+	struct cvmx_sriomaintx_asmbly_info_s cn63xx;
+	struct cvmx_sriomaintx_asmbly_info_s cn63xxp1;
+	struct cvmx_sriomaintx_asmbly_info_s cn66xx;
+};
+typedef union cvmx_sriomaintx_asmbly_info cvmx_sriomaintx_asmbly_info_t;
+
+union cvmx_sriomaintx_bar1_idxx
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_bar1_idxx_s
+	{
+		uint32_t reserved_30_31:2;
+		uint32_t la:22;
+		uint32_t reserved_6_7:2;
+		uint32_t es:2;
+		uint32_t nca:1;
+		uint32_t reserved_1_2:2;
+		uint32_t enable:1;
+	} s;
+	struct cvmx_sriomaintx_bar1_idxx_s cn63xx;
+	struct cvmx_sriomaintx_bar1_idxx_s cn63xxp1;
+	struct cvmx_sriomaintx_bar1_idxx_s cn66xx;
+};
+typedef union cvmx_sriomaintx_bar1_idxx cvmx_sriomaintx_bar1_idxx_t;
+
+union cvmx_sriomaintx_bell_status
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_bell_status_s
+	{
+		uint32_t reserved_1_31:31;
+		uint32_t full:1;
+	} s;
+	struct cvmx_sriomaintx_bell_status_s cn63xx;
+	struct cvmx_sriomaintx_bell_status_s cn63xxp1;
+	struct cvmx_sriomaintx_bell_status_s cn66xx;
+};
+typedef union cvmx_sriomaintx_bell_status cvmx_sriomaintx_bell_status_t;
+
+union cvmx_sriomaintx_comp_tag
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_comp_tag_s
+	{
+		uint32_t comp_tag:32;
+	} s;
+	struct cvmx_sriomaintx_comp_tag_s cn63xx;
+	struct cvmx_sriomaintx_comp_tag_s cn63xxp1;
+	struct cvmx_sriomaintx_comp_tag_s cn66xx;
+};
+typedef union cvmx_sriomaintx_comp_tag cvmx_sriomaintx_comp_tag_t;
+
+union cvmx_sriomaintx_core_enables
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_core_enables_s
+	{
+		uint32_t reserved_5_31:27;
+		uint32_t halt:1;
+		uint32_t imsg1:1;
+		uint32_t imsg0:1;
+		uint32_t doorbell:1;
+		uint32_t memory:1;
+	} s;
+	struct cvmx_sriomaintx_core_enables_s cn63xx;
+	struct cvmx_sriomaintx_core_enables_s cn63xxp1;
+	struct cvmx_sriomaintx_core_enables_s cn66xx;
+};
+typedef union cvmx_sriomaintx_core_enables cvmx_sriomaintx_core_enables_t;
+
+union cvmx_sriomaintx_dev_id
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_dev_id_s
+	{
+		uint32_t device:16;
+		uint32_t vendor:16;
+	} s;
+	struct cvmx_sriomaintx_dev_id_s cn63xx;
+	struct cvmx_sriomaintx_dev_id_s cn63xxp1;
+	struct cvmx_sriomaintx_dev_id_s cn66xx;
+};
+typedef union cvmx_sriomaintx_dev_id cvmx_sriomaintx_dev_id_t;
+
+union cvmx_sriomaintx_dev_rev
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_dev_rev_s
+	{
+		uint32_t reserved_8_31:24;
+		uint32_t revision:8;
+	} s;
+	struct cvmx_sriomaintx_dev_rev_s cn63xx;
+	struct cvmx_sriomaintx_dev_rev_s cn63xxp1;
+	struct cvmx_sriomaintx_dev_rev_s cn66xx;
+};
+typedef union cvmx_sriomaintx_dev_rev cvmx_sriomaintx_dev_rev_t;
+
+union cvmx_sriomaintx_dst_ops
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_dst_ops_s
+	{
+		uint32_t gsm_read:1;
+		uint32_t i_read:1;
+		uint32_t rd_own:1;
+		uint32_t d_invald:1;
+		uint32_t castout:1;
+		uint32_t d_flush:1;
+		uint32_t io_read:1;
+		uint32_t i_invald:1;
+		uint32_t tlb_inv:1;
+		uint32_t tlb_invs:1;
+		uint32_t reserved_16_21:6;
+		uint32_t read:1;
+		uint32_t write:1;
+		uint32_t swrite:1;
+		uint32_t write_r:1;
+		uint32_t msg:1;
+		uint32_t doorbell:1;
+		uint32_t compswap:1;
+		uint32_t testswap:1;
+		uint32_t atom_inc:1;
+		uint32_t atom_dec:1;
+		uint32_t atom_set:1;
+		uint32_t atom_clr:1;
+		uint32_t atom_swp:1;
+		uint32_t port_wr:1;
+		uint32_t reserved_0_1:2;
+	} s;
+	struct cvmx_sriomaintx_dst_ops_s cn63xx;
+	struct cvmx_sriomaintx_dst_ops_s cn63xxp1;
+	struct cvmx_sriomaintx_dst_ops_s cn66xx;
+};
+typedef union cvmx_sriomaintx_dst_ops cvmx_sriomaintx_dst_ops_t;
+
+union cvmx_sriomaintx_erb_attr_capt
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_attr_capt_s
+	{
+		uint32_t inf_type:3;
+		uint32_t err_type:5;
+		uint32_t err_info:20;
+		uint32_t reserved_1_3:3;
+		uint32_t valid:1;
+	} s;
+	struct cvmx_sriomaintx_erb_attr_capt_s cn63xx;
+	struct cvmx_sriomaintx_erb_attr_capt_cn63xxp1
+	{
+		uint32_t inf_type:3;
+		uint32_t err_type:5;
+		uint32_t reserved_1_23:23;
+		uint32_t valid:1;
+	} cn63xxp1;
+	struct cvmx_sriomaintx_erb_attr_capt_s cn66xx;
+};
+typedef union cvmx_sriomaintx_erb_attr_capt cvmx_sriomaintx_erb_attr_capt_t;
+
+union cvmx_sriomaintx_erb_err_det
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_err_det_s
+	{
+		uint32_t imp_err:1;
+		uint32_t reserved_23_30:8;
+		uint32_t ctl_crc:1;
+		uint32_t uns_id:1;
+		uint32_t nack:1;
+		uint32_t out_ack:1;
+		uint32_t pkt_crc:1;
+		uint32_t size:1;
+		uint32_t inv_char:1;
+		uint32_t inv_data:1;
+		uint32_t reserved_6_14:9;
+		uint32_t bad_ack:1;
+		uint32_t proterr:1;
+		uint32_t f_toggle:1;
+		uint32_t del_err:1;
+		uint32_t uns_ack:1;
+		uint32_t lnk_tout:1;
+	} s;
+	struct cvmx_sriomaintx_erb_err_det_s cn63xx;
+	struct cvmx_sriomaintx_erb_err_det_cn63xxp1
+	{
+		uint32_t reserved_23_31:9;
+		uint32_t ctl_crc:1;
+		uint32_t uns_id:1;
+		uint32_t nack:1;
+		uint32_t out_ack:1;
+		uint32_t pkt_crc:1;
+		uint32_t size:1;
+		uint32_t reserved_6_16:11;
+		uint32_t bad_ack:1;
+		uint32_t proterr:1;
+		uint32_t f_toggle:1;
+		uint32_t del_err:1;
+		uint32_t uns_ack:1;
+		uint32_t lnk_tout:1;
+	} cn63xxp1;
+	struct cvmx_sriomaintx_erb_err_det_s cn66xx;
+};
+typedef union cvmx_sriomaintx_erb_err_det cvmx_sriomaintx_erb_err_det_t;
+
+union cvmx_sriomaintx_erb_err_rate
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_err_rate_s
+	{
+		uint32_t err_bias:8;
+		uint32_t reserved_18_23:6;
+		uint32_t rate_lim:2;
+		uint32_t pk_rate:8;
+		uint32_t rate_cnt:8;
+	} s;
+	struct cvmx_sriomaintx_erb_err_rate_s cn63xx;
+	struct cvmx_sriomaintx_erb_err_rate_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_err_rate_s cn66xx;
+};
+typedef union cvmx_sriomaintx_erb_err_rate cvmx_sriomaintx_erb_err_rate_t;
+
+union cvmx_sriomaintx_erb_err_rate_en
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_err_rate_en_s
+	{
+		uint32_t imp_err:1;
+		uint32_t reserved_23_30:8;
+		uint32_t ctl_crc:1;
+		uint32_t uns_id:1;
+		uint32_t nack:1;
+		uint32_t out_ack:1;
+		uint32_t pkt_crc:1;
+		uint32_t size:1;
+		uint32_t inv_char:1;
+		uint32_t inv_data:1;
+		uint32_t reserved_6_14:9;
+		uint32_t bad_ack:1;
+		uint32_t proterr:1;
+		uint32_t f_toggle:1;
+		uint32_t del_err:1;
+		uint32_t uns_ack:1;
+		uint32_t lnk_tout:1;
+	} s;
+	struct cvmx_sriomaintx_erb_err_rate_en_s cn63xx;
+	struct cvmx_sriomaintx_erb_err_rate_en_cn63xxp1
+	{
+		uint32_t reserved_23_31:9;
+		uint32_t ctl_crc:1;
+		uint32_t uns_id:1;
+		uint32_t nack:1;
+		uint32_t out_ack:1;
+		uint32_t pkt_crc:1;
+		uint32_t size:1;
+		uint32_t reserved_6_16:11;
+		uint32_t bad_ack:1;
+		uint32_t proterr:1;
+		uint32_t f_toggle:1;
+		uint32_t del_err:1;
+		uint32_t uns_ack:1;
+		uint32_t lnk_tout:1;
+	} cn63xxp1;
+	struct cvmx_sriomaintx_erb_err_rate_en_s cn66xx;
+};
+typedef union cvmx_sriomaintx_erb_err_rate_en
+	cvmx_sriomaintx_erb_err_rate_en_t;
+
+union cvmx_sriomaintx_erb_err_rate_thr
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_err_rate_thr_s
+	{
+		uint32_t fail_th:8;
+		uint32_t dgrad_th:8;
+		uint32_t reserved_0_15:16;
+	} s;
+	struct cvmx_sriomaintx_erb_err_rate_thr_s cn63xx;
+	struct cvmx_sriomaintx_erb_err_rate_thr_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_err_rate_thr_s cn66xx;
+};
+typedef union cvmx_sriomaintx_erb_err_rate_thr
+	cvmx_sriomaintx_erb_err_rate_thr_t;
+
+union cvmx_sriomaintx_erb_hdr
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_hdr_s
+	{
+		uint32_t ef_ptr:16;
+		uint32_t ef_id:16;
+	} s;
+	struct cvmx_sriomaintx_erb_hdr_s cn63xx;
+	struct cvmx_sriomaintx_erb_hdr_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_hdr_s cn66xx;
+};
+typedef union cvmx_sriomaintx_erb_hdr cvmx_sriomaintx_erb_hdr_t;
+
+union cvmx_sriomaintx_erb_lt_addr_capt_h
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_lt_addr_capt_h_s
+	{
+		uint32_t addr:32;
+	} s;
+	struct cvmx_sriomaintx_erb_lt_addr_capt_h_s cn63xx;
+	struct cvmx_sriomaintx_erb_lt_addr_capt_h_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_lt_addr_capt_h_s cn66xx;
+};
+typedef union cvmx_sriomaintx_erb_lt_addr_capt_h
+	cvmx_sriomaintx_erb_lt_addr_capt_h_t;
+
+union cvmx_sriomaintx_erb_lt_addr_capt_l
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_lt_addr_capt_l_s
+	{
+		uint32_t addr:29;
+		uint32_t reserved_2_2:1;
+		uint32_t xaddr:2;
+	} s;
+	struct cvmx_sriomaintx_erb_lt_addr_capt_l_s cn63xx;
+	struct cvmx_sriomaintx_erb_lt_addr_capt_l_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_lt_addr_capt_l_s cn66xx;
+};
+typedef union cvmx_sriomaintx_erb_lt_addr_capt_l
+	cvmx_sriomaintx_erb_lt_addr_capt_l_t;
+
+union cvmx_sriomaintx_erb_lt_ctrl_capt
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_lt_ctrl_capt_s
+	{
+		uint32_t ftype:4;
+		uint32_t ttype:4;
+		uint32_t extra:8;
+		uint32_t status:4;
+		uint32_t size:4;
+		uint32_t tt:1;
+		uint32_t wdptr:1;
+		uint32_t reserved_5_5:1;
+		uint32_t capt_idx:5;
+	} s;
+	struct cvmx_sriomaintx_erb_lt_ctrl_capt_s cn63xx;
+	struct cvmx_sriomaintx_erb_lt_ctrl_capt_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_lt_ctrl_capt_s cn66xx;
+};
+typedef union cvmx_sriomaintx_erb_lt_ctrl_capt
+	cvmx_sriomaintx_erb_lt_ctrl_capt_t;
+
+union cvmx_sriomaintx_erb_lt_dev_id
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_lt_dev_id_s
+	{
+		uint32_t id16:8;
+		uint32_t id8:8;
+		uint32_t tt:1;
+		uint32_t reserved_0_14:15;
+	} s;
+	struct cvmx_sriomaintx_erb_lt_dev_id_s cn63xx;
+	struct cvmx_sriomaintx_erb_lt_dev_id_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_lt_dev_id_s cn66xx;
+};
+typedef union cvmx_sriomaintx_erb_lt_dev_id cvmx_sriomaintx_erb_lt_dev_id_t;
+
+union cvmx_sriomaintx_erb_lt_dev_id_capt
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_lt_dev_id_capt_s
+	{
+		uint32_t dst_id16:8;
+		uint32_t dst_id8:8;
+		uint32_t src_id16:8;
+		uint32_t src_id8:8;
+	} s;
+	struct cvmx_sriomaintx_erb_lt_dev_id_capt_s cn63xx;
+	struct cvmx_sriomaintx_erb_lt_dev_id_capt_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_lt_dev_id_capt_s cn66xx;
+};
+typedef union cvmx_sriomaintx_erb_lt_dev_id_capt
+	cvmx_sriomaintx_erb_lt_dev_id_capt_t;
+
+union cvmx_sriomaintx_erb_lt_err_det
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_lt_err_det_s
+	{
+		uint32_t io_err:1;
+		uint32_t msg_err:1;
+		uint32_t gsm_err:1;
+		uint32_t msg_fmt:1;
+		uint32_t ill_tran:1;
+		uint32_t ill_tgt:1;
+		uint32_t msg_tout:1;
+		uint32_t pkt_tout:1;
+		uint32_t uns_resp:1;
+		uint32_t uns_tran:1;
+		uint32_t reserved_1_21:21;
+		uint32_t resp_sz:1;
+	} s;
+	struct cvmx_sriomaintx_erb_lt_err_det_s cn63xx;
+	struct cvmx_sriomaintx_erb_lt_err_det_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_lt_err_det_s cn66xx;
+};
+typedef union cvmx_sriomaintx_erb_lt_err_det cvmx_sriomaintx_erb_lt_err_det_t;
+
+union cvmx_sriomaintx_erb_lt_err_en
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_lt_err_en_s
+	{
+		uint32_t io_err:1;
+		uint32_t msg_err:1;
+		uint32_t gsm_err:1;
+		uint32_t msg_fmt:1;
+		uint32_t ill_tran:1;
+		uint32_t ill_tgt:1;
+		uint32_t msg_tout:1;
+		uint32_t pkt_tout:1;
+		uint32_t uns_resp:1;
+		uint32_t uns_tran:1;
+		uint32_t reserved_1_21:21;
+		uint32_t resp_sz:1;
+	} s;
+	struct cvmx_sriomaintx_erb_lt_err_en_s cn63xx;
+	struct cvmx_sriomaintx_erb_lt_err_en_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_lt_err_en_s cn66xx;
+};
+typedef union cvmx_sriomaintx_erb_lt_err_en cvmx_sriomaintx_erb_lt_err_en_t;
+
+union cvmx_sriomaintx_erb_pack_capt_1
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_pack_capt_1_s
+	{
+		uint32_t capture:32;
+	} s;
+	struct cvmx_sriomaintx_erb_pack_capt_1_s cn63xx;
+	struct cvmx_sriomaintx_erb_pack_capt_1_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_pack_capt_1_s cn66xx;
+};
+typedef union cvmx_sriomaintx_erb_pack_capt_1
+	cvmx_sriomaintx_erb_pack_capt_1_t;
+
+union cvmx_sriomaintx_erb_pack_capt_2
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_pack_capt_2_s
+	{
+		uint32_t capture:32;
+	} s;
+	struct cvmx_sriomaintx_erb_pack_capt_2_s cn63xx;
+	struct cvmx_sriomaintx_erb_pack_capt_2_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_pack_capt_2_s cn66xx;
+};
+typedef union cvmx_sriomaintx_erb_pack_capt_2
+	cvmx_sriomaintx_erb_pack_capt_2_t;
+
+union cvmx_sriomaintx_erb_pack_capt_3
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_pack_capt_3_s
+	{
+		uint32_t capture:32;
+	} s;
+	struct cvmx_sriomaintx_erb_pack_capt_3_s cn63xx;
+	struct cvmx_sriomaintx_erb_pack_capt_3_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_pack_capt_3_s cn66xx;
+};
+typedef union cvmx_sriomaintx_erb_pack_capt_3
+	cvmx_sriomaintx_erb_pack_capt_3_t;
+
+union cvmx_sriomaintx_erb_pack_sym_capt
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_pack_sym_capt_s
+	{
+		uint32_t capture:32;
+	} s;
+	struct cvmx_sriomaintx_erb_pack_sym_capt_s cn63xx;
+	struct cvmx_sriomaintx_erb_pack_sym_capt_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_pack_sym_capt_s cn66xx;
+};
+typedef union cvmx_sriomaintx_erb_pack_sym_capt
+	cvmx_sriomaintx_erb_pack_sym_capt_t;
+
+union cvmx_sriomaintx_hb_dev_id_lock
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_hb_dev_id_lock_s
+	{
+		uint32_t reserved_16_31:16;
+		uint32_t hostid:16;
+	} s;
+	struct cvmx_sriomaintx_hb_dev_id_lock_s cn63xx;
+	struct cvmx_sriomaintx_hb_dev_id_lock_s cn63xxp1;
+	struct cvmx_sriomaintx_hb_dev_id_lock_s cn66xx;
+};
+typedef union cvmx_sriomaintx_hb_dev_id_lock cvmx_sriomaintx_hb_dev_id_lock_t;
+
+union cvmx_sriomaintx_ir_buffer_config
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_buffer_config_s
+	{
+		uint32_t tx_wm0:4;
+		uint32_t tx_wm1:4;
+		uint32_t tx_wm2:4;
+		uint32_t reserved_3_19:17;
+		uint32_t tx_flow:1;
+		uint32_t tx_sync:1;
+		uint32_t rx_sync:1;
+	} s;
+	struct cvmx_sriomaintx_ir_buffer_config_s cn63xx;
+	struct cvmx_sriomaintx_ir_buffer_config_s cn63xxp1;
+	struct cvmx_sriomaintx_ir_buffer_config_s cn66xx;
+};
+typedef union cvmx_sriomaintx_ir_buffer_config
+	cvmx_sriomaintx_ir_buffer_config_t;
+
+union cvmx_sriomaintx_ir_buffer_config2
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_buffer_config2_s
+	{
+		uint32_t tx_wm3:4;
+		uint32_t tx_wm2:4;
+		uint32_t tx_wm1:4;
+		uint32_t tx_wm0:4;
+		uint32_t rx_wm3:4;
+		uint32_t rx_wm2:4;
+		uint32_t rx_wm1:4;
+		uint32_t rx_wm0:4;
+	} s;
+	struct cvmx_sriomaintx_ir_buffer_config2_s cn63xx;
+	struct cvmx_sriomaintx_ir_buffer_config2_s cn66xx;
+};
+typedef union cvmx_sriomaintx_ir_buffer_config2
+	cvmx_sriomaintx_ir_buffer_config2_t;
+
+union cvmx_sriomaintx_ir_pd_phy_ctrl
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_pd_phy_ctrl_s
+	{
+		uint32_t pd_ctrl:32;
+	} s;
+	struct cvmx_sriomaintx_ir_pd_phy_ctrl_s cn63xx;
+	struct cvmx_sriomaintx_ir_pd_phy_ctrl_s cn63xxp1;
+	struct cvmx_sriomaintx_ir_pd_phy_ctrl_s cn66xx;
+};
+typedef union cvmx_sriomaintx_ir_pd_phy_ctrl cvmx_sriomaintx_ir_pd_phy_ctrl_t;
+
+union cvmx_sriomaintx_ir_pd_phy_stat
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_pd_phy_stat_s
+	{
+		uint32_t reserved_16_31:16;
+		uint32_t ln3_rx:3;
+		uint32_t ln3_dis:1;
+		uint32_t ln2_rx:3;
+		uint32_t ln2_dis:1;
+		uint32_t ln1_rx:3;
+		uint32_t ln1_dis:1;
+		uint32_t ln0_rx:3;
+		uint32_t ln0_dis:1;
+	} s;
+	struct cvmx_sriomaintx_ir_pd_phy_stat_s cn63xx;
+	struct cvmx_sriomaintx_ir_pd_phy_stat_s cn63xxp1;
+	struct cvmx_sriomaintx_ir_pd_phy_stat_s cn66xx;
+};
+typedef union cvmx_sriomaintx_ir_pd_phy_stat cvmx_sriomaintx_ir_pd_phy_stat_t;
+
+union cvmx_sriomaintx_ir_pi_phy_ctrl
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_pi_phy_ctrl_s
+	{
+		uint32_t tx_reset:1;
+		uint32_t rx_reset:1;
+		uint32_t reserved_29_29:1;
+		uint32_t loopback:2;
+		uint32_t reserved_0_26:27;
+	} s;
+	struct cvmx_sriomaintx_ir_pi_phy_ctrl_s cn63xx;
+	struct cvmx_sriomaintx_ir_pi_phy_ctrl_s cn63xxp1;
+	struct cvmx_sriomaintx_ir_pi_phy_ctrl_s cn66xx;
+};
+typedef union cvmx_sriomaintx_ir_pi_phy_ctrl cvmx_sriomaintx_ir_pi_phy_ctrl_t;
+
+union cvmx_sriomaintx_ir_pi_phy_stat
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_pi_phy_stat_s
+	{
+		uint32_t reserved_12_31:20;
+		uint32_t tx_rdy:1;
+		uint32_t rx_rdy:1;
+		uint32_t init_sm:10;
+	} s;
+	struct cvmx_sriomaintx_ir_pi_phy_stat_s cn63xx;
+	struct cvmx_sriomaintx_ir_pi_phy_stat_cn63xxp1
+	{
+		uint32_t reserved_10_31:22;
+		uint32_t init_sm:10;
+	} cn63xxp1;
+	struct cvmx_sriomaintx_ir_pi_phy_stat_s cn66xx;
+};
+typedef union cvmx_sriomaintx_ir_pi_phy_stat cvmx_sriomaintx_ir_pi_phy_stat_t;
+
+union cvmx_sriomaintx_ir_sp_rx_ctrl
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_sp_rx_ctrl_s
+	{
+		uint32_t reserved_1_31:31;
+		uint32_t overwrt:1;
+	} s;
+	struct cvmx_sriomaintx_ir_sp_rx_ctrl_s cn63xx;
+	struct cvmx_sriomaintx_ir_sp_rx_ctrl_s cn63xxp1;
+	struct cvmx_sriomaintx_ir_sp_rx_ctrl_s cn66xx;
+};
+typedef union cvmx_sriomaintx_ir_sp_rx_ctrl cvmx_sriomaintx_ir_sp_rx_ctrl_t;
+
+union cvmx_sriomaintx_ir_sp_rx_data
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_sp_rx_data_s
+	{
+		uint32_t pkt_data:32;
+	} s;
+	struct cvmx_sriomaintx_ir_sp_rx_data_s cn63xx;
+	struct cvmx_sriomaintx_ir_sp_rx_data_s cn63xxp1;
+	struct cvmx_sriomaintx_ir_sp_rx_data_s cn66xx;
+};
+typedef union cvmx_sriomaintx_ir_sp_rx_data cvmx_sriomaintx_ir_sp_rx_data_t;
+
+union cvmx_sriomaintx_ir_sp_rx_stat
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_sp_rx_stat_s
+	{
+		uint32_t octets:16;
+		uint32_t buffers:4;
+		uint32_t drop_cnt:7;
+		uint32_t full:1;
+		uint32_t fifo_st:4;
+	} s;
+	struct cvmx_sriomaintx_ir_sp_rx_stat_s cn63xx;
+	struct cvmx_sriomaintx_ir_sp_rx_stat_cn63xxp1
+	{
+		uint32_t octets:16;
+		uint32_t buffers:4;
+		uint32_t reserved_5_11:7;
+		uint32_t full:1;
+		uint32_t fifo_st:4;
+	} cn63xxp1;
+	struct cvmx_sriomaintx_ir_sp_rx_stat_s cn66xx;
+};
+typedef union cvmx_sriomaintx_ir_sp_rx_stat cvmx_sriomaintx_ir_sp_rx_stat_t;
+
+union cvmx_sriomaintx_ir_sp_tx_ctrl
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_sp_tx_ctrl_s
+	{
+		uint32_t octets:16;
+		uint32_t reserved_0_15:16;
+	} s;
+	struct cvmx_sriomaintx_ir_sp_tx_ctrl_s cn63xx;
+	struct cvmx_sriomaintx_ir_sp_tx_ctrl_s cn63xxp1;
+	struct cvmx_sriomaintx_ir_sp_tx_ctrl_s cn66xx;
+};
+typedef union cvmx_sriomaintx_ir_sp_tx_ctrl cvmx_sriomaintx_ir_sp_tx_ctrl_t;
+
+union cvmx_sriomaintx_ir_sp_tx_data
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_sp_tx_data_s
+	{
+		uint32_t pkt_data:32;
+	} s;
+	struct cvmx_sriomaintx_ir_sp_tx_data_s cn63xx;
+	struct cvmx_sriomaintx_ir_sp_tx_data_s cn63xxp1;
+	struct cvmx_sriomaintx_ir_sp_tx_data_s cn66xx;
+};
+typedef union cvmx_sriomaintx_ir_sp_tx_data cvmx_sriomaintx_ir_sp_tx_data_t;
+
+union cvmx_sriomaintx_ir_sp_tx_stat
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_sp_tx_stat_s
+	{
+		uint32_t octets:16;
+		uint32_t buffers:4;
+		uint32_t reserved_5_11:7;
+		uint32_t full:1;
+		uint32_t fifo_st:4;
+	} s;
+	struct cvmx_sriomaintx_ir_sp_tx_stat_s cn63xx;
+	struct cvmx_sriomaintx_ir_sp_tx_stat_s cn63xxp1;
+	struct cvmx_sriomaintx_ir_sp_tx_stat_s cn66xx;
+};
+typedef union cvmx_sriomaintx_ir_sp_tx_stat cvmx_sriomaintx_ir_sp_tx_stat_t;
+
+union cvmx_sriomaintx_lane_x_status_0
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_lane_x_status_0_s
+	{
+		uint32_t port:8;
+		uint32_t lane:4;
+		uint32_t tx_type:1;
+		uint32_t tx_mode:1;
+		uint32_t rx_type:2;
+		uint32_t rx_inv:1;
+		uint32_t rx_adapt:1;
+		uint32_t rx_sync:1;
+		uint32_t rx_train:1;
+		uint32_t dec_err:4;
+		uint32_t xsync:1;
+		uint32_t xtrain:1;
+		uint32_t reserved_4_5:2;
+		uint32_t status1:1;
+		uint32_t statusn:3;
+	} s;
+	struct cvmx_sriomaintx_lane_x_status_0_s cn63xx;
+	struct cvmx_sriomaintx_lane_x_status_0_s cn63xxp1;
+	struct cvmx_sriomaintx_lane_x_status_0_s cn66xx;
+};
+typedef union cvmx_sriomaintx_lane_x_status_0
+	cvmx_sriomaintx_lane_x_status_0_t;
+
+union cvmx_sriomaintx_lcs_ba0
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_lcs_ba0_s
+	{
+		uint32_t reserved_31_31:1;
+		uint32_t lcsba:31;
+	} s;
+	struct cvmx_sriomaintx_lcs_ba0_s cn63xx;
+	struct cvmx_sriomaintx_lcs_ba0_s cn63xxp1;
+	struct cvmx_sriomaintx_lcs_ba0_s cn66xx;
+};
+typedef union cvmx_sriomaintx_lcs_ba0 cvmx_sriomaintx_lcs_ba0_t;
+
+union cvmx_sriomaintx_lcs_ba1
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_lcs_ba1_s
+	{
+		uint32_t lcsba:11;
+		uint32_t reserved_0_20:21;
+	} s;
+	struct cvmx_sriomaintx_lcs_ba1_s cn63xx;
+	struct cvmx_sriomaintx_lcs_ba1_s cn63xxp1;
+	struct cvmx_sriomaintx_lcs_ba1_s cn66xx;
+};
+typedef union cvmx_sriomaintx_lcs_ba1 cvmx_sriomaintx_lcs_ba1_t;
+
+union cvmx_sriomaintx_m2s_bar0_start0
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_m2s_bar0_start0_s
+	{
+		uint32_t addr64:16;
+		uint32_t addr48:16;
+	} s;
+	struct cvmx_sriomaintx_m2s_bar0_start0_s cn63xx;
+	struct cvmx_sriomaintx_m2s_bar0_start0_s cn63xxp1;
+	struct cvmx_sriomaintx_m2s_bar0_start0_s cn66xx;
+};
+typedef union cvmx_sriomaintx_m2s_bar0_start0
+	cvmx_sriomaintx_m2s_bar0_start0_t;
+
+union cvmx_sriomaintx_m2s_bar0_start1
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_m2s_bar0_start1_s
+	{
+		uint32_t addr32:18;
+		uint32_t reserved_3_13:11;
+		uint32_t addr66:2;
+		uint32_t enable:1;
+	} s;
+	struct cvmx_sriomaintx_m2s_bar0_start1_s cn63xx;
+	struct cvmx_sriomaintx_m2s_bar0_start1_s cn63xxp1;
+	struct cvmx_sriomaintx_m2s_bar0_start1_s cn66xx;
+};
+typedef union cvmx_sriomaintx_m2s_bar0_start1
+	cvmx_sriomaintx_m2s_bar0_start1_t;
+
+union cvmx_sriomaintx_m2s_bar1_start0
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_m2s_bar1_start0_s
+	{
+		uint32_t addr64:16;
+		uint32_t addr48:16;
+	} s;
+	struct cvmx_sriomaintx_m2s_bar1_start0_s cn63xx;
+	struct cvmx_sriomaintx_m2s_bar1_start0_s cn63xxp1;
+	struct cvmx_sriomaintx_m2s_bar1_start0_s cn66xx;
+};
+typedef union cvmx_sriomaintx_m2s_bar1_start0
+	cvmx_sriomaintx_m2s_bar1_start0_t;
+
+union cvmx_sriomaintx_m2s_bar1_start1
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_m2s_bar1_start1_s
+	{
+		uint32_t addr32:12;
+		uint32_t reserved_7_19:13;
+		uint32_t barsize:4;
+		uint32_t addr66:2;
+		uint32_t enable:1;
+	} s;
+	struct cvmx_sriomaintx_m2s_bar1_start1_s cn63xx;
+	struct cvmx_sriomaintx_m2s_bar1_start1_cn63xxp1
+	{
+		uint32_t addr32:12;
+		uint32_t reserved_6_19:14;
+		uint32_t barsize:3;
+		uint32_t addr66:2;
+		uint32_t enable:1;
+	} cn63xxp1;
+	struct cvmx_sriomaintx_m2s_bar1_start1_s cn66xx;
+};
+typedef union cvmx_sriomaintx_m2s_bar1_start1
+	cvmx_sriomaintx_m2s_bar1_start1_t;
+
+union cvmx_sriomaintx_m2s_bar2_start
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_m2s_bar2_start_s
+	{
+		uint32_t addr64:16;
+		uint32_t addr48:7;
+		uint32_t reserved_6_8:3;
+		uint32_t esx:2;
+		uint32_t cax:1;
+		uint32_t addr66:2;
+		uint32_t enable:1;
+	} s;
+	struct cvmx_sriomaintx_m2s_bar2_start_s cn63xx;
+	struct cvmx_sriomaintx_m2s_bar2_start_s cn63xxp1;
+	struct cvmx_sriomaintx_m2s_bar2_start_s cn66xx;
+};
+typedef union cvmx_sriomaintx_m2s_bar2_start cvmx_sriomaintx_m2s_bar2_start_t;
+
+union cvmx_sriomaintx_mac_ctrl
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_mac_ctrl_s
+	{
+		uint32_t reserved_21_31:11;
+		uint32_t sec_spf:1;
+		uint32_t ack_zero:1;
+		uint32_t rx_spf:1;
+		uint32_t eop_mrg:1;
+		uint32_t type_mrg:1;
+		uint32_t lnk_rtry:16;
+	} s;
+	struct cvmx_sriomaintx_mac_ctrl_cn63xx
+	{
+		uint32_t reserved_20_31:12;
+		uint32_t ack_zero:1;
+		uint32_t rx_spf:1;
+		uint32_t eop_mrg:1;
+		uint32_t type_mrg:1;
+		uint32_t lnk_rtry:16;
+	} cn63xx;
+	struct cvmx_sriomaintx_mac_ctrl_s cn66xx;
+};
+typedef union cvmx_sriomaintx_mac_ctrl cvmx_sriomaintx_mac_ctrl_t;
+
+union cvmx_sriomaintx_pe_feat
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_pe_feat_s
+	{
+		uint32_t bridge:1;
+		uint32_t memory:1;
+		uint32_t proc:1;
+		uint32_t switchf:1;
+		uint32_t mult_prt:1;
+		uint32_t reserved_7_26:20;
+		uint32_t suppress:1;
+		uint32_t crf:1;
+		uint32_t lg_tran:1;
+		uint32_t ex_feat:1;
+		uint32_t ex_addr:3;
+	} s;
+	struct cvmx_sriomaintx_pe_feat_s cn63xx;
+	struct cvmx_sriomaintx_pe_feat_s cn63xxp1;
+	struct cvmx_sriomaintx_pe_feat_s cn66xx;
+};
+typedef union cvmx_sriomaintx_pe_feat cvmx_sriomaintx_pe_feat_t;
+
+union cvmx_sriomaintx_pe_llc
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_pe_llc_s
+	{
+		uint32_t reserved_3_31:29;
+		uint32_t ex_addr:3;
+	} s;
+	struct cvmx_sriomaintx_pe_llc_s cn63xx;
+	struct cvmx_sriomaintx_pe_llc_s cn63xxp1;
+	struct cvmx_sriomaintx_pe_llc_s cn66xx;
+};
+typedef union cvmx_sriomaintx_pe_llc cvmx_sriomaintx_pe_llc_t;
+
+union cvmx_sriomaintx_port_0_ctl
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_0_ctl_s
+	{
+		uint32_t pt_width:2;
+		uint32_t it_width:3;
+		uint32_t ov_width:3;
+		uint32_t disable:1;
+		uint32_t o_enable:1;
+		uint32_t i_enable:1;
+		uint32_t dis_err:1;
+		uint32_t mcast:1;
+		uint32_t reserved_18_18:1;
+		uint32_t enumb:1;
+		uint32_t reserved_16_16:1;
+		uint32_t ex_width:2;
+		uint32_t ex_stat:2;
+		uint32_t suppress:8;
+		uint32_t stp_port:1;
+		uint32_t drop_pkt:1;
+		uint32_t prt_lock:1;
+		uint32_t pt_type:1;
+	} s;
+	struct cvmx_sriomaintx_port_0_ctl_s cn63xx;
+	struct cvmx_sriomaintx_port_0_ctl_s cn63xxp1;
+	struct cvmx_sriomaintx_port_0_ctl_s cn66xx;
+};
+typedef union cvmx_sriomaintx_port_0_ctl cvmx_sriomaintx_port_0_ctl_t;
+
+union cvmx_sriomaintx_port_0_ctl2
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_0_ctl2_s
+	{
+		uint32_t sel_baud:4;
+		uint32_t baud_sup:1;
+		uint32_t baud_enb:1;
+		uint32_t sup_125g:1;
+		uint32_t enb_125g:1;
+		uint32_t sup_250g:1;
+		uint32_t enb_250g:1;
+		uint32_t sup_312g:1;
+		uint32_t enb_312g:1;
+		uint32_t sub_500g:1;
+		uint32_t enb_500g:1;
+		uint32_t sup_625g:1;
+		uint32_t enb_625g:1;
+		uint32_t reserved_2_15:14;
+		uint32_t tx_emph:1;
+		uint32_t emph_en:1;
+	} s;
+	struct cvmx_sriomaintx_port_0_ctl2_s cn63xx;
+	struct cvmx_sriomaintx_port_0_ctl2_s cn63xxp1;
+	struct cvmx_sriomaintx_port_0_ctl2_s cn66xx;
+};
+typedef union cvmx_sriomaintx_port_0_ctl2 cvmx_sriomaintx_port_0_ctl2_t;
+
+union cvmx_sriomaintx_port_0_err_stat
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_0_err_stat_s
+	{
+		uint32_t reserved_27_31:5;
+		uint32_t pkt_drop:1;
+		uint32_t o_fail:1;
+		uint32_t o_dgrad:1;
+		uint32_t reserved_21_23:3;
+		uint32_t o_retry:1;
+		uint32_t o_rtried:1;
+		uint32_t o_sm_ret:1;
+		uint32_t o_error:1;
+		uint32_t o_sm_err:1;
+		uint32_t reserved_11_15:5;
+		uint32_t i_sm_ret:1;
+		uint32_t i_error:1;
+		uint32_t i_sm_err:1;
+		uint32_t reserved_5_7:3;
+		uint32_t pt_write:1;
+		uint32_t reserved_3_3:1;
+		uint32_t pt_error:1;
+		uint32_t pt_ok:1;
+		uint32_t pt_uinit:1;
+	} s;
+	struct cvmx_sriomaintx_port_0_err_stat_s cn63xx;
+	struct cvmx_sriomaintx_port_0_err_stat_s cn63xxp1;
+	struct cvmx_sriomaintx_port_0_err_stat_s cn66xx;
+};
+typedef union cvmx_sriomaintx_port_0_err_stat
+	cvmx_sriomaintx_port_0_err_stat_t;
+
+union cvmx_sriomaintx_port_0_link_req
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_0_link_req_s
+	{
+		uint32_t reserved_3_31:29;
+		uint32_t cmd:3;
+	} s;
+	struct cvmx_sriomaintx_port_0_link_req_s cn63xx;
+	struct cvmx_sriomaintx_port_0_link_req_s cn66xx;
+};
+typedef union cvmx_sriomaintx_port_0_link_req
+	cvmx_sriomaintx_port_0_link_req_t;
+
+union cvmx_sriomaintx_port_0_link_resp
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_0_link_resp_s
+	{
+		uint32_t valid:1;
+		uint32_t reserved_11_30:20;
+		uint32_t ackid:6;
+		uint32_t status:5;
+	} s;
+	struct cvmx_sriomaintx_port_0_link_resp_s cn63xx;
+	struct cvmx_sriomaintx_port_0_link_resp_s cn66xx;
+};
+typedef union cvmx_sriomaintx_port_0_link_resp
+	cvmx_sriomaintx_port_0_link_resp_t;
+
+union cvmx_sriomaintx_port_0_local_ackid
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_0_local_ackid_s
+	{
+		uint32_t reserved_30_31:2;
+		uint32_t i_ackid:6;
+		uint32_t reserved_14_23:10;
+		uint32_t e_ackid:6;
+		uint32_t reserved_6_7:2;
+		uint32_t o_ackid:6;
+	} s;
+	struct cvmx_sriomaintx_port_0_local_ackid_s cn63xx;
+	struct cvmx_sriomaintx_port_0_local_ackid_s cn66xx;
+};
+typedef union cvmx_sriomaintx_port_0_local_ackid
+	cvmx_sriomaintx_port_0_local_ackid_t;
+
+union cvmx_sriomaintx_port_gen_ctl
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_gen_ctl_s
+	{
+		uint32_t host:1;
+		uint32_t menable:1;
+		uint32_t discover:1;
+		uint32_t reserved_0_28:29;
+	} s;
+	struct cvmx_sriomaintx_port_gen_ctl_s cn63xx;
+	struct cvmx_sriomaintx_port_gen_ctl_s cn63xxp1;
+	struct cvmx_sriomaintx_port_gen_ctl_s cn66xx;
+};
+typedef union cvmx_sriomaintx_port_gen_ctl cvmx_sriomaintx_port_gen_ctl_t;
+
+union cvmx_sriomaintx_port_lt_ctl
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_lt_ctl_s
+	{
+		uint32_t timeout:24;
+		uint32_t reserved_0_7:8;
+	} s;
+	struct cvmx_sriomaintx_port_lt_ctl_s cn63xx;
+	struct cvmx_sriomaintx_port_lt_ctl_s cn63xxp1;
+	struct cvmx_sriomaintx_port_lt_ctl_s cn66xx;
+};
+typedef union cvmx_sriomaintx_port_lt_ctl cvmx_sriomaintx_port_lt_ctl_t;
+
+union cvmx_sriomaintx_port_mbh0
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_mbh0_s
+	{
+		uint32_t ef_ptr:16;
+		uint32_t ef_id:16;
+	} s;
+	struct cvmx_sriomaintx_port_mbh0_s cn63xx;
+	struct cvmx_sriomaintx_port_mbh0_s cn63xxp1;
+	struct cvmx_sriomaintx_port_mbh0_s cn66xx;
+};
+typedef union cvmx_sriomaintx_port_mbh0 cvmx_sriomaintx_port_mbh0_t;
+
+union cvmx_sriomaintx_port_rt_ctl
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_rt_ctl_s
+	{
+		uint32_t timeout:24;
+		uint32_t reserved_0_7:8;
+	} s;
+	struct cvmx_sriomaintx_port_rt_ctl_s cn63xx;
+	struct cvmx_sriomaintx_port_rt_ctl_s cn63xxp1;
+	struct cvmx_sriomaintx_port_rt_ctl_s cn66xx;
+};
+typedef union cvmx_sriomaintx_port_rt_ctl cvmx_sriomaintx_port_rt_ctl_t;
+
+union cvmx_sriomaintx_port_ttl_ctl
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_ttl_ctl_s
+	{
+		uint32_t timeout:24;
+		uint32_t reserved_0_7:8;
+	} s;
+	struct cvmx_sriomaintx_port_ttl_ctl_s cn63xx;
+	struct cvmx_sriomaintx_port_ttl_ctl_s cn66xx;
+};
+typedef union cvmx_sriomaintx_port_ttl_ctl cvmx_sriomaintx_port_ttl_ctl_t;
+
+union cvmx_sriomaintx_pri_dev_id
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_pri_dev_id_s
+	{
+		uint32_t reserved_24_31:8;
+		uint32_t id8:8;
+		uint32_t id16:16;
+	} s;
+	struct cvmx_sriomaintx_pri_dev_id_s cn63xx;
+	struct cvmx_sriomaintx_pri_dev_id_s cn63xxp1;
+	struct cvmx_sriomaintx_pri_dev_id_s cn66xx;
+};
+typedef union cvmx_sriomaintx_pri_dev_id cvmx_sriomaintx_pri_dev_id_t;
+
+union cvmx_sriomaintx_sec_dev_ctrl
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_sec_dev_ctrl_s
+	{
+		uint32_t reserved_2_31:30;
+		uint32_t enable8:1;
+		uint32_t enable16:1;
+	} s;
+	struct cvmx_sriomaintx_sec_dev_ctrl_s cn63xx;
+	struct cvmx_sriomaintx_sec_dev_ctrl_s cn63xxp1;
+	struct cvmx_sriomaintx_sec_dev_ctrl_s cn66xx;
+};
+typedef union cvmx_sriomaintx_sec_dev_ctrl cvmx_sriomaintx_sec_dev_ctrl_t;
+
+union cvmx_sriomaintx_sec_dev_id
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_sec_dev_id_s
+	{
+		uint32_t reserved_24_31:8;
+		uint32_t id8:8;
+		uint32_t id16:16;
+	} s;
+	struct cvmx_sriomaintx_sec_dev_id_s cn63xx;
+	struct cvmx_sriomaintx_sec_dev_id_s cn63xxp1;
+	struct cvmx_sriomaintx_sec_dev_id_s cn66xx;
+};
+typedef union cvmx_sriomaintx_sec_dev_id cvmx_sriomaintx_sec_dev_id_t;
+
+union cvmx_sriomaintx_serial_lane_hdr
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_serial_lane_hdr_s
+	{
+		uint32_t ef_ptr:16;
+		uint32_t ef_id:16;
+	} s;
+	struct cvmx_sriomaintx_serial_lane_hdr_s cn63xx;
+	struct cvmx_sriomaintx_serial_lane_hdr_s cn63xxp1;
+	struct cvmx_sriomaintx_serial_lane_hdr_s cn66xx;
+};
+typedef union cvmx_sriomaintx_serial_lane_hdr
+	cvmx_sriomaintx_serial_lane_hdr_t;
+
+union cvmx_sriomaintx_src_ops
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_src_ops_s
+	{
+		uint32_t gsm_read:1;
+		uint32_t i_read:1;
+		uint32_t rd_own:1;
+		uint32_t d_invald:1;
+		uint32_t castout:1;
+		uint32_t d_flush:1;
+		uint32_t io_read:1;
+		uint32_t i_invald:1;
+		uint32_t tlb_inv:1;
+		uint32_t tlb_invs:1;
+		uint32_t reserved_16_21:6;
+		uint32_t read:1;
+		uint32_t write:1;
+		uint32_t swrite:1;
+		uint32_t write_r:1;
+		uint32_t msg:1;
+		uint32_t doorbell:1;
+		uint32_t compswap:1;
+		uint32_t testswap:1;
+		uint32_t atom_inc:1;
+		uint32_t atom_dec:1;
+		uint32_t atom_set:1;
+		uint32_t atom_clr:1;
+		uint32_t atom_swp:1;
+		uint32_t port_wr:1;
+		uint32_t reserved_0_1:2;
+	} s;
+	struct cvmx_sriomaintx_src_ops_s cn63xx;
+	struct cvmx_sriomaintx_src_ops_s cn63xxp1;
+	struct cvmx_sriomaintx_src_ops_s cn66xx;
+};
+typedef union cvmx_sriomaintx_src_ops cvmx_sriomaintx_src_ops_t;
+
+union cvmx_sriomaintx_tx_drop
+{
+	uint32_t u32;
+	struct cvmx_sriomaintx_tx_drop_s
+	{
+		uint32_t reserved_17_31:15;
+		uint32_t drop:1;
+		uint32_t drop_cnt:16;
+	} s;
+	struct cvmx_sriomaintx_tx_drop_s cn63xx;
+	struct cvmx_sriomaintx_tx_drop_s cn66xx;
+};
+typedef union cvmx_sriomaintx_tx_drop cvmx_sriomaintx_tx_drop_t;
+
+#endif
-- 
1.7.9.7

