[
  {
    "class":"firrtl.CustomDefaultRegisterEmission",
    "useInitAsPreset":false,
    "disableRandomization":true
  },
  {
    "class":"firrtl.CustomDefaultMemoryEmission",
    "initValue":{
      
    }
  },
  {
    "class":"firrtl.annotations.MemorySynthInit$"
  },
  {
    "class":"firrtl.passes.memlib.PassthroughSimpleSyncReadMemsAnnotation$"
  },
  {
    "class":"firrtl.passes.memlib.DefaultReadFirstAnnotation$"
  },
  {
    "class":"firrtl.passes.memlib.InferReadWriteAnnotation$"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~MirrorLakeSC|MirrorLakeSC>io_dmem_wmask",
    "sources":[
      "~MirrorLakeSC|MirrorLakeSC>io_imem_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~MirrorLakeSC|MirrorLakeSC>io_dmem_wdata",
    "sources":[
      "~MirrorLakeSC|MirrorLakeSC>io_imem_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~MirrorLakeSC|MirrorLakeSC>io_dmem_wen",
    "sources":[
      "~MirrorLakeSC|MirrorLakeSC>io_imem_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~MirrorLakeSC|MirrorLakeSC>io_dmem_addr",
    "sources":[
      "~MirrorLakeSC|MirrorLakeSC>io_imem_inst"
    ]
  }
]