
Bai4_I2C_Realtimeclock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000063f0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002fd4  08006578  08006578  00007578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800954c  0800954c  0000b018  2**0
                  CONTENTS
  4 .ARM          00000008  0800954c  0800954c  0000a54c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009554  08009554  0000b018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009554  08009554  0000a554  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009558  08009558  0000a558  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  0800955c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b018  2**0
                  CONTENTS
 10 .bss          000001c4  20000018  20000018  0000b018  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001dc  200001dc  0000b018  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b018  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012690  00000000  00000000  0000b048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032c5  00000000  00000000  0001d6d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001278  00000000  00000000  000209a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e4c  00000000  00000000  00021c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000231cc  00000000  00000000  00022a64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017ecd  00000000  00000000  00045c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf9da  00000000  00000000  0005dafd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012d4d7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004c2c  00000000  00000000  0012d51c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000ad  00000000  00000000  00132148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000018 	.word	0x20000018
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006560 	.word	0x08006560

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000001c 	.word	0x2000001c
 80001c4:	08006560 	.word	0x08006560

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80004bc:	2201      	movs	r2, #1
 80004be:	2108      	movs	r1, #8
 80004c0:	4802      	ldr	r0, [pc, #8]	@ (80004cc <button_init+0x14>)
 80004c2:	f002 ff57 	bl	8003374 <HAL_GPIO_WritePin>
}
 80004c6:	bf00      	nop
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	40020c00 	.word	0x40020c00

080004d0 <button_Scan>:

void button_Scan(){
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b084      	sub	sp, #16
 80004d4:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 80004d6:	2200      	movs	r2, #0
 80004d8:	2108      	movs	r1, #8
 80004da:	482f      	ldr	r0, [pc, #188]	@ (8000598 <button_Scan+0xc8>)
 80004dc:	f002 ff4a 	bl	8003374 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80004e0:	2201      	movs	r2, #1
 80004e2:	2108      	movs	r1, #8
 80004e4:	482c      	ldr	r0, [pc, #176]	@ (8000598 <button_Scan+0xc8>)
 80004e6:	f002 ff45 	bl	8003374 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 80004ea:	230a      	movs	r3, #10
 80004ec:	2202      	movs	r2, #2
 80004ee:	492b      	ldr	r1, [pc, #172]	@ (800059c <button_Scan+0xcc>)
 80004f0:	482b      	ldr	r0, [pc, #172]	@ (80005a0 <button_Scan+0xd0>)
 80004f2:	f004 fe90 	bl	8005216 <HAL_SPI_Receive>
	  int button_index = 0;
 80004f6:	2300      	movs	r3, #0
 80004f8:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 80004fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80004fe:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000500:	2300      	movs	r3, #0
 8000502:	607b      	str	r3, [r7, #4]
 8000504:	e03f      	b.n	8000586 <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	2b00      	cmp	r3, #0
 800050a:	db06      	blt.n	800051a <button_Scan+0x4a>
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	2b03      	cmp	r3, #3
 8000510:	dc03      	bgt.n	800051a <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic thì spi gửi ko giống như button trên mạch
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	3304      	adds	r3, #4
 8000516:	60fb      	str	r3, [r7, #12]
 8000518:	e018      	b.n	800054c <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cần convert lại cho nó đúng với thứ tự mình mún
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	2b03      	cmp	r3, #3
 800051e:	dd07      	ble.n	8000530 <button_Scan+0x60>
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	2b07      	cmp	r3, #7
 8000524:	dc04      	bgt.n	8000530 <button_Scan+0x60>
			  button_index = 7 - i;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	f1c3 0307 	rsb	r3, r3, #7
 800052c:	60fb      	str	r3, [r7, #12]
 800052e:	e00d      	b.n	800054c <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	2b07      	cmp	r3, #7
 8000534:	dd06      	ble.n	8000544 <button_Scan+0x74>
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	2b0b      	cmp	r3, #11
 800053a:	dc03      	bgt.n	8000544 <button_Scan+0x74>
			  button_index = i + 4;
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	3304      	adds	r3, #4
 8000540:	60fb      	str	r3, [r7, #12]
 8000542:	e003      	b.n	800054c <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	f1c3 0317 	rsb	r3, r3, #23
 800054a:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 800054c:	4b13      	ldr	r3, [pc, #76]	@ (800059c <button_Scan+0xcc>)
 800054e:	881a      	ldrh	r2, [r3, #0]
 8000550:	897b      	ldrh	r3, [r7, #10]
 8000552:	4013      	ands	r3, r2
 8000554:	b29b      	uxth	r3, r3
 8000556:	2b00      	cmp	r3, #0
 8000558:	d005      	beq.n	8000566 <button_Scan+0x96>
 800055a:	4a12      	ldr	r2, [pc, #72]	@ (80005a4 <button_Scan+0xd4>)
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	2100      	movs	r1, #0
 8000560:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000564:	e009      	b.n	800057a <button_Scan+0xaa>
		  else button_count[button_index]++;
 8000566:	4a0f      	ldr	r2, [pc, #60]	@ (80005a4 <button_Scan+0xd4>)
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800056e:	3301      	adds	r3, #1
 8000570:	b299      	uxth	r1, r3
 8000572:	4a0c      	ldr	r2, [pc, #48]	@ (80005a4 <button_Scan+0xd4>)
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 800057a:	897b      	ldrh	r3, [r7, #10]
 800057c:	085b      	lsrs	r3, r3, #1
 800057e:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	3301      	adds	r3, #1
 8000584:	607b      	str	r3, [r7, #4]
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	2b0f      	cmp	r3, #15
 800058a:	ddbc      	ble.n	8000506 <button_Scan+0x36>
	  }
}
 800058c:	bf00      	nop
 800058e:	bf00      	nop
 8000590:	3710      	adds	r7, #16
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}
 8000596:	bf00      	nop
 8000598:	40020c00 	.word	0x40020c00
 800059c:	20000054 	.word	0x20000054
 80005a0:	20000138 	.word	0x20000138
 80005a4:	20000034 	.word	0x20000034

080005a8 <ds3231_init>:
uint8_t ds3231_date;
uint8_t ds3231_day;
uint8_t ds3231_month;
uint8_t ds3231_year;

void ds3231_init(){
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
	ds3231_buffer[0] = DEC2BCD(30); //second
 80005ac:	201e      	movs	r0, #30
 80005ae:	f002 fb4f 	bl	8002c50 <DEC2BCD>
 80005b2:	4603      	mov	r3, r0
 80005b4:	461a      	mov	r2, r3
 80005b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000628 <ds3231_init+0x80>)
 80005b8:	701a      	strb	r2, [r3, #0]
	ds3231_buffer[1] = DEC2BCD(22); //minute
 80005ba:	2016      	movs	r0, #22
 80005bc:	f002 fb48 	bl	8002c50 <DEC2BCD>
 80005c0:	4603      	mov	r3, r0
 80005c2:	461a      	mov	r2, r3
 80005c4:	4b18      	ldr	r3, [pc, #96]	@ (8000628 <ds3231_init+0x80>)
 80005c6:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); //hour
 80005c8:	2015      	movs	r0, #21
 80005ca:	f002 fb41 	bl	8002c50 <DEC2BCD>
 80005ce:	4603      	mov	r3, r0
 80005d0:	461a      	mov	r2, r3
 80005d2:	4b15      	ldr	r3, [pc, #84]	@ (8000628 <ds3231_init+0x80>)
 80005d4:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);  //day
 80005d6:	2006      	movs	r0, #6
 80005d8:	f002 fb3a 	bl	8002c50 <DEC2BCD>
 80005dc:	4603      	mov	r3, r0
 80005de:	461a      	mov	r2, r3
 80005e0:	4b11      	ldr	r3, [pc, #68]	@ (8000628 <ds3231_init+0x80>)
 80005e2:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); //date
 80005e4:	200f      	movs	r0, #15
 80005e6:	f002 fb33 	bl	8002c50 <DEC2BCD>
 80005ea:	4603      	mov	r3, r0
 80005ec:	461a      	mov	r2, r3
 80005ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000628 <ds3231_init+0x80>)
 80005f0:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);  //month
 80005f2:	2009      	movs	r0, #9
 80005f4:	f002 fb2c 	bl	8002c50 <DEC2BCD>
 80005f8:	4603      	mov	r3, r0
 80005fa:	461a      	mov	r2, r3
 80005fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000628 <ds3231_init+0x80>)
 80005fe:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); //year
 8000600:	2017      	movs	r0, #23
 8000602:	f002 fb25 	bl	8002c50 <DEC2BCD>
 8000606:	4603      	mov	r3, r0
 8000608:	461a      	mov	r2, r3
 800060a:	4b07      	ldr	r3, [pc, #28]	@ (8000628 <ds3231_init+0x80>)
 800060c:	719a      	strb	r2, [r3, #6]
	if(HAL_I2C_IsDeviceReady(&hi2c1, DS3231_ADDRESS, 3, 50) != HAL_OK){
 800060e:	2332      	movs	r3, #50	@ 0x32
 8000610:	2203      	movs	r2, #3
 8000612:	21d0      	movs	r1, #208	@ 0xd0
 8000614:	4805      	ldr	r0, [pc, #20]	@ (800062c <ds3231_init+0x84>)
 8000616:	f003 fb2b 	bl	8003c70 <HAL_I2C_IsDeviceReady>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d001      	beq.n	8000624 <ds3231_init+0x7c>
		while(1);
 8000620:	bf00      	nop
 8000622:	e7fd      	b.n	8000620 <ds3231_init+0x78>
	};
}
 8000624:	bf00      	nop
 8000626:	bd80      	pop	{r7, pc}
 8000628:	20000058 	.word	0x20000058
 800062c:	200000bc 	.word	0x200000bc

08000630 <ds3231_Write>:

void ds3231_Write(uint8_t address, uint8_t value){
 8000630:	b580      	push	{r7, lr}
 8000632:	b088      	sub	sp, #32
 8000634:	af04      	add	r7, sp, #16
 8000636:	4603      	mov	r3, r0
 8000638:	460a      	mov	r2, r1
 800063a:	71fb      	strb	r3, [r7, #7]
 800063c:	4613      	mov	r3, r2
 800063e:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 8000640:	79bb      	ldrb	r3, [r7, #6]
 8000642:	4618      	mov	r0, r3
 8000644:	f002 fb04 	bl	8002c50 <DEC2BCD>
 8000648:	4603      	mov	r3, r0
 800064a:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1,10);
 800064c:	79fb      	ldrb	r3, [r7, #7]
 800064e:	b29a      	uxth	r2, r3
 8000650:	230a      	movs	r3, #10
 8000652:	9302      	str	r3, [sp, #8]
 8000654:	2301      	movs	r3, #1
 8000656:	9301      	str	r3, [sp, #4]
 8000658:	f107 030f 	add.w	r3, r7, #15
 800065c:	9300      	str	r3, [sp, #0]
 800065e:	2301      	movs	r3, #1
 8000660:	21d0      	movs	r1, #208	@ 0xd0
 8000662:	4803      	ldr	r0, [pc, #12]	@ (8000670 <ds3231_Write+0x40>)
 8000664:	f002 ffe4 	bl	8003630 <HAL_I2C_Mem_Write>
}
 8000668:	bf00      	nop
 800066a:	3710      	adds	r7, #16
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	200000bc 	.word	0x200000bc

08000674 <ds3231_ReadTime>:

void ds3231_ReadTime(){
 8000674:	b580      	push	{r7, lr}
 8000676:	b084      	sub	sp, #16
 8000678:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 800067a:	230a      	movs	r3, #10
 800067c:	9302      	str	r3, [sp, #8]
 800067e:	2307      	movs	r3, #7
 8000680:	9301      	str	r3, [sp, #4]
 8000682:	4b25      	ldr	r3, [pc, #148]	@ (8000718 <ds3231_ReadTime+0xa4>)
 8000684:	9300      	str	r3, [sp, #0]
 8000686:	2301      	movs	r3, #1
 8000688:	2200      	movs	r2, #0
 800068a:	21d0      	movs	r1, #208	@ 0xd0
 800068c:	4823      	ldr	r0, [pc, #140]	@ (800071c <ds3231_ReadTime+0xa8>)
 800068e:	f003 f8c9 	bl	8003824 <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 8000692:	4b21      	ldr	r3, [pc, #132]	@ (8000718 <ds3231_ReadTime+0xa4>)
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	4618      	mov	r0, r3
 8000698:	f002 fac0 	bl	8002c1c <BCD2DEC>
 800069c:	4603      	mov	r3, r0
 800069e:	461a      	mov	r2, r3
 80006a0:	4b1f      	ldr	r3, [pc, #124]	@ (8000720 <ds3231_ReadTime+0xac>)
 80006a2:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 80006a4:	4b1c      	ldr	r3, [pc, #112]	@ (8000718 <ds3231_ReadTime+0xa4>)
 80006a6:	785b      	ldrb	r3, [r3, #1]
 80006a8:	4618      	mov	r0, r3
 80006aa:	f002 fab7 	bl	8002c1c <BCD2DEC>
 80006ae:	4603      	mov	r3, r0
 80006b0:	461a      	mov	r2, r3
 80006b2:	4b1c      	ldr	r3, [pc, #112]	@ (8000724 <ds3231_ReadTime+0xb0>)
 80006b4:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 80006b6:	4b18      	ldr	r3, [pc, #96]	@ (8000718 <ds3231_ReadTime+0xa4>)
 80006b8:	789b      	ldrb	r3, [r3, #2]
 80006ba:	4618      	mov	r0, r3
 80006bc:	f002 faae 	bl	8002c1c <BCD2DEC>
 80006c0:	4603      	mov	r3, r0
 80006c2:	461a      	mov	r2, r3
 80006c4:	4b18      	ldr	r3, [pc, #96]	@ (8000728 <ds3231_ReadTime+0xb4>)
 80006c6:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 80006c8:	4b13      	ldr	r3, [pc, #76]	@ (8000718 <ds3231_ReadTime+0xa4>)
 80006ca:	78db      	ldrb	r3, [r3, #3]
 80006cc:	4618      	mov	r0, r3
 80006ce:	f002 faa5 	bl	8002c1c <BCD2DEC>
 80006d2:	4603      	mov	r3, r0
 80006d4:	461a      	mov	r2, r3
 80006d6:	4b15      	ldr	r3, [pc, #84]	@ (800072c <ds3231_ReadTime+0xb8>)
 80006d8:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 80006da:	4b0f      	ldr	r3, [pc, #60]	@ (8000718 <ds3231_ReadTime+0xa4>)
 80006dc:	791b      	ldrb	r3, [r3, #4]
 80006de:	4618      	mov	r0, r3
 80006e0:	f002 fa9c 	bl	8002c1c <BCD2DEC>
 80006e4:	4603      	mov	r3, r0
 80006e6:	461a      	mov	r2, r3
 80006e8:	4b11      	ldr	r3, [pc, #68]	@ (8000730 <ds3231_ReadTime+0xbc>)
 80006ea:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 80006ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000718 <ds3231_ReadTime+0xa4>)
 80006ee:	795b      	ldrb	r3, [r3, #5]
 80006f0:	4618      	mov	r0, r3
 80006f2:	f002 fa93 	bl	8002c1c <BCD2DEC>
 80006f6:	4603      	mov	r3, r0
 80006f8:	461a      	mov	r2, r3
 80006fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000734 <ds3231_ReadTime+0xc0>)
 80006fc:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 80006fe:	4b06      	ldr	r3, [pc, #24]	@ (8000718 <ds3231_ReadTime+0xa4>)
 8000700:	799b      	ldrb	r3, [r3, #6]
 8000702:	4618      	mov	r0, r3
 8000704:	f002 fa8a 	bl	8002c1c <BCD2DEC>
 8000708:	4603      	mov	r3, r0
 800070a:	461a      	mov	r2, r3
 800070c:	4b0a      	ldr	r3, [pc, #40]	@ (8000738 <ds3231_ReadTime+0xc4>)
 800070e:	701a      	strb	r2, [r3, #0]
}
 8000710:	bf00      	nop
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	20000058 	.word	0x20000058
 800071c:	200000bc 	.word	0x200000bc
 8000720:	20000061 	.word	0x20000061
 8000724:	20000060 	.word	0x20000060
 8000728:	2000005f 	.word	0x2000005f
 800072c:	20000063 	.word	0x20000063
 8000730:	20000062 	.word	0x20000062
 8000734:	20000064 	.word	0x20000064
 8000738:	20000065 	.word	0x20000065

0800073c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b08e      	sub	sp, #56	@ 0x38
 8000740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000742:	f107 031c 	add.w	r3, r7, #28
 8000746:	2200      	movs	r2, #0
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	605a      	str	r2, [r3, #4]
 800074c:	609a      	str	r2, [r3, #8]
 800074e:	60da      	str	r2, [r3, #12]
 8000750:	611a      	str	r2, [r3, #16]
 8000752:	615a      	str	r2, [r3, #20]
 8000754:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8000756:	463b      	mov	r3, r7
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	605a      	str	r2, [r3, #4]
 800075e:	609a      	str	r2, [r3, #8]
 8000760:	60da      	str	r2, [r3, #12]
 8000762:	611a      	str	r2, [r3, #16]
 8000764:	615a      	str	r2, [r3, #20]
 8000766:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000768:	4b2f      	ldr	r3, [pc, #188]	@ (8000828 <MX_FSMC_Init+0xec>)
 800076a:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 800076e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000770:	4b2d      	ldr	r3, [pc, #180]	@ (8000828 <MX_FSMC_Init+0xec>)
 8000772:	4a2e      	ldr	r2, [pc, #184]	@ (800082c <MX_FSMC_Init+0xf0>)
 8000774:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000776:	4b2c      	ldr	r3, [pc, #176]	@ (8000828 <MX_FSMC_Init+0xec>)
 8000778:	2200      	movs	r2, #0
 800077a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 800077c:	4b2a      	ldr	r3, [pc, #168]	@ (8000828 <MX_FSMC_Init+0xec>)
 800077e:	2200      	movs	r2, #0
 8000780:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000782:	4b29      	ldr	r3, [pc, #164]	@ (8000828 <MX_FSMC_Init+0xec>)
 8000784:	2200      	movs	r2, #0
 8000786:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000788:	4b27      	ldr	r3, [pc, #156]	@ (8000828 <MX_FSMC_Init+0xec>)
 800078a:	2210      	movs	r2, #16
 800078c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800078e:	4b26      	ldr	r3, [pc, #152]	@ (8000828 <MX_FSMC_Init+0xec>)
 8000790:	2200      	movs	r2, #0
 8000792:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000794:	4b24      	ldr	r3, [pc, #144]	@ (8000828 <MX_FSMC_Init+0xec>)
 8000796:	2200      	movs	r2, #0
 8000798:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800079a:	4b23      	ldr	r3, [pc, #140]	@ (8000828 <MX_FSMC_Init+0xec>)
 800079c:	2200      	movs	r2, #0
 800079e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80007a0:	4b21      	ldr	r3, [pc, #132]	@ (8000828 <MX_FSMC_Init+0xec>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80007a6:	4b20      	ldr	r3, [pc, #128]	@ (8000828 <MX_FSMC_Init+0xec>)
 80007a8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80007ac:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80007ae:	4b1e      	ldr	r3, [pc, #120]	@ (8000828 <MX_FSMC_Init+0xec>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80007b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000828 <MX_FSMC_Init+0xec>)
 80007b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80007bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000828 <MX_FSMC_Init+0xec>)
 80007be:	2200      	movs	r2, #0
 80007c0:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80007c2:	4b19      	ldr	r3, [pc, #100]	@ (8000828 <MX_FSMC_Init+0xec>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80007c8:	4b17      	ldr	r3, [pc, #92]	@ (8000828 <MX_FSMC_Init+0xec>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 80007ce:	230f      	movs	r3, #15
 80007d0:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80007d2:	230f      	movs	r3, #15
 80007d4:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 80007d6:	233c      	movs	r3, #60	@ 0x3c
 80007d8:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 80007da:	2300      	movs	r3, #0
 80007dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 80007de:	2310      	movs	r3, #16
 80007e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 80007e2:	2311      	movs	r3, #17
 80007e4:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80007e6:	2300      	movs	r3, #0
 80007e8:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 80007ea:	2308      	movs	r3, #8
 80007ec:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80007ee:	230f      	movs	r3, #15
 80007f0:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 80007f2:	2309      	movs	r3, #9
 80007f4:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80007fa:	2310      	movs	r3, #16
 80007fc:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80007fe:	2311      	movs	r3, #17
 8000800:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8000802:	2300      	movs	r3, #0
 8000804:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8000806:	463a      	mov	r2, r7
 8000808:	f107 031c 	add.w	r3, r7, #28
 800080c:	4619      	mov	r1, r3
 800080e:	4806      	ldr	r0, [pc, #24]	@ (8000828 <MX_FSMC_Init+0xec>)
 8000810:	f005 f8e4 	bl	80059dc <HAL_SRAM_Init>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 800081a:	f002 f807 	bl	800282c <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800081e:	bf00      	nop
 8000820:	3738      	adds	r7, #56	@ 0x38
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	20000068 	.word	0x20000068
 800082c:	a0000104 	.word	0xa0000104

08000830 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000830:	b580      	push	{r7, lr}
 8000832:	b086      	sub	sp, #24
 8000834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000836:	1d3b      	adds	r3, r7, #4
 8000838:	2200      	movs	r2, #0
 800083a:	601a      	str	r2, [r3, #0]
 800083c:	605a      	str	r2, [r3, #4]
 800083e:	609a      	str	r2, [r3, #8]
 8000840:	60da      	str	r2, [r3, #12]
 8000842:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000844:	4b1c      	ldr	r3, [pc, #112]	@ (80008b8 <HAL_FSMC_MspInit+0x88>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d131      	bne.n	80008b0 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 800084c:	4b1a      	ldr	r3, [pc, #104]	@ (80008b8 <HAL_FSMC_MspInit+0x88>)
 800084e:	2201      	movs	r2, #1
 8000850:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	603b      	str	r3, [r7, #0]
 8000856:	4b19      	ldr	r3, [pc, #100]	@ (80008bc <HAL_FSMC_MspInit+0x8c>)
 8000858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800085a:	4a18      	ldr	r2, [pc, #96]	@ (80008bc <HAL_FSMC_MspInit+0x8c>)
 800085c:	f043 0301 	orr.w	r3, r3, #1
 8000860:	6393      	str	r3, [r2, #56]	@ 0x38
 8000862:	4b16      	ldr	r3, [pc, #88]	@ (80008bc <HAL_FSMC_MspInit+0x8c>)
 8000864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000866:	f003 0301 	and.w	r3, r3, #1
 800086a:	603b      	str	r3, [r7, #0]
 800086c:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800086e:	f64f 7388 	movw	r3, #65416	@ 0xff88
 8000872:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000874:	2302      	movs	r3, #2
 8000876:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800087c:	2303      	movs	r3, #3
 800087e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000880:	230c      	movs	r3, #12
 8000882:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000884:	1d3b      	adds	r3, r7, #4
 8000886:	4619      	mov	r1, r3
 8000888:	480d      	ldr	r0, [pc, #52]	@ (80008c0 <HAL_FSMC_MspInit+0x90>)
 800088a:	f002 fbd7 	bl	800303c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800088e:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 8000892:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000894:	2302      	movs	r3, #2
 8000896:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000898:	2300      	movs	r3, #0
 800089a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800089c:	2303      	movs	r3, #3
 800089e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80008a0:	230c      	movs	r3, #12
 80008a2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008a4:	1d3b      	adds	r3, r7, #4
 80008a6:	4619      	mov	r1, r3
 80008a8:	4806      	ldr	r0, [pc, #24]	@ (80008c4 <HAL_FSMC_MspInit+0x94>)
 80008aa:	f002 fbc7 	bl	800303c <HAL_GPIO_Init>
 80008ae:	e000      	b.n	80008b2 <HAL_FSMC_MspInit+0x82>
    return;
 80008b0:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80008b2:	3718      	adds	r7, #24
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	200000b8 	.word	0x200000b8
 80008bc:	40023800 	.word	0x40023800
 80008c0:	40021000 	.word	0x40021000
 80008c4:	40020c00 	.word	0x40020c00

080008c8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80008d0:	f7ff ffae 	bl	8000830 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80008d4:	bf00      	nop
 80008d6:	3708      	adds	r7, #8
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}

080008dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b08c      	sub	sp, #48	@ 0x30
 80008e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e2:	f107 031c 	add.w	r3, r7, #28
 80008e6:	2200      	movs	r2, #0
 80008e8:	601a      	str	r2, [r3, #0]
 80008ea:	605a      	str	r2, [r3, #4]
 80008ec:	609a      	str	r2, [r3, #8]
 80008ee:	60da      	str	r2, [r3, #12]
 80008f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008f2:	2300      	movs	r3, #0
 80008f4:	61bb      	str	r3, [r7, #24]
 80008f6:	4b6f      	ldr	r3, [pc, #444]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fa:	4a6e      	ldr	r2, [pc, #440]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 80008fc:	f043 0310 	orr.w	r3, r3, #16
 8000900:	6313      	str	r3, [r2, #48]	@ 0x30
 8000902:	4b6c      	ldr	r3, [pc, #432]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000906:	f003 0310 	and.w	r3, r3, #16
 800090a:	61bb      	str	r3, [r7, #24]
 800090c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800090e:	2300      	movs	r3, #0
 8000910:	617b      	str	r3, [r7, #20]
 8000912:	4b68      	ldr	r3, [pc, #416]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000916:	4a67      	ldr	r2, [pc, #412]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 8000918:	f043 0304 	orr.w	r3, r3, #4
 800091c:	6313      	str	r3, [r2, #48]	@ 0x30
 800091e:	4b65      	ldr	r3, [pc, #404]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000922:	f003 0304 	and.w	r3, r3, #4
 8000926:	617b      	str	r3, [r7, #20]
 8000928:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	613b      	str	r3, [r7, #16]
 800092e:	4b61      	ldr	r3, [pc, #388]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000932:	4a60      	ldr	r2, [pc, #384]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 8000934:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000938:	6313      	str	r3, [r2, #48]	@ 0x30
 800093a:	4b5e      	ldr	r3, [pc, #376]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000942:	613b      	str	r3, [r7, #16]
 8000944:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000946:	2300      	movs	r3, #0
 8000948:	60fb      	str	r3, [r7, #12]
 800094a:	4b5a      	ldr	r3, [pc, #360]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094e:	4a59      	ldr	r2, [pc, #356]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 8000950:	f043 0301 	orr.w	r3, r3, #1
 8000954:	6313      	str	r3, [r2, #48]	@ 0x30
 8000956:	4b57      	ldr	r3, [pc, #348]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095a:	f003 0301 	and.w	r3, r3, #1
 800095e:	60fb      	str	r3, [r7, #12]
 8000960:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	60bb      	str	r3, [r7, #8]
 8000966:	4b53      	ldr	r3, [pc, #332]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096a:	4a52      	ldr	r2, [pc, #328]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 800096c:	f043 0308 	orr.w	r3, r3, #8
 8000970:	6313      	str	r3, [r2, #48]	@ 0x30
 8000972:	4b50      	ldr	r3, [pc, #320]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000976:	f003 0308 	and.w	r3, r3, #8
 800097a:	60bb      	str	r3, [r7, #8]
 800097c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800097e:	2300      	movs	r3, #0
 8000980:	607b      	str	r3, [r7, #4]
 8000982:	4b4c      	ldr	r3, [pc, #304]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000986:	4a4b      	ldr	r2, [pc, #300]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 8000988:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800098c:	6313      	str	r3, [r2, #48]	@ 0x30
 800098e:	4b49      	ldr	r3, [pc, #292]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000996:	607b      	str	r3, [r7, #4]
 8000998:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	603b      	str	r3, [r7, #0]
 800099e:	4b45      	ldr	r3, [pc, #276]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a2:	4a44      	ldr	r2, [pc, #272]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 80009a4:	f043 0302 	orr.w	r3, r3, #2
 80009a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009aa:	4b42      	ldr	r3, [pc, #264]	@ (8000ab4 <MX_GPIO_Init+0x1d8>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ae:	f003 0302 	and.w	r3, r3, #2
 80009b2:	603b      	str	r3, [r7, #0]
 80009b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 80009b6:	2200      	movs	r2, #0
 80009b8:	2170      	movs	r1, #112	@ 0x70
 80009ba:	483f      	ldr	r0, [pc, #252]	@ (8000ab8 <MX_GPIO_Init+0x1dc>)
 80009bc:	f002 fcda 	bl	8003374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80009c0:	2200      	movs	r2, #0
 80009c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009c6:	483d      	ldr	r0, [pc, #244]	@ (8000abc <MX_GPIO_Init+0x1e0>)
 80009c8:	f002 fcd4 	bl	8003374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 80009cc:	2200      	movs	r2, #0
 80009ce:	2140      	movs	r1, #64	@ 0x40
 80009d0:	483b      	ldr	r0, [pc, #236]	@ (8000ac0 <MX_GPIO_Init+0x1e4>)
 80009d2:	f002 fccf 	bl	8003374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 80009d6:	2200      	movs	r2, #0
 80009d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009dc:	4839      	ldr	r0, [pc, #228]	@ (8000ac4 <MX_GPIO_Init+0x1e8>)
 80009de:	f002 fcc9 	bl	8003374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 80009e2:	2200      	movs	r2, #0
 80009e4:	2108      	movs	r1, #8
 80009e6:	4838      	ldr	r0, [pc, #224]	@ (8000ac8 <MX_GPIO_Init+0x1ec>)
 80009e8:	f002 fcc4 	bl	8003374 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 80009ec:	2370      	movs	r3, #112	@ 0x70
 80009ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f0:	2301      	movs	r3, #1
 80009f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	2300      	movs	r3, #0
 80009f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f8:	2300      	movs	r3, #0
 80009fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009fc:	f107 031c 	add.w	r3, r7, #28
 8000a00:	4619      	mov	r1, r3
 8000a02:	482d      	ldr	r0, [pc, #180]	@ (8000ab8 <MX_GPIO_Init+0x1dc>)
 8000a04:	f002 fb1a 	bl	800303c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8000a08:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a12:	2300      	movs	r3, #0
 8000a14:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a16:	2300      	movs	r3, #0
 8000a18:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8000a1a:	f107 031c 	add.w	r3, r7, #28
 8000a1e:	4619      	mov	r1, r3
 8000a20:	4826      	ldr	r0, [pc, #152]	@ (8000abc <MX_GPIO_Init+0x1e0>)
 8000a22:	f002 fb0b 	bl	800303c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8000a26:	23c0      	movs	r3, #192	@ 0xc0
 8000a28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a32:	f107 031c 	add.w	r3, r7, #28
 8000a36:	4619      	mov	r1, r3
 8000a38:	4822      	ldr	r0, [pc, #136]	@ (8000ac4 <MX_GPIO_Init+0x1e8>)
 8000a3a:	f002 faff 	bl	800303c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8000a3e:	2330      	movs	r3, #48	@ 0x30
 8000a40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a42:	2300      	movs	r3, #0
 8000a44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a46:	2300      	movs	r3, #0
 8000a48:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a4a:	f107 031c 	add.w	r3, r7, #28
 8000a4e:	4619      	mov	r1, r3
 8000a50:	481a      	ldr	r0, [pc, #104]	@ (8000abc <MX_GPIO_Init+0x1e0>)
 8000a52:	f002 faf3 	bl	800303c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8000a56:	2340      	movs	r3, #64	@ 0x40
 8000a58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a62:	2300      	movs	r3, #0
 8000a64:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8000a66:	f107 031c 	add.w	r3, r7, #28
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4814      	ldr	r0, [pc, #80]	@ (8000ac0 <MX_GPIO_Init+0x1e4>)
 8000a6e:	f002 fae5 	bl	800303c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8000a72:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a80:	2300      	movs	r3, #0
 8000a82:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8000a84:	f107 031c 	add.w	r3, r7, #28
 8000a88:	4619      	mov	r1, r3
 8000a8a:	480e      	ldr	r0, [pc, #56]	@ (8000ac4 <MX_GPIO_Init+0x1e8>)
 8000a8c:	f002 fad6 	bl	800303c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8000a90:	2308      	movs	r3, #8
 8000a92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a94:	2301      	movs	r3, #1
 8000a96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8000aa0:	f107 031c 	add.w	r3, r7, #28
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4808      	ldr	r0, [pc, #32]	@ (8000ac8 <MX_GPIO_Init+0x1ec>)
 8000aa8:	f002 fac8 	bl	800303c <HAL_GPIO_Init>

}
 8000aac:	bf00      	nop
 8000aae:	3730      	adds	r7, #48	@ 0x30
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	40023800 	.word	0x40023800
 8000ab8:	40021000 	.word	0x40021000
 8000abc:	40020800 	.word	0x40020800
 8000ac0:	40021800 	.word	0x40021800
 8000ac4:	40020000 	.word	0x40020000
 8000ac8:	40020c00 	.word	0x40020c00

08000acc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ad0:	4b12      	ldr	r3, [pc, #72]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000ad2:	4a13      	ldr	r2, [pc, #76]	@ (8000b20 <MX_I2C1_Init+0x54>)
 8000ad4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000ad6:	4b11      	ldr	r3, [pc, #68]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000ad8:	4a12      	ldr	r2, [pc, #72]	@ (8000b24 <MX_I2C1_Init+0x58>)
 8000ada:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000adc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000aea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000aee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000af0:	4b0a      	ldr	r3, [pc, #40]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000af6:	4b09      	ldr	r3, [pc, #36]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000afc:	4b07      	ldr	r3, [pc, #28]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b02:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b08:	4804      	ldr	r0, [pc, #16]	@ (8000b1c <MX_I2C1_Init+0x50>)
 8000b0a:	f002 fc4d 	bl	80033a8 <HAL_I2C_Init>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b14:	f001 fe8a 	bl	800282c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b18:	bf00      	nop
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	200000bc 	.word	0x200000bc
 8000b20:	40005400 	.word	0x40005400
 8000b24:	000186a0 	.word	0x000186a0

08000b28 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b08a      	sub	sp, #40	@ 0x28
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b30:	f107 0314 	add.w	r3, r7, #20
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	605a      	str	r2, [r3, #4]
 8000b3a:	609a      	str	r2, [r3, #8]
 8000b3c:	60da      	str	r2, [r3, #12]
 8000b3e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a19      	ldr	r2, [pc, #100]	@ (8000bac <HAL_I2C_MspInit+0x84>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d12b      	bne.n	8000ba2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	613b      	str	r3, [r7, #16]
 8000b4e:	4b18      	ldr	r3, [pc, #96]	@ (8000bb0 <HAL_I2C_MspInit+0x88>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b52:	4a17      	ldr	r2, [pc, #92]	@ (8000bb0 <HAL_I2C_MspInit+0x88>)
 8000b54:	f043 0302 	orr.w	r3, r3, #2
 8000b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b5a:	4b15      	ldr	r3, [pc, #84]	@ (8000bb0 <HAL_I2C_MspInit+0x88>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5e:	f003 0302 	and.w	r3, r3, #2
 8000b62:	613b      	str	r3, [r7, #16]
 8000b64:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b66:	23c0      	movs	r3, #192	@ 0xc0
 8000b68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b6a:	2312      	movs	r3, #18
 8000b6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b72:	2303      	movs	r3, #3
 8000b74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b76:	2304      	movs	r3, #4
 8000b78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b7a:	f107 0314 	add.w	r3, r7, #20
 8000b7e:	4619      	mov	r1, r3
 8000b80:	480c      	ldr	r0, [pc, #48]	@ (8000bb4 <HAL_I2C_MspInit+0x8c>)
 8000b82:	f002 fa5b 	bl	800303c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	60fb      	str	r3, [r7, #12]
 8000b8a:	4b09      	ldr	r3, [pc, #36]	@ (8000bb0 <HAL_I2C_MspInit+0x88>)
 8000b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b8e:	4a08      	ldr	r2, [pc, #32]	@ (8000bb0 <HAL_I2C_MspInit+0x88>)
 8000b90:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b94:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b96:	4b06      	ldr	r3, [pc, #24]	@ (8000bb0 <HAL_I2C_MspInit+0x88>)
 8000b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b9a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b9e:	60fb      	str	r3, [r7, #12]
 8000ba0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000ba2:	bf00      	nop
 8000ba4:	3728      	adds	r7, #40	@ 0x28
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	40005400 	.word	0x40005400
 8000bb0:	40023800 	.word	0x40023800
 8000bb4:	40020400 	.word	0x40020400

08000bb8 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg) //
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8000bc2:	4a04      	ldr	r2, [pc, #16]	@ (8000bd4 <LCD_WR_REG+0x1c>)
 8000bc4:	88fb      	ldrh	r3, [r7, #6]
 8000bc6:	8013      	strh	r3, [r2, #0]
}
 8000bc8:	bf00      	nop
 8000bca:	370c      	adds	r7, #12
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr
 8000bd4:	600ffffe 	.word	0x600ffffe

08000bd8 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	4603      	mov	r3, r0
 8000be0:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8000be2:	4a04      	ldr	r2, [pc, #16]	@ (8000bf4 <LCD_WR_DATA+0x1c>)
 8000be4:	88fb      	ldrh	r3, [r7, #6]
 8000be6:	8053      	strh	r3, [r2, #2]
}
 8000be8:	bf00      	nop
 8000bea:	370c      	adds	r7, #12
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	600ffffe 	.word	0x600ffffe

08000bf8 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8000bfe:	4b06      	ldr	r3, [pc, #24]	@ (8000c18 <LCD_RD_DATA+0x20>)
 8000c00:	885b      	ldrh	r3, [r3, #2]
 8000c02:	b29b      	uxth	r3, r3
 8000c04:	80fb      	strh	r3, [r7, #6]
	return ram;
 8000c06:	88fb      	ldrh	r3, [r7, #6]
 8000c08:	b29b      	uxth	r3, r3
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	370c      	adds	r7, #12
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	600ffffe 	.word	0x600ffffe

08000c1c <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8000c1c:	b590      	push	{r4, r7, lr}
 8000c1e:	b083      	sub	sp, #12
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	4604      	mov	r4, r0
 8000c24:	4608      	mov	r0, r1
 8000c26:	4611      	mov	r1, r2
 8000c28:	461a      	mov	r2, r3
 8000c2a:	4623      	mov	r3, r4
 8000c2c:	80fb      	strh	r3, [r7, #6]
 8000c2e:	4603      	mov	r3, r0
 8000c30:	80bb      	strh	r3, [r7, #4]
 8000c32:	460b      	mov	r3, r1
 8000c34:	807b      	strh	r3, [r7, #2]
 8000c36:	4613      	mov	r3, r2
 8000c38:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 8000c3a:	202a      	movs	r0, #42	@ 0x2a
 8000c3c:	f7ff ffbc 	bl	8000bb8 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8000c40:	88fb      	ldrh	r3, [r7, #6]
 8000c42:	0a1b      	lsrs	r3, r3, #8
 8000c44:	b29b      	uxth	r3, r3
 8000c46:	4618      	mov	r0, r3
 8000c48:	f7ff ffc6 	bl	8000bd8 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8000c4c:	88fb      	ldrh	r3, [r7, #6]
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	b29b      	uxth	r3, r3
 8000c52:	4618      	mov	r0, r3
 8000c54:	f7ff ffc0 	bl	8000bd8 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 8000c58:	887b      	ldrh	r3, [r7, #2]
 8000c5a:	0a1b      	lsrs	r3, r3, #8
 8000c5c:	b29b      	uxth	r3, r3
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f7ff ffba 	bl	8000bd8 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8000c64:	887b      	ldrh	r3, [r7, #2]
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	b29b      	uxth	r3, r3
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f7ff ffb4 	bl	8000bd8 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8000c70:	202b      	movs	r0, #43	@ 0x2b
 8000c72:	f7ff ffa1 	bl	8000bb8 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8000c76:	88bb      	ldrh	r3, [r7, #4]
 8000c78:	0a1b      	lsrs	r3, r3, #8
 8000c7a:	b29b      	uxth	r3, r3
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff ffab 	bl	8000bd8 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8000c82:	88bb      	ldrh	r3, [r7, #4]
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	b29b      	uxth	r3, r3
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f7ff ffa5 	bl	8000bd8 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8000c8e:	883b      	ldrh	r3, [r7, #0]
 8000c90:	0a1b      	lsrs	r3, r3, #8
 8000c92:	b29b      	uxth	r3, r3
 8000c94:	4618      	mov	r0, r3
 8000c96:	f7ff ff9f 	bl	8000bd8 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8000c9a:	883b      	ldrh	r3, [r7, #0]
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	b29b      	uxth	r3, r3
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff ff99 	bl	8000bd8 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8000ca6:	202c      	movs	r0, #44	@ 0x2c
 8000ca8:	f7ff ff86 	bl	8000bb8 <LCD_WR_REG>
}
 8000cac:	bf00      	nop
 8000cae:	370c      	adds	r7, #12
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd90      	pop	{r4, r7, pc}

08000cb4 <lcd_Clear>:
	return (((r>>11)<<11)|((g>>10)<<5)|(b>>11));
}


void lcd_Clear(uint16_t color) //
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b084      	sub	sp, #16
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	4603      	mov	r3, r0
 8000cbc:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	uint8_t buffer[2];
	buffer[0] = color >> 8;
 8000cbe:	88fb      	ldrh	r3, [r7, #6]
 8000cc0:	0a1b      	lsrs	r3, r3, #8
 8000cc2:	b29b      	uxth	r3, r3
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	723b      	strb	r3, [r7, #8]
	buffer[1] = color;
 8000cc8:	88fb      	ldrh	r3, [r7, #6]
 8000cca:	b2db      	uxtb	r3, r3
 8000ccc:	727b      	strb	r3, [r7, #9]
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8000cce:	4b15      	ldr	r3, [pc, #84]	@ (8000d24 <lcd_Clear+0x70>)
 8000cd0:	881b      	ldrh	r3, [r3, #0]
 8000cd2:	3b01      	subs	r3, #1
 8000cd4:	b29a      	uxth	r2, r3
 8000cd6:	4b13      	ldr	r3, [pc, #76]	@ (8000d24 <lcd_Clear+0x70>)
 8000cd8:	885b      	ldrh	r3, [r3, #2]
 8000cda:	3b01      	subs	r3, #1
 8000cdc:	b29b      	uxth	r3, r3
 8000cde:	2100      	movs	r1, #0
 8000ce0:	2000      	movs	r0, #0
 8000ce2:	f7ff ff9b 	bl	8000c1c <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	81fb      	strh	r3, [r7, #14]
 8000cea:	e011      	b.n	8000d10 <lcd_Clear+0x5c>
	{
		for(j=0;j<lcddev.height;j++)
 8000cec:	2300      	movs	r3, #0
 8000cee:	81bb      	strh	r3, [r7, #12]
 8000cf0:	e006      	b.n	8000d00 <lcd_Clear+0x4c>
		{
			LCD_WR_DATA(color);
 8000cf2:	88fb      	ldrh	r3, [r7, #6]
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f7ff ff6f 	bl	8000bd8 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8000cfa:	89bb      	ldrh	r3, [r7, #12]
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	81bb      	strh	r3, [r7, #12]
 8000d00:	4b08      	ldr	r3, [pc, #32]	@ (8000d24 <lcd_Clear+0x70>)
 8000d02:	885b      	ldrh	r3, [r3, #2]
 8000d04:	89ba      	ldrh	r2, [r7, #12]
 8000d06:	429a      	cmp	r2, r3
 8000d08:	d3f3      	bcc.n	8000cf2 <lcd_Clear+0x3e>
	for(i=0;i<lcddev.width;i++)
 8000d0a:	89fb      	ldrh	r3, [r7, #14]
 8000d0c:	3301      	adds	r3, #1
 8000d0e:	81fb      	strh	r3, [r7, #14]
 8000d10:	4b04      	ldr	r3, [pc, #16]	@ (8000d24 <lcd_Clear+0x70>)
 8000d12:	881b      	ldrh	r3, [r3, #0]
 8000d14:	89fa      	ldrh	r2, [r7, #14]
 8000d16:	429a      	cmp	r2, r3
 8000d18:	d3e8      	bcc.n	8000cec <lcd_Clear+0x38>
//			sram_WriteBuffer(&buffer, (i*lcddev.width+j)*4, 2);
		}
	}
}
 8000d1a:	bf00      	nop
 8000d1c:	bf00      	nop
 8000d1e:	3710      	adds	r7, #16
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	20000110 	.word	0x20000110

08000d28 <lcd_DrawPoint>:
		}
	}
}

void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	80fb      	strh	r3, [r7, #6]
 8000d32:	460b      	mov	r3, r1
 8000d34:	80bb      	strh	r3, [r7, #4]
 8000d36:	4613      	mov	r3, r2
 8000d38:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//ÉèÖÃ¹â±êÎ»ÖÃ
 8000d3a:	88bb      	ldrh	r3, [r7, #4]
 8000d3c:	88fa      	ldrh	r2, [r7, #6]
 8000d3e:	88b9      	ldrh	r1, [r7, #4]
 8000d40:	88f8      	ldrh	r0, [r7, #6]
 8000d42:	f7ff ff6b 	bl	8000c1c <lcd_AddressSet>
	LCD_WR_DATA(color);
 8000d46:	887b      	ldrh	r3, [r7, #2]
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff ff45 	bl	8000bd8 <LCD_WR_DATA>
}
 8000d4e:	bf00      	nop
 8000d50:	3708      	adds	r7, #8
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
	...

08000d58 <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8000d58:	b590      	push	{r4, r7, lr}
 8000d5a:	b087      	sub	sp, #28
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4604      	mov	r4, r0
 8000d60:	4608      	mov	r0, r1
 8000d62:	4611      	mov	r1, r2
 8000d64:	461a      	mov	r2, r3
 8000d66:	4623      	mov	r3, r4
 8000d68:	80fb      	strh	r3, [r7, #6]
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	80bb      	strh	r3, [r7, #4]
 8000d6e:	460b      	mov	r3, r1
 8000d70:	70fb      	strb	r3, [r7, #3]
 8000d72:	4613      	mov	r3, r2
 8000d74:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8000d76:	2300      	movs	r3, #0
 8000d78:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8000d7a:	88fb      	ldrh	r3, [r7, #6]
 8000d7c:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8000d7e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000d82:	085b      	lsrs	r3, r3, #1
 8000d84:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8000d86:	7bfb      	ldrb	r3, [r7, #15]
 8000d88:	08db      	lsrs	r3, r3, #3
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	7bfb      	ldrb	r3, [r7, #15]
 8000d90:	f003 0307 	and.w	r3, r3, #7
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	bf14      	ite	ne
 8000d9a:	2301      	movne	r3, #1
 8000d9c:	2300      	moveq	r3, #0
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	4413      	add	r3, r2
 8000da2:	b29a      	uxth	r2, r3
 8000da4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000da8:	b29b      	uxth	r3, r3
 8000daa:	fb12 f303 	smulbb	r3, r2, r3
 8000dae:	81bb      	strh	r3, [r7, #12]
	num=num-' ';
 8000db0:	78fb      	ldrb	r3, [r7, #3]
 8000db2:	3b20      	subs	r3, #32
 8000db4:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8000db6:	7bfb      	ldrb	r3, [r7, #15]
 8000db8:	b29a      	uxth	r2, r3
 8000dba:	88fb      	ldrh	r3, [r7, #6]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	b29b      	uxth	r3, r3
 8000dc0:	3b01      	subs	r3, #1
 8000dc2:	b29c      	uxth	r4, r3
 8000dc4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000dc8:	b29a      	uxth	r2, r3
 8000dca:	88bb      	ldrh	r3, [r7, #4]
 8000dcc:	4413      	add	r3, r2
 8000dce:	b29b      	uxth	r3, r3
 8000dd0:	3b01      	subs	r3, #1
 8000dd2:	b29b      	uxth	r3, r3
 8000dd4:	88b9      	ldrh	r1, [r7, #4]
 8000dd6:	88f8      	ldrh	r0, [r7, #6]
 8000dd8:	4622      	mov	r2, r4
 8000dda:	f7ff ff1f 	bl	8000c1c <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8000dde:	2300      	movs	r3, #0
 8000de0:	827b      	strh	r3, [r7, #18]
 8000de2:	e07a      	b.n	8000eda <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8000de4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000de8:	2b0c      	cmp	r3, #12
 8000dea:	d028      	beq.n	8000e3e <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[num][i];
 8000dec:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000df0:	2b10      	cmp	r3, #16
 8000df2:	d108      	bne.n	8000e06 <lcd_ShowChar+0xae>
 8000df4:	78fa      	ldrb	r2, [r7, #3]
 8000df6:	8a7b      	ldrh	r3, [r7, #18]
 8000df8:	493c      	ldr	r1, [pc, #240]	@ (8000eec <lcd_ShowChar+0x194>)
 8000dfa:	0112      	lsls	r2, r2, #4
 8000dfc:	440a      	add	r2, r1
 8000dfe:	4413      	add	r3, r2
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	75fb      	strb	r3, [r7, #23]
 8000e04:	e01b      	b.n	8000e3e <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[num][i];
 8000e06:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000e0a:	2b18      	cmp	r3, #24
 8000e0c:	d10b      	bne.n	8000e26 <lcd_ShowChar+0xce>
 8000e0e:	78fa      	ldrb	r2, [r7, #3]
 8000e10:	8a79      	ldrh	r1, [r7, #18]
 8000e12:	4837      	ldr	r0, [pc, #220]	@ (8000ef0 <lcd_ShowChar+0x198>)
 8000e14:	4613      	mov	r3, r2
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	4413      	add	r3, r2
 8000e1a:	011b      	lsls	r3, r3, #4
 8000e1c:	4403      	add	r3, r0
 8000e1e:	440b      	add	r3, r1
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	75fb      	strb	r3, [r7, #23]
 8000e24:	e00b      	b.n	8000e3e <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[num][i];
 8000e26:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000e2a:	2b20      	cmp	r3, #32
 8000e2c:	d15a      	bne.n	8000ee4 <lcd_ShowChar+0x18c>
 8000e2e:	78fa      	ldrb	r2, [r7, #3]
 8000e30:	8a7b      	ldrh	r3, [r7, #18]
 8000e32:	4930      	ldr	r1, [pc, #192]	@ (8000ef4 <lcd_ShowChar+0x19c>)
 8000e34:	0192      	lsls	r2, r2, #6
 8000e36:	440a      	add	r2, r1
 8000e38:	4413      	add	r3, r2
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8000e3e:	2300      	movs	r3, #0
 8000e40:	75bb      	strb	r3, [r7, #22]
 8000e42:	e044      	b.n	8000ece <lcd_ShowChar+0x176>
		{
			if(!mode)
 8000e44:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d120      	bne.n	8000e8e <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8000e4c:	7dfa      	ldrb	r2, [r7, #23]
 8000e4e:	7dbb      	ldrb	r3, [r7, #22]
 8000e50:	fa42 f303 	asr.w	r3, r2, r3
 8000e54:	f003 0301 	and.w	r3, r3, #1
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d004      	beq.n	8000e66 <lcd_ShowChar+0x10e>
 8000e5c:	883b      	ldrh	r3, [r7, #0]
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff feba 	bl	8000bd8 <LCD_WR_DATA>
 8000e64:	e003      	b.n	8000e6e <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8000e66:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff feb5 	bl	8000bd8 <LCD_WR_DATA>
				m++;
 8000e6e:	7d7b      	ldrb	r3, [r7, #21]
 8000e70:	3301      	adds	r3, #1
 8000e72:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8000e74:	7d7b      	ldrb	r3, [r7, #21]
 8000e76:	7bfa      	ldrb	r2, [r7, #15]
 8000e78:	fbb3 f1f2 	udiv	r1, r3, r2
 8000e7c:	fb01 f202 	mul.w	r2, r1, r2
 8000e80:	1a9b      	subs	r3, r3, r2
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d11f      	bne.n	8000ec8 <lcd_ShowChar+0x170>
				{
					m=0;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	757b      	strb	r3, [r7, #21]
					break;
 8000e8c:	e022      	b.n	8000ed4 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8000e8e:	7dfa      	ldrb	r2, [r7, #23]
 8000e90:	7dbb      	ldrb	r3, [r7, #22]
 8000e92:	fa42 f303 	asr.w	r3, r2, r3
 8000e96:	f003 0301 	and.w	r3, r3, #1
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d005      	beq.n	8000eaa <lcd_ShowChar+0x152>
 8000e9e:	883a      	ldrh	r2, [r7, #0]
 8000ea0:	88b9      	ldrh	r1, [r7, #4]
 8000ea2:	88fb      	ldrh	r3, [r7, #6]
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff ff3f 	bl	8000d28 <lcd_DrawPoint>
				x++;
 8000eaa:	88fb      	ldrh	r3, [r7, #6]
 8000eac:	3301      	adds	r3, #1
 8000eae:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8000eb0:	88fa      	ldrh	r2, [r7, #6]
 8000eb2:	8a3b      	ldrh	r3, [r7, #16]
 8000eb4:	1ad2      	subs	r2, r2, r3
 8000eb6:	7bfb      	ldrb	r3, [r7, #15]
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	d105      	bne.n	8000ec8 <lcd_ShowChar+0x170>
				{
					x=x0;
 8000ebc:	8a3b      	ldrh	r3, [r7, #16]
 8000ebe:	80fb      	strh	r3, [r7, #6]
					y++;
 8000ec0:	88bb      	ldrh	r3, [r7, #4]
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	80bb      	strh	r3, [r7, #4]
					break;
 8000ec6:	e005      	b.n	8000ed4 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8000ec8:	7dbb      	ldrb	r3, [r7, #22]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	75bb      	strb	r3, [r7, #22]
 8000ece:	7dbb      	ldrb	r3, [r7, #22]
 8000ed0:	2b07      	cmp	r3, #7
 8000ed2:	d9b7      	bls.n	8000e44 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8000ed4:	8a7b      	ldrh	r3, [r7, #18]
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	827b      	strh	r3, [r7, #18]
 8000eda:	8a7a      	ldrh	r2, [r7, #18]
 8000edc:	89bb      	ldrh	r3, [r7, #12]
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	d380      	bcc.n	8000de4 <lcd_ShowChar+0x8c>
 8000ee2:	e000      	b.n	8000ee6 <lcd_ShowChar+0x18e>
		else return;
 8000ee4:	bf00      	nop
				}
			}
		}
	}
}
 8000ee6:	371c      	adds	r7, #28
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd90      	pop	{r4, r7, pc}
 8000eec:	080065b4 	.word	0x080065b4
 8000ef0:	08006ba4 	.word	0x08006ba4
 8000ef4:	08007d74 	.word	0x08007d74

08000ef8 <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b085      	sub	sp, #20
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	460a      	mov	r2, r1
 8000f02:	71fb      	strb	r3, [r7, #7]
 8000f04:	4613      	mov	r3, r2
 8000f06:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8000f08:	2301      	movs	r3, #1
 8000f0a:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8000f0c:	e004      	b.n	8000f18 <mypow+0x20>
 8000f0e:	79fa      	ldrb	r2, [r7, #7]
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	fb02 f303 	mul.w	r3, r2, r3
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	79bb      	ldrb	r3, [r7, #6]
 8000f1a:	1e5a      	subs	r2, r3, #1
 8000f1c:	71ba      	strb	r2, [r7, #6]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d1f5      	bne.n	8000f0e <mypow+0x16>
	return result;
 8000f22:	68fb      	ldr	r3, [r7, #12]
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3714      	adds	r7, #20
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr

08000f30 <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x,uint16_t y,uint16_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey) //len: ddooj daif cuar so
{
 8000f30:	b590      	push	{r4, r7, lr}
 8000f32:	b089      	sub	sp, #36	@ 0x24
 8000f34:	af04      	add	r7, sp, #16
 8000f36:	4604      	mov	r4, r0
 8000f38:	4608      	mov	r0, r1
 8000f3a:	4611      	mov	r1, r2
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	4623      	mov	r3, r4
 8000f40:	80fb      	strh	r3, [r7, #6]
 8000f42:	4603      	mov	r3, r0
 8000f44:	80bb      	strh	r3, [r7, #4]
 8000f46:	460b      	mov	r3, r1
 8000f48:	807b      	strh	r3, [r7, #2]
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	707b      	strb	r3, [r7, #1]
	uint8_t t,temp;
	uint8_t enshow=0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex=sizey/2;
 8000f52:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000f56:	085b      	lsrs	r3, r3, #1
 8000f58:	737b      	strb	r3, [r7, #13]
	for(t=0;t<len;t++)
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	73fb      	strb	r3, [r7, #15]
 8000f5e:	e059      	b.n	8001014 <lcd_ShowIntNum+0xe4>
	{
		temp=(num/mypow(10,len-t-1))%10;
 8000f60:	887c      	ldrh	r4, [r7, #2]
 8000f62:	787a      	ldrb	r2, [r7, #1]
 8000f64:	7bfb      	ldrb	r3, [r7, #15]
 8000f66:	1ad3      	subs	r3, r2, r3
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	3b01      	subs	r3, #1
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	4619      	mov	r1, r3
 8000f70:	200a      	movs	r0, #10
 8000f72:	f7ff ffc1 	bl	8000ef8 <mypow>
 8000f76:	4603      	mov	r3, r0
 8000f78:	fbb4 f1f3 	udiv	r1, r4, r3
 8000f7c:	4b2a      	ldr	r3, [pc, #168]	@ (8001028 <lcd_ShowIntNum+0xf8>)
 8000f7e:	fba3 2301 	umull	r2, r3, r3, r1
 8000f82:	08da      	lsrs	r2, r3, #3
 8000f84:	4613      	mov	r3, r2
 8000f86:	009b      	lsls	r3, r3, #2
 8000f88:	4413      	add	r3, r2
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	1aca      	subs	r2, r1, r3
 8000f8e:	4613      	mov	r3, r2
 8000f90:	733b      	strb	r3, [r7, #12]
		if(enshow==0&&t<(len-1))
 8000f92:	7bbb      	ldrb	r3, [r7, #14]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d121      	bne.n	8000fdc <lcd_ShowIntNum+0xac>
 8000f98:	7bfa      	ldrb	r2, [r7, #15]
 8000f9a:	787b      	ldrb	r3, [r7, #1]
 8000f9c:	3b01      	subs	r3, #1
 8000f9e:	429a      	cmp	r2, r3
 8000fa0:	da1c      	bge.n	8000fdc <lcd_ShowIntNum+0xac>
		{
			if(temp==0)
 8000fa2:	7b3b      	ldrb	r3, [r7, #12]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d117      	bne.n	8000fd8 <lcd_ShowIntNum+0xa8>
			{
				lcd_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 8000fa8:	7bfb      	ldrb	r3, [r7, #15]
 8000faa:	b29a      	uxth	r2, r3
 8000fac:	7b7b      	ldrb	r3, [r7, #13]
 8000fae:	b29b      	uxth	r3, r3
 8000fb0:	fb12 f303 	smulbb	r3, r2, r3
 8000fb4:	b29a      	uxth	r2, r3
 8000fb6:	88fb      	ldrh	r3, [r7, #6]
 8000fb8:	4413      	add	r3, r2
 8000fba:	b298      	uxth	r0, r3
 8000fbc:	8c3a      	ldrh	r2, [r7, #32]
 8000fbe:	88b9      	ldrh	r1, [r7, #4]
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	9302      	str	r3, [sp, #8]
 8000fc4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000fc8:	9301      	str	r3, [sp, #4]
 8000fca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000fcc:	9300      	str	r3, [sp, #0]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	2220      	movs	r2, #32
 8000fd2:	f7ff fec1 	bl	8000d58 <lcd_ShowChar>
				continue;
 8000fd6:	e01a      	b.n	800100e <lcd_ShowIntNum+0xde>
			}else enshow=1;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	73bb      	strb	r3, [r7, #14]

		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8000fdc:	7bfb      	ldrb	r3, [r7, #15]
 8000fde:	b29a      	uxth	r2, r3
 8000fe0:	7b7b      	ldrb	r3, [r7, #13]
 8000fe2:	b29b      	uxth	r3, r3
 8000fe4:	fb12 f303 	smulbb	r3, r2, r3
 8000fe8:	b29a      	uxth	r2, r3
 8000fea:	88fb      	ldrh	r3, [r7, #6]
 8000fec:	4413      	add	r3, r2
 8000fee:	b298      	uxth	r0, r3
 8000ff0:	7b3b      	ldrb	r3, [r7, #12]
 8000ff2:	3330      	adds	r3, #48	@ 0x30
 8000ff4:	b2da      	uxtb	r2, r3
 8000ff6:	8c3c      	ldrh	r4, [r7, #32]
 8000ff8:	88b9      	ldrh	r1, [r7, #4]
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	9302      	str	r3, [sp, #8]
 8000ffe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001002:	9301      	str	r3, [sp, #4]
 8001004:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001006:	9300      	str	r3, [sp, #0]
 8001008:	4623      	mov	r3, r4
 800100a:	f7ff fea5 	bl	8000d58 <lcd_ShowChar>
	for(t=0;t<len;t++)
 800100e:	7bfb      	ldrb	r3, [r7, #15]
 8001010:	3301      	adds	r3, #1
 8001012:	73fb      	strb	r3, [r7, #15]
 8001014:	7bfa      	ldrb	r2, [r7, #15]
 8001016:	787b      	ldrb	r3, [r7, #1]
 8001018:	429a      	cmp	r2, r3
 800101a:	d3a1      	bcc.n	8000f60 <lcd_ShowIntNum+0x30>
	}
}
 800101c:	bf00      	nop
 800101e:	bf00      	nop
 8001020:	3714      	adds	r7, #20
 8001022:	46bd      	mov	sp, r7
 8001024:	bd90      	pop	{r4, r7, pc}
 8001026:	bf00      	nop
 8001028:	cccccccd 	.word	0xcccccccd

0800102c <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8001036:	79fb      	ldrb	r3, [r7, #7]
 8001038:	091b      	lsrs	r3, r3, #4
 800103a:	b2db      	uxtb	r3, r3
 800103c:	f003 0303 	and.w	r3, r3, #3
 8001040:	b2db      	uxtb	r3, r3
 8001042:	2b00      	cmp	r3, #0
 8001044:	d007      	beq.n	8001056 <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8001046:	4b0a      	ldr	r3, [pc, #40]	@ (8001070 <lcd_SetDir+0x44>)
 8001048:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800104c:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 800104e:	4b08      	ldr	r3, [pc, #32]	@ (8001070 <lcd_SetDir+0x44>)
 8001050:	22f0      	movs	r2, #240	@ 0xf0
 8001052:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8001054:	e006      	b.n	8001064 <lcd_SetDir+0x38>
		lcddev.width=240;
 8001056:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <lcd_SetDir+0x44>)
 8001058:	22f0      	movs	r2, #240	@ 0xf0
 800105a:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 800105c:	4b04      	ldr	r3, [pc, #16]	@ (8001070 <lcd_SetDir+0x44>)
 800105e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001062:	805a      	strh	r2, [r3, #2]
}
 8001064:	bf00      	nop
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	20000110 	.word	0x20000110

08001074 <lcd_init>:


void lcd_init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001078:	2200      	movs	r2, #0
 800107a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800107e:	48aa      	ldr	r0, [pc, #680]	@ (8001328 <lcd_init+0x2b4>)
 8001080:	f002 f978 	bl	8003374 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001084:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001088:	f001 fea2 	bl	8002dd0 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 800108c:	2201      	movs	r2, #1
 800108e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001092:	48a5      	ldr	r0, [pc, #660]	@ (8001328 <lcd_init+0x2b4>)
 8001094:	f002 f96e 	bl	8003374 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001098:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800109c:	f001 fe98 	bl	8002dd0 <HAL_Delay>
	lcd_SetDir(L2R_U2D);
 80010a0:	2000      	movs	r0, #0
 80010a2:	f7ff ffc3 	bl	800102c <lcd_SetDir>
	LCD_WR_REG(0XD3);
 80010a6:	20d3      	movs	r0, #211	@ 0xd3
 80010a8:	f7ff fd86 	bl	8000bb8 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 80010ac:	f7ff fda4 	bl	8000bf8 <LCD_RD_DATA>
 80010b0:	4603      	mov	r3, r0
 80010b2:	461a      	mov	r2, r3
 80010b4:	4b9d      	ldr	r3, [pc, #628]	@ (800132c <lcd_init+0x2b8>)
 80010b6:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 80010b8:	f7ff fd9e 	bl	8000bf8 <LCD_RD_DATA>
 80010bc:	4603      	mov	r3, r0
 80010be:	461a      	mov	r2, r3
 80010c0:	4b9a      	ldr	r3, [pc, #616]	@ (800132c <lcd_init+0x2b8>)
 80010c2:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 80010c4:	f7ff fd98 	bl	8000bf8 <LCD_RD_DATA>
 80010c8:	4603      	mov	r3, r0
 80010ca:	461a      	mov	r2, r3
 80010cc:	4b97      	ldr	r3, [pc, #604]	@ (800132c <lcd_init+0x2b8>)
 80010ce:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 80010d0:	4b96      	ldr	r3, [pc, #600]	@ (800132c <lcd_init+0x2b8>)
 80010d2:	889b      	ldrh	r3, [r3, #4]
 80010d4:	021b      	lsls	r3, r3, #8
 80010d6:	b29a      	uxth	r2, r3
 80010d8:	4b94      	ldr	r3, [pc, #592]	@ (800132c <lcd_init+0x2b8>)
 80010da:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 80010dc:	f7ff fd8c 	bl	8000bf8 <LCD_RD_DATA>
 80010e0:	4603      	mov	r3, r0
 80010e2:	461a      	mov	r2, r3
 80010e4:	4b91      	ldr	r3, [pc, #580]	@ (800132c <lcd_init+0x2b8>)
 80010e6:	889b      	ldrh	r3, [r3, #4]
 80010e8:	4313      	orrs	r3, r2
 80010ea:	b29a      	uxth	r2, r3
 80010ec:	4b8f      	ldr	r3, [pc, #572]	@ (800132c <lcd_init+0x2b8>)
 80010ee:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 80010f0:	20cf      	movs	r0, #207	@ 0xcf
 80010f2:	f7ff fd61 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80010f6:	2000      	movs	r0, #0
 80010f8:	f7ff fd6e 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 80010fc:	20c1      	movs	r0, #193	@ 0xc1
 80010fe:	f7ff fd6b 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001102:	2030      	movs	r0, #48	@ 0x30
 8001104:	f7ff fd68 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001108:	20ed      	movs	r0, #237	@ 0xed
 800110a:	f7ff fd55 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 800110e:	2064      	movs	r0, #100	@ 0x64
 8001110:	f7ff fd62 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001114:	2003      	movs	r0, #3
 8001116:	f7ff fd5f 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 800111a:	2012      	movs	r0, #18
 800111c:	f7ff fd5c 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001120:	2081      	movs	r0, #129	@ 0x81
 8001122:	f7ff fd59 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001126:	20e8      	movs	r0, #232	@ 0xe8
 8001128:	f7ff fd46 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 800112c:	2085      	movs	r0, #133	@ 0x85
 800112e:	f7ff fd53 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001132:	2010      	movs	r0, #16
 8001134:	f7ff fd50 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001138:	207a      	movs	r0, #122	@ 0x7a
 800113a:	f7ff fd4d 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 800113e:	20cb      	movs	r0, #203	@ 0xcb
 8001140:	f7ff fd3a 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001144:	2039      	movs	r0, #57	@ 0x39
 8001146:	f7ff fd47 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 800114a:	202c      	movs	r0, #44	@ 0x2c
 800114c:	f7ff fd44 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001150:	2000      	movs	r0, #0
 8001152:	f7ff fd41 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001156:	2034      	movs	r0, #52	@ 0x34
 8001158:	f7ff fd3e 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 800115c:	2002      	movs	r0, #2
 800115e:	f7ff fd3b 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001162:	20f7      	movs	r0, #247	@ 0xf7
 8001164:	f7ff fd28 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001168:	2020      	movs	r0, #32
 800116a:	f7ff fd35 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 800116e:	20ea      	movs	r0, #234	@ 0xea
 8001170:	f7ff fd22 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001174:	2000      	movs	r0, #0
 8001176:	f7ff fd2f 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800117a:	2000      	movs	r0, #0
 800117c:	f7ff fd2c 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001180:	20c0      	movs	r0, #192	@ 0xc0
 8001182:	f7ff fd19 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001186:	201b      	movs	r0, #27
 8001188:	f7ff fd26 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 800118c:	20c1      	movs	r0, #193	@ 0xc1
 800118e:	f7ff fd13 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001192:	2001      	movs	r0, #1
 8001194:	f7ff fd20 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001198:	20c5      	movs	r0, #197	@ 0xc5
 800119a:	f7ff fd0d 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 800119e:	2030      	movs	r0, #48	@ 0x30
 80011a0:	f7ff fd1a 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 80011a4:	2030      	movs	r0, #48	@ 0x30
 80011a6:	f7ff fd17 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 80011aa:	20c7      	movs	r0, #199	@ 0xc7
 80011ac:	f7ff fd04 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 80011b0:	20b7      	movs	r0, #183	@ 0xb7
 80011b2:	f7ff fd11 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 80011b6:	2036      	movs	r0, #54	@ 0x36
 80011b8:	f7ff fcfe 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0x08|L2R_U2D);
 80011bc:	2008      	movs	r0, #8
 80011be:	f7ff fd0b 	bl	8000bd8 <LCD_WR_DATA>

//	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
	LCD_WR_REG(0x3A);
 80011c2:	203a      	movs	r0, #58	@ 0x3a
 80011c4:	f7ff fcf8 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 80011c8:	2055      	movs	r0, #85	@ 0x55
 80011ca:	f7ff fd05 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 80011ce:	20b1      	movs	r0, #177	@ 0xb1
 80011d0:	f7ff fcf2 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80011d4:	2000      	movs	r0, #0
 80011d6:	f7ff fcff 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 80011da:	201a      	movs	r0, #26
 80011dc:	f7ff fcfc 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 80011e0:	20b6      	movs	r0, #182	@ 0xb6
 80011e2:	f7ff fce9 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 80011e6:	200a      	movs	r0, #10
 80011e8:	f7ff fcf6 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 80011ec:	20a2      	movs	r0, #162	@ 0xa2
 80011ee:	f7ff fcf3 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 80011f2:	20f2      	movs	r0, #242	@ 0xf2
 80011f4:	f7ff fce0 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80011f8:	2000      	movs	r0, #0
 80011fa:	f7ff fced 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 80011fe:	2026      	movs	r0, #38	@ 0x26
 8001200:	f7ff fcda 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001204:	2001      	movs	r0, #1
 8001206:	f7ff fce7 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 800120a:	20e0      	movs	r0, #224	@ 0xe0
 800120c:	f7ff fcd4 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001210:	200f      	movs	r0, #15
 8001212:	f7ff fce1 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001216:	202a      	movs	r0, #42	@ 0x2a
 8001218:	f7ff fcde 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 800121c:	2028      	movs	r0, #40	@ 0x28
 800121e:	f7ff fcdb 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001222:	2008      	movs	r0, #8
 8001224:	f7ff fcd8 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001228:	200e      	movs	r0, #14
 800122a:	f7ff fcd5 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800122e:	2008      	movs	r0, #8
 8001230:	f7ff fcd2 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001234:	2054      	movs	r0, #84	@ 0x54
 8001236:	f7ff fccf 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 800123a:	20a9      	movs	r0, #169	@ 0xa9
 800123c:	f7ff fccc 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001240:	2043      	movs	r0, #67	@ 0x43
 8001242:	f7ff fcc9 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001246:	200a      	movs	r0, #10
 8001248:	f7ff fcc6 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800124c:	200f      	movs	r0, #15
 800124e:	f7ff fcc3 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001252:	2000      	movs	r0, #0
 8001254:	f7ff fcc0 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001258:	2000      	movs	r0, #0
 800125a:	f7ff fcbd 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800125e:	2000      	movs	r0, #0
 8001260:	f7ff fcba 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001264:	2000      	movs	r0, #0
 8001266:	f7ff fcb7 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 800126a:	20e1      	movs	r0, #225	@ 0xe1
 800126c:	f7ff fca4 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001270:	2000      	movs	r0, #0
 8001272:	f7ff fcb1 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001276:	2015      	movs	r0, #21
 8001278:	f7ff fcae 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 800127c:	2017      	movs	r0, #23
 800127e:	f7ff fcab 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001282:	2007      	movs	r0, #7
 8001284:	f7ff fca8 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001288:	2011      	movs	r0, #17
 800128a:	f7ff fca5 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 800128e:	2006      	movs	r0, #6
 8001290:	f7ff fca2 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001294:	202b      	movs	r0, #43	@ 0x2b
 8001296:	f7ff fc9f 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 800129a:	2056      	movs	r0, #86	@ 0x56
 800129c:	f7ff fc9c 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 80012a0:	203c      	movs	r0, #60	@ 0x3c
 80012a2:	f7ff fc99 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 80012a6:	2005      	movs	r0, #5
 80012a8:	f7ff fc96 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80012ac:	2010      	movs	r0, #16
 80012ae:	f7ff fc93 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80012b2:	200f      	movs	r0, #15
 80012b4:	f7ff fc90 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80012b8:	203f      	movs	r0, #63	@ 0x3f
 80012ba:	f7ff fc8d 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80012be:	203f      	movs	r0, #63	@ 0x3f
 80012c0:	f7ff fc8a 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80012c4:	200f      	movs	r0, #15
 80012c6:	f7ff fc87 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 80012ca:	202b      	movs	r0, #43	@ 0x2b
 80012cc:	f7ff fc74 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80012d0:	2000      	movs	r0, #0
 80012d2:	f7ff fc81 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80012d6:	2000      	movs	r0, #0
 80012d8:	f7ff fc7e 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 80012dc:	2001      	movs	r0, #1
 80012de:	f7ff fc7b 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 80012e2:	203f      	movs	r0, #63	@ 0x3f
 80012e4:	f7ff fc78 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 80012e8:	202a      	movs	r0, #42	@ 0x2a
 80012ea:	f7ff fc65 	bl	8000bb8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80012ee:	2000      	movs	r0, #0
 80012f0:	f7ff fc72 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80012f4:	2000      	movs	r0, #0
 80012f6:	f7ff fc6f 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80012fa:	2000      	movs	r0, #0
 80012fc:	f7ff fc6c 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001300:	20ef      	movs	r0, #239	@ 0xef
 8001302:	f7ff fc69 	bl	8000bd8 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8001306:	2011      	movs	r0, #17
 8001308:	f7ff fc56 	bl	8000bb8 <LCD_WR_REG>
	HAL_Delay(120);
 800130c:	2078      	movs	r0, #120	@ 0x78
 800130e:	f001 fd5f 	bl	8002dd0 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8001312:	2029      	movs	r0, #41	@ 0x29
 8001314:	f7ff fc50 	bl	8000bb8 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001318:	2201      	movs	r2, #1
 800131a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800131e:	4804      	ldr	r0, [pc, #16]	@ (8001330 <lcd_init+0x2bc>)
 8001320:	f002 f828 	bl	8003374 <HAL_GPIO_WritePin>
}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40020800 	.word	0x40020800
 800132c:	20000110 	.word	0x20000110
 8001330:	40020000 	.word	0x40020000

08001334 <_draw_circle_8>:

void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	60f8      	str	r0, [r7, #12]
 800133c:	60b9      	str	r1, [r7, #8]
 800133e:	607a      	str	r2, [r7, #4]
 8001340:	603b      	str	r3, [r7, #0]
	lcd_DrawPoint(xc + x, yc + y, c);
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	b29a      	uxth	r2, r3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	b29b      	uxth	r3, r3
 800134a:	4413      	add	r3, r2
 800134c:	b298      	uxth	r0, r3
 800134e:	68bb      	ldr	r3, [r7, #8]
 8001350:	b29a      	uxth	r2, r3
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	b29b      	uxth	r3, r3
 8001356:	4413      	add	r3, r2
 8001358:	b29b      	uxth	r3, r3
 800135a:	8b3a      	ldrh	r2, [r7, #24]
 800135c:	4619      	mov	r1, r3
 800135e:	f7ff fce3 	bl	8000d28 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc + y, c);
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	b29a      	uxth	r2, r3
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	b29b      	uxth	r3, r3
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	b298      	uxth	r0, r3
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	b29a      	uxth	r2, r3
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	b29b      	uxth	r3, r3
 8001376:	4413      	add	r3, r2
 8001378:	b29b      	uxth	r3, r3
 800137a:	8b3a      	ldrh	r2, [r7, #24]
 800137c:	4619      	mov	r1, r3
 800137e:	f7ff fcd3 	bl	8000d28 <lcd_DrawPoint>

	lcd_DrawPoint(xc + x, yc - y, c);
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	b29a      	uxth	r2, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	b29b      	uxth	r3, r3
 800138a:	4413      	add	r3, r2
 800138c:	b298      	uxth	r0, r3
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	b29a      	uxth	r2, r3
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	b29b      	uxth	r3, r3
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	b29b      	uxth	r3, r3
 800139a:	8b3a      	ldrh	r2, [r7, #24]
 800139c:	4619      	mov	r1, r3
 800139e:	f7ff fcc3 	bl	8000d28 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc - y, c);
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	b29a      	uxth	r2, r3
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	b298      	uxth	r0, r3
 80013ae:	68bb      	ldr	r3, [r7, #8]
 80013b0:	b29a      	uxth	r2, r3
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	b29b      	uxth	r3, r3
 80013b6:	1ad3      	subs	r3, r2, r3
 80013b8:	b29b      	uxth	r3, r3
 80013ba:	8b3a      	ldrh	r2, [r7, #24]
 80013bc:	4619      	mov	r1, r3
 80013be:	f7ff fcb3 	bl	8000d28 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc + x, c);
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	b29a      	uxth	r2, r3
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	b29b      	uxth	r3, r3
 80013ca:	4413      	add	r3, r2
 80013cc:	b298      	uxth	r0, r3
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	b29a      	uxth	r2, r3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	b29b      	uxth	r3, r3
 80013d6:	4413      	add	r3, r2
 80013d8:	b29b      	uxth	r3, r3
 80013da:	8b3a      	ldrh	r2, [r7, #24]
 80013dc:	4619      	mov	r1, r3
 80013de:	f7ff fca3 	bl	8000d28 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc + x, c);
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	b29a      	uxth	r2, r3
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	b29b      	uxth	r3, r3
 80013ea:	1ad3      	subs	r3, r2, r3
 80013ec:	b298      	uxth	r0, r3
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	b29a      	uxth	r2, r3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	b29b      	uxth	r3, r3
 80013f6:	4413      	add	r3, r2
 80013f8:	b29b      	uxth	r3, r3
 80013fa:	8b3a      	ldrh	r2, [r7, #24]
 80013fc:	4619      	mov	r1, r3
 80013fe:	f7ff fc93 	bl	8000d28 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc - x, c);
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	b29a      	uxth	r2, r3
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	b29b      	uxth	r3, r3
 800140a:	4413      	add	r3, r2
 800140c:	b298      	uxth	r0, r3
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	b29a      	uxth	r2, r3
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	b29b      	uxth	r3, r3
 8001416:	1ad3      	subs	r3, r2, r3
 8001418:	b29b      	uxth	r3, r3
 800141a:	8b3a      	ldrh	r2, [r7, #24]
 800141c:	4619      	mov	r1, r3
 800141e:	f7ff fc83 	bl	8000d28 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc - x, c);
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	b29a      	uxth	r2, r3
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	b29b      	uxth	r3, r3
 800142a:	1ad3      	subs	r3, r2, r3
 800142c:	b298      	uxth	r0, r3
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	b29a      	uxth	r2, r3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	b29b      	uxth	r3, r3
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	b29b      	uxth	r3, r3
 800143a:	8b3a      	ldrh	r2, [r7, #24]
 800143c:	4619      	mov	r1, r3
 800143e:	f7ff fc73 	bl	8000d28 <lcd_DrawPoint>
}
 8001442:	bf00      	nop
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}

0800144a <lcd_DrawCircle>:

void lcd_DrawCircle(int xc, int yc,uint16_t c,int r, int fill) //ve duong or hinh, c: color
{
 800144a:	b580      	push	{r7, lr}
 800144c:	b08a      	sub	sp, #40	@ 0x28
 800144e:	af02      	add	r7, sp, #8
 8001450:	60f8      	str	r0, [r7, #12]
 8001452:	60b9      	str	r1, [r7, #8]
 8001454:	603b      	str	r3, [r7, #0]
 8001456:	4613      	mov	r3, r2
 8001458:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 800145a:	2300      	movs	r3, #0
 800145c:	61fb      	str	r3, [r7, #28]
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	f1c3 0303 	rsb	r3, r3, #3
 800146a:	613b      	str	r3, [r7, #16]


	if (fill)
 800146c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800146e:	2b00      	cmp	r3, #0
 8001470:	d04f      	beq.n	8001512 <lcd_DrawCircle+0xc8>
	{
		while (x <= y) {
 8001472:	e029      	b.n	80014c8 <lcd_DrawCircle+0x7e>
			for (yi = x; yi <= y; yi++)
 8001474:	69fb      	ldr	r3, [r7, #28]
 8001476:	617b      	str	r3, [r7, #20]
 8001478:	e00a      	b.n	8001490 <lcd_DrawCircle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 800147a:	88fb      	ldrh	r3, [r7, #6]
 800147c:	9300      	str	r3, [sp, #0]
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	69fa      	ldr	r2, [r7, #28]
 8001482:	68b9      	ldr	r1, [r7, #8]
 8001484:	68f8      	ldr	r0, [r7, #12]
 8001486:	f7ff ff55 	bl	8001334 <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	3301      	adds	r3, #1
 800148e:	617b      	str	r3, [r7, #20]
 8001490:	697a      	ldr	r2, [r7, #20]
 8001492:	69bb      	ldr	r3, [r7, #24]
 8001494:	429a      	cmp	r2, r3
 8001496:	ddf0      	ble.n	800147a <lcd_DrawCircle+0x30>

			if (d < 0) {
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	2b00      	cmp	r3, #0
 800149c:	da06      	bge.n	80014ac <lcd_DrawCircle+0x62>
				d = d + 4 * x + 6;
 800149e:	69fb      	ldr	r3, [r7, #28]
 80014a0:	009a      	lsls	r2, r3, #2
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	4413      	add	r3, r2
 80014a6:	3306      	adds	r3, #6
 80014a8:	613b      	str	r3, [r7, #16]
 80014aa:	e00a      	b.n	80014c2 <lcd_DrawCircle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 80014ac:	69fa      	ldr	r2, [r7, #28]
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	009a      	lsls	r2, r3, #2
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	4413      	add	r3, r2
 80014b8:	330a      	adds	r3, #10
 80014ba:	613b      	str	r3, [r7, #16]
				y--;
 80014bc:	69bb      	ldr	r3, [r7, #24]
 80014be:	3b01      	subs	r3, #1
 80014c0:	61bb      	str	r3, [r7, #24]
			}
			x++;
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	3301      	adds	r3, #1
 80014c6:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 80014c8:	69fa      	ldr	r2, [r7, #28]
 80014ca:	69bb      	ldr	r3, [r7, #24]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	ddd1      	ble.n	8001474 <lcd_DrawCircle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 80014d0:	e023      	b.n	800151a <lcd_DrawCircle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 80014d2:	88fb      	ldrh	r3, [r7, #6]
 80014d4:	9300      	str	r3, [sp, #0]
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	69fa      	ldr	r2, [r7, #28]
 80014da:	68b9      	ldr	r1, [r7, #8]
 80014dc:	68f8      	ldr	r0, [r7, #12]
 80014de:	f7ff ff29 	bl	8001334 <_draw_circle_8>
			if (d < 0) {
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	da06      	bge.n	80014f6 <lcd_DrawCircle+0xac>
				d = d + 4 * x + 6;
 80014e8:	69fb      	ldr	r3, [r7, #28]
 80014ea:	009a      	lsls	r2, r3, #2
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	4413      	add	r3, r2
 80014f0:	3306      	adds	r3, #6
 80014f2:	613b      	str	r3, [r7, #16]
 80014f4:	e00a      	b.n	800150c <lcd_DrawCircle+0xc2>
				d = d + 4 * (x - y) + 10;
 80014f6:	69fa      	ldr	r2, [r7, #28]
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	009a      	lsls	r2, r3, #2
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	4413      	add	r3, r2
 8001502:	330a      	adds	r3, #10
 8001504:	613b      	str	r3, [r7, #16]
				y--;
 8001506:	69bb      	ldr	r3, [r7, #24]
 8001508:	3b01      	subs	r3, #1
 800150a:	61bb      	str	r3, [r7, #24]
			x++;
 800150c:	69fb      	ldr	r3, [r7, #28]
 800150e:	3301      	adds	r3, #1
 8001510:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8001512:	69fa      	ldr	r2, [r7, #28]
 8001514:	69bb      	ldr	r3, [r7, #24]
 8001516:	429a      	cmp	r2, r3
 8001518:	dddb      	ble.n	80014d2 <lcd_DrawCircle+0x88>
}
 800151a:	bf00      	nop
 800151c:	3720      	adds	r7, #32
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
	...

08001524 <lcd_ShowStr>:

void lcd_ShowStr(uint16_t x, uint16_t y,uint8_t *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8001524:	b590      	push	{r4, r7, lr}
 8001526:	b08b      	sub	sp, #44	@ 0x2c
 8001528:	af04      	add	r7, sp, #16
 800152a:	60ba      	str	r2, [r7, #8]
 800152c:	461a      	mov	r2, r3
 800152e:	4603      	mov	r3, r0
 8001530:	81fb      	strh	r3, [r7, #14]
 8001532:	460b      	mov	r3, r1
 8001534:	81bb      	strh	r3, [r7, #12]
 8001536:	4613      	mov	r3, r2
 8001538:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 800153a:	89fb      	ldrh	r3, [r7, #14]
 800153c:	82bb      	strh	r3, [r7, #20]
  uint8_t bHz=0;
 800153e:	2300      	movs	r3, #0
 8001540:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 8001542:	e048      	b.n	80015d6 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8001544:	7dfb      	ldrb	r3, [r7, #23]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d145      	bne.n	80015d6 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 800154a:	89fa      	ldrh	r2, [r7, #14]
 800154c:	4b26      	ldr	r3, [pc, #152]	@ (80015e8 <lcd_ShowStr+0xc4>)
 800154e:	881b      	ldrh	r3, [r3, #0]
 8001550:	4619      	mov	r1, r3
 8001552:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001556:	085b      	lsrs	r3, r3, #1
 8001558:	b2db      	uxtb	r3, r3
 800155a:	1acb      	subs	r3, r1, r3
 800155c:	429a      	cmp	r2, r3
 800155e:	dc3f      	bgt.n	80015e0 <lcd_ShowStr+0xbc>
 8001560:	89ba      	ldrh	r2, [r7, #12]
 8001562:	4b21      	ldr	r3, [pc, #132]	@ (80015e8 <lcd_ShowStr+0xc4>)
 8001564:	885b      	ldrh	r3, [r3, #2]
 8001566:	4619      	mov	r1, r3
 8001568:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800156c:	1acb      	subs	r3, r1, r3
 800156e:	429a      	cmp	r2, r3
 8001570:	dc36      	bgt.n	80015e0 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	2b80      	cmp	r3, #128	@ 0x80
 8001578:	d902      	bls.n	8001580 <lcd_ShowStr+0x5c>
 800157a:	2301      	movs	r3, #1
 800157c:	75fb      	strb	r3, [r7, #23]
 800157e:	e02a      	b.n	80015d6 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	2b0d      	cmp	r3, #13
 8001586:	d10b      	bne.n	80015a0 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8001588:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800158c:	b29a      	uxth	r2, r3
 800158e:	89bb      	ldrh	r3, [r7, #12]
 8001590:	4413      	add	r3, r2
 8001592:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8001594:	8abb      	ldrh	r3, [r7, #20]
 8001596:	81fb      	strh	r3, [r7, #14]
					str++;
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	3301      	adds	r3, #1
 800159c:	60bb      	str	r3, [r7, #8]
 800159e:	e017      	b.n	80015d0 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	781a      	ldrb	r2, [r3, #0]
 80015a4:	88fc      	ldrh	r4, [r7, #6]
 80015a6:	89b9      	ldrh	r1, [r7, #12]
 80015a8:	89f8      	ldrh	r0, [r7, #14]
 80015aa:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80015ae:	9302      	str	r3, [sp, #8]
 80015b0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80015b4:	9301      	str	r3, [sp, #4]
 80015b6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80015b8:	9300      	str	r3, [sp, #0]
 80015ba:	4623      	mov	r3, r4
 80015bc:	f7ff fbcc 	bl	8000d58 <lcd_ShowChar>
					x+=sizey/2;
 80015c0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80015c4:	085b      	lsrs	r3, r3, #1
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	461a      	mov	r2, r3
 80015ca:	89fb      	ldrh	r3, [r7, #14]
 80015cc:	4413      	add	r3, r2
 80015ce:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	3301      	adds	r3, #1
 80015d4:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d1b2      	bne.n	8001544 <lcd_ShowStr+0x20>
 80015de:	e000      	b.n	80015e2 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 80015e0:	bf00      	nop
			}
		}
	}
}
 80015e2:	371c      	adds	r7, #28
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd90      	pop	{r4, r7, pc}
 80015e8:	20000110 	.word	0x20000110

080015ec <led7_init>:
uint8_t arrayOfNum[10] = {0x03, 0x9f, 0x25, 0x0d, 0x99, 0x49, 0x41, 0x1f, 0x01, 0x09};// 9 numbers
uint16_t spi_buffer = 0xffff;

int led7_index = 0;

void led7_init(){
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80015f0:	2201      	movs	r2, #1
 80015f2:	2140      	movs	r1, #64	@ 0x40
 80015f4:	4802      	ldr	r0, [pc, #8]	@ (8001600 <led7_init+0x14>)
 80015f6:	f001 febd 	bl	8003374 <HAL_GPIO_WritePin>
}
 80015fa:	bf00      	nop
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40021800 	.word	0x40021800

08001604 <led7_Scan>:

void led7_Scan(){
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8001608:	4b3f      	ldr	r3, [pc, #252]	@ (8001708 <led7_Scan+0x104>)
 800160a:	881b      	ldrh	r3, [r3, #0]
 800160c:	b2db      	uxtb	r3, r3
 800160e:	b29a      	uxth	r2, r3
 8001610:	4b3d      	ldr	r3, [pc, #244]	@ (8001708 <led7_Scan+0x104>)
 8001612:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 8001614:	4b3d      	ldr	r3, [pc, #244]	@ (800170c <led7_Scan+0x108>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a3d      	ldr	r2, [pc, #244]	@ (8001710 <led7_Scan+0x10c>)
 800161a:	5cd3      	ldrb	r3, [r2, r3]
 800161c:	021b      	lsls	r3, r3, #8
 800161e:	b21a      	sxth	r2, r3
 8001620:	4b39      	ldr	r3, [pc, #228]	@ (8001708 <led7_Scan+0x104>)
 8001622:	881b      	ldrh	r3, [r3, #0]
 8001624:	b21b      	sxth	r3, r3
 8001626:	4313      	orrs	r3, r2
 8001628:	b21b      	sxth	r3, r3
 800162a:	b29a      	uxth	r2, r3
 800162c:	4b36      	ldr	r3, [pc, #216]	@ (8001708 <led7_Scan+0x104>)
 800162e:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 8001630:	4b36      	ldr	r3, [pc, #216]	@ (800170c <led7_Scan+0x108>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2b03      	cmp	r3, #3
 8001636:	d847      	bhi.n	80016c8 <led7_Scan+0xc4>
 8001638:	a201      	add	r2, pc, #4	@ (adr r2, 8001640 <led7_Scan+0x3c>)
 800163a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800163e:	bf00      	nop
 8001640:	08001651 	.word	0x08001651
 8001644:	0800166f 	.word	0x0800166f
 8001648:	0800168d 	.word	0x0800168d
 800164c:	080016ab 	.word	0x080016ab
	case 0:
		spi_buffer |= 0x00b0;
 8001650:	4b2d      	ldr	r3, [pc, #180]	@ (8001708 <led7_Scan+0x104>)
 8001652:	881b      	ldrh	r3, [r3, #0]
 8001654:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8001658:	b29a      	uxth	r2, r3
 800165a:	4b2b      	ldr	r3, [pc, #172]	@ (8001708 <led7_Scan+0x104>)
 800165c:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 800165e:	4b2a      	ldr	r3, [pc, #168]	@ (8001708 <led7_Scan+0x104>)
 8001660:	881b      	ldrh	r3, [r3, #0]
 8001662:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001666:	b29a      	uxth	r2, r3
 8001668:	4b27      	ldr	r3, [pc, #156]	@ (8001708 <led7_Scan+0x104>)
 800166a:	801a      	strh	r2, [r3, #0]
		break;
 800166c:	e02d      	b.n	80016ca <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 800166e:	4b26      	ldr	r3, [pc, #152]	@ (8001708 <led7_Scan+0x104>)
 8001670:	881b      	ldrh	r3, [r3, #0]
 8001672:	f043 03d0 	orr.w	r3, r3, #208	@ 0xd0
 8001676:	b29a      	uxth	r2, r3
 8001678:	4b23      	ldr	r3, [pc, #140]	@ (8001708 <led7_Scan+0x104>)
 800167a:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 800167c:	4b22      	ldr	r3, [pc, #136]	@ (8001708 <led7_Scan+0x104>)
 800167e:	881b      	ldrh	r3, [r3, #0]
 8001680:	f023 0320 	bic.w	r3, r3, #32
 8001684:	b29a      	uxth	r2, r3
 8001686:	4b20      	ldr	r3, [pc, #128]	@ (8001708 <led7_Scan+0x104>)
 8001688:	801a      	strh	r2, [r3, #0]
		break;
 800168a:	e01e      	b.n	80016ca <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 800168c:	4b1e      	ldr	r3, [pc, #120]	@ (8001708 <led7_Scan+0x104>)
 800168e:	881b      	ldrh	r3, [r3, #0]
 8001690:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8001694:	b29a      	uxth	r2, r3
 8001696:	4b1c      	ldr	r3, [pc, #112]	@ (8001708 <led7_Scan+0x104>)
 8001698:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 800169a:	4b1b      	ldr	r3, [pc, #108]	@ (8001708 <led7_Scan+0x104>)
 800169c:	881b      	ldrh	r3, [r3, #0]
 800169e:	f023 0310 	bic.w	r3, r3, #16
 80016a2:	b29a      	uxth	r2, r3
 80016a4:	4b18      	ldr	r3, [pc, #96]	@ (8001708 <led7_Scan+0x104>)
 80016a6:	801a      	strh	r2, [r3, #0]
		break;
 80016a8:	e00f      	b.n	80016ca <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 80016aa:	4b17      	ldr	r3, [pc, #92]	@ (8001708 <led7_Scan+0x104>)
 80016ac:	881b      	ldrh	r3, [r3, #0]
 80016ae:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80016b2:	b29a      	uxth	r2, r3
 80016b4:	4b14      	ldr	r3, [pc, #80]	@ (8001708 <led7_Scan+0x104>)
 80016b6:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 80016b8:	4b13      	ldr	r3, [pc, #76]	@ (8001708 <led7_Scan+0x104>)
 80016ba:	881b      	ldrh	r3, [r3, #0]
 80016bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80016c0:	b29a      	uxth	r2, r3
 80016c2:	4b11      	ldr	r3, [pc, #68]	@ (8001708 <led7_Scan+0x104>)
 80016c4:	801a      	strh	r2, [r3, #0]
		break;
 80016c6:	e000      	b.n	80016ca <led7_Scan+0xc6>
	default:
		break;
 80016c8:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 80016ca:	4b10      	ldr	r3, [pc, #64]	@ (800170c <led7_Scan+0x108>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	3301      	adds	r3, #1
 80016d0:	425a      	negs	r2, r3
 80016d2:	f003 0303 	and.w	r3, r3, #3
 80016d6:	f002 0203 	and.w	r2, r2, #3
 80016da:	bf58      	it	pl
 80016dc:	4253      	negpl	r3, r2
 80016de:	4a0b      	ldr	r2, [pc, #44]	@ (800170c <led7_Scan+0x108>)
 80016e0:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 80016e2:	2200      	movs	r2, #0
 80016e4:	2140      	movs	r1, #64	@ 0x40
 80016e6:	480b      	ldr	r0, [pc, #44]	@ (8001714 <led7_Scan+0x110>)
 80016e8:	f001 fe44 	bl	8003374 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 80016ec:	2301      	movs	r3, #1
 80016ee:	2202      	movs	r2, #2
 80016f0:	4905      	ldr	r1, [pc, #20]	@ (8001708 <led7_Scan+0x104>)
 80016f2:	4809      	ldr	r0, [pc, #36]	@ (8001718 <led7_Scan+0x114>)
 80016f4:	f003 fc53 	bl	8004f9e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80016f8:	2201      	movs	r2, #1
 80016fa:	2140      	movs	r1, #64	@ 0x40
 80016fc:	4805      	ldr	r0, [pc, #20]	@ (8001714 <led7_Scan+0x110>)
 80016fe:	f001 fe39 	bl	8003374 <HAL_GPIO_WritePin>
}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000004 	.word	0x20000004
 800170c:	20000118 	.word	0x20000118
 8001710:	20000000 	.word	0x20000000
 8001714:	40021800 	.word	0x40021800
 8001718:	20000138 	.word	0x20000138

0800171c <setAlartInit>:
uint16_t dateAlart = 0;
uint16_t monthAlart = 0;
uint16_t yearAlart = 0;

void setAlartInit()
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
	secondAlart = ds3231_sec-1;
 8001720:	4b14      	ldr	r3, [pc, #80]	@ (8001774 <setAlartInit+0x58>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	3b01      	subs	r3, #1
 8001726:	b29a      	uxth	r2, r3
 8001728:	4b13      	ldr	r3, [pc, #76]	@ (8001778 <setAlartInit+0x5c>)
 800172a:	801a      	strh	r2, [r3, #0]
	minuteAlart = ds3231_min;
 800172c:	4b13      	ldr	r3, [pc, #76]	@ (800177c <setAlartInit+0x60>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	461a      	mov	r2, r3
 8001732:	4b13      	ldr	r3, [pc, #76]	@ (8001780 <setAlartInit+0x64>)
 8001734:	801a      	strh	r2, [r3, #0]
	hourAlart = ds3231_hours;
 8001736:	4b13      	ldr	r3, [pc, #76]	@ (8001784 <setAlartInit+0x68>)
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	461a      	mov	r2, r3
 800173c:	4b12      	ldr	r3, [pc, #72]	@ (8001788 <setAlartInit+0x6c>)
 800173e:	801a      	strh	r2, [r3, #0]
	dayAlart = ds3231_day;
 8001740:	4b12      	ldr	r3, [pc, #72]	@ (800178c <setAlartInit+0x70>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	461a      	mov	r2, r3
 8001746:	4b12      	ldr	r3, [pc, #72]	@ (8001790 <setAlartInit+0x74>)
 8001748:	801a      	strh	r2, [r3, #0]
	dateAlart = ds3231_date;
 800174a:	4b12      	ldr	r3, [pc, #72]	@ (8001794 <setAlartInit+0x78>)
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	461a      	mov	r2, r3
 8001750:	4b11      	ldr	r3, [pc, #68]	@ (8001798 <setAlartInit+0x7c>)
 8001752:	801a      	strh	r2, [r3, #0]
	monthAlart = ds3231_month;
 8001754:	4b11      	ldr	r3, [pc, #68]	@ (800179c <setAlartInit+0x80>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	461a      	mov	r2, r3
 800175a:	4b11      	ldr	r3, [pc, #68]	@ (80017a0 <setAlartInit+0x84>)
 800175c:	801a      	strh	r2, [r3, #0]
	yearAlart = ds3231_year;
 800175e:	4b11      	ldr	r3, [pc, #68]	@ (80017a4 <setAlartInit+0x88>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	461a      	mov	r2, r3
 8001764:	4b10      	ldr	r3, [pc, #64]	@ (80017a8 <setAlartInit+0x8c>)
 8001766:	801a      	strh	r2, [r3, #0]
}
 8001768:	bf00      	nop
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	20000061 	.word	0x20000061
 8001778:	2000011c 	.word	0x2000011c
 800177c:	20000060 	.word	0x20000060
 8001780:	2000011e 	.word	0x2000011e
 8001784:	2000005f 	.word	0x2000005f
 8001788:	20000120 	.word	0x20000120
 800178c:	20000063 	.word	0x20000063
 8001790:	20000122 	.word	0x20000122
 8001794:	20000062 	.word	0x20000062
 8001798:	20000124 	.word	0x20000124
 800179c:	20000064 	.word	0x20000064
 80017a0:	20000126 	.word	0x20000126
 80017a4:	20000065 	.word	0x20000065
 80017a8:	20000128 	.word	0x20000128

080017ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017ae:	b085      	sub	sp, #20
 80017b0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017b2:	f001 fa9b 	bl	8002cec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017b6:	f000 fa03 	bl	8001bc0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017ba:	f7ff f88f 	bl	80008dc <MX_GPIO_Init>
  MX_TIM2_Init();
 80017be:	f001 f9bb 	bl	8002b38 <MX_TIM2_Init>
  MX_SPI1_Init();
 80017c2:	f001 f8c7 	bl	8002954 <MX_SPI1_Init>
  MX_FSMC_Init();
 80017c6:	f7fe ffb9 	bl	800073c <MX_FSMC_Init>
  MX_I2C1_Init();
 80017ca:	f7ff f97f 	bl	8000acc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 80017ce:	f000 fa61 	bl	8001c94 <system_init>
#define WATCH 	1		// chế độ xem giờ
#define SETTIME 2 		// chế độ chỉnh giờ
#define ALARM	3 		// che do hẹn giờ


 lcd_Clear(BLACK);
 80017d2:	2000      	movs	r0, #0
 80017d4:	f7ff fa6e 	bl	8000cb4 <lcd_Clear>

 setTimer2(200);
 80017d8:	20c8      	movs	r0, #200	@ 0xc8
 80017da:	f001 f837 	bl	800284c <setTimer2>
 ds3231_ReadTime();
 80017de:	f7fe ff49 	bl	8000674 <ds3231_ReadTime>
 setAlartInit();
 80017e2:	f7ff ff9b 	bl	800171c <setAlartInit>
 updateTime(ds3231_sec, ds3231_min, ds3231_hours, ds3231_day, ds3231_date, ds3231_month, ds3231_year);
 80017e6:	4b92      	ldr	r3, [pc, #584]	@ (8001a30 <main+0x284>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	4618      	mov	r0, r3
 80017ec:	4b91      	ldr	r3, [pc, #580]	@ (8001a34 <main+0x288>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	461c      	mov	r4, r3
 80017f2:	4b91      	ldr	r3, [pc, #580]	@ (8001a38 <main+0x28c>)
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	461d      	mov	r5, r3
 80017f8:	4b90      	ldr	r3, [pc, #576]	@ (8001a3c <main+0x290>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	461e      	mov	r6, r3
 80017fe:	4b90      	ldr	r3, [pc, #576]	@ (8001a40 <main+0x294>)
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	461a      	mov	r2, r3
 8001804:	4b8f      	ldr	r3, [pc, #572]	@ (8001a44 <main+0x298>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	4619      	mov	r1, r3
 800180a:	4b8f      	ldr	r3, [pc, #572]	@ (8001a48 <main+0x29c>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	9302      	str	r3, [sp, #8]
 8001810:	9101      	str	r1, [sp, #4]
 8001812:	9200      	str	r2, [sp, #0]
 8001814:	4633      	mov	r3, r6
 8001816:	462a      	mov	r2, r5
 8001818:	4621      	mov	r1, r4
 800181a:	f000 fa5d 	bl	8001cd8 <updateTime>
  while (1)
  {
	  if(flag_timer2 == 1){
 800181e:	4b8b      	ldr	r3, [pc, #556]	@ (8001a4c <main+0x2a0>)
 8001820:	881b      	ldrh	r3, [r3, #0]
 8001822:	2b01      	cmp	r3, #1
 8001824:	d104      	bne.n	8001830 <main+0x84>
		  button_Scan();
 8001826:	f7fe fe53 	bl	80004d0 <button_Scan>
		  flag_timer2 = 0;
 800182a:	4b88      	ldr	r3, [pc, #544]	@ (8001a4c <main+0x2a0>)
 800182c:	2200      	movs	r2, #0
 800182e:	801a      	strh	r2, [r3, #0]
	  }

	  if(modeStatus == 1){
 8001830:	4b87      	ldr	r3, [pc, #540]	@ (8001a50 <main+0x2a4>)
 8001832:	881b      	ldrh	r3, [r3, #0]
 8001834:	2b01      	cmp	r3, #1
 8001836:	d11c      	bne.n	8001872 <main+0xc6>
		  if(button_count[11] == 1){
 8001838:	4b86      	ldr	r3, [pc, #536]	@ (8001a54 <main+0x2a8>)
 800183a:	8adb      	ldrh	r3, [r3, #22]
 800183c:	2b01      	cmp	r3, #1
 800183e:	d10e      	bne.n	800185e <main+0xb2>
			  button_count[11] = 0;
 8001840:	4b84      	ldr	r3, [pc, #528]	@ (8001a54 <main+0x2a8>)
 8001842:	2200      	movs	r2, #0
 8001844:	82da      	strh	r2, [r3, #22]
			  modeStatus = 2;
 8001846:	4b82      	ldr	r3, [pc, #520]	@ (8001a50 <main+0x2a4>)
 8001848:	2202      	movs	r2, #2
 800184a:	801a      	strh	r2, [r3, #0]
			  displayTime(modeStatus);
 800184c:	4b80      	ldr	r3, [pc, #512]	@ (8001a50 <main+0x2a4>)
 800184e:	881b      	ldrh	r3, [r3, #0]
 8001850:	4618      	mov	r0, r3
 8001852:	f000 fa7f 	bl	8001d54 <displayTime>
			  setFlagModifyTimer(500);
 8001856:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800185a:	f001 f827 	bl	80028ac <setFlagModifyTimer>
//			  ds3231_Write(ADDRESS_MONTH, 3);
		  }
		  ds3231_ReadTime();
 800185e:	f7fe ff09 	bl	8000674 <ds3231_ReadTime>
		  displayTime(modeStatus);
 8001862:	4b7b      	ldr	r3, [pc, #492]	@ (8001a50 <main+0x2a4>)
 8001864:	881b      	ldrh	r3, [r3, #0]
 8001866:	4618      	mov	r0, r3
 8001868:	f000 fa74 	bl	8001d54 <displayTime>
		  checkAlart();
 800186c:	f000 ff6c 	bl	8002748 <checkAlart>
 8001870:	e7d5      	b.n	800181e <main+0x72>
	  }else if(modeStatus == 2){
 8001872:	4b77      	ldr	r3, [pc, #476]	@ (8001a50 <main+0x2a4>)
 8001874:	881b      	ldrh	r3, [r3, #0]
 8001876:	2b02      	cmp	r3, #2
 8001878:	f040 817a 	bne.w	8001b70 <main+0x3c4>
		  if(button_count[11] == 1){
 800187c:	4b75      	ldr	r3, [pc, #468]	@ (8001a54 <main+0x2a8>)
 800187e:	8adb      	ldrh	r3, [r3, #22]
 8001880:	2b01      	cmp	r3, #1
 8001882:	d10d      	bne.n	80018a0 <main+0xf4>
			  button_count[11] = 0;
 8001884:	4b73      	ldr	r3, [pc, #460]	@ (8001a54 <main+0x2a8>)
 8001886:	2200      	movs	r2, #0
 8001888:	82da      	strh	r2, [r3, #22]
			  modeStatus = 3;
 800188a:	4b71      	ldr	r3, [pc, #452]	@ (8001a50 <main+0x2a4>)
 800188c:	2203      	movs	r2, #3
 800188e:	801a      	strh	r2, [r3, #0]
			  displayTime(modeStatus);
 8001890:	4b6f      	ldr	r3, [pc, #444]	@ (8001a50 <main+0x2a4>)
 8001892:	881b      	ldrh	r3, [r3, #0]
 8001894:	4618      	mov	r0, r3
 8001896:	f000 fa5d 	bl	8001d54 <displayTime>
			  modifyStatus = 0;
 800189a:	4b6f      	ldr	r3, [pc, #444]	@ (8001a58 <main+0x2ac>)
 800189c:	2200      	movs	r2, #0
 800189e:	801a      	strh	r2, [r3, #0]
		  }
		  if(button_count[12] == 1){
 80018a0:	4b6c      	ldr	r3, [pc, #432]	@ (8001a54 <main+0x2a8>)
 80018a2:	8b1b      	ldrh	r3, [r3, #24]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d10f      	bne.n	80018c8 <main+0x11c>
			  button_count[12] = 0;
 80018a8:	4b6a      	ldr	r3, [pc, #424]	@ (8001a54 <main+0x2a8>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	831a      	strh	r2, [r3, #24]
			  modifyStatus+=1;
 80018ae:	4b6a      	ldr	r3, [pc, #424]	@ (8001a58 <main+0x2ac>)
 80018b0:	881b      	ldrh	r3, [r3, #0]
 80018b2:	3301      	adds	r3, #1
 80018b4:	b29a      	uxth	r2, r3
 80018b6:	4b68      	ldr	r3, [pc, #416]	@ (8001a58 <main+0x2ac>)
 80018b8:	801a      	strh	r2, [r3, #0]
			  if(modifyStatus > 6){
 80018ba:	4b67      	ldr	r3, [pc, #412]	@ (8001a58 <main+0x2ac>)
 80018bc:	881b      	ldrh	r3, [r3, #0]
 80018be:	2b06      	cmp	r3, #6
 80018c0:	d902      	bls.n	80018c8 <main+0x11c>
				  modifyStatus = 0;
 80018c2:	4b65      	ldr	r3, [pc, #404]	@ (8001a58 <main+0x2ac>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	801a      	strh	r2, [r3, #0]
			  }
		  }
		  if(modifyStatus == 0){
 80018c8:	4b63      	ldr	r3, [pc, #396]	@ (8001a58 <main+0x2ac>)
 80018ca:	881b      	ldrh	r3, [r3, #0]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d127      	bne.n	8001920 <main+0x174>
			  if(isFlagModify() == 1){
 80018d0:	f000 ffd8 	bl	8002884 <isFlagModify>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d112      	bne.n	8001900 <main+0x154>
				  toggle = 1 - toggle;
 80018da:	4b60      	ldr	r3, [pc, #384]	@ (8001a5c <main+0x2b0>)
 80018dc:	881b      	ldrh	r3, [r3, #0]
 80018de:	f1c3 0301 	rsb	r3, r3, #1
 80018e2:	b29a      	uxth	r2, r3
 80018e4:	4b5d      	ldr	r3, [pc, #372]	@ (8001a5c <main+0x2b0>)
 80018e6:	801a      	strh	r2, [r3, #0]
				  if(toggle){
 80018e8:	4b5c      	ldr	r3, [pc, #368]	@ (8001a5c <main+0x2b0>)
 80018ea:	881b      	ldrh	r3, [r3, #0]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d005      	beq.n	80018fc <main+0x150>
					  displayTime(modeStatus);
 80018f0:	4b57      	ldr	r3, [pc, #348]	@ (8001a50 <main+0x2a4>)
 80018f2:	881b      	ldrh	r3, [r3, #0]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f000 fa2d 	bl	8001d54 <displayTime>
 80018fa:	e001      	b.n	8001900 <main+0x154>
				  }else{
					  offSecond();
 80018fc:	f000 fc2c 	bl	8002158 <offSecond>
				  }
			  }
			  if(button_count[3] == 1)
 8001900:	4b54      	ldr	r3, [pc, #336]	@ (8001a54 <main+0x2a8>)
 8001902:	88db      	ldrh	r3, [r3, #6]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d18a      	bne.n	800181e <main+0x72>
			  {
				  button_count[3] = 0;
 8001908:	4b52      	ldr	r3, [pc, #328]	@ (8001a54 <main+0x2a8>)
 800190a:	2200      	movs	r2, #0
 800190c:	80da      	strh	r2, [r3, #6]
				  ds3231_sec++;
 800190e:	4b48      	ldr	r3, [pc, #288]	@ (8001a30 <main+0x284>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	3301      	adds	r3, #1
 8001914:	b2da      	uxtb	r2, r3
 8001916:	4b46      	ldr	r3, [pc, #280]	@ (8001a30 <main+0x284>)
 8001918:	701a      	strb	r2, [r3, #0]
				  checkTime();
 800191a:	f000 fcb7 	bl	800228c <checkTime>
 800191e:	e77e      	b.n	800181e <main+0x72>
			  }
		  }else if(modifyStatus == 1){
 8001920:	4b4d      	ldr	r3, [pc, #308]	@ (8001a58 <main+0x2ac>)
 8001922:	881b      	ldrh	r3, [r3, #0]
 8001924:	2b01      	cmp	r3, #1
 8001926:	d128      	bne.n	800197a <main+0x1ce>
			  if(isFlagModify() == 1){
 8001928:	f000 ffac 	bl	8002884 <isFlagModify>
 800192c:	4603      	mov	r3, r0
 800192e:	2b01      	cmp	r3, #1
 8001930:	d112      	bne.n	8001958 <main+0x1ac>
				  toggle = 1 - toggle;
 8001932:	4b4a      	ldr	r3, [pc, #296]	@ (8001a5c <main+0x2b0>)
 8001934:	881b      	ldrh	r3, [r3, #0]
 8001936:	f1c3 0301 	rsb	r3, r3, #1
 800193a:	b29a      	uxth	r2, r3
 800193c:	4b47      	ldr	r3, [pc, #284]	@ (8001a5c <main+0x2b0>)
 800193e:	801a      	strh	r2, [r3, #0]
				  if(toggle){
 8001940:	4b46      	ldr	r3, [pc, #280]	@ (8001a5c <main+0x2b0>)
 8001942:	881b      	ldrh	r3, [r3, #0]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d005      	beq.n	8001954 <main+0x1a8>
					  displayTime(modeStatus);
 8001948:	4b41      	ldr	r3, [pc, #260]	@ (8001a50 <main+0x2a4>)
 800194a:	881b      	ldrh	r3, [r3, #0]
 800194c:	4618      	mov	r0, r3
 800194e:	f000 fa01 	bl	8001d54 <displayTime>
 8001952:	e001      	b.n	8001958 <main+0x1ac>
				  }else{
					  offMinute();
 8001954:	f000 fc16 	bl	8002184 <offMinute>
				  }
			  }
			  if(button_count[3] == 1)
 8001958:	4b3e      	ldr	r3, [pc, #248]	@ (8001a54 <main+0x2a8>)
 800195a:	88db      	ldrh	r3, [r3, #6]
 800195c:	2b01      	cmp	r3, #1
 800195e:	f47f af5e 	bne.w	800181e <main+0x72>
			  {
				  button_count[3] = 0;
 8001962:	4b3c      	ldr	r3, [pc, #240]	@ (8001a54 <main+0x2a8>)
 8001964:	2200      	movs	r2, #0
 8001966:	80da      	strh	r2, [r3, #6]
				  ds3231_min++;
 8001968:	4b32      	ldr	r3, [pc, #200]	@ (8001a34 <main+0x288>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	3301      	adds	r3, #1
 800196e:	b2da      	uxtb	r2, r3
 8001970:	4b30      	ldr	r3, [pc, #192]	@ (8001a34 <main+0x288>)
 8001972:	701a      	strb	r2, [r3, #0]
				  checkTime();
 8001974:	f000 fc8a 	bl	800228c <checkTime>
 8001978:	e751      	b.n	800181e <main+0x72>
			  }
		  }else if(modifyStatus == 2){
 800197a:	4b37      	ldr	r3, [pc, #220]	@ (8001a58 <main+0x2ac>)
 800197c:	881b      	ldrh	r3, [r3, #0]
 800197e:	2b02      	cmp	r3, #2
 8001980:	d128      	bne.n	80019d4 <main+0x228>
			  if(isFlagModify() == 1){
 8001982:	f000 ff7f 	bl	8002884 <isFlagModify>
 8001986:	4603      	mov	r3, r0
 8001988:	2b01      	cmp	r3, #1
 800198a:	d112      	bne.n	80019b2 <main+0x206>
				  toggle = 1 - toggle;
 800198c:	4b33      	ldr	r3, [pc, #204]	@ (8001a5c <main+0x2b0>)
 800198e:	881b      	ldrh	r3, [r3, #0]
 8001990:	f1c3 0301 	rsb	r3, r3, #1
 8001994:	b29a      	uxth	r2, r3
 8001996:	4b31      	ldr	r3, [pc, #196]	@ (8001a5c <main+0x2b0>)
 8001998:	801a      	strh	r2, [r3, #0]
				  if(toggle){
 800199a:	4b30      	ldr	r3, [pc, #192]	@ (8001a5c <main+0x2b0>)
 800199c:	881b      	ldrh	r3, [r3, #0]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d005      	beq.n	80019ae <main+0x202>
					  displayTime(modeStatus);
 80019a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001a50 <main+0x2a4>)
 80019a4:	881b      	ldrh	r3, [r3, #0]
 80019a6:	4618      	mov	r0, r3
 80019a8:	f000 f9d4 	bl	8001d54 <displayTime>
 80019ac:	e001      	b.n	80019b2 <main+0x206>
				  }else{
					  offHour();
 80019ae:	f000 fbff 	bl	80021b0 <offHour>
				  }
			  }
			  if(button_count[3] == 1)
 80019b2:	4b28      	ldr	r3, [pc, #160]	@ (8001a54 <main+0x2a8>)
 80019b4:	88db      	ldrh	r3, [r3, #6]
 80019b6:	2b01      	cmp	r3, #1
 80019b8:	f47f af31 	bne.w	800181e <main+0x72>
			  {
				  button_count[3] = 0;
 80019bc:	4b25      	ldr	r3, [pc, #148]	@ (8001a54 <main+0x2a8>)
 80019be:	2200      	movs	r2, #0
 80019c0:	80da      	strh	r2, [r3, #6]
				  ds3231_hours++;
 80019c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001a38 <main+0x28c>)
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	3301      	adds	r3, #1
 80019c8:	b2da      	uxtb	r2, r3
 80019ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001a38 <main+0x28c>)
 80019cc:	701a      	strb	r2, [r3, #0]
				  checkTime();
 80019ce:	f000 fc5d 	bl	800228c <checkTime>
 80019d2:	e724      	b.n	800181e <main+0x72>
			  }
		  }else if(modifyStatus == 3){
 80019d4:	4b20      	ldr	r3, [pc, #128]	@ (8001a58 <main+0x2ac>)
 80019d6:	881b      	ldrh	r3, [r3, #0]
 80019d8:	2b03      	cmp	r3, #3
 80019da:	d141      	bne.n	8001a60 <main+0x2b4>
			  if(isFlagModify() == 1){
 80019dc:	f000 ff52 	bl	8002884 <isFlagModify>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d112      	bne.n	8001a0c <main+0x260>
				  toggle = 1 - toggle;
 80019e6:	4b1d      	ldr	r3, [pc, #116]	@ (8001a5c <main+0x2b0>)
 80019e8:	881b      	ldrh	r3, [r3, #0]
 80019ea:	f1c3 0301 	rsb	r3, r3, #1
 80019ee:	b29a      	uxth	r2, r3
 80019f0:	4b1a      	ldr	r3, [pc, #104]	@ (8001a5c <main+0x2b0>)
 80019f2:	801a      	strh	r2, [r3, #0]
				  if(toggle){
 80019f4:	4b19      	ldr	r3, [pc, #100]	@ (8001a5c <main+0x2b0>)
 80019f6:	881b      	ldrh	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d005      	beq.n	8001a08 <main+0x25c>
					  displayTime(modeStatus);
 80019fc:	4b14      	ldr	r3, [pc, #80]	@ (8001a50 <main+0x2a4>)
 80019fe:	881b      	ldrh	r3, [r3, #0]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f000 f9a7 	bl	8001d54 <displayTime>
 8001a06:	e001      	b.n	8001a0c <main+0x260>
				  }else{
					  offArticle();
 8001a08:	f000 fbe8 	bl	80021dc <offArticle>
				  }
			  }
			  if(button_count[3] == 1)
 8001a0c:	4b11      	ldr	r3, [pc, #68]	@ (8001a54 <main+0x2a8>)
 8001a0e:	88db      	ldrh	r3, [r3, #6]
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	f47f af04 	bne.w	800181e <main+0x72>
			  {
				  button_count[3] = 0;
 8001a16:	4b0f      	ldr	r3, [pc, #60]	@ (8001a54 <main+0x2a8>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	80da      	strh	r2, [r3, #6]
				  ds3231_day++;
 8001a1c:	4b07      	ldr	r3, [pc, #28]	@ (8001a3c <main+0x290>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	3301      	adds	r3, #1
 8001a22:	b2da      	uxtb	r2, r3
 8001a24:	4b05      	ldr	r3, [pc, #20]	@ (8001a3c <main+0x290>)
 8001a26:	701a      	strb	r2, [r3, #0]
				  checkTime();
 8001a28:	f000 fc30 	bl	800228c <checkTime>
 8001a2c:	e6f7      	b.n	800181e <main+0x72>
 8001a2e:	bf00      	nop
 8001a30:	20000061 	.word	0x20000061
 8001a34:	20000060 	.word	0x20000060
 8001a38:	2000005f 	.word	0x2000005f
 8001a3c:	20000063 	.word	0x20000063
 8001a40:	20000062 	.word	0x20000062
 8001a44:	20000064 	.word	0x20000064
 8001a48:	20000065 	.word	0x20000065
 8001a4c:	2000012c 	.word	0x2000012c
 8001a50:	20000006 	.word	0x20000006
 8001a54:	20000034 	.word	0x20000034
 8001a58:	2000012a 	.word	0x2000012a
 8001a5c:	20000008 	.word	0x20000008
			  }
		  }else if(modifyStatus == 4){
 8001a60:	4b50      	ldr	r3, [pc, #320]	@ (8001ba4 <main+0x3f8>)
 8001a62:	881b      	ldrh	r3, [r3, #0]
 8001a64:	2b04      	cmp	r3, #4
 8001a66:	d128      	bne.n	8001aba <main+0x30e>
			  if(isFlagModify() == 1){
 8001a68:	f000 ff0c 	bl	8002884 <isFlagModify>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	d112      	bne.n	8001a98 <main+0x2ec>
				  toggle = 1 - toggle;
 8001a72:	4b4d      	ldr	r3, [pc, #308]	@ (8001ba8 <main+0x3fc>)
 8001a74:	881b      	ldrh	r3, [r3, #0]
 8001a76:	f1c3 0301 	rsb	r3, r3, #1
 8001a7a:	b29a      	uxth	r2, r3
 8001a7c:	4b4a      	ldr	r3, [pc, #296]	@ (8001ba8 <main+0x3fc>)
 8001a7e:	801a      	strh	r2, [r3, #0]
				  if(toggle){
 8001a80:	4b49      	ldr	r3, [pc, #292]	@ (8001ba8 <main+0x3fc>)
 8001a82:	881b      	ldrh	r3, [r3, #0]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d005      	beq.n	8001a94 <main+0x2e8>
					  displayTime(modeStatus);
 8001a88:	4b48      	ldr	r3, [pc, #288]	@ (8001bac <main+0x400>)
 8001a8a:	881b      	ldrh	r3, [r3, #0]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f000 f961 	bl	8001d54 <displayTime>
 8001a92:	e001      	b.n	8001a98 <main+0x2ec>
				  }else{
					  offDay();
 8001a94:	f000 fbb8 	bl	8002208 <offDay>
				  }
			  }
			  if(button_count[3] == 1)
 8001a98:	4b45      	ldr	r3, [pc, #276]	@ (8001bb0 <main+0x404>)
 8001a9a:	88db      	ldrh	r3, [r3, #6]
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	f47f aebe 	bne.w	800181e <main+0x72>
			  {
				  button_count[3] = 0;
 8001aa2:	4b43      	ldr	r3, [pc, #268]	@ (8001bb0 <main+0x404>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	80da      	strh	r2, [r3, #6]
				  ds3231_date++;
 8001aa8:	4b42      	ldr	r3, [pc, #264]	@ (8001bb4 <main+0x408>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	3301      	adds	r3, #1
 8001aae:	b2da      	uxtb	r2, r3
 8001ab0:	4b40      	ldr	r3, [pc, #256]	@ (8001bb4 <main+0x408>)
 8001ab2:	701a      	strb	r2, [r3, #0]
				  checkTime();
 8001ab4:	f000 fbea 	bl	800228c <checkTime>
 8001ab8:	e6b1      	b.n	800181e <main+0x72>
			  }
		  }else if(modifyStatus == 5){
 8001aba:	4b3a      	ldr	r3, [pc, #232]	@ (8001ba4 <main+0x3f8>)
 8001abc:	881b      	ldrh	r3, [r3, #0]
 8001abe:	2b05      	cmp	r3, #5
 8001ac0:	d128      	bne.n	8001b14 <main+0x368>
			  if(isFlagModify() == 1){
 8001ac2:	f000 fedf 	bl	8002884 <isFlagModify>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d112      	bne.n	8001af2 <main+0x346>
				  toggle = 1 - toggle;
 8001acc:	4b36      	ldr	r3, [pc, #216]	@ (8001ba8 <main+0x3fc>)
 8001ace:	881b      	ldrh	r3, [r3, #0]
 8001ad0:	f1c3 0301 	rsb	r3, r3, #1
 8001ad4:	b29a      	uxth	r2, r3
 8001ad6:	4b34      	ldr	r3, [pc, #208]	@ (8001ba8 <main+0x3fc>)
 8001ad8:	801a      	strh	r2, [r3, #0]
				  if(toggle){
 8001ada:	4b33      	ldr	r3, [pc, #204]	@ (8001ba8 <main+0x3fc>)
 8001adc:	881b      	ldrh	r3, [r3, #0]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d005      	beq.n	8001aee <main+0x342>
					  displayTime(modeStatus);
 8001ae2:	4b32      	ldr	r3, [pc, #200]	@ (8001bac <main+0x400>)
 8001ae4:	881b      	ldrh	r3, [r3, #0]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f000 f934 	bl	8001d54 <displayTime>
 8001aec:	e001      	b.n	8001af2 <main+0x346>
				  }else{
					  offMonth();
 8001aee:	f000 fba1 	bl	8002234 <offMonth>
				  }
			  }
			  if(button_count[3] == 1)
 8001af2:	4b2f      	ldr	r3, [pc, #188]	@ (8001bb0 <main+0x404>)
 8001af4:	88db      	ldrh	r3, [r3, #6]
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	f47f ae91 	bne.w	800181e <main+0x72>
			  {
				  button_count[3] = 0;
 8001afc:	4b2c      	ldr	r3, [pc, #176]	@ (8001bb0 <main+0x404>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	80da      	strh	r2, [r3, #6]
				  ds3231_month++;
 8001b02:	4b2d      	ldr	r3, [pc, #180]	@ (8001bb8 <main+0x40c>)
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	3301      	adds	r3, #1
 8001b08:	b2da      	uxtb	r2, r3
 8001b0a:	4b2b      	ldr	r3, [pc, #172]	@ (8001bb8 <main+0x40c>)
 8001b0c:	701a      	strb	r2, [r3, #0]
				  checkTime();
 8001b0e:	f000 fbbd 	bl	800228c <checkTime>
 8001b12:	e684      	b.n	800181e <main+0x72>
			  }
		  }else if(modifyStatus == 6){
 8001b14:	4b23      	ldr	r3, [pc, #140]	@ (8001ba4 <main+0x3f8>)
 8001b16:	881b      	ldrh	r3, [r3, #0]
 8001b18:	2b06      	cmp	r3, #6
 8001b1a:	f47f ae80 	bne.w	800181e <main+0x72>
			  if(isFlagModify() == 1){
 8001b1e:	f000 feb1 	bl	8002884 <isFlagModify>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d112      	bne.n	8001b4e <main+0x3a2>
				  toggle = 1 - toggle;
 8001b28:	4b1f      	ldr	r3, [pc, #124]	@ (8001ba8 <main+0x3fc>)
 8001b2a:	881b      	ldrh	r3, [r3, #0]
 8001b2c:	f1c3 0301 	rsb	r3, r3, #1
 8001b30:	b29a      	uxth	r2, r3
 8001b32:	4b1d      	ldr	r3, [pc, #116]	@ (8001ba8 <main+0x3fc>)
 8001b34:	801a      	strh	r2, [r3, #0]
				  if(toggle){
 8001b36:	4b1c      	ldr	r3, [pc, #112]	@ (8001ba8 <main+0x3fc>)
 8001b38:	881b      	ldrh	r3, [r3, #0]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d005      	beq.n	8001b4a <main+0x39e>
					  displayTime(modeStatus);
 8001b3e:	4b1b      	ldr	r3, [pc, #108]	@ (8001bac <main+0x400>)
 8001b40:	881b      	ldrh	r3, [r3, #0]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f000 f906 	bl	8001d54 <displayTime>
 8001b48:	e001      	b.n	8001b4e <main+0x3a2>
				  }else{
					  offYear();
 8001b4a:	f000 fb89 	bl	8002260 <offYear>
				  }
			  }
			  if(button_count[3] == 1)
 8001b4e:	4b18      	ldr	r3, [pc, #96]	@ (8001bb0 <main+0x404>)
 8001b50:	88db      	ldrh	r3, [r3, #6]
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	f47f ae63 	bne.w	800181e <main+0x72>
			  {
				  button_count[3] = 0;
 8001b58:	4b15      	ldr	r3, [pc, #84]	@ (8001bb0 <main+0x404>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	80da      	strh	r2, [r3, #6]
				  ds3231_year++;
 8001b5e:	4b17      	ldr	r3, [pc, #92]	@ (8001bbc <main+0x410>)
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	3301      	adds	r3, #1
 8001b64:	b2da      	uxtb	r2, r3
 8001b66:	4b15      	ldr	r3, [pc, #84]	@ (8001bbc <main+0x410>)
 8001b68:	701a      	strb	r2, [r3, #0]
				  checkTime();
 8001b6a:	f000 fb8f 	bl	800228c <checkTime>
 8001b6e:	e656      	b.n	800181e <main+0x72>
			  }
		  }
	// MODE 3 -----------------------------------------
	  }else if(modeStatus == 3){
 8001b70:	4b0e      	ldr	r3, [pc, #56]	@ (8001bac <main+0x400>)
 8001b72:	881b      	ldrh	r3, [r3, #0]
 8001b74:	2b03      	cmp	r3, #3
 8001b76:	f47f ae52 	bne.w	800181e <main+0x72>

		  if(button_count[11] == 1){
 8001b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8001bb0 <main+0x404>)
 8001b7c:	8adb      	ldrh	r3, [r3, #22]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d10d      	bne.n	8001b9e <main+0x3f2>
			  button_count[11] = 0;
 8001b82:	4b0b      	ldr	r3, [pc, #44]	@ (8001bb0 <main+0x404>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	82da      	strh	r2, [r3, #22]
			  modeStatus = 1;
 8001b88:	4b08      	ldr	r3, [pc, #32]	@ (8001bac <main+0x400>)
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	801a      	strh	r2, [r3, #0]
			  lcd_Clear(BLACK);
 8001b8e:	2000      	movs	r0, #0
 8001b90:	f7ff f890 	bl	8000cb4 <lcd_Clear>
			  displayAlartTime(modeStatus);
 8001b94:	4b05      	ldr	r3, [pc, #20]	@ (8001bac <main+0x400>)
 8001b96:	881b      	ldrh	r3, [r3, #0]
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f000 f9df 	bl	8001f5c <displayAlartTime>
		  }
		  setupAlart();
 8001b9e:	f000 fc65 	bl	800246c <setupAlart>
	  if(flag_timer2 == 1){
 8001ba2:	e63c      	b.n	800181e <main+0x72>
 8001ba4:	2000012a 	.word	0x2000012a
 8001ba8:	20000008 	.word	0x20000008
 8001bac:	20000006 	.word	0x20000006
 8001bb0:	20000034 	.word	0x20000034
 8001bb4:	20000062 	.word	0x20000062
 8001bb8:	20000064 	.word	0x20000064
 8001bbc:	20000065 	.word	0x20000065

08001bc0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b094      	sub	sp, #80	@ 0x50
 8001bc4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bc6:	f107 0320 	add.w	r3, r7, #32
 8001bca:	2230      	movs	r2, #48	@ 0x30
 8001bcc:	2100      	movs	r1, #0
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f004 fc9a 	bl	8006508 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bd4:	f107 030c 	add.w	r3, r7, #12
 8001bd8:	2200      	movs	r2, #0
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	605a      	str	r2, [r3, #4]
 8001bde:	609a      	str	r2, [r3, #8]
 8001be0:	60da      	str	r2, [r3, #12]
 8001be2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001be4:	2300      	movs	r3, #0
 8001be6:	60bb      	str	r3, [r7, #8]
 8001be8:	4b28      	ldr	r3, [pc, #160]	@ (8001c8c <SystemClock_Config+0xcc>)
 8001bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bec:	4a27      	ldr	r2, [pc, #156]	@ (8001c8c <SystemClock_Config+0xcc>)
 8001bee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bf2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bf4:	4b25      	ldr	r3, [pc, #148]	@ (8001c8c <SystemClock_Config+0xcc>)
 8001bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bfc:	60bb      	str	r3, [r7, #8]
 8001bfe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c00:	2300      	movs	r3, #0
 8001c02:	607b      	str	r3, [r7, #4]
 8001c04:	4b22      	ldr	r3, [pc, #136]	@ (8001c90 <SystemClock_Config+0xd0>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a21      	ldr	r2, [pc, #132]	@ (8001c90 <SystemClock_Config+0xd0>)
 8001c0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c0e:	6013      	str	r3, [r2, #0]
 8001c10:	4b1f      	ldr	r3, [pc, #124]	@ (8001c90 <SystemClock_Config+0xd0>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c18:	607b      	str	r3, [r7, #4]
 8001c1a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c20:	2301      	movs	r3, #1
 8001c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c24:	2310      	movs	r3, #16
 8001c26:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001c30:	2308      	movs	r3, #8
 8001c32:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001c34:	23a8      	movs	r3, #168	@ 0xa8
 8001c36:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c38:	2302      	movs	r3, #2
 8001c3a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c3c:	2304      	movs	r3, #4
 8001c3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c40:	f107 0320 	add.w	r3, r7, #32
 8001c44:	4618      	mov	r0, r3
 8001c46:	f002 fc9d 	bl	8004584 <HAL_RCC_OscConfig>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d001      	beq.n	8001c54 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001c50:	f000 fdec 	bl	800282c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c54:	230f      	movs	r3, #15
 8001c56:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c60:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001c64:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001c66:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001c6a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001c6c:	f107 030c 	add.w	r3, r7, #12
 8001c70:	2105      	movs	r1, #5
 8001c72:	4618      	mov	r0, r3
 8001c74:	f002 fefe 	bl	8004a74 <HAL_RCC_ClockConfig>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001c7e:	f000 fdd5 	bl	800282c <Error_Handler>
  }
}
 8001c82:	bf00      	nop
 8001c84:	3750      	adds	r7, #80	@ 0x50
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	40007000 	.word	0x40007000

08001c94 <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 8001c98:	2200      	movs	r2, #0
 8001c9a:	2120      	movs	r1, #32
 8001c9c:	480d      	ldr	r0, [pc, #52]	@ (8001cd4 <system_init+0x40>)
 8001c9e:	f001 fb69 	bl	8003374 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	2140      	movs	r1, #64	@ 0x40
 8001ca6:	480b      	ldr	r0, [pc, #44]	@ (8001cd4 <system_init+0x40>)
 8001ca8:	f001 fb64 	bl	8003374 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 8001cac:	2200      	movs	r2, #0
 8001cae:	2110      	movs	r1, #16
 8001cb0:	4808      	ldr	r0, [pc, #32]	@ (8001cd4 <system_init+0x40>)
 8001cb2:	f001 fb5f 	bl	8003374 <HAL_GPIO_WritePin>
	  timer_init();
 8001cb6:	f000 fdbf 	bl	8002838 <timer_init>
	  led7_init();
 8001cba:	f7ff fc97 	bl	80015ec <led7_init>
	  button_init();
 8001cbe:	f7fe fbfb 	bl	80004b8 <button_init>
	  lcd_init();
 8001cc2:	f7ff f9d7 	bl	8001074 <lcd_init>
	  ds3231_init();
 8001cc6:	f7fe fc6f 	bl	80005a8 <ds3231_init>
	  setTimer2(50);
 8001cca:	2032      	movs	r0, #50	@ 0x32
 8001ccc:	f000 fdbe 	bl	800284c <setTimer2>
}
 8001cd0:	bf00      	nop
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	40021000 	.word	0x40021000

08001cd8 <updateTime>:
			led7_SetDigit(i%10, 3, 0);
		}
	}
}

void updateTime(uint16_t second, uint16_t minute, uint16_t hours, uint16_t day, uint16_t date, uint16_t month, uint16_t year){
 8001cd8:	b590      	push	{r4, r7, lr}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4604      	mov	r4, r0
 8001ce0:	4608      	mov	r0, r1
 8001ce2:	4611      	mov	r1, r2
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	4623      	mov	r3, r4
 8001ce8:	80fb      	strh	r3, [r7, #6]
 8001cea:	4603      	mov	r3, r0
 8001cec:	80bb      	strh	r3, [r7, #4]
 8001cee:	460b      	mov	r3, r1
 8001cf0:	807b      	strh	r3, [r7, #2]
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	803b      	strh	r3, [r7, #0]
	ds3231_Write(ADDRESS_YEAR, year);
 8001cf6:	8c3b      	ldrh	r3, [r7, #32]
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	2006      	movs	r0, #6
 8001cfe:	f7fe fc97 	bl	8000630 <ds3231_Write>
	ds3231_Write(ADDRESS_MONTH, month);
 8001d02:	8bbb      	ldrh	r3, [r7, #28]
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	4619      	mov	r1, r3
 8001d08:	2005      	movs	r0, #5
 8001d0a:	f7fe fc91 	bl	8000630 <ds3231_Write>
	ds3231_Write(ADDRESS_DATE, date);
 8001d0e:	8b3b      	ldrh	r3, [r7, #24]
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	4619      	mov	r1, r3
 8001d14:	2004      	movs	r0, #4
 8001d16:	f7fe fc8b 	bl	8000630 <ds3231_Write>
	ds3231_Write(ADDRESS_DAY, day);
 8001d1a:	883b      	ldrh	r3, [r7, #0]
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	4619      	mov	r1, r3
 8001d20:	2003      	movs	r0, #3
 8001d22:	f7fe fc85 	bl	8000630 <ds3231_Write>
	ds3231_Write(ADDRESS_HOUR, hours);
 8001d26:	887b      	ldrh	r3, [r7, #2]
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	2002      	movs	r0, #2
 8001d2e:	f7fe fc7f 	bl	8000630 <ds3231_Write>
	ds3231_Write(ADDRESS_MIN, minute);
 8001d32:	88bb      	ldrh	r3, [r7, #4]
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	4619      	mov	r1, r3
 8001d38:	2001      	movs	r0, #1
 8001d3a:	f7fe fc79 	bl	8000630 <ds3231_Write>
	ds3231_Write(ADDRESS_SEC, second);
 8001d3e:	88fb      	ldrh	r3, [r7, #6]
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	4619      	mov	r1, r3
 8001d44:	2000      	movs	r0, #0
 8001d46:	f7fe fc73 	bl	8000630 <ds3231_Write>
}
 8001d4a:	bf00      	nop
 8001d4c:	370c      	adds	r7, #12
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd90      	pop	{r4, r7, pc}
	...

08001d54 <displayTime>:
    if (button_count[7] == 1)
        return 1;
    else
        return 0;
}
void displayTime(uint16_t modeStatus){
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b086      	sub	sp, #24
 8001d58:	af04      	add	r7, sp, #16
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	80fb      	strh	r3, [r7, #6]
	lcd_ShowStr(10, 70, "Thu", YELLOW, BLACK, 24, 1);
 8001d5e:	2301      	movs	r3, #1
 8001d60:	9302      	str	r3, [sp, #8]
 8001d62:	2318      	movs	r3, #24
 8001d64:	9301      	str	r3, [sp, #4]
 8001d66:	2300      	movs	r3, #0
 8001d68:	9300      	str	r3, [sp, #0]
 8001d6a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001d6e:	4a6c      	ldr	r2, [pc, #432]	@ (8001f20 <displayTime+0x1cc>)
 8001d70:	2146      	movs	r1, #70	@ 0x46
 8001d72:	200a      	movs	r0, #10
 8001d74:	f7ff fbd6 	bl	8001524 <lcd_ShowStr>
	lcd_ShowStr(55, 70, "Ngay", YELLOW, BLACK, 24, 1);
 8001d78:	2301      	movs	r3, #1
 8001d7a:	9302      	str	r3, [sp, #8]
 8001d7c:	2318      	movs	r3, #24
 8001d7e:	9301      	str	r3, [sp, #4]
 8001d80:	2300      	movs	r3, #0
 8001d82:	9300      	str	r3, [sp, #0]
 8001d84:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001d88:	4a66      	ldr	r2, [pc, #408]	@ (8001f24 <displayTime+0x1d0>)
 8001d8a:	2146      	movs	r1, #70	@ 0x46
 8001d8c:	2037      	movs	r0, #55	@ 0x37
 8001d8e:	f7ff fbc9 	bl	8001524 <lcd_ShowStr>
	lcd_ShowStr(110, 70, "Thang", YELLOW, BLACK, 24, 1);
 8001d92:	2301      	movs	r3, #1
 8001d94:	9302      	str	r3, [sp, #8]
 8001d96:	2318      	movs	r3, #24
 8001d98:	9301      	str	r3, [sp, #4]
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	9300      	str	r3, [sp, #0]
 8001d9e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001da2:	4a61      	ldr	r2, [pc, #388]	@ (8001f28 <displayTime+0x1d4>)
 8001da4:	2146      	movs	r1, #70	@ 0x46
 8001da6:	206e      	movs	r0, #110	@ 0x6e
 8001da8:	f7ff fbbc 	bl	8001524 <lcd_ShowStr>
	lcd_ShowStr(180, 70, "Nam", YELLOW, BLACK, 24, 1);
 8001dac:	2301      	movs	r3, #1
 8001dae:	9302      	str	r3, [sp, #8]
 8001db0:	2318      	movs	r3, #24
 8001db2:	9301      	str	r3, [sp, #4]
 8001db4:	2300      	movs	r3, #0
 8001db6:	9300      	str	r3, [sp, #0]
 8001db8:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001dbc:	4a5b      	ldr	r2, [pc, #364]	@ (8001f2c <displayTime+0x1d8>)
 8001dbe:	2146      	movs	r1, #70	@ 0x46
 8001dc0:	20b4      	movs	r0, #180	@ 0xb4
 8001dc2:	f7ff fbaf 	bl	8001524 <lcd_ShowStr>

	lcd_ShowIntNum(10, 100, ds3231_day, 2, YELLOW, BLACK, 24);
 8001dc6:	4b5a      	ldr	r3, [pc, #360]	@ (8001f30 <displayTime+0x1dc>)
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	461a      	mov	r2, r3
 8001dcc:	2318      	movs	r3, #24
 8001dce:	9302      	str	r3, [sp, #8]
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	9301      	str	r3, [sp, #4]
 8001dd4:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001dd8:	9300      	str	r3, [sp, #0]
 8001dda:	2302      	movs	r3, #2
 8001ddc:	2164      	movs	r1, #100	@ 0x64
 8001dde:	200a      	movs	r0, #10
 8001de0:	f7ff f8a6 	bl	8000f30 <lcd_ShowIntNum>
	lcd_ShowIntNum(60, 100, ds3231_date, 2, YELLOW, BLACK, 24);
 8001de4:	4b53      	ldr	r3, [pc, #332]	@ (8001f34 <displayTime+0x1e0>)
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	461a      	mov	r2, r3
 8001dea:	2318      	movs	r3, #24
 8001dec:	9302      	str	r3, [sp, #8]
 8001dee:	2300      	movs	r3, #0
 8001df0:	9301      	str	r3, [sp, #4]
 8001df2:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001df6:	9300      	str	r3, [sp, #0]
 8001df8:	2302      	movs	r3, #2
 8001dfa:	2164      	movs	r1, #100	@ 0x64
 8001dfc:	203c      	movs	r0, #60	@ 0x3c
 8001dfe:	f7ff f897 	bl	8000f30 <lcd_ShowIntNum>
	lcd_ShowIntNum(120, 100, ds3231_month, 2, YELLOW, BLACK, 24);
 8001e02:	4b4d      	ldr	r3, [pc, #308]	@ (8001f38 <displayTime+0x1e4>)
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	461a      	mov	r2, r3
 8001e08:	2318      	movs	r3, #24
 8001e0a:	9302      	str	r3, [sp, #8]
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	9301      	str	r3, [sp, #4]
 8001e10:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001e14:	9300      	str	r3, [sp, #0]
 8001e16:	2302      	movs	r3, #2
 8001e18:	2164      	movs	r1, #100	@ 0x64
 8001e1a:	2078      	movs	r0, #120	@ 0x78
 8001e1c:	f7ff f888 	bl	8000f30 <lcd_ShowIntNum>
	lcd_ShowIntNum(180, 100, ds3231_year, 2, YELLOW, BLACK, 24);
 8001e20:	4b46      	ldr	r3, [pc, #280]	@ (8001f3c <displayTime+0x1e8>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	461a      	mov	r2, r3
 8001e26:	2318      	movs	r3, #24
 8001e28:	9302      	str	r3, [sp, #8]
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	9301      	str	r3, [sp, #4]
 8001e2e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001e32:	9300      	str	r3, [sp, #0]
 8001e34:	2302      	movs	r3, #2
 8001e36:	2164      	movs	r1, #100	@ 0x64
 8001e38:	20b4      	movs	r0, #180	@ 0xb4
 8001e3a:	f7ff f879 	bl	8000f30 <lcd_ShowIntNum>

	lcd_ShowStr(40, 160, "Gio", YELLOW, BLACK, 24, 1);
 8001e3e:	2301      	movs	r3, #1
 8001e40:	9302      	str	r3, [sp, #8]
 8001e42:	2318      	movs	r3, #24
 8001e44:	9301      	str	r3, [sp, #4]
 8001e46:	2300      	movs	r3, #0
 8001e48:	9300      	str	r3, [sp, #0]
 8001e4a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001e4e:	4a3c      	ldr	r2, [pc, #240]	@ (8001f40 <displayTime+0x1ec>)
 8001e50:	21a0      	movs	r1, #160	@ 0xa0
 8001e52:	2028      	movs	r0, #40	@ 0x28
 8001e54:	f7ff fb66 	bl	8001524 <lcd_ShowStr>
	lcd_ShowStr(90, 160, "Phut", YELLOW, BLACK, 24, 1);
 8001e58:	2301      	movs	r3, #1
 8001e5a:	9302      	str	r3, [sp, #8]
 8001e5c:	2318      	movs	r3, #24
 8001e5e:	9301      	str	r3, [sp, #4]
 8001e60:	2300      	movs	r3, #0
 8001e62:	9300      	str	r3, [sp, #0]
 8001e64:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001e68:	4a36      	ldr	r2, [pc, #216]	@ (8001f44 <displayTime+0x1f0>)
 8001e6a:	21a0      	movs	r1, #160	@ 0xa0
 8001e6c:	205a      	movs	r0, #90	@ 0x5a
 8001e6e:	f7ff fb59 	bl	8001524 <lcd_ShowStr>
	lcd_ShowStr(150, 160, "Giay", YELLOW, BLACK, 24, 1);
 8001e72:	2301      	movs	r3, #1
 8001e74:	9302      	str	r3, [sp, #8]
 8001e76:	2318      	movs	r3, #24
 8001e78:	9301      	str	r3, [sp, #4]
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	9300      	str	r3, [sp, #0]
 8001e7e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001e82:	4a31      	ldr	r2, [pc, #196]	@ (8001f48 <displayTime+0x1f4>)
 8001e84:	21a0      	movs	r1, #160	@ 0xa0
 8001e86:	2096      	movs	r0, #150	@ 0x96
 8001e88:	f7ff fb4c 	bl	8001524 <lcd_ShowStr>

	lcd_ShowIntNum(50, 190, ds3231_hours, 2, GREEN, BLACK, 24);
 8001e8c:	4b2f      	ldr	r3, [pc, #188]	@ (8001f4c <displayTime+0x1f8>)
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	461a      	mov	r2, r3
 8001e92:	2318      	movs	r3, #24
 8001e94:	9302      	str	r3, [sp, #8]
 8001e96:	2300      	movs	r3, #0
 8001e98:	9301      	str	r3, [sp, #4]
 8001e9a:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001e9e:	9300      	str	r3, [sp, #0]
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	21be      	movs	r1, #190	@ 0xbe
 8001ea4:	2032      	movs	r0, #50	@ 0x32
 8001ea6:	f7ff f843 	bl	8000f30 <lcd_ShowIntNum>
	lcd_ShowIntNum(100, 190, ds3231_min, 2, GREEN, BLACK, 24);
 8001eaa:	4b29      	ldr	r3, [pc, #164]	@ (8001f50 <displayTime+0x1fc>)
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	461a      	mov	r2, r3
 8001eb0:	2318      	movs	r3, #24
 8001eb2:	9302      	str	r3, [sp, #8]
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	9301      	str	r3, [sp, #4]
 8001eb8:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001ebc:	9300      	str	r3, [sp, #0]
 8001ebe:	2302      	movs	r3, #2
 8001ec0:	21be      	movs	r1, #190	@ 0xbe
 8001ec2:	2064      	movs	r0, #100	@ 0x64
 8001ec4:	f7ff f834 	bl	8000f30 <lcd_ShowIntNum>
	lcd_ShowIntNum(150, 190, ds3231_sec, 2, GREEN, BLACK, 24);
 8001ec8:	4b22      	ldr	r3, [pc, #136]	@ (8001f54 <displayTime+0x200>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	461a      	mov	r2, r3
 8001ece:	2318      	movs	r3, #24
 8001ed0:	9302      	str	r3, [sp, #8]
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	9301      	str	r3, [sp, #4]
 8001ed6:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001eda:	9300      	str	r3, [sp, #0]
 8001edc:	2302      	movs	r3, #2
 8001ede:	21be      	movs	r1, #190	@ 0xbe
 8001ee0:	2096      	movs	r0, #150	@ 0x96
 8001ee2:	f7ff f825 	bl	8000f30 <lcd_ShowIntNum>

	lcd_ShowStr(40, 250, "Mode: ", BLUE, BLACK, 24, 1);
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	9302      	str	r3, [sp, #8]
 8001eea:	2318      	movs	r3, #24
 8001eec:	9301      	str	r3, [sp, #4]
 8001eee:	2300      	movs	r3, #0
 8001ef0:	9300      	str	r3, [sp, #0]
 8001ef2:	231f      	movs	r3, #31
 8001ef4:	4a18      	ldr	r2, [pc, #96]	@ (8001f58 <displayTime+0x204>)
 8001ef6:	21fa      	movs	r1, #250	@ 0xfa
 8001ef8:	2028      	movs	r0, #40	@ 0x28
 8001efa:	f7ff fb13 	bl	8001524 <lcd_ShowStr>
	lcd_ShowIntNum(100, 250, modeStatus, 2, GREEN, BLACK, 24);
 8001efe:	88fa      	ldrh	r2, [r7, #6]
 8001f00:	2318      	movs	r3, #24
 8001f02:	9302      	str	r3, [sp, #8]
 8001f04:	2300      	movs	r3, #0
 8001f06:	9301      	str	r3, [sp, #4]
 8001f08:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001f0c:	9300      	str	r3, [sp, #0]
 8001f0e:	2302      	movs	r3, #2
 8001f10:	21fa      	movs	r1, #250	@ 0xfa
 8001f12:	2064      	movs	r0, #100	@ 0x64
 8001f14:	f7ff f80c 	bl	8000f30 <lcd_ShowIntNum>
}
 8001f18:	bf00      	nop
 8001f1a:	3708      	adds	r7, #8
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	08006578 	.word	0x08006578
 8001f24:	0800657c 	.word	0x0800657c
 8001f28:	08006584 	.word	0x08006584
 8001f2c:	0800658c 	.word	0x0800658c
 8001f30:	20000063 	.word	0x20000063
 8001f34:	20000062 	.word	0x20000062
 8001f38:	20000064 	.word	0x20000064
 8001f3c:	20000065 	.word	0x20000065
 8001f40:	08006590 	.word	0x08006590
 8001f44:	08006594 	.word	0x08006594
 8001f48:	0800659c 	.word	0x0800659c
 8001f4c:	2000005f 	.word	0x2000005f
 8001f50:	20000060 	.word	0x20000060
 8001f54:	20000061 	.word	0x20000061
 8001f58:	080065a4 	.word	0x080065a4

08001f5c <displayAlartTime>:

void displayAlartTime(uint16_t modeStatus){
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b086      	sub	sp, #24
 8001f60:	af04      	add	r7, sp, #16
 8001f62:	4603      	mov	r3, r0
 8001f64:	80fb      	strh	r3, [r7, #6]
	lcd_ShowStr(10, 70, "Thu", YELLOW, BLACK, 24, 1);
 8001f66:	2301      	movs	r3, #1
 8001f68:	9302      	str	r3, [sp, #8]
 8001f6a:	2318      	movs	r3, #24
 8001f6c:	9301      	str	r3, [sp, #4]
 8001f6e:	2300      	movs	r3, #0
 8001f70:	9300      	str	r3, [sp, #0]
 8001f72:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001f76:	4a69      	ldr	r2, [pc, #420]	@ (800211c <displayAlartTime+0x1c0>)
 8001f78:	2146      	movs	r1, #70	@ 0x46
 8001f7a:	200a      	movs	r0, #10
 8001f7c:	f7ff fad2 	bl	8001524 <lcd_ShowStr>
	lcd_ShowStr(55, 70, "Ngay", YELLOW, BLACK, 24, 1);
 8001f80:	2301      	movs	r3, #1
 8001f82:	9302      	str	r3, [sp, #8]
 8001f84:	2318      	movs	r3, #24
 8001f86:	9301      	str	r3, [sp, #4]
 8001f88:	2300      	movs	r3, #0
 8001f8a:	9300      	str	r3, [sp, #0]
 8001f8c:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001f90:	4a63      	ldr	r2, [pc, #396]	@ (8002120 <displayAlartTime+0x1c4>)
 8001f92:	2146      	movs	r1, #70	@ 0x46
 8001f94:	2037      	movs	r0, #55	@ 0x37
 8001f96:	f7ff fac5 	bl	8001524 <lcd_ShowStr>
	lcd_ShowStr(110, 70, "Thang", YELLOW, BLACK, 24, 1);
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	9302      	str	r3, [sp, #8]
 8001f9e:	2318      	movs	r3, #24
 8001fa0:	9301      	str	r3, [sp, #4]
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	9300      	str	r3, [sp, #0]
 8001fa6:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001faa:	4a5e      	ldr	r2, [pc, #376]	@ (8002124 <displayAlartTime+0x1c8>)
 8001fac:	2146      	movs	r1, #70	@ 0x46
 8001fae:	206e      	movs	r0, #110	@ 0x6e
 8001fb0:	f7ff fab8 	bl	8001524 <lcd_ShowStr>
	lcd_ShowStr(180, 70, "Nam", YELLOW, BLACK, 24, 1);
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	9302      	str	r3, [sp, #8]
 8001fb8:	2318      	movs	r3, #24
 8001fba:	9301      	str	r3, [sp, #4]
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	9300      	str	r3, [sp, #0]
 8001fc0:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001fc4:	4a58      	ldr	r2, [pc, #352]	@ (8002128 <displayAlartTime+0x1cc>)
 8001fc6:	2146      	movs	r1, #70	@ 0x46
 8001fc8:	20b4      	movs	r0, #180	@ 0xb4
 8001fca:	f7ff faab 	bl	8001524 <lcd_ShowStr>

	lcd_ShowIntNum(10, 100, dayAlart, 2, YELLOW, BLACK, 24);
 8001fce:	4b57      	ldr	r3, [pc, #348]	@ (800212c <displayAlartTime+0x1d0>)
 8001fd0:	881a      	ldrh	r2, [r3, #0]
 8001fd2:	2318      	movs	r3, #24
 8001fd4:	9302      	str	r3, [sp, #8]
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	9301      	str	r3, [sp, #4]
 8001fda:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001fde:	9300      	str	r3, [sp, #0]
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	2164      	movs	r1, #100	@ 0x64
 8001fe4:	200a      	movs	r0, #10
 8001fe6:	f7fe ffa3 	bl	8000f30 <lcd_ShowIntNum>
	lcd_ShowIntNum(60, 100, dateAlart, 2, YELLOW, BLACK, 24);
 8001fea:	4b51      	ldr	r3, [pc, #324]	@ (8002130 <displayAlartTime+0x1d4>)
 8001fec:	881a      	ldrh	r2, [r3, #0]
 8001fee:	2318      	movs	r3, #24
 8001ff0:	9302      	str	r3, [sp, #8]
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	9301      	str	r3, [sp, #4]
 8001ff6:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001ffa:	9300      	str	r3, [sp, #0]
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	2164      	movs	r1, #100	@ 0x64
 8002000:	203c      	movs	r0, #60	@ 0x3c
 8002002:	f7fe ff95 	bl	8000f30 <lcd_ShowIntNum>
	lcd_ShowIntNum(120, 100, monthAlart, 2, YELLOW, BLACK, 24);
 8002006:	4b4b      	ldr	r3, [pc, #300]	@ (8002134 <displayAlartTime+0x1d8>)
 8002008:	881a      	ldrh	r2, [r3, #0]
 800200a:	2318      	movs	r3, #24
 800200c:	9302      	str	r3, [sp, #8]
 800200e:	2300      	movs	r3, #0
 8002010:	9301      	str	r3, [sp, #4]
 8002012:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8002016:	9300      	str	r3, [sp, #0]
 8002018:	2302      	movs	r3, #2
 800201a:	2164      	movs	r1, #100	@ 0x64
 800201c:	2078      	movs	r0, #120	@ 0x78
 800201e:	f7fe ff87 	bl	8000f30 <lcd_ShowIntNum>
	lcd_ShowIntNum(180, 100, yearAlart, 2, YELLOW, BLACK, 24);
 8002022:	4b45      	ldr	r3, [pc, #276]	@ (8002138 <displayAlartTime+0x1dc>)
 8002024:	881a      	ldrh	r2, [r3, #0]
 8002026:	2318      	movs	r3, #24
 8002028:	9302      	str	r3, [sp, #8]
 800202a:	2300      	movs	r3, #0
 800202c:	9301      	str	r3, [sp, #4]
 800202e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8002032:	9300      	str	r3, [sp, #0]
 8002034:	2302      	movs	r3, #2
 8002036:	2164      	movs	r1, #100	@ 0x64
 8002038:	20b4      	movs	r0, #180	@ 0xb4
 800203a:	f7fe ff79 	bl	8000f30 <lcd_ShowIntNum>

	lcd_ShowStr(40, 160, "Gio", YELLOW, BLACK, 24, 1);
 800203e:	2301      	movs	r3, #1
 8002040:	9302      	str	r3, [sp, #8]
 8002042:	2318      	movs	r3, #24
 8002044:	9301      	str	r3, [sp, #4]
 8002046:	2300      	movs	r3, #0
 8002048:	9300      	str	r3, [sp, #0]
 800204a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800204e:	4a3b      	ldr	r2, [pc, #236]	@ (800213c <displayAlartTime+0x1e0>)
 8002050:	21a0      	movs	r1, #160	@ 0xa0
 8002052:	2028      	movs	r0, #40	@ 0x28
 8002054:	f7ff fa66 	bl	8001524 <lcd_ShowStr>
	lcd_ShowStr(90, 160, "Phut", YELLOW, BLACK, 24, 1);
 8002058:	2301      	movs	r3, #1
 800205a:	9302      	str	r3, [sp, #8]
 800205c:	2318      	movs	r3, #24
 800205e:	9301      	str	r3, [sp, #4]
 8002060:	2300      	movs	r3, #0
 8002062:	9300      	str	r3, [sp, #0]
 8002064:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8002068:	4a35      	ldr	r2, [pc, #212]	@ (8002140 <displayAlartTime+0x1e4>)
 800206a:	21a0      	movs	r1, #160	@ 0xa0
 800206c:	205a      	movs	r0, #90	@ 0x5a
 800206e:	f7ff fa59 	bl	8001524 <lcd_ShowStr>
	lcd_ShowStr(150, 160, "Giay", YELLOW, BLACK, 24, 1);
 8002072:	2301      	movs	r3, #1
 8002074:	9302      	str	r3, [sp, #8]
 8002076:	2318      	movs	r3, #24
 8002078:	9301      	str	r3, [sp, #4]
 800207a:	2300      	movs	r3, #0
 800207c:	9300      	str	r3, [sp, #0]
 800207e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8002082:	4a30      	ldr	r2, [pc, #192]	@ (8002144 <displayAlartTime+0x1e8>)
 8002084:	21a0      	movs	r1, #160	@ 0xa0
 8002086:	2096      	movs	r0, #150	@ 0x96
 8002088:	f7ff fa4c 	bl	8001524 <lcd_ShowStr>

	lcd_ShowIntNum(50, 190, hourAlart, 2, GREEN, BLACK, 24);
 800208c:	4b2e      	ldr	r3, [pc, #184]	@ (8002148 <displayAlartTime+0x1ec>)
 800208e:	881a      	ldrh	r2, [r3, #0]
 8002090:	2318      	movs	r3, #24
 8002092:	9302      	str	r3, [sp, #8]
 8002094:	2300      	movs	r3, #0
 8002096:	9301      	str	r3, [sp, #4]
 8002098:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800209c:	9300      	str	r3, [sp, #0]
 800209e:	2302      	movs	r3, #2
 80020a0:	21be      	movs	r1, #190	@ 0xbe
 80020a2:	2032      	movs	r0, #50	@ 0x32
 80020a4:	f7fe ff44 	bl	8000f30 <lcd_ShowIntNum>
	lcd_ShowIntNum(100, 190, minuteAlart, 2, GREEN, BLACK, 24);
 80020a8:	4b28      	ldr	r3, [pc, #160]	@ (800214c <displayAlartTime+0x1f0>)
 80020aa:	881a      	ldrh	r2, [r3, #0]
 80020ac:	2318      	movs	r3, #24
 80020ae:	9302      	str	r3, [sp, #8]
 80020b0:	2300      	movs	r3, #0
 80020b2:	9301      	str	r3, [sp, #4]
 80020b4:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80020b8:	9300      	str	r3, [sp, #0]
 80020ba:	2302      	movs	r3, #2
 80020bc:	21be      	movs	r1, #190	@ 0xbe
 80020be:	2064      	movs	r0, #100	@ 0x64
 80020c0:	f7fe ff36 	bl	8000f30 <lcd_ShowIntNum>
	lcd_ShowIntNum(150, 190, secondAlart, 2, GREEN, BLACK, 24);
 80020c4:	4b22      	ldr	r3, [pc, #136]	@ (8002150 <displayAlartTime+0x1f4>)
 80020c6:	881a      	ldrh	r2, [r3, #0]
 80020c8:	2318      	movs	r3, #24
 80020ca:	9302      	str	r3, [sp, #8]
 80020cc:	2300      	movs	r3, #0
 80020ce:	9301      	str	r3, [sp, #4]
 80020d0:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80020d4:	9300      	str	r3, [sp, #0]
 80020d6:	2302      	movs	r3, #2
 80020d8:	21be      	movs	r1, #190	@ 0xbe
 80020da:	2096      	movs	r0, #150	@ 0x96
 80020dc:	f7fe ff28 	bl	8000f30 <lcd_ShowIntNum>

	lcd_ShowStr(40, 250, "Mode: ", BLUE, BLACK, 24, 1);
 80020e0:	2301      	movs	r3, #1
 80020e2:	9302      	str	r3, [sp, #8]
 80020e4:	2318      	movs	r3, #24
 80020e6:	9301      	str	r3, [sp, #4]
 80020e8:	2300      	movs	r3, #0
 80020ea:	9300      	str	r3, [sp, #0]
 80020ec:	231f      	movs	r3, #31
 80020ee:	4a19      	ldr	r2, [pc, #100]	@ (8002154 <displayAlartTime+0x1f8>)
 80020f0:	21fa      	movs	r1, #250	@ 0xfa
 80020f2:	2028      	movs	r0, #40	@ 0x28
 80020f4:	f7ff fa16 	bl	8001524 <lcd_ShowStr>
	lcd_ShowIntNum(100, 250, modeStatus, 2, GREEN, BLACK, 24);
 80020f8:	88fa      	ldrh	r2, [r7, #6]
 80020fa:	2318      	movs	r3, #24
 80020fc:	9302      	str	r3, [sp, #8]
 80020fe:	2300      	movs	r3, #0
 8002100:	9301      	str	r3, [sp, #4]
 8002102:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8002106:	9300      	str	r3, [sp, #0]
 8002108:	2302      	movs	r3, #2
 800210a:	21fa      	movs	r1, #250	@ 0xfa
 800210c:	2064      	movs	r0, #100	@ 0x64
 800210e:	f7fe ff0f 	bl	8000f30 <lcd_ShowIntNum>
}
 8002112:	bf00      	nop
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	08006578 	.word	0x08006578
 8002120:	0800657c 	.word	0x0800657c
 8002124:	08006584 	.word	0x08006584
 8002128:	0800658c 	.word	0x0800658c
 800212c:	20000122 	.word	0x20000122
 8002130:	20000124 	.word	0x20000124
 8002134:	20000126 	.word	0x20000126
 8002138:	20000128 	.word	0x20000128
 800213c:	08006590 	.word	0x08006590
 8002140:	08006594 	.word	0x08006594
 8002144:	0800659c 	.word	0x0800659c
 8002148:	20000120 	.word	0x20000120
 800214c:	2000011e 	.word	0x2000011e
 8002150:	2000011c 	.word	0x2000011c
 8002154:	080065a4 	.word	0x080065a4

08002158 <offSecond>:
	lcd_ShowIntNum(110, 130, ds3231_month, 2, YELLOW, BLACK, 24);
	lcd_ShowIntNum(150, 130, ds3231_year, 2, YELLOW, BLACK, 24);
}

void offSecond()
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b084      	sub	sp, #16
 800215c:	af04      	add	r7, sp, #16
	lcd_ShowIntNum(150, 190, ds3231_sec, 2, BLACK, BLACK, 24);
 800215e:	4b08      	ldr	r3, [pc, #32]	@ (8002180 <offSecond+0x28>)
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	461a      	mov	r2, r3
 8002164:	2318      	movs	r3, #24
 8002166:	9302      	str	r3, [sp, #8]
 8002168:	2300      	movs	r3, #0
 800216a:	9301      	str	r3, [sp, #4]
 800216c:	2300      	movs	r3, #0
 800216e:	9300      	str	r3, [sp, #0]
 8002170:	2302      	movs	r3, #2
 8002172:	21be      	movs	r1, #190	@ 0xbe
 8002174:	2096      	movs	r0, #150	@ 0x96
 8002176:	f7fe fedb 	bl	8000f30 <lcd_ShowIntNum>
}
 800217a:	bf00      	nop
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	20000061 	.word	0x20000061

08002184 <offMinute>:
void offMinute()
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af04      	add	r7, sp, #16
	lcd_ShowIntNum(100, 190, ds3231_min, 2, BLACK, BLACK, 24);
 800218a:	4b08      	ldr	r3, [pc, #32]	@ (80021ac <offMinute+0x28>)
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	461a      	mov	r2, r3
 8002190:	2318      	movs	r3, #24
 8002192:	9302      	str	r3, [sp, #8]
 8002194:	2300      	movs	r3, #0
 8002196:	9301      	str	r3, [sp, #4]
 8002198:	2300      	movs	r3, #0
 800219a:	9300      	str	r3, [sp, #0]
 800219c:	2302      	movs	r3, #2
 800219e:	21be      	movs	r1, #190	@ 0xbe
 80021a0:	2064      	movs	r0, #100	@ 0x64
 80021a2:	f7fe fec5 	bl	8000f30 <lcd_ShowIntNum>
}
 80021a6:	bf00      	nop
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	20000060 	.word	0x20000060

080021b0 <offHour>:
void offHour()
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af04      	add	r7, sp, #16
	lcd_ShowIntNum(50, 190, ds3231_hours, 2, BLACK, BLACK, 24);
 80021b6:	4b08      	ldr	r3, [pc, #32]	@ (80021d8 <offHour+0x28>)
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	461a      	mov	r2, r3
 80021bc:	2318      	movs	r3, #24
 80021be:	9302      	str	r3, [sp, #8]
 80021c0:	2300      	movs	r3, #0
 80021c2:	9301      	str	r3, [sp, #4]
 80021c4:	2300      	movs	r3, #0
 80021c6:	9300      	str	r3, [sp, #0]
 80021c8:	2302      	movs	r3, #2
 80021ca:	21be      	movs	r1, #190	@ 0xbe
 80021cc:	2032      	movs	r0, #50	@ 0x32
 80021ce:	f7fe feaf 	bl	8000f30 <lcd_ShowIntNum>
}
 80021d2:	bf00      	nop
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	2000005f 	.word	0x2000005f

080021dc <offArticle>:
void offArticle()
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af04      	add	r7, sp, #16
	lcd_ShowIntNum(10, 100, ds3231_day, 2, BLACK, BLACK, 24);
 80021e2:	4b08      	ldr	r3, [pc, #32]	@ (8002204 <offArticle+0x28>)
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	461a      	mov	r2, r3
 80021e8:	2318      	movs	r3, #24
 80021ea:	9302      	str	r3, [sp, #8]
 80021ec:	2300      	movs	r3, #0
 80021ee:	9301      	str	r3, [sp, #4]
 80021f0:	2300      	movs	r3, #0
 80021f2:	9300      	str	r3, [sp, #0]
 80021f4:	2302      	movs	r3, #2
 80021f6:	2164      	movs	r1, #100	@ 0x64
 80021f8:	200a      	movs	r0, #10
 80021fa:	f7fe fe99 	bl	8000f30 <lcd_ShowIntNum>
}
 80021fe:	bf00      	nop
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	20000063 	.word	0x20000063

08002208 <offDay>:
void offDay()
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af04      	add	r7, sp, #16
	lcd_ShowIntNum(60, 100, ds3231_date, 2, BLACK, BLACK, 24);
 800220e:	4b08      	ldr	r3, [pc, #32]	@ (8002230 <offDay+0x28>)
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	461a      	mov	r2, r3
 8002214:	2318      	movs	r3, #24
 8002216:	9302      	str	r3, [sp, #8]
 8002218:	2300      	movs	r3, #0
 800221a:	9301      	str	r3, [sp, #4]
 800221c:	2300      	movs	r3, #0
 800221e:	9300      	str	r3, [sp, #0]
 8002220:	2302      	movs	r3, #2
 8002222:	2164      	movs	r1, #100	@ 0x64
 8002224:	203c      	movs	r0, #60	@ 0x3c
 8002226:	f7fe fe83 	bl	8000f30 <lcd_ShowIntNum>
}
 800222a:	bf00      	nop
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	20000062 	.word	0x20000062

08002234 <offMonth>:
void offMonth()
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af04      	add	r7, sp, #16
	lcd_ShowIntNum(120, 100, ds3231_month, 2, BLACK, BLACK, 24);
 800223a:	4b08      	ldr	r3, [pc, #32]	@ (800225c <offMonth+0x28>)
 800223c:	781b      	ldrb	r3, [r3, #0]
 800223e:	461a      	mov	r2, r3
 8002240:	2318      	movs	r3, #24
 8002242:	9302      	str	r3, [sp, #8]
 8002244:	2300      	movs	r3, #0
 8002246:	9301      	str	r3, [sp, #4]
 8002248:	2300      	movs	r3, #0
 800224a:	9300      	str	r3, [sp, #0]
 800224c:	2302      	movs	r3, #2
 800224e:	2164      	movs	r1, #100	@ 0x64
 8002250:	2078      	movs	r0, #120	@ 0x78
 8002252:	f7fe fe6d 	bl	8000f30 <lcd_ShowIntNum>
}
 8002256:	bf00      	nop
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	20000064 	.word	0x20000064

08002260 <offYear>:
void offYear()
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af04      	add	r7, sp, #16
	lcd_ShowIntNum(180, 100, ds3231_year, 2, BLACK, BLACK, 24);
 8002266:	4b08      	ldr	r3, [pc, #32]	@ (8002288 <offYear+0x28>)
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	461a      	mov	r2, r3
 800226c:	2318      	movs	r3, #24
 800226e:	9302      	str	r3, [sp, #8]
 8002270:	2300      	movs	r3, #0
 8002272:	9301      	str	r3, [sp, #4]
 8002274:	2300      	movs	r3, #0
 8002276:	9300      	str	r3, [sp, #0]
 8002278:	2302      	movs	r3, #2
 800227a:	2164      	movs	r1, #100	@ 0x64
 800227c:	20b4      	movs	r0, #180	@ 0xb4
 800227e:	f7fe fe57 	bl	8000f30 <lcd_ShowIntNum>
}
 8002282:	bf00      	nop
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	20000065 	.word	0x20000065

0800228c <checkTime>:
void checkTime()
{
 800228c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800228e:	b085      	sub	sp, #20
 8002290:	af04      	add	r7, sp, #16
	if(ds3231_sec>59){
 8002292:	4b3a      	ldr	r3, [pc, #232]	@ (800237c <checkTime+0xf0>)
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	2b3b      	cmp	r3, #59	@ 0x3b
 8002298:	d908      	bls.n	80022ac <checkTime+0x20>
	  ds3231_sec = 0;
 800229a:	4b38      	ldr	r3, [pc, #224]	@ (800237c <checkTime+0xf0>)
 800229c:	2200      	movs	r2, #0
 800229e:	701a      	strb	r2, [r3, #0]
	  ds3231_min++;
 80022a0:	4b37      	ldr	r3, [pc, #220]	@ (8002380 <checkTime+0xf4>)
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	3301      	adds	r3, #1
 80022a6:	b2da      	uxtb	r2, r3
 80022a8:	4b35      	ldr	r3, [pc, #212]	@ (8002380 <checkTime+0xf4>)
 80022aa:	701a      	strb	r2, [r3, #0]
	}
	if(ds3231_min>59){
 80022ac:	4b34      	ldr	r3, [pc, #208]	@ (8002380 <checkTime+0xf4>)
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	2b3b      	cmp	r3, #59	@ 0x3b
 80022b2:	d908      	bls.n	80022c6 <checkTime+0x3a>
		ds3231_min = 0;
 80022b4:	4b32      	ldr	r3, [pc, #200]	@ (8002380 <checkTime+0xf4>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	701a      	strb	r2, [r3, #0]
	  ds3231_hours++;
 80022ba:	4b32      	ldr	r3, [pc, #200]	@ (8002384 <checkTime+0xf8>)
 80022bc:	781b      	ldrb	r3, [r3, #0]
 80022be:	3301      	adds	r3, #1
 80022c0:	b2da      	uxtb	r2, r3
 80022c2:	4b30      	ldr	r3, [pc, #192]	@ (8002384 <checkTime+0xf8>)
 80022c4:	701a      	strb	r2, [r3, #0]
	}
	if(ds3231_hours>23){
 80022c6:	4b2f      	ldr	r3, [pc, #188]	@ (8002384 <checkTime+0xf8>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	2b17      	cmp	r3, #23
 80022cc:	d908      	bls.n	80022e0 <checkTime+0x54>
		ds3231_hours = 0;
 80022ce:	4b2d      	ldr	r3, [pc, #180]	@ (8002384 <checkTime+0xf8>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	701a      	strb	r2, [r3, #0]
		ds3231_day++;
 80022d4:	4b2c      	ldr	r3, [pc, #176]	@ (8002388 <checkTime+0xfc>)
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	3301      	adds	r3, #1
 80022da:	b2da      	uxtb	r2, r3
 80022dc:	4b2a      	ldr	r3, [pc, #168]	@ (8002388 <checkTime+0xfc>)
 80022de:	701a      	strb	r2, [r3, #0]
	}
	if(ds3231_day>8){
 80022e0:	4b29      	ldr	r3, [pc, #164]	@ (8002388 <checkTime+0xfc>)
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	2b08      	cmp	r3, #8
 80022e6:	d908      	bls.n	80022fa <checkTime+0x6e>
		ds3231_day = 2;
 80022e8:	4b27      	ldr	r3, [pc, #156]	@ (8002388 <checkTime+0xfc>)
 80022ea:	2202      	movs	r2, #2
 80022ec:	701a      	strb	r2, [r3, #0]
		ds3231_date++;
 80022ee:	4b27      	ldr	r3, [pc, #156]	@ (800238c <checkTime+0x100>)
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	3301      	adds	r3, #1
 80022f4:	b2da      	uxtb	r2, r3
 80022f6:	4b25      	ldr	r3, [pc, #148]	@ (800238c <checkTime+0x100>)
 80022f8:	701a      	strb	r2, [r3, #0]
	}
	if(ds3231_date>30){
 80022fa:	4b24      	ldr	r3, [pc, #144]	@ (800238c <checkTime+0x100>)
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	2b1e      	cmp	r3, #30
 8002300:	d908      	bls.n	8002314 <checkTime+0x88>
		ds3231_date = 0;
 8002302:	4b22      	ldr	r3, [pc, #136]	@ (800238c <checkTime+0x100>)
 8002304:	2200      	movs	r2, #0
 8002306:	701a      	strb	r2, [r3, #0]
		ds3231_month++;
 8002308:	4b21      	ldr	r3, [pc, #132]	@ (8002390 <checkTime+0x104>)
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	3301      	adds	r3, #1
 800230e:	b2da      	uxtb	r2, r3
 8002310:	4b1f      	ldr	r3, [pc, #124]	@ (8002390 <checkTime+0x104>)
 8002312:	701a      	strb	r2, [r3, #0]
	}
	if(ds3231_month>30){
 8002314:	4b1e      	ldr	r3, [pc, #120]	@ (8002390 <checkTime+0x104>)
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	2b1e      	cmp	r3, #30
 800231a:	d908      	bls.n	800232e <checkTime+0xa2>
		ds3231_month = 0;
 800231c:	4b1c      	ldr	r3, [pc, #112]	@ (8002390 <checkTime+0x104>)
 800231e:	2200      	movs	r2, #0
 8002320:	701a      	strb	r2, [r3, #0]
		ds3231_year++;
 8002322:	4b1c      	ldr	r3, [pc, #112]	@ (8002394 <checkTime+0x108>)
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	3301      	adds	r3, #1
 8002328:	b2da      	uxtb	r2, r3
 800232a:	4b1a      	ldr	r3, [pc, #104]	@ (8002394 <checkTime+0x108>)
 800232c:	701a      	strb	r2, [r3, #0]
	}
	if(ds3231_year>99){
 800232e:	4b19      	ldr	r3, [pc, #100]	@ (8002394 <checkTime+0x108>)
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	2b63      	cmp	r3, #99	@ 0x63
 8002334:	d902      	bls.n	800233c <checkTime+0xb0>
		ds3231_year = 1;
 8002336:	4b17      	ldr	r3, [pc, #92]	@ (8002394 <checkTime+0x108>)
 8002338:	2201      	movs	r2, #1
 800233a:	701a      	strb	r2, [r3, #0]
	}
	updateTime(ds3231_sec, ds3231_min, ds3231_hours, ds3231_day, ds3231_date, ds3231_month, ds3231_year);
 800233c:	4b0f      	ldr	r3, [pc, #60]	@ (800237c <checkTime+0xf0>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	4618      	mov	r0, r3
 8002342:	4b0f      	ldr	r3, [pc, #60]	@ (8002380 <checkTime+0xf4>)
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	461c      	mov	r4, r3
 8002348:	4b0e      	ldr	r3, [pc, #56]	@ (8002384 <checkTime+0xf8>)
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	461d      	mov	r5, r3
 800234e:	4b0e      	ldr	r3, [pc, #56]	@ (8002388 <checkTime+0xfc>)
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	461e      	mov	r6, r3
 8002354:	4b0d      	ldr	r3, [pc, #52]	@ (800238c <checkTime+0x100>)
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	461a      	mov	r2, r3
 800235a:	4b0d      	ldr	r3, [pc, #52]	@ (8002390 <checkTime+0x104>)
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	4619      	mov	r1, r3
 8002360:	4b0c      	ldr	r3, [pc, #48]	@ (8002394 <checkTime+0x108>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	9302      	str	r3, [sp, #8]
 8002366:	9101      	str	r1, [sp, #4]
 8002368:	9200      	str	r2, [sp, #0]
 800236a:	4633      	mov	r3, r6
 800236c:	462a      	mov	r2, r5
 800236e:	4621      	mov	r1, r4
 8002370:	f7ff fcb2 	bl	8001cd8 <updateTime>
}
 8002374:	bf00      	nop
 8002376:	3704      	adds	r7, #4
 8002378:	46bd      	mov	sp, r7
 800237a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800237c:	20000061 	.word	0x20000061
 8002380:	20000060 	.word	0x20000060
 8002384:	2000005f 	.word	0x2000005f
 8002388:	20000063 	.word	0x20000063
 800238c:	20000062 	.word	0x20000062
 8002390:	20000064 	.word	0x20000064
 8002394:	20000065 	.word	0x20000065

08002398 <checkTimeAlart>:

void checkTimeAlart()
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
	if(secondAlart>59){
 800239c:	4b2c      	ldr	r3, [pc, #176]	@ (8002450 <checkTimeAlart+0xb8>)
 800239e:	881b      	ldrh	r3, [r3, #0]
 80023a0:	2b3b      	cmp	r3, #59	@ 0x3b
 80023a2:	d908      	bls.n	80023b6 <checkTimeAlart+0x1e>
	  secondAlart = 0;
 80023a4:	4b2a      	ldr	r3, [pc, #168]	@ (8002450 <checkTimeAlart+0xb8>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	801a      	strh	r2, [r3, #0]
	  minuteAlart++;
 80023aa:	4b2a      	ldr	r3, [pc, #168]	@ (8002454 <checkTimeAlart+0xbc>)
 80023ac:	881b      	ldrh	r3, [r3, #0]
 80023ae:	3301      	adds	r3, #1
 80023b0:	b29a      	uxth	r2, r3
 80023b2:	4b28      	ldr	r3, [pc, #160]	@ (8002454 <checkTimeAlart+0xbc>)
 80023b4:	801a      	strh	r2, [r3, #0]
	}
	if(minuteAlart>59){
 80023b6:	4b27      	ldr	r3, [pc, #156]	@ (8002454 <checkTimeAlart+0xbc>)
 80023b8:	881b      	ldrh	r3, [r3, #0]
 80023ba:	2b3b      	cmp	r3, #59	@ 0x3b
 80023bc:	d908      	bls.n	80023d0 <checkTimeAlart+0x38>
		minuteAlart = 0;
 80023be:	4b25      	ldr	r3, [pc, #148]	@ (8002454 <checkTimeAlart+0xbc>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	801a      	strh	r2, [r3, #0]
	  hourAlart++;
 80023c4:	4b24      	ldr	r3, [pc, #144]	@ (8002458 <checkTimeAlart+0xc0>)
 80023c6:	881b      	ldrh	r3, [r3, #0]
 80023c8:	3301      	adds	r3, #1
 80023ca:	b29a      	uxth	r2, r3
 80023cc:	4b22      	ldr	r3, [pc, #136]	@ (8002458 <checkTimeAlart+0xc0>)
 80023ce:	801a      	strh	r2, [r3, #0]
	}
	if(hourAlart>23){
 80023d0:	4b21      	ldr	r3, [pc, #132]	@ (8002458 <checkTimeAlart+0xc0>)
 80023d2:	881b      	ldrh	r3, [r3, #0]
 80023d4:	2b17      	cmp	r3, #23
 80023d6:	d908      	bls.n	80023ea <checkTimeAlart+0x52>
		hourAlart = 0;
 80023d8:	4b1f      	ldr	r3, [pc, #124]	@ (8002458 <checkTimeAlart+0xc0>)
 80023da:	2200      	movs	r2, #0
 80023dc:	801a      	strh	r2, [r3, #0]
		dayAlart++;
 80023de:	4b1f      	ldr	r3, [pc, #124]	@ (800245c <checkTimeAlart+0xc4>)
 80023e0:	881b      	ldrh	r3, [r3, #0]
 80023e2:	3301      	adds	r3, #1
 80023e4:	b29a      	uxth	r2, r3
 80023e6:	4b1d      	ldr	r3, [pc, #116]	@ (800245c <checkTimeAlart+0xc4>)
 80023e8:	801a      	strh	r2, [r3, #0]
	}
	if(dayAlart>8){
 80023ea:	4b1c      	ldr	r3, [pc, #112]	@ (800245c <checkTimeAlart+0xc4>)
 80023ec:	881b      	ldrh	r3, [r3, #0]
 80023ee:	2b08      	cmp	r3, #8
 80023f0:	d908      	bls.n	8002404 <checkTimeAlart+0x6c>
		dayAlart = 2;
 80023f2:	4b1a      	ldr	r3, [pc, #104]	@ (800245c <checkTimeAlart+0xc4>)
 80023f4:	2202      	movs	r2, #2
 80023f6:	801a      	strh	r2, [r3, #0]
		dateAlart++;
 80023f8:	4b19      	ldr	r3, [pc, #100]	@ (8002460 <checkTimeAlart+0xc8>)
 80023fa:	881b      	ldrh	r3, [r3, #0]
 80023fc:	3301      	adds	r3, #1
 80023fe:	b29a      	uxth	r2, r3
 8002400:	4b17      	ldr	r3, [pc, #92]	@ (8002460 <checkTimeAlart+0xc8>)
 8002402:	801a      	strh	r2, [r3, #0]
	}
	if(dateAlart>30){
 8002404:	4b16      	ldr	r3, [pc, #88]	@ (8002460 <checkTimeAlart+0xc8>)
 8002406:	881b      	ldrh	r3, [r3, #0]
 8002408:	2b1e      	cmp	r3, #30
 800240a:	d908      	bls.n	800241e <checkTimeAlart+0x86>
		dateAlart = 0;
 800240c:	4b14      	ldr	r3, [pc, #80]	@ (8002460 <checkTimeAlart+0xc8>)
 800240e:	2200      	movs	r2, #0
 8002410:	801a      	strh	r2, [r3, #0]
		monthAlart++;
 8002412:	4b14      	ldr	r3, [pc, #80]	@ (8002464 <checkTimeAlart+0xcc>)
 8002414:	881b      	ldrh	r3, [r3, #0]
 8002416:	3301      	adds	r3, #1
 8002418:	b29a      	uxth	r2, r3
 800241a:	4b12      	ldr	r3, [pc, #72]	@ (8002464 <checkTimeAlart+0xcc>)
 800241c:	801a      	strh	r2, [r3, #0]
	}
	if(monthAlart>30){
 800241e:	4b11      	ldr	r3, [pc, #68]	@ (8002464 <checkTimeAlart+0xcc>)
 8002420:	881b      	ldrh	r3, [r3, #0]
 8002422:	2b1e      	cmp	r3, #30
 8002424:	d908      	bls.n	8002438 <checkTimeAlart+0xa0>
		monthAlart = 0;
 8002426:	4b0f      	ldr	r3, [pc, #60]	@ (8002464 <checkTimeAlart+0xcc>)
 8002428:	2200      	movs	r2, #0
 800242a:	801a      	strh	r2, [r3, #0]
		yearAlart++;
 800242c:	4b0e      	ldr	r3, [pc, #56]	@ (8002468 <checkTimeAlart+0xd0>)
 800242e:	881b      	ldrh	r3, [r3, #0]
 8002430:	3301      	adds	r3, #1
 8002432:	b29a      	uxth	r2, r3
 8002434:	4b0c      	ldr	r3, [pc, #48]	@ (8002468 <checkTimeAlart+0xd0>)
 8002436:	801a      	strh	r2, [r3, #0]
	}
	if(yearAlart>99){
 8002438:	4b0b      	ldr	r3, [pc, #44]	@ (8002468 <checkTimeAlart+0xd0>)
 800243a:	881b      	ldrh	r3, [r3, #0]
 800243c:	2b63      	cmp	r3, #99	@ 0x63
 800243e:	d902      	bls.n	8002446 <checkTimeAlart+0xae>
		yearAlart = 1;
 8002440:	4b09      	ldr	r3, [pc, #36]	@ (8002468 <checkTimeAlart+0xd0>)
 8002442:	2201      	movs	r2, #1
 8002444:	801a      	strh	r2, [r3, #0]
	}
}
 8002446:	bf00      	nop
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr
 8002450:	2000011c 	.word	0x2000011c
 8002454:	2000011e 	.word	0x2000011e
 8002458:	20000120 	.word	0x20000120
 800245c:	20000122 	.word	0x20000122
 8002460:	20000124 	.word	0x20000124
 8002464:	20000126 	.word	0x20000126
 8002468:	20000128 	.word	0x20000128

0800246c <setupAlart>:

void setupAlart()
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
	if(button_count[12] == 1){
 8002470:	4b8f      	ldr	r3, [pc, #572]	@ (80026b0 <setupAlart+0x244>)
 8002472:	8b1b      	ldrh	r3, [r3, #24]
 8002474:	2b01      	cmp	r3, #1
 8002476:	d10f      	bne.n	8002498 <setupAlart+0x2c>
		  button_count[12] = 0;
 8002478:	4b8d      	ldr	r3, [pc, #564]	@ (80026b0 <setupAlart+0x244>)
 800247a:	2200      	movs	r2, #0
 800247c:	831a      	strh	r2, [r3, #24]
		  modifyStatus+=1;
 800247e:	4b8d      	ldr	r3, [pc, #564]	@ (80026b4 <setupAlart+0x248>)
 8002480:	881b      	ldrh	r3, [r3, #0]
 8002482:	3301      	adds	r3, #1
 8002484:	b29a      	uxth	r2, r3
 8002486:	4b8b      	ldr	r3, [pc, #556]	@ (80026b4 <setupAlart+0x248>)
 8002488:	801a      	strh	r2, [r3, #0]
		  if(modifyStatus > 6){
 800248a:	4b8a      	ldr	r3, [pc, #552]	@ (80026b4 <setupAlart+0x248>)
 800248c:	881b      	ldrh	r3, [r3, #0]
 800248e:	2b06      	cmp	r3, #6
 8002490:	d902      	bls.n	8002498 <setupAlart+0x2c>
			  modifyStatus = 0;
 8002492:	4b88      	ldr	r3, [pc, #544]	@ (80026b4 <setupAlart+0x248>)
 8002494:	2200      	movs	r2, #0
 8002496:	801a      	strh	r2, [r3, #0]
		  }
	  }
	  if(modifyStatus == 0){
 8002498:	4b86      	ldr	r3, [pc, #536]	@ (80026b4 <setupAlart+0x248>)
 800249a:	881b      	ldrh	r3, [r3, #0]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d128      	bne.n	80024f2 <setupAlart+0x86>
		  if(isFlagModify() == 1){
 80024a0:	f000 f9f0 	bl	8002884 <isFlagModify>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d112      	bne.n	80024d0 <setupAlart+0x64>
			  toggle = 1 - toggle;
 80024aa:	4b83      	ldr	r3, [pc, #524]	@ (80026b8 <setupAlart+0x24c>)
 80024ac:	881b      	ldrh	r3, [r3, #0]
 80024ae:	f1c3 0301 	rsb	r3, r3, #1
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	4b80      	ldr	r3, [pc, #512]	@ (80026b8 <setupAlart+0x24c>)
 80024b6:	801a      	strh	r2, [r3, #0]
			  if(toggle){
 80024b8:	4b7f      	ldr	r3, [pc, #508]	@ (80026b8 <setupAlart+0x24c>)
 80024ba:	881b      	ldrh	r3, [r3, #0]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d005      	beq.n	80024cc <setupAlart+0x60>
				  displayAlartTime(modeStatus);
 80024c0:	4b7e      	ldr	r3, [pc, #504]	@ (80026bc <setupAlart+0x250>)
 80024c2:	881b      	ldrh	r3, [r3, #0]
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7ff fd49 	bl	8001f5c <displayAlartTime>
 80024ca:	e001      	b.n	80024d0 <setupAlart+0x64>
			  }else{
				  offSecond();
 80024cc:	f7ff fe44 	bl	8002158 <offSecond>
			  }
		  }
		  if(button_count[3] == 1)
 80024d0:	4b77      	ldr	r3, [pc, #476]	@ (80026b0 <setupAlart+0x244>)
 80024d2:	88db      	ldrh	r3, [r3, #6]
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	f040 812a 	bne.w	800272e <setupAlart+0x2c2>
		  {
			  button_count[3] = 0;
 80024da:	4b75      	ldr	r3, [pc, #468]	@ (80026b0 <setupAlart+0x244>)
 80024dc:	2200      	movs	r2, #0
 80024de:	80da      	strh	r2, [r3, #6]
			  secondAlart++;
 80024e0:	4b77      	ldr	r3, [pc, #476]	@ (80026c0 <setupAlart+0x254>)
 80024e2:	881b      	ldrh	r3, [r3, #0]
 80024e4:	3301      	adds	r3, #1
 80024e6:	b29a      	uxth	r2, r3
 80024e8:	4b75      	ldr	r3, [pc, #468]	@ (80026c0 <setupAlart+0x254>)
 80024ea:	801a      	strh	r2, [r3, #0]
			  checkTimeAlart();
 80024ec:	f7ff ff54 	bl	8002398 <checkTimeAlart>
			  button_count[3] = 0;
			  yearAlart++;
			  checkTimeAlart();
		  }
	  }
}
 80024f0:	e11d      	b.n	800272e <setupAlart+0x2c2>
	  }else if(modifyStatus == 1){
 80024f2:	4b70      	ldr	r3, [pc, #448]	@ (80026b4 <setupAlart+0x248>)
 80024f4:	881b      	ldrh	r3, [r3, #0]
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d128      	bne.n	800254c <setupAlart+0xe0>
		  if(isFlagModify() == 1){
 80024fa:	f000 f9c3 	bl	8002884 <isFlagModify>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b01      	cmp	r3, #1
 8002502:	d112      	bne.n	800252a <setupAlart+0xbe>
			  toggle = 1 - toggle;
 8002504:	4b6c      	ldr	r3, [pc, #432]	@ (80026b8 <setupAlart+0x24c>)
 8002506:	881b      	ldrh	r3, [r3, #0]
 8002508:	f1c3 0301 	rsb	r3, r3, #1
 800250c:	b29a      	uxth	r2, r3
 800250e:	4b6a      	ldr	r3, [pc, #424]	@ (80026b8 <setupAlart+0x24c>)
 8002510:	801a      	strh	r2, [r3, #0]
			  if(toggle){
 8002512:	4b69      	ldr	r3, [pc, #420]	@ (80026b8 <setupAlart+0x24c>)
 8002514:	881b      	ldrh	r3, [r3, #0]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d005      	beq.n	8002526 <setupAlart+0xba>
				  displayAlartTime(modeStatus);
 800251a:	4b68      	ldr	r3, [pc, #416]	@ (80026bc <setupAlart+0x250>)
 800251c:	881b      	ldrh	r3, [r3, #0]
 800251e:	4618      	mov	r0, r3
 8002520:	f7ff fd1c 	bl	8001f5c <displayAlartTime>
 8002524:	e001      	b.n	800252a <setupAlart+0xbe>
				  offMinute();
 8002526:	f7ff fe2d 	bl	8002184 <offMinute>
		  if(button_count[3] == 1)
 800252a:	4b61      	ldr	r3, [pc, #388]	@ (80026b0 <setupAlart+0x244>)
 800252c:	88db      	ldrh	r3, [r3, #6]
 800252e:	2b01      	cmp	r3, #1
 8002530:	f040 80fd 	bne.w	800272e <setupAlart+0x2c2>
			  button_count[3] = 0;
 8002534:	4b5e      	ldr	r3, [pc, #376]	@ (80026b0 <setupAlart+0x244>)
 8002536:	2200      	movs	r2, #0
 8002538:	80da      	strh	r2, [r3, #6]
			  minuteAlart++;
 800253a:	4b62      	ldr	r3, [pc, #392]	@ (80026c4 <setupAlart+0x258>)
 800253c:	881b      	ldrh	r3, [r3, #0]
 800253e:	3301      	adds	r3, #1
 8002540:	b29a      	uxth	r2, r3
 8002542:	4b60      	ldr	r3, [pc, #384]	@ (80026c4 <setupAlart+0x258>)
 8002544:	801a      	strh	r2, [r3, #0]
			  checkTimeAlart();
 8002546:	f7ff ff27 	bl	8002398 <checkTimeAlart>
}
 800254a:	e0f0      	b.n	800272e <setupAlart+0x2c2>
	  }else if(modifyStatus == 2){
 800254c:	4b59      	ldr	r3, [pc, #356]	@ (80026b4 <setupAlart+0x248>)
 800254e:	881b      	ldrh	r3, [r3, #0]
 8002550:	2b02      	cmp	r3, #2
 8002552:	d128      	bne.n	80025a6 <setupAlart+0x13a>
		  if(isFlagModify() == 1){
 8002554:	f000 f996 	bl	8002884 <isFlagModify>
 8002558:	4603      	mov	r3, r0
 800255a:	2b01      	cmp	r3, #1
 800255c:	d112      	bne.n	8002584 <setupAlart+0x118>
			  toggle = 1 - toggle;
 800255e:	4b56      	ldr	r3, [pc, #344]	@ (80026b8 <setupAlart+0x24c>)
 8002560:	881b      	ldrh	r3, [r3, #0]
 8002562:	f1c3 0301 	rsb	r3, r3, #1
 8002566:	b29a      	uxth	r2, r3
 8002568:	4b53      	ldr	r3, [pc, #332]	@ (80026b8 <setupAlart+0x24c>)
 800256a:	801a      	strh	r2, [r3, #0]
			  if(toggle){
 800256c:	4b52      	ldr	r3, [pc, #328]	@ (80026b8 <setupAlart+0x24c>)
 800256e:	881b      	ldrh	r3, [r3, #0]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d005      	beq.n	8002580 <setupAlart+0x114>
				  displayAlartTime(modeStatus);
 8002574:	4b51      	ldr	r3, [pc, #324]	@ (80026bc <setupAlart+0x250>)
 8002576:	881b      	ldrh	r3, [r3, #0]
 8002578:	4618      	mov	r0, r3
 800257a:	f7ff fcef 	bl	8001f5c <displayAlartTime>
 800257e:	e001      	b.n	8002584 <setupAlart+0x118>
				  offHour();
 8002580:	f7ff fe16 	bl	80021b0 <offHour>
		  if(button_count[3] == 1)
 8002584:	4b4a      	ldr	r3, [pc, #296]	@ (80026b0 <setupAlart+0x244>)
 8002586:	88db      	ldrh	r3, [r3, #6]
 8002588:	2b01      	cmp	r3, #1
 800258a:	f040 80d0 	bne.w	800272e <setupAlart+0x2c2>
			  button_count[3] = 0;
 800258e:	4b48      	ldr	r3, [pc, #288]	@ (80026b0 <setupAlart+0x244>)
 8002590:	2200      	movs	r2, #0
 8002592:	80da      	strh	r2, [r3, #6]
			  hourAlart++;
 8002594:	4b4c      	ldr	r3, [pc, #304]	@ (80026c8 <setupAlart+0x25c>)
 8002596:	881b      	ldrh	r3, [r3, #0]
 8002598:	3301      	adds	r3, #1
 800259a:	b29a      	uxth	r2, r3
 800259c:	4b4a      	ldr	r3, [pc, #296]	@ (80026c8 <setupAlart+0x25c>)
 800259e:	801a      	strh	r2, [r3, #0]
			  checkTimeAlart();
 80025a0:	f7ff fefa 	bl	8002398 <checkTimeAlart>
}
 80025a4:	e0c3      	b.n	800272e <setupAlart+0x2c2>
	  }else if(modifyStatus == 3){
 80025a6:	4b43      	ldr	r3, [pc, #268]	@ (80026b4 <setupAlart+0x248>)
 80025a8:	881b      	ldrh	r3, [r3, #0]
 80025aa:	2b03      	cmp	r3, #3
 80025ac:	d128      	bne.n	8002600 <setupAlart+0x194>
		  if(isFlagModify() == 1){
 80025ae:	f000 f969 	bl	8002884 <isFlagModify>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d112      	bne.n	80025de <setupAlart+0x172>
			  toggle = 1 - toggle;
 80025b8:	4b3f      	ldr	r3, [pc, #252]	@ (80026b8 <setupAlart+0x24c>)
 80025ba:	881b      	ldrh	r3, [r3, #0]
 80025bc:	f1c3 0301 	rsb	r3, r3, #1
 80025c0:	b29a      	uxth	r2, r3
 80025c2:	4b3d      	ldr	r3, [pc, #244]	@ (80026b8 <setupAlart+0x24c>)
 80025c4:	801a      	strh	r2, [r3, #0]
			  if(toggle){
 80025c6:	4b3c      	ldr	r3, [pc, #240]	@ (80026b8 <setupAlart+0x24c>)
 80025c8:	881b      	ldrh	r3, [r3, #0]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d005      	beq.n	80025da <setupAlart+0x16e>
				  displayAlartTime(modeStatus);
 80025ce:	4b3b      	ldr	r3, [pc, #236]	@ (80026bc <setupAlart+0x250>)
 80025d0:	881b      	ldrh	r3, [r3, #0]
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7ff fcc2 	bl	8001f5c <displayAlartTime>
 80025d8:	e001      	b.n	80025de <setupAlart+0x172>
				  offArticle();
 80025da:	f7ff fdff 	bl	80021dc <offArticle>
		  if(button_count[3] == 1)
 80025de:	4b34      	ldr	r3, [pc, #208]	@ (80026b0 <setupAlart+0x244>)
 80025e0:	88db      	ldrh	r3, [r3, #6]
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	f040 80a3 	bne.w	800272e <setupAlart+0x2c2>
			  button_count[3] = 0;
 80025e8:	4b31      	ldr	r3, [pc, #196]	@ (80026b0 <setupAlart+0x244>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	80da      	strh	r2, [r3, #6]
			  dayAlart++;
 80025ee:	4b37      	ldr	r3, [pc, #220]	@ (80026cc <setupAlart+0x260>)
 80025f0:	881b      	ldrh	r3, [r3, #0]
 80025f2:	3301      	adds	r3, #1
 80025f4:	b29a      	uxth	r2, r3
 80025f6:	4b35      	ldr	r3, [pc, #212]	@ (80026cc <setupAlart+0x260>)
 80025f8:	801a      	strh	r2, [r3, #0]
			  checkTimeAlart();
 80025fa:	f7ff fecd 	bl	8002398 <checkTimeAlart>
}
 80025fe:	e096      	b.n	800272e <setupAlart+0x2c2>
	  }else if(modifyStatus == 4){
 8002600:	4b2c      	ldr	r3, [pc, #176]	@ (80026b4 <setupAlart+0x248>)
 8002602:	881b      	ldrh	r3, [r3, #0]
 8002604:	2b04      	cmp	r3, #4
 8002606:	d127      	bne.n	8002658 <setupAlart+0x1ec>
		  if(isFlagModify() == 1){
 8002608:	f000 f93c 	bl	8002884 <isFlagModify>
 800260c:	4603      	mov	r3, r0
 800260e:	2b01      	cmp	r3, #1
 8002610:	d112      	bne.n	8002638 <setupAlart+0x1cc>
			  toggle = 1 - toggle;
 8002612:	4b29      	ldr	r3, [pc, #164]	@ (80026b8 <setupAlart+0x24c>)
 8002614:	881b      	ldrh	r3, [r3, #0]
 8002616:	f1c3 0301 	rsb	r3, r3, #1
 800261a:	b29a      	uxth	r2, r3
 800261c:	4b26      	ldr	r3, [pc, #152]	@ (80026b8 <setupAlart+0x24c>)
 800261e:	801a      	strh	r2, [r3, #0]
			  if(toggle){
 8002620:	4b25      	ldr	r3, [pc, #148]	@ (80026b8 <setupAlart+0x24c>)
 8002622:	881b      	ldrh	r3, [r3, #0]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d005      	beq.n	8002634 <setupAlart+0x1c8>
				  displayAlartTime(modeStatus);
 8002628:	4b24      	ldr	r3, [pc, #144]	@ (80026bc <setupAlart+0x250>)
 800262a:	881b      	ldrh	r3, [r3, #0]
 800262c:	4618      	mov	r0, r3
 800262e:	f7ff fc95 	bl	8001f5c <displayAlartTime>
 8002632:	e001      	b.n	8002638 <setupAlart+0x1cc>
				  offDay();
 8002634:	f7ff fde8 	bl	8002208 <offDay>
		  if(button_count[3] == 1)
 8002638:	4b1d      	ldr	r3, [pc, #116]	@ (80026b0 <setupAlart+0x244>)
 800263a:	88db      	ldrh	r3, [r3, #6]
 800263c:	2b01      	cmp	r3, #1
 800263e:	d176      	bne.n	800272e <setupAlart+0x2c2>
			  button_count[3] = 0;
 8002640:	4b1b      	ldr	r3, [pc, #108]	@ (80026b0 <setupAlart+0x244>)
 8002642:	2200      	movs	r2, #0
 8002644:	80da      	strh	r2, [r3, #6]
			  dateAlart++;
 8002646:	4b22      	ldr	r3, [pc, #136]	@ (80026d0 <setupAlart+0x264>)
 8002648:	881b      	ldrh	r3, [r3, #0]
 800264a:	3301      	adds	r3, #1
 800264c:	b29a      	uxth	r2, r3
 800264e:	4b20      	ldr	r3, [pc, #128]	@ (80026d0 <setupAlart+0x264>)
 8002650:	801a      	strh	r2, [r3, #0]
			  checkTimeAlart();
 8002652:	f7ff fea1 	bl	8002398 <checkTimeAlart>
}
 8002656:	e06a      	b.n	800272e <setupAlart+0x2c2>
	  }else if(modifyStatus == 5){
 8002658:	4b16      	ldr	r3, [pc, #88]	@ (80026b4 <setupAlart+0x248>)
 800265a:	881b      	ldrh	r3, [r3, #0]
 800265c:	2b05      	cmp	r3, #5
 800265e:	d13b      	bne.n	80026d8 <setupAlart+0x26c>
		  if(isFlagModify() == 1){
 8002660:	f000 f910 	bl	8002884 <isFlagModify>
 8002664:	4603      	mov	r3, r0
 8002666:	2b01      	cmp	r3, #1
 8002668:	d112      	bne.n	8002690 <setupAlart+0x224>
			  toggle = 1 - toggle;
 800266a:	4b13      	ldr	r3, [pc, #76]	@ (80026b8 <setupAlart+0x24c>)
 800266c:	881b      	ldrh	r3, [r3, #0]
 800266e:	f1c3 0301 	rsb	r3, r3, #1
 8002672:	b29a      	uxth	r2, r3
 8002674:	4b10      	ldr	r3, [pc, #64]	@ (80026b8 <setupAlart+0x24c>)
 8002676:	801a      	strh	r2, [r3, #0]
			  if(toggle){
 8002678:	4b0f      	ldr	r3, [pc, #60]	@ (80026b8 <setupAlart+0x24c>)
 800267a:	881b      	ldrh	r3, [r3, #0]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d005      	beq.n	800268c <setupAlart+0x220>
				  displayAlartTime(modeStatus);
 8002680:	4b0e      	ldr	r3, [pc, #56]	@ (80026bc <setupAlart+0x250>)
 8002682:	881b      	ldrh	r3, [r3, #0]
 8002684:	4618      	mov	r0, r3
 8002686:	f7ff fc69 	bl	8001f5c <displayAlartTime>
 800268a:	e001      	b.n	8002690 <setupAlart+0x224>
				  offMonth();
 800268c:	f7ff fdd2 	bl	8002234 <offMonth>
		  if(button_count[3] == 1)
 8002690:	4b07      	ldr	r3, [pc, #28]	@ (80026b0 <setupAlart+0x244>)
 8002692:	88db      	ldrh	r3, [r3, #6]
 8002694:	2b01      	cmp	r3, #1
 8002696:	d14a      	bne.n	800272e <setupAlart+0x2c2>
			  button_count[3] = 0;
 8002698:	4b05      	ldr	r3, [pc, #20]	@ (80026b0 <setupAlart+0x244>)
 800269a:	2200      	movs	r2, #0
 800269c:	80da      	strh	r2, [r3, #6]
			  monthAlart++;
 800269e:	4b0d      	ldr	r3, [pc, #52]	@ (80026d4 <setupAlart+0x268>)
 80026a0:	881b      	ldrh	r3, [r3, #0]
 80026a2:	3301      	adds	r3, #1
 80026a4:	b29a      	uxth	r2, r3
 80026a6:	4b0b      	ldr	r3, [pc, #44]	@ (80026d4 <setupAlart+0x268>)
 80026a8:	801a      	strh	r2, [r3, #0]
			  checkTimeAlart();
 80026aa:	f7ff fe75 	bl	8002398 <checkTimeAlart>
}
 80026ae:	e03e      	b.n	800272e <setupAlart+0x2c2>
 80026b0:	20000034 	.word	0x20000034
 80026b4:	2000012a 	.word	0x2000012a
 80026b8:	20000008 	.word	0x20000008
 80026bc:	20000006 	.word	0x20000006
 80026c0:	2000011c 	.word	0x2000011c
 80026c4:	2000011e 	.word	0x2000011e
 80026c8:	20000120 	.word	0x20000120
 80026cc:	20000122 	.word	0x20000122
 80026d0:	20000124 	.word	0x20000124
 80026d4:	20000126 	.word	0x20000126
	  }else if(modifyStatus == 6){
 80026d8:	4b16      	ldr	r3, [pc, #88]	@ (8002734 <setupAlart+0x2c8>)
 80026da:	881b      	ldrh	r3, [r3, #0]
 80026dc:	2b06      	cmp	r3, #6
 80026de:	d126      	bne.n	800272e <setupAlart+0x2c2>
		  if(isFlagModify() == 1){
 80026e0:	f000 f8d0 	bl	8002884 <isFlagModify>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d112      	bne.n	8002710 <setupAlart+0x2a4>
			  toggle = 1 - toggle;
 80026ea:	4b13      	ldr	r3, [pc, #76]	@ (8002738 <setupAlart+0x2cc>)
 80026ec:	881b      	ldrh	r3, [r3, #0]
 80026ee:	f1c3 0301 	rsb	r3, r3, #1
 80026f2:	b29a      	uxth	r2, r3
 80026f4:	4b10      	ldr	r3, [pc, #64]	@ (8002738 <setupAlart+0x2cc>)
 80026f6:	801a      	strh	r2, [r3, #0]
			  if(toggle){
 80026f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002738 <setupAlart+0x2cc>)
 80026fa:	881b      	ldrh	r3, [r3, #0]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d005      	beq.n	800270c <setupAlart+0x2a0>
				  displayAlartTime(modeStatus);
 8002700:	4b0e      	ldr	r3, [pc, #56]	@ (800273c <setupAlart+0x2d0>)
 8002702:	881b      	ldrh	r3, [r3, #0]
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff fc29 	bl	8001f5c <displayAlartTime>
 800270a:	e001      	b.n	8002710 <setupAlart+0x2a4>
				  offYear();
 800270c:	f7ff fda8 	bl	8002260 <offYear>
		  if(button_count[3] == 1)
 8002710:	4b0b      	ldr	r3, [pc, #44]	@ (8002740 <setupAlart+0x2d4>)
 8002712:	88db      	ldrh	r3, [r3, #6]
 8002714:	2b01      	cmp	r3, #1
 8002716:	d10a      	bne.n	800272e <setupAlart+0x2c2>
			  button_count[3] = 0;
 8002718:	4b09      	ldr	r3, [pc, #36]	@ (8002740 <setupAlart+0x2d4>)
 800271a:	2200      	movs	r2, #0
 800271c:	80da      	strh	r2, [r3, #6]
			  yearAlart++;
 800271e:	4b09      	ldr	r3, [pc, #36]	@ (8002744 <setupAlart+0x2d8>)
 8002720:	881b      	ldrh	r3, [r3, #0]
 8002722:	3301      	adds	r3, #1
 8002724:	b29a      	uxth	r2, r3
 8002726:	4b07      	ldr	r3, [pc, #28]	@ (8002744 <setupAlart+0x2d8>)
 8002728:	801a      	strh	r2, [r3, #0]
			  checkTimeAlart();
 800272a:	f7ff fe35 	bl	8002398 <checkTimeAlart>
}
 800272e:	bf00      	nop
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	2000012a 	.word	0x2000012a
 8002738:	20000008 	.word	0x20000008
 800273c:	20000006 	.word	0x20000006
 8002740:	20000034 	.word	0x20000034
 8002744:	20000128 	.word	0x20000128

08002748 <checkAlart>:

void checkAlart()
{
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
	if(ds3231_sec == secondAlart)
 800274c:	4b1a      	ldr	r3, [pc, #104]	@ (80027b8 <checkAlart+0x70>)
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	461a      	mov	r2, r3
 8002752:	4b1a      	ldr	r3, [pc, #104]	@ (80027bc <checkAlart+0x74>)
 8002754:	881b      	ldrh	r3, [r3, #0]
 8002756:	429a      	cmp	r2, r3
 8002758:	d12b      	bne.n	80027b2 <checkAlart+0x6a>
	{
		if(ds3231_min == minuteAlart)
 800275a:	4b19      	ldr	r3, [pc, #100]	@ (80027c0 <checkAlart+0x78>)
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	461a      	mov	r2, r3
 8002760:	4b18      	ldr	r3, [pc, #96]	@ (80027c4 <checkAlart+0x7c>)
 8002762:	881b      	ldrh	r3, [r3, #0]
 8002764:	429a      	cmp	r2, r3
 8002766:	d124      	bne.n	80027b2 <checkAlart+0x6a>
		{
			if(ds3231_hours == hourAlart)
 8002768:	4b17      	ldr	r3, [pc, #92]	@ (80027c8 <checkAlart+0x80>)
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	461a      	mov	r2, r3
 800276e:	4b17      	ldr	r3, [pc, #92]	@ (80027cc <checkAlart+0x84>)
 8002770:	881b      	ldrh	r3, [r3, #0]
 8002772:	429a      	cmp	r2, r3
 8002774:	d11d      	bne.n	80027b2 <checkAlart+0x6a>
			{
				if(ds3231_date == dateAlart)
 8002776:	4b16      	ldr	r3, [pc, #88]	@ (80027d0 <checkAlart+0x88>)
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	461a      	mov	r2, r3
 800277c:	4b15      	ldr	r3, [pc, #84]	@ (80027d4 <checkAlart+0x8c>)
 800277e:	881b      	ldrh	r3, [r3, #0]
 8002780:	429a      	cmp	r2, r3
 8002782:	d116      	bne.n	80027b2 <checkAlart+0x6a>
				{
					if(ds3231_day == dayAlart)
 8002784:	4b14      	ldr	r3, [pc, #80]	@ (80027d8 <checkAlart+0x90>)
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	461a      	mov	r2, r3
 800278a:	4b14      	ldr	r3, [pc, #80]	@ (80027dc <checkAlart+0x94>)
 800278c:	881b      	ldrh	r3, [r3, #0]
 800278e:	429a      	cmp	r2, r3
 8002790:	d10f      	bne.n	80027b2 <checkAlart+0x6a>
					{
						if(ds3231_month == monthAlart)
 8002792:	4b13      	ldr	r3, [pc, #76]	@ (80027e0 <checkAlart+0x98>)
 8002794:	781b      	ldrb	r3, [r3, #0]
 8002796:	461a      	mov	r2, r3
 8002798:	4b12      	ldr	r3, [pc, #72]	@ (80027e4 <checkAlart+0x9c>)
 800279a:	881b      	ldrh	r3, [r3, #0]
 800279c:	429a      	cmp	r2, r3
 800279e:	d108      	bne.n	80027b2 <checkAlart+0x6a>
						{
							if(ds3231_year == yearAlart)
 80027a0:	4b11      	ldr	r3, [pc, #68]	@ (80027e8 <checkAlart+0xa0>)
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	461a      	mov	r2, r3
 80027a6:	4b11      	ldr	r3, [pc, #68]	@ (80027ec <checkAlart+0xa4>)
 80027a8:	881b      	ldrh	r3, [r3, #0]
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d101      	bne.n	80027b2 <checkAlart+0x6a>
							{
								alartNotify();
 80027ae:	f000 f81f 	bl	80027f0 <alartNotify>
					}
				}
			}
		}
	}
}
 80027b2:	bf00      	nop
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	20000061 	.word	0x20000061
 80027bc:	2000011c 	.word	0x2000011c
 80027c0:	20000060 	.word	0x20000060
 80027c4:	2000011e 	.word	0x2000011e
 80027c8:	2000005f 	.word	0x2000005f
 80027cc:	20000120 	.word	0x20000120
 80027d0:	20000062 	.word	0x20000062
 80027d4:	20000124 	.word	0x20000124
 80027d8:	20000063 	.word	0x20000063
 80027dc:	20000122 	.word	0x20000122
 80027e0:	20000064 	.word	0x20000064
 80027e4:	20000126 	.word	0x20000126
 80027e8:	20000065 	.word	0x20000065
 80027ec:	20000128 	.word	0x20000128

080027f0 <alartNotify>:

void alartNotify()
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af04      	add	r7, sp, #16
	lcd_DrawCircle(120, 160, RED, 50, 1);
 80027f6:	2301      	movs	r3, #1
 80027f8:	9300      	str	r3, [sp, #0]
 80027fa:	2332      	movs	r3, #50	@ 0x32
 80027fc:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002800:	21a0      	movs	r1, #160	@ 0xa0
 8002802:	2078      	movs	r0, #120	@ 0x78
 8002804:	f7fe fe21 	bl	800144a <lcd_DrawCircle>
	lcd_ShowStr(100, 160, "ALART", BLACK, RED, 24, 1);
 8002808:	2301      	movs	r3, #1
 800280a:	9302      	str	r3, [sp, #8]
 800280c:	2318      	movs	r3, #24
 800280e:	9301      	str	r3, [sp, #4]
 8002810:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002814:	9300      	str	r3, [sp, #0]
 8002816:	2300      	movs	r3, #0
 8002818:	4a03      	ldr	r2, [pc, #12]	@ (8002828 <alartNotify+0x38>)
 800281a:	21a0      	movs	r1, #160	@ 0xa0
 800281c:	2064      	movs	r0, #100	@ 0x64
 800281e:	f7fe fe81 	bl	8001524 <lcd_ShowStr>
}
 8002822:	bf00      	nop
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	080065ac 	.word	0x080065ac

0800282c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002830:	b672      	cpsid	i
}
 8002832:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002834:	bf00      	nop
 8002836:	e7fd      	b.n	8002834 <Error_Handler+0x8>

08002838 <timer_init>:

// LAB 4
uint16_t flagModify = 0;
uint16_t timerModify_counter = 0;

void timer_init(){
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 800283c:	4802      	ldr	r0, [pc, #8]	@ (8002848 <timer_init+0x10>)
 800283e:	f003 f961 	bl	8005b04 <HAL_TIM_Base_Start_IT>
}
 8002842:	bf00      	nop
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	20000190 	.word	0x20000190

0800284c <setTimer2>:

void setTimer2(uint16_t duration){
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	4603      	mov	r3, r0
 8002854:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 8002856:	4a08      	ldr	r2, [pc, #32]	@ (8002878 <setTimer2+0x2c>)
 8002858:	88fb      	ldrh	r3, [r7, #6]
 800285a:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 800285c:	4b06      	ldr	r3, [pc, #24]	@ (8002878 <setTimer2+0x2c>)
 800285e:	881a      	ldrh	r2, [r3, #0]
 8002860:	4b06      	ldr	r3, [pc, #24]	@ (800287c <setTimer2+0x30>)
 8002862:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 8002864:	4b06      	ldr	r3, [pc, #24]	@ (8002880 <setTimer2+0x34>)
 8002866:	2200      	movs	r2, #0
 8002868:	801a      	strh	r2, [r3, #0]
}
 800286a:	bf00      	nop
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	20000130 	.word	0x20000130
 800287c:	2000012e 	.word	0x2000012e
 8002880:	2000012c 	.word	0x2000012c

08002884 <isFlagModify>:

uint16_t isFlagModify()
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
	if(flagModify == 1){
 8002888:	4b07      	ldr	r3, [pc, #28]	@ (80028a8 <isFlagModify+0x24>)
 800288a:	881b      	ldrh	r3, [r3, #0]
 800288c:	2b01      	cmp	r3, #1
 800288e:	d104      	bne.n	800289a <isFlagModify+0x16>
		flagModify = 0;
 8002890:	4b05      	ldr	r3, [pc, #20]	@ (80028a8 <isFlagModify+0x24>)
 8002892:	2200      	movs	r2, #0
 8002894:	801a      	strh	r2, [r3, #0]
		return 1;
 8002896:	2301      	movs	r3, #1
 8002898:	e000      	b.n	800289c <isFlagModify+0x18>
	}
	return 0;
 800289a:	2300      	movs	r3, #0
}
 800289c:	4618      	mov	r0, r3
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	20000132 	.word	0x20000132

080028ac <setFlagModifyTimer>:

void setFlagModifyTimer(uint16_t timer)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	4603      	mov	r3, r0
 80028b4:	80fb      	strh	r3, [r7, #6]
	timerModify_counter = timer;
 80028b6:	4a04      	ldr	r2, [pc, #16]	@ (80028c8 <setFlagModifyTimer+0x1c>)
 80028b8:	88fb      	ldrh	r3, [r7, #6]
 80028ba:	8013      	strh	r3, [r2, #0]
}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr
 80028c8:	20000134 	.word	0x20000134

080028cc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b082      	sub	sp, #8
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028dc:	d12b      	bne.n	8002936 <HAL_TIM_PeriodElapsedCallback+0x6a>
		if(timer2_counter > 0){
 80028de:	4b18      	ldr	r3, [pc, #96]	@ (8002940 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80028e0:	881b      	ldrh	r3, [r3, #0]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d010      	beq.n	8002908 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 80028e6:	4b16      	ldr	r3, [pc, #88]	@ (8002940 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80028e8:	881b      	ldrh	r3, [r3, #0]
 80028ea:	3b01      	subs	r3, #1
 80028ec:	b29a      	uxth	r2, r3
 80028ee:	4b14      	ldr	r3, [pc, #80]	@ (8002940 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80028f0:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 80028f2:	4b13      	ldr	r3, [pc, #76]	@ (8002940 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80028f4:	881b      	ldrh	r3, [r3, #0]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d106      	bne.n	8002908 <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 80028fa:	4b12      	ldr	r3, [pc, #72]	@ (8002944 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80028fc:	2201      	movs	r2, #1
 80028fe:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 8002900:	4b11      	ldr	r3, [pc, #68]	@ (8002948 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002902:	881a      	ldrh	r2, [r3, #0]
 8002904:	4b0e      	ldr	r3, [pc, #56]	@ (8002940 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002906:	801a      	strh	r2, [r3, #0]
			}
		}

		if(timerModify_counter > 0){
 8002908:	4b10      	ldr	r3, [pc, #64]	@ (800294c <HAL_TIM_PeriodElapsedCallback+0x80>)
 800290a:	881b      	ldrh	r3, [r3, #0]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d010      	beq.n	8002932 <HAL_TIM_PeriodElapsedCallback+0x66>
			timerModify_counter--;
 8002910:	4b0e      	ldr	r3, [pc, #56]	@ (800294c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8002912:	881b      	ldrh	r3, [r3, #0]
 8002914:	3b01      	subs	r3, #1
 8002916:	b29a      	uxth	r2, r3
 8002918:	4b0c      	ldr	r3, [pc, #48]	@ (800294c <HAL_TIM_PeriodElapsedCallback+0x80>)
 800291a:	801a      	strh	r2, [r3, #0]
			if(timerModify_counter == 0) {
 800291c:	4b0b      	ldr	r3, [pc, #44]	@ (800294c <HAL_TIM_PeriodElapsedCallback+0x80>)
 800291e:	881b      	ldrh	r3, [r3, #0]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d106      	bne.n	8002932 <HAL_TIM_PeriodElapsedCallback+0x66>
				flagModify = 1;
 8002924:	4b0a      	ldr	r3, [pc, #40]	@ (8002950 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8002926:	2201      	movs	r2, #1
 8002928:	801a      	strh	r2, [r3, #0]
				timerModify_counter = 500;
 800292a:	4b08      	ldr	r3, [pc, #32]	@ (800294c <HAL_TIM_PeriodElapsedCallback+0x80>)
 800292c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002930:	801a      	strh	r2, [r3, #0]
			}
		}

		led7_Scan();
 8002932:	f7fe fe67 	bl	8001604 <led7_Scan>
	}
}
 8002936:	bf00      	nop
 8002938:	3708      	adds	r7, #8
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	2000012e 	.word	0x2000012e
 8002944:	2000012c 	.word	0x2000012c
 8002948:	20000130 	.word	0x20000130
 800294c:	20000134 	.word	0x20000134
 8002950:	20000132 	.word	0x20000132

08002954 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002958:	4b17      	ldr	r3, [pc, #92]	@ (80029b8 <MX_SPI1_Init+0x64>)
 800295a:	4a18      	ldr	r2, [pc, #96]	@ (80029bc <MX_SPI1_Init+0x68>)
 800295c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800295e:	4b16      	ldr	r3, [pc, #88]	@ (80029b8 <MX_SPI1_Init+0x64>)
 8002960:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002964:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002966:	4b14      	ldr	r3, [pc, #80]	@ (80029b8 <MX_SPI1_Init+0x64>)
 8002968:	2200      	movs	r2, #0
 800296a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800296c:	4b12      	ldr	r3, [pc, #72]	@ (80029b8 <MX_SPI1_Init+0x64>)
 800296e:	2200      	movs	r2, #0
 8002970:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002972:	4b11      	ldr	r3, [pc, #68]	@ (80029b8 <MX_SPI1_Init+0x64>)
 8002974:	2200      	movs	r2, #0
 8002976:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002978:	4b0f      	ldr	r3, [pc, #60]	@ (80029b8 <MX_SPI1_Init+0x64>)
 800297a:	2200      	movs	r2, #0
 800297c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800297e:	4b0e      	ldr	r3, [pc, #56]	@ (80029b8 <MX_SPI1_Init+0x64>)
 8002980:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002984:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002986:	4b0c      	ldr	r3, [pc, #48]	@ (80029b8 <MX_SPI1_Init+0x64>)
 8002988:	2200      	movs	r2, #0
 800298a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800298c:	4b0a      	ldr	r3, [pc, #40]	@ (80029b8 <MX_SPI1_Init+0x64>)
 800298e:	2200      	movs	r2, #0
 8002990:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002992:	4b09      	ldr	r3, [pc, #36]	@ (80029b8 <MX_SPI1_Init+0x64>)
 8002994:	2200      	movs	r2, #0
 8002996:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002998:	4b07      	ldr	r3, [pc, #28]	@ (80029b8 <MX_SPI1_Init+0x64>)
 800299a:	2200      	movs	r2, #0
 800299c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800299e:	4b06      	ldr	r3, [pc, #24]	@ (80029b8 <MX_SPI1_Init+0x64>)
 80029a0:	220a      	movs	r2, #10
 80029a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80029a4:	4804      	ldr	r0, [pc, #16]	@ (80029b8 <MX_SPI1_Init+0x64>)
 80029a6:	f002 fa71 	bl	8004e8c <HAL_SPI_Init>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d001      	beq.n	80029b4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80029b0:	f7ff ff3c 	bl	800282c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80029b4:	bf00      	nop
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	20000138 	.word	0x20000138
 80029bc:	40013000 	.word	0x40013000

080029c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b08a      	sub	sp, #40	@ 0x28
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029c8:	f107 0314 	add.w	r3, r7, #20
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]
 80029d0:	605a      	str	r2, [r3, #4]
 80029d2:	609a      	str	r2, [r3, #8]
 80029d4:	60da      	str	r2, [r3, #12]
 80029d6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a19      	ldr	r2, [pc, #100]	@ (8002a44 <HAL_SPI_MspInit+0x84>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d12b      	bne.n	8002a3a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80029e2:	2300      	movs	r3, #0
 80029e4:	613b      	str	r3, [r7, #16]
 80029e6:	4b18      	ldr	r3, [pc, #96]	@ (8002a48 <HAL_SPI_MspInit+0x88>)
 80029e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ea:	4a17      	ldr	r2, [pc, #92]	@ (8002a48 <HAL_SPI_MspInit+0x88>)
 80029ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80029f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80029f2:	4b15      	ldr	r3, [pc, #84]	@ (8002a48 <HAL_SPI_MspInit+0x88>)
 80029f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029fa:	613b      	str	r3, [r7, #16]
 80029fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029fe:	2300      	movs	r3, #0
 8002a00:	60fb      	str	r3, [r7, #12]
 8002a02:	4b11      	ldr	r3, [pc, #68]	@ (8002a48 <HAL_SPI_MspInit+0x88>)
 8002a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a06:	4a10      	ldr	r2, [pc, #64]	@ (8002a48 <HAL_SPI_MspInit+0x88>)
 8002a08:	f043 0302 	orr.w	r3, r3, #2
 8002a0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a0e:	4b0e      	ldr	r3, [pc, #56]	@ (8002a48 <HAL_SPI_MspInit+0x88>)
 8002a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	60fb      	str	r3, [r7, #12]
 8002a18:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002a1a:	2338      	movs	r3, #56	@ 0x38
 8002a1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a1e:	2302      	movs	r3, #2
 8002a20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a22:	2300      	movs	r3, #0
 8002a24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a26:	2303      	movs	r3, #3
 8002a28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a2a:	2305      	movs	r3, #5
 8002a2c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a2e:	f107 0314 	add.w	r3, r7, #20
 8002a32:	4619      	mov	r1, r3
 8002a34:	4805      	ldr	r0, [pc, #20]	@ (8002a4c <HAL_SPI_MspInit+0x8c>)
 8002a36:	f000 fb01 	bl	800303c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002a3a:	bf00      	nop
 8002a3c:	3728      	adds	r7, #40	@ 0x28
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	40013000 	.word	0x40013000
 8002a48:	40023800 	.word	0x40023800
 8002a4c:	40020400 	.word	0x40020400

08002a50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b083      	sub	sp, #12
 8002a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a56:	2300      	movs	r3, #0
 8002a58:	607b      	str	r3, [r7, #4]
 8002a5a:	4b10      	ldr	r3, [pc, #64]	@ (8002a9c <HAL_MspInit+0x4c>)
 8002a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a5e:	4a0f      	ldr	r2, [pc, #60]	@ (8002a9c <HAL_MspInit+0x4c>)
 8002a60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a64:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a66:	4b0d      	ldr	r3, [pc, #52]	@ (8002a9c <HAL_MspInit+0x4c>)
 8002a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a6e:	607b      	str	r3, [r7, #4]
 8002a70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a72:	2300      	movs	r3, #0
 8002a74:	603b      	str	r3, [r7, #0]
 8002a76:	4b09      	ldr	r3, [pc, #36]	@ (8002a9c <HAL_MspInit+0x4c>)
 8002a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7a:	4a08      	ldr	r2, [pc, #32]	@ (8002a9c <HAL_MspInit+0x4c>)
 8002a7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a80:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a82:	4b06      	ldr	r3, [pc, #24]	@ (8002a9c <HAL_MspInit+0x4c>)
 8002a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a8a:	603b      	str	r3, [r7, #0]
 8002a8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a8e:	bf00      	nop
 8002a90:	370c      	adds	r7, #12
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	40023800 	.word	0x40023800

08002aa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002aa4:	bf00      	nop
 8002aa6:	e7fd      	b.n	8002aa4 <NMI_Handler+0x4>

08002aa8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002aac:	bf00      	nop
 8002aae:	e7fd      	b.n	8002aac <HardFault_Handler+0x4>

08002ab0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ab4:	bf00      	nop
 8002ab6:	e7fd      	b.n	8002ab4 <MemManage_Handler+0x4>

08002ab8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002abc:	bf00      	nop
 8002abe:	e7fd      	b.n	8002abc <BusFault_Handler+0x4>

08002ac0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ac4:	bf00      	nop
 8002ac6:	e7fd      	b.n	8002ac4 <UsageFault_Handler+0x4>

08002ac8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002acc:	bf00      	nop
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr

08002ad6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ada:	bf00      	nop
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr

08002ae4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ae8:	bf00      	nop
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr

08002af2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002af2:	b580      	push	{r7, lr}
 8002af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002af6:	f000 f94b 	bl	8002d90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002afa:	bf00      	nop
 8002afc:	bd80      	pop	{r7, pc}
	...

08002b00 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002b04:	4802      	ldr	r0, [pc, #8]	@ (8002b10 <TIM2_IRQHandler+0x10>)
 8002b06:	f003 f86d 	bl	8005be4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002b0a:	bf00      	nop
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	20000190 	.word	0x20000190

08002b14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b18:	4b06      	ldr	r3, [pc, #24]	@ (8002b34 <SystemInit+0x20>)
 8002b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b1e:	4a05      	ldr	r2, [pc, #20]	@ (8002b34 <SystemInit+0x20>)
 8002b20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b28:	bf00      	nop
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	e000ed00 	.word	0xe000ed00

08002b38 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b3e:	f107 0308 	add.w	r3, r7, #8
 8002b42:	2200      	movs	r2, #0
 8002b44:	601a      	str	r2, [r3, #0]
 8002b46:	605a      	str	r2, [r3, #4]
 8002b48:	609a      	str	r2, [r3, #8]
 8002b4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b4c:	463b      	mov	r3, r7
 8002b4e:	2200      	movs	r2, #0
 8002b50:	601a      	str	r2, [r3, #0]
 8002b52:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002b54:	4b1d      	ldr	r3, [pc, #116]	@ (8002bcc <MX_TIM2_Init+0x94>)
 8002b56:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002b5a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002b5c:	4b1b      	ldr	r3, [pc, #108]	@ (8002bcc <MX_TIM2_Init+0x94>)
 8002b5e:	f240 3247 	movw	r2, #839	@ 0x347
 8002b62:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b64:	4b19      	ldr	r3, [pc, #100]	@ (8002bcc <MX_TIM2_Init+0x94>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002b6a:	4b18      	ldr	r3, [pc, #96]	@ (8002bcc <MX_TIM2_Init+0x94>)
 8002b6c:	2263      	movs	r2, #99	@ 0x63
 8002b6e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b70:	4b16      	ldr	r3, [pc, #88]	@ (8002bcc <MX_TIM2_Init+0x94>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b76:	4b15      	ldr	r3, [pc, #84]	@ (8002bcc <MX_TIM2_Init+0x94>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002b7c:	4813      	ldr	r0, [pc, #76]	@ (8002bcc <MX_TIM2_Init+0x94>)
 8002b7e:	f002 ff71 	bl	8005a64 <HAL_TIM_Base_Init>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d001      	beq.n	8002b8c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002b88:	f7ff fe50 	bl	800282c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b90:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002b92:	f107 0308 	add.w	r3, r7, #8
 8002b96:	4619      	mov	r1, r3
 8002b98:	480c      	ldr	r0, [pc, #48]	@ (8002bcc <MX_TIM2_Init+0x94>)
 8002b9a:	f003 f92b 	bl	8005df4 <HAL_TIM_ConfigClockSource>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d001      	beq.n	8002ba8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002ba4:	f7ff fe42 	bl	800282c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bac:	2300      	movs	r3, #0
 8002bae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002bb0:	463b      	mov	r3, r7
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4805      	ldr	r0, [pc, #20]	@ (8002bcc <MX_TIM2_Init+0x94>)
 8002bb6:	f003 fb47 	bl	8006248 <HAL_TIMEx_MasterConfigSynchronization>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d001      	beq.n	8002bc4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002bc0:	f7ff fe34 	bl	800282c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002bc4:	bf00      	nop
 8002bc6:	3718      	adds	r7, #24
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	20000190 	.word	0x20000190

08002bd0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002be0:	d115      	bne.n	8002c0e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002be2:	2300      	movs	r3, #0
 8002be4:	60fb      	str	r3, [r7, #12]
 8002be6:	4b0c      	ldr	r3, [pc, #48]	@ (8002c18 <HAL_TIM_Base_MspInit+0x48>)
 8002be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bea:	4a0b      	ldr	r2, [pc, #44]	@ (8002c18 <HAL_TIM_Base_MspInit+0x48>)
 8002bec:	f043 0301 	orr.w	r3, r3, #1
 8002bf0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bf2:	4b09      	ldr	r3, [pc, #36]	@ (8002c18 <HAL_TIM_Base_MspInit+0x48>)
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf6:	f003 0301 	and.w	r3, r3, #1
 8002bfa:	60fb      	str	r3, [r7, #12]
 8002bfc:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002bfe:	2200      	movs	r2, #0
 8002c00:	2100      	movs	r1, #0
 8002c02:	201c      	movs	r0, #28
 8002c04:	f000 f9e3 	bl	8002fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002c08:	201c      	movs	r0, #28
 8002c0a:	f000 f9fc 	bl	8003006 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002c0e:	bf00      	nop
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	40023800 	.word	0x40023800

08002c1c <BCD2DEC>:
 *  Created on: Sep 26, 2023
 *      Author: HaHuyen
 */
#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4603      	mov	r3, r0
 8002c24:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 8002c26:	79fb      	ldrb	r3, [r7, #7]
 8002c28:	091b      	lsrs	r3, r3, #4
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	0092      	lsls	r2, r2, #2
 8002c30:	4413      	add	r3, r2
 8002c32:	005b      	lsls	r3, r3, #1
 8002c34:	b2da      	uxtb	r2, r3
 8002c36:	79fb      	ldrb	r3, [r7, #7]
 8002c38:	f003 030f 	and.w	r3, r3, #15
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	4413      	add	r3, r2
 8002c40:	b2db      	uxtb	r3, r3
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr
	...

08002c50 <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	4603      	mov	r3, r0
 8002c58:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 8002c5a:	79fb      	ldrb	r3, [r7, #7]
 8002c5c:	4a0d      	ldr	r2, [pc, #52]	@ (8002c94 <DEC2BCD+0x44>)
 8002c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c62:	08db      	lsrs	r3, r3, #3
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	011b      	lsls	r3, r3, #4
 8002c68:	b258      	sxtb	r0, r3
 8002c6a:	79fa      	ldrb	r2, [r7, #7]
 8002c6c:	4b09      	ldr	r3, [pc, #36]	@ (8002c94 <DEC2BCD+0x44>)
 8002c6e:	fba3 1302 	umull	r1, r3, r3, r2
 8002c72:	08d9      	lsrs	r1, r3, #3
 8002c74:	460b      	mov	r3, r1
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	440b      	add	r3, r1
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	b25b      	sxtb	r3, r3
 8002c82:	4303      	orrs	r3, r0
 8002c84:	b25b      	sxtb	r3, r3
 8002c86:	b2db      	uxtb	r3, r3
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	370c      	adds	r7, #12
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr
 8002c94:	cccccccd 	.word	0xcccccccd

08002c98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002c98:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002cd0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c9c:	480d      	ldr	r0, [pc, #52]	@ (8002cd4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002c9e:	490e      	ldr	r1, [pc, #56]	@ (8002cd8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002ca0:	4a0e      	ldr	r2, [pc, #56]	@ (8002cdc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002ca2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ca4:	e002      	b.n	8002cac <LoopCopyDataInit>

08002ca6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ca6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ca8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002caa:	3304      	adds	r3, #4

08002cac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cb0:	d3f9      	bcc.n	8002ca6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cb2:	4a0b      	ldr	r2, [pc, #44]	@ (8002ce0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002cb4:	4c0b      	ldr	r4, [pc, #44]	@ (8002ce4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002cb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cb8:	e001      	b.n	8002cbe <LoopFillZerobss>

08002cba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002cbc:	3204      	adds	r2, #4

08002cbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002cbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002cc0:	d3fb      	bcc.n	8002cba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002cc2:	f7ff ff27 	bl	8002b14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002cc6:	f003 fc27 	bl	8006518 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002cca:	f7fe fd6f 	bl	80017ac <main>
  bx  lr    
 8002cce:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002cd0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002cd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cd8:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8002cdc:	0800955c 	.word	0x0800955c
  ldr r2, =_sbss
 8002ce0:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8002ce4:	200001dc 	.word	0x200001dc

08002ce8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ce8:	e7fe      	b.n	8002ce8 <ADC_IRQHandler>
	...

08002cec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002cf0:	4b0e      	ldr	r3, [pc, #56]	@ (8002d2c <HAL_Init+0x40>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a0d      	ldr	r2, [pc, #52]	@ (8002d2c <HAL_Init+0x40>)
 8002cf6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002cfa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8002d2c <HAL_Init+0x40>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a0a      	ldr	r2, [pc, #40]	@ (8002d2c <HAL_Init+0x40>)
 8002d02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d08:	4b08      	ldr	r3, [pc, #32]	@ (8002d2c <HAL_Init+0x40>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a07      	ldr	r2, [pc, #28]	@ (8002d2c <HAL_Init+0x40>)
 8002d0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d14:	2003      	movs	r0, #3
 8002d16:	f000 f94f 	bl	8002fb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d1a:	200f      	movs	r0, #15
 8002d1c:	f000 f808 	bl	8002d30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d20:	f7ff fe96 	bl	8002a50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	40023c00 	.word	0x40023c00

08002d30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b082      	sub	sp, #8
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d38:	4b12      	ldr	r3, [pc, #72]	@ (8002d84 <HAL_InitTick+0x54>)
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	4b12      	ldr	r3, [pc, #72]	@ (8002d88 <HAL_InitTick+0x58>)
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	4619      	mov	r1, r3
 8002d42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d46:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f000 f967 	bl	8003022 <HAL_SYSTICK_Config>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e00e      	b.n	8002d7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2b0f      	cmp	r3, #15
 8002d62:	d80a      	bhi.n	8002d7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d64:	2200      	movs	r2, #0
 8002d66:	6879      	ldr	r1, [r7, #4]
 8002d68:	f04f 30ff 	mov.w	r0, #4294967295
 8002d6c:	f000 f92f 	bl	8002fce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d70:	4a06      	ldr	r2, [pc, #24]	@ (8002d8c <HAL_InitTick+0x5c>)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d76:	2300      	movs	r3, #0
 8002d78:	e000      	b.n	8002d7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3708      	adds	r7, #8
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	2000000c 	.word	0x2000000c
 8002d88:	20000014 	.word	0x20000014
 8002d8c:	20000010 	.word	0x20000010

08002d90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d90:	b480      	push	{r7}
 8002d92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d94:	4b06      	ldr	r3, [pc, #24]	@ (8002db0 <HAL_IncTick+0x20>)
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	461a      	mov	r2, r3
 8002d9a:	4b06      	ldr	r3, [pc, #24]	@ (8002db4 <HAL_IncTick+0x24>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4413      	add	r3, r2
 8002da0:	4a04      	ldr	r2, [pc, #16]	@ (8002db4 <HAL_IncTick+0x24>)
 8002da2:	6013      	str	r3, [r2, #0]
}
 8002da4:	bf00      	nop
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr
 8002dae:	bf00      	nop
 8002db0:	20000014 	.word	0x20000014
 8002db4:	200001d8 	.word	0x200001d8

08002db8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002db8:	b480      	push	{r7}
 8002dba:	af00      	add	r7, sp, #0
  return uwTick;
 8002dbc:	4b03      	ldr	r3, [pc, #12]	@ (8002dcc <HAL_GetTick+0x14>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr
 8002dca:	bf00      	nop
 8002dcc:	200001d8 	.word	0x200001d8

08002dd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b084      	sub	sp, #16
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002dd8:	f7ff ffee 	bl	8002db8 <HAL_GetTick>
 8002ddc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de8:	d005      	beq.n	8002df6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002dea:	4b0a      	ldr	r3, [pc, #40]	@ (8002e14 <HAL_Delay+0x44>)
 8002dec:	781b      	ldrb	r3, [r3, #0]
 8002dee:	461a      	mov	r2, r3
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	4413      	add	r3, r2
 8002df4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002df6:	bf00      	nop
 8002df8:	f7ff ffde 	bl	8002db8 <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	68fa      	ldr	r2, [r7, #12]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d8f7      	bhi.n	8002df8 <HAL_Delay+0x28>
  {
  }
}
 8002e08:	bf00      	nop
 8002e0a:	bf00      	nop
 8002e0c:	3710      	adds	r7, #16
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	20000014 	.word	0x20000014

08002e18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b085      	sub	sp, #20
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f003 0307 	and.w	r3, r3, #7
 8002e26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e28:	4b0c      	ldr	r3, [pc, #48]	@ (8002e5c <__NVIC_SetPriorityGrouping+0x44>)
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e2e:	68ba      	ldr	r2, [r7, #8]
 8002e30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e34:	4013      	ands	r3, r2
 8002e36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e4a:	4a04      	ldr	r2, [pc, #16]	@ (8002e5c <__NVIC_SetPriorityGrouping+0x44>)
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	60d3      	str	r3, [r2, #12]
}
 8002e50:	bf00      	nop
 8002e52:	3714      	adds	r7, #20
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr
 8002e5c:	e000ed00 	.word	0xe000ed00

08002e60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e64:	4b04      	ldr	r3, [pc, #16]	@ (8002e78 <__NVIC_GetPriorityGrouping+0x18>)
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	0a1b      	lsrs	r3, r3, #8
 8002e6a:	f003 0307 	and.w	r3, r3, #7
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr
 8002e78:	e000ed00 	.word	0xe000ed00

08002e7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	4603      	mov	r3, r0
 8002e84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	db0b      	blt.n	8002ea6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e8e:	79fb      	ldrb	r3, [r7, #7]
 8002e90:	f003 021f 	and.w	r2, r3, #31
 8002e94:	4907      	ldr	r1, [pc, #28]	@ (8002eb4 <__NVIC_EnableIRQ+0x38>)
 8002e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e9a:	095b      	lsrs	r3, r3, #5
 8002e9c:	2001      	movs	r0, #1
 8002e9e:	fa00 f202 	lsl.w	r2, r0, r2
 8002ea2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ea6:	bf00      	nop
 8002ea8:	370c      	adds	r7, #12
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	e000e100 	.word	0xe000e100

08002eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	6039      	str	r1, [r7, #0]
 8002ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	db0a      	blt.n	8002ee2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	b2da      	uxtb	r2, r3
 8002ed0:	490c      	ldr	r1, [pc, #48]	@ (8002f04 <__NVIC_SetPriority+0x4c>)
 8002ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed6:	0112      	lsls	r2, r2, #4
 8002ed8:	b2d2      	uxtb	r2, r2
 8002eda:	440b      	add	r3, r1
 8002edc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ee0:	e00a      	b.n	8002ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	b2da      	uxtb	r2, r3
 8002ee6:	4908      	ldr	r1, [pc, #32]	@ (8002f08 <__NVIC_SetPriority+0x50>)
 8002ee8:	79fb      	ldrb	r3, [r7, #7]
 8002eea:	f003 030f 	and.w	r3, r3, #15
 8002eee:	3b04      	subs	r3, #4
 8002ef0:	0112      	lsls	r2, r2, #4
 8002ef2:	b2d2      	uxtb	r2, r2
 8002ef4:	440b      	add	r3, r1
 8002ef6:	761a      	strb	r2, [r3, #24]
}
 8002ef8:	bf00      	nop
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr
 8002f04:	e000e100 	.word	0xe000e100
 8002f08:	e000ed00 	.word	0xe000ed00

08002f0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b089      	sub	sp, #36	@ 0x24
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	60b9      	str	r1, [r7, #8]
 8002f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	f003 0307 	and.w	r3, r3, #7
 8002f1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	f1c3 0307 	rsb	r3, r3, #7
 8002f26:	2b04      	cmp	r3, #4
 8002f28:	bf28      	it	cs
 8002f2a:	2304      	movcs	r3, #4
 8002f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	3304      	adds	r3, #4
 8002f32:	2b06      	cmp	r3, #6
 8002f34:	d902      	bls.n	8002f3c <NVIC_EncodePriority+0x30>
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	3b03      	subs	r3, #3
 8002f3a:	e000      	b.n	8002f3e <NVIC_EncodePriority+0x32>
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f40:	f04f 32ff 	mov.w	r2, #4294967295
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4a:	43da      	mvns	r2, r3
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	401a      	ands	r2, r3
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f54:	f04f 31ff 	mov.w	r1, #4294967295
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f5e:	43d9      	mvns	r1, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f64:	4313      	orrs	r3, r2
         );
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3724      	adds	r7, #36	@ 0x24
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
	...

08002f74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f84:	d301      	bcc.n	8002f8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f86:	2301      	movs	r3, #1
 8002f88:	e00f      	b.n	8002faa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f8a:	4a0a      	ldr	r2, [pc, #40]	@ (8002fb4 <SysTick_Config+0x40>)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	3b01      	subs	r3, #1
 8002f90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f92:	210f      	movs	r1, #15
 8002f94:	f04f 30ff 	mov.w	r0, #4294967295
 8002f98:	f7ff ff8e 	bl	8002eb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f9c:	4b05      	ldr	r3, [pc, #20]	@ (8002fb4 <SysTick_Config+0x40>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fa2:	4b04      	ldr	r3, [pc, #16]	@ (8002fb4 <SysTick_Config+0x40>)
 8002fa4:	2207      	movs	r2, #7
 8002fa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3708      	adds	r7, #8
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	e000e010 	.word	0xe000e010

08002fb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f7ff ff29 	bl	8002e18 <__NVIC_SetPriorityGrouping>
}
 8002fc6:	bf00      	nop
 8002fc8:	3708      	adds	r7, #8
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fce:	b580      	push	{r7, lr}
 8002fd0:	b086      	sub	sp, #24
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	60b9      	str	r1, [r7, #8]
 8002fd8:	607a      	str	r2, [r7, #4]
 8002fda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fe0:	f7ff ff3e 	bl	8002e60 <__NVIC_GetPriorityGrouping>
 8002fe4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	68b9      	ldr	r1, [r7, #8]
 8002fea:	6978      	ldr	r0, [r7, #20]
 8002fec:	f7ff ff8e 	bl	8002f0c <NVIC_EncodePriority>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ff6:	4611      	mov	r1, r2
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7ff ff5d 	bl	8002eb8 <__NVIC_SetPriority>
}
 8002ffe:	bf00      	nop
 8003000:	3718      	adds	r7, #24
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}

08003006 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003006:	b580      	push	{r7, lr}
 8003008:	b082      	sub	sp, #8
 800300a:	af00      	add	r7, sp, #0
 800300c:	4603      	mov	r3, r0
 800300e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003014:	4618      	mov	r0, r3
 8003016:	f7ff ff31 	bl	8002e7c <__NVIC_EnableIRQ>
}
 800301a:	bf00      	nop
 800301c:	3708      	adds	r7, #8
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}

08003022 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	b082      	sub	sp, #8
 8003026:	af00      	add	r7, sp, #0
 8003028:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f7ff ffa2 	bl	8002f74 <SysTick_Config>
 8003030:	4603      	mov	r3, r0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3708      	adds	r7, #8
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
	...

0800303c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800303c:	b480      	push	{r7}
 800303e:	b089      	sub	sp, #36	@ 0x24
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003046:	2300      	movs	r3, #0
 8003048:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800304a:	2300      	movs	r3, #0
 800304c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800304e:	2300      	movs	r3, #0
 8003050:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003052:	2300      	movs	r3, #0
 8003054:	61fb      	str	r3, [r7, #28]
 8003056:	e16b      	b.n	8003330 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003058:	2201      	movs	r2, #1
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	fa02 f303 	lsl.w	r3, r2, r3
 8003060:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	697a      	ldr	r2, [r7, #20]
 8003068:	4013      	ands	r3, r2
 800306a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	429a      	cmp	r2, r3
 8003072:	f040 815a 	bne.w	800332a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f003 0303 	and.w	r3, r3, #3
 800307e:	2b01      	cmp	r3, #1
 8003080:	d005      	beq.n	800308e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800308a:	2b02      	cmp	r3, #2
 800308c:	d130      	bne.n	80030f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	2203      	movs	r2, #3
 800309a:	fa02 f303 	lsl.w	r3, r2, r3
 800309e:	43db      	mvns	r3, r3
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	4013      	ands	r3, r2
 80030a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	68da      	ldr	r2, [r3, #12]
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	005b      	lsls	r3, r3, #1
 80030ae:	fa02 f303 	lsl.w	r3, r2, r3
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	69ba      	ldr	r2, [r7, #24]
 80030bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030c4:	2201      	movs	r2, #1
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	fa02 f303 	lsl.w	r3, r2, r3
 80030cc:	43db      	mvns	r3, r3
 80030ce:	69ba      	ldr	r2, [r7, #24]
 80030d0:	4013      	ands	r3, r2
 80030d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	091b      	lsrs	r3, r3, #4
 80030da:	f003 0201 	and.w	r2, r3, #1
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	fa02 f303 	lsl.w	r3, r2, r3
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f003 0303 	and.w	r3, r3, #3
 80030f8:	2b03      	cmp	r3, #3
 80030fa:	d017      	beq.n	800312c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	2203      	movs	r2, #3
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	43db      	mvns	r3, r3
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	4013      	ands	r3, r2
 8003112:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	689a      	ldr	r2, [r3, #8]
 8003118:	69fb      	ldr	r3, [r7, #28]
 800311a:	005b      	lsls	r3, r3, #1
 800311c:	fa02 f303 	lsl.w	r3, r2, r3
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	4313      	orrs	r3, r2
 8003124:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	69ba      	ldr	r2, [r7, #24]
 800312a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f003 0303 	and.w	r3, r3, #3
 8003134:	2b02      	cmp	r3, #2
 8003136:	d123      	bne.n	8003180 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	08da      	lsrs	r2, r3, #3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	3208      	adds	r2, #8
 8003140:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003144:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	f003 0307 	and.w	r3, r3, #7
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	220f      	movs	r2, #15
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	43db      	mvns	r3, r3
 8003156:	69ba      	ldr	r2, [r7, #24]
 8003158:	4013      	ands	r3, r2
 800315a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	691a      	ldr	r2, [r3, #16]
 8003160:	69fb      	ldr	r3, [r7, #28]
 8003162:	f003 0307 	and.w	r3, r3, #7
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	fa02 f303 	lsl.w	r3, r2, r3
 800316c:	69ba      	ldr	r2, [r7, #24]
 800316e:	4313      	orrs	r3, r2
 8003170:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	08da      	lsrs	r2, r3, #3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	3208      	adds	r2, #8
 800317a:	69b9      	ldr	r1, [r7, #24]
 800317c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	005b      	lsls	r3, r3, #1
 800318a:	2203      	movs	r2, #3
 800318c:	fa02 f303 	lsl.w	r3, r2, r3
 8003190:	43db      	mvns	r3, r3
 8003192:	69ba      	ldr	r2, [r7, #24]
 8003194:	4013      	ands	r3, r2
 8003196:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	f003 0203 	and.w	r2, r3, #3
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	005b      	lsls	r3, r3, #1
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031bc:	2b00      	cmp	r3, #0
 80031be:	f000 80b4 	beq.w	800332a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031c2:	2300      	movs	r3, #0
 80031c4:	60fb      	str	r3, [r7, #12]
 80031c6:	4b60      	ldr	r3, [pc, #384]	@ (8003348 <HAL_GPIO_Init+0x30c>)
 80031c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ca:	4a5f      	ldr	r2, [pc, #380]	@ (8003348 <HAL_GPIO_Init+0x30c>)
 80031cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80031d2:	4b5d      	ldr	r3, [pc, #372]	@ (8003348 <HAL_GPIO_Init+0x30c>)
 80031d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031da:	60fb      	str	r3, [r7, #12]
 80031dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80031de:	4a5b      	ldr	r2, [pc, #364]	@ (800334c <HAL_GPIO_Init+0x310>)
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	089b      	lsrs	r3, r3, #2
 80031e4:	3302      	adds	r3, #2
 80031e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80031ec:	69fb      	ldr	r3, [r7, #28]
 80031ee:	f003 0303 	and.w	r3, r3, #3
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	220f      	movs	r2, #15
 80031f6:	fa02 f303 	lsl.w	r3, r2, r3
 80031fa:	43db      	mvns	r3, r3
 80031fc:	69ba      	ldr	r2, [r7, #24]
 80031fe:	4013      	ands	r3, r2
 8003200:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4a52      	ldr	r2, [pc, #328]	@ (8003350 <HAL_GPIO_Init+0x314>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d02b      	beq.n	8003262 <HAL_GPIO_Init+0x226>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4a51      	ldr	r2, [pc, #324]	@ (8003354 <HAL_GPIO_Init+0x318>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d025      	beq.n	800325e <HAL_GPIO_Init+0x222>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a50      	ldr	r2, [pc, #320]	@ (8003358 <HAL_GPIO_Init+0x31c>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d01f      	beq.n	800325a <HAL_GPIO_Init+0x21e>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4a4f      	ldr	r2, [pc, #316]	@ (800335c <HAL_GPIO_Init+0x320>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d019      	beq.n	8003256 <HAL_GPIO_Init+0x21a>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a4e      	ldr	r2, [pc, #312]	@ (8003360 <HAL_GPIO_Init+0x324>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d013      	beq.n	8003252 <HAL_GPIO_Init+0x216>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a4d      	ldr	r2, [pc, #308]	@ (8003364 <HAL_GPIO_Init+0x328>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d00d      	beq.n	800324e <HAL_GPIO_Init+0x212>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a4c      	ldr	r2, [pc, #304]	@ (8003368 <HAL_GPIO_Init+0x32c>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d007      	beq.n	800324a <HAL_GPIO_Init+0x20e>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a4b      	ldr	r2, [pc, #300]	@ (800336c <HAL_GPIO_Init+0x330>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d101      	bne.n	8003246 <HAL_GPIO_Init+0x20a>
 8003242:	2307      	movs	r3, #7
 8003244:	e00e      	b.n	8003264 <HAL_GPIO_Init+0x228>
 8003246:	2308      	movs	r3, #8
 8003248:	e00c      	b.n	8003264 <HAL_GPIO_Init+0x228>
 800324a:	2306      	movs	r3, #6
 800324c:	e00a      	b.n	8003264 <HAL_GPIO_Init+0x228>
 800324e:	2305      	movs	r3, #5
 8003250:	e008      	b.n	8003264 <HAL_GPIO_Init+0x228>
 8003252:	2304      	movs	r3, #4
 8003254:	e006      	b.n	8003264 <HAL_GPIO_Init+0x228>
 8003256:	2303      	movs	r3, #3
 8003258:	e004      	b.n	8003264 <HAL_GPIO_Init+0x228>
 800325a:	2302      	movs	r3, #2
 800325c:	e002      	b.n	8003264 <HAL_GPIO_Init+0x228>
 800325e:	2301      	movs	r3, #1
 8003260:	e000      	b.n	8003264 <HAL_GPIO_Init+0x228>
 8003262:	2300      	movs	r3, #0
 8003264:	69fa      	ldr	r2, [r7, #28]
 8003266:	f002 0203 	and.w	r2, r2, #3
 800326a:	0092      	lsls	r2, r2, #2
 800326c:	4093      	lsls	r3, r2
 800326e:	69ba      	ldr	r2, [r7, #24]
 8003270:	4313      	orrs	r3, r2
 8003272:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003274:	4935      	ldr	r1, [pc, #212]	@ (800334c <HAL_GPIO_Init+0x310>)
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	089b      	lsrs	r3, r3, #2
 800327a:	3302      	adds	r3, #2
 800327c:	69ba      	ldr	r2, [r7, #24]
 800327e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003282:	4b3b      	ldr	r3, [pc, #236]	@ (8003370 <HAL_GPIO_Init+0x334>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	43db      	mvns	r3, r3
 800328c:	69ba      	ldr	r2, [r7, #24]
 800328e:	4013      	ands	r3, r2
 8003290:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d003      	beq.n	80032a6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800329e:	69ba      	ldr	r2, [r7, #24]
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80032a6:	4a32      	ldr	r2, [pc, #200]	@ (8003370 <HAL_GPIO_Init+0x334>)
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80032ac:	4b30      	ldr	r3, [pc, #192]	@ (8003370 <HAL_GPIO_Init+0x334>)
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	43db      	mvns	r3, r3
 80032b6:	69ba      	ldr	r2, [r7, #24]
 80032b8:	4013      	ands	r3, r2
 80032ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d003      	beq.n	80032d0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80032c8:	69ba      	ldr	r2, [r7, #24]
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80032d0:	4a27      	ldr	r2, [pc, #156]	@ (8003370 <HAL_GPIO_Init+0x334>)
 80032d2:	69bb      	ldr	r3, [r7, #24]
 80032d4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032d6:	4b26      	ldr	r3, [pc, #152]	@ (8003370 <HAL_GPIO_Init+0x334>)
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	43db      	mvns	r3, r3
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	4013      	ands	r3, r2
 80032e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d003      	beq.n	80032fa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032fa:	4a1d      	ldr	r2, [pc, #116]	@ (8003370 <HAL_GPIO_Init+0x334>)
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003300:	4b1b      	ldr	r3, [pc, #108]	@ (8003370 <HAL_GPIO_Init+0x334>)
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	43db      	mvns	r3, r3
 800330a:	69ba      	ldr	r2, [r7, #24]
 800330c:	4013      	ands	r3, r2
 800330e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003318:	2b00      	cmp	r3, #0
 800331a:	d003      	beq.n	8003324 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	4313      	orrs	r3, r2
 8003322:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003324:	4a12      	ldr	r2, [pc, #72]	@ (8003370 <HAL_GPIO_Init+0x334>)
 8003326:	69bb      	ldr	r3, [r7, #24]
 8003328:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	3301      	adds	r3, #1
 800332e:	61fb      	str	r3, [r7, #28]
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	2b0f      	cmp	r3, #15
 8003334:	f67f ae90 	bls.w	8003058 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003338:	bf00      	nop
 800333a:	bf00      	nop
 800333c:	3724      	adds	r7, #36	@ 0x24
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	40023800 	.word	0x40023800
 800334c:	40013800 	.word	0x40013800
 8003350:	40020000 	.word	0x40020000
 8003354:	40020400 	.word	0x40020400
 8003358:	40020800 	.word	0x40020800
 800335c:	40020c00 	.word	0x40020c00
 8003360:	40021000 	.word	0x40021000
 8003364:	40021400 	.word	0x40021400
 8003368:	40021800 	.word	0x40021800
 800336c:	40021c00 	.word	0x40021c00
 8003370:	40013c00 	.word	0x40013c00

08003374 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	460b      	mov	r3, r1
 800337e:	807b      	strh	r3, [r7, #2]
 8003380:	4613      	mov	r3, r2
 8003382:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003384:	787b      	ldrb	r3, [r7, #1]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d003      	beq.n	8003392 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800338a:	887a      	ldrh	r2, [r7, #2]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003390:	e003      	b.n	800339a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003392:	887b      	ldrh	r3, [r7, #2]
 8003394:	041a      	lsls	r2, r3, #16
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	619a      	str	r2, [r3, #24]
}
 800339a:	bf00      	nop
 800339c:	370c      	adds	r7, #12
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
	...

080033a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d101      	bne.n	80033ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e12b      	b.n	8003612 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d106      	bne.n	80033d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f7fd fbaa 	bl	8000b28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2224      	movs	r2, #36	@ 0x24
 80033d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f022 0201 	bic.w	r2, r2, #1
 80033ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80033fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800340a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800340c:	f001 fd2a 	bl	8004e64 <HAL_RCC_GetPCLK1Freq>
 8003410:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	4a81      	ldr	r2, [pc, #516]	@ (800361c <HAL_I2C_Init+0x274>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d807      	bhi.n	800342c <HAL_I2C_Init+0x84>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	4a80      	ldr	r2, [pc, #512]	@ (8003620 <HAL_I2C_Init+0x278>)
 8003420:	4293      	cmp	r3, r2
 8003422:	bf94      	ite	ls
 8003424:	2301      	movls	r3, #1
 8003426:	2300      	movhi	r3, #0
 8003428:	b2db      	uxtb	r3, r3
 800342a:	e006      	b.n	800343a <HAL_I2C_Init+0x92>
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	4a7d      	ldr	r2, [pc, #500]	@ (8003624 <HAL_I2C_Init+0x27c>)
 8003430:	4293      	cmp	r3, r2
 8003432:	bf94      	ite	ls
 8003434:	2301      	movls	r3, #1
 8003436:	2300      	movhi	r3, #0
 8003438:	b2db      	uxtb	r3, r3
 800343a:	2b00      	cmp	r3, #0
 800343c:	d001      	beq.n	8003442 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e0e7      	b.n	8003612 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	4a78      	ldr	r2, [pc, #480]	@ (8003628 <HAL_I2C_Init+0x280>)
 8003446:	fba2 2303 	umull	r2, r3, r2, r3
 800344a:	0c9b      	lsrs	r3, r3, #18
 800344c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	68ba      	ldr	r2, [r7, #8]
 800345e:	430a      	orrs	r2, r1
 8003460:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	6a1b      	ldr	r3, [r3, #32]
 8003468:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	4a6a      	ldr	r2, [pc, #424]	@ (800361c <HAL_I2C_Init+0x274>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d802      	bhi.n	800347c <HAL_I2C_Init+0xd4>
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	3301      	adds	r3, #1
 800347a:	e009      	b.n	8003490 <HAL_I2C_Init+0xe8>
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003482:	fb02 f303 	mul.w	r3, r2, r3
 8003486:	4a69      	ldr	r2, [pc, #420]	@ (800362c <HAL_I2C_Init+0x284>)
 8003488:	fba2 2303 	umull	r2, r3, r2, r3
 800348c:	099b      	lsrs	r3, r3, #6
 800348e:	3301      	adds	r3, #1
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	6812      	ldr	r2, [r2, #0]
 8003494:	430b      	orrs	r3, r1
 8003496:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	69db      	ldr	r3, [r3, #28]
 800349e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80034a2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	495c      	ldr	r1, [pc, #368]	@ (800361c <HAL_I2C_Init+0x274>)
 80034ac:	428b      	cmp	r3, r1
 80034ae:	d819      	bhi.n	80034e4 <HAL_I2C_Init+0x13c>
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	1e59      	subs	r1, r3, #1
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	005b      	lsls	r3, r3, #1
 80034ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80034be:	1c59      	adds	r1, r3, #1
 80034c0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80034c4:	400b      	ands	r3, r1
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d00a      	beq.n	80034e0 <HAL_I2C_Init+0x138>
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	1e59      	subs	r1, r3, #1
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	005b      	lsls	r3, r3, #1
 80034d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80034d8:	3301      	adds	r3, #1
 80034da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034de:	e051      	b.n	8003584 <HAL_I2C_Init+0x1dc>
 80034e0:	2304      	movs	r3, #4
 80034e2:	e04f      	b.n	8003584 <HAL_I2C_Init+0x1dc>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d111      	bne.n	8003510 <HAL_I2C_Init+0x168>
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	1e58      	subs	r0, r3, #1
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6859      	ldr	r1, [r3, #4]
 80034f4:	460b      	mov	r3, r1
 80034f6:	005b      	lsls	r3, r3, #1
 80034f8:	440b      	add	r3, r1
 80034fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80034fe:	3301      	adds	r3, #1
 8003500:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003504:	2b00      	cmp	r3, #0
 8003506:	bf0c      	ite	eq
 8003508:	2301      	moveq	r3, #1
 800350a:	2300      	movne	r3, #0
 800350c:	b2db      	uxtb	r3, r3
 800350e:	e012      	b.n	8003536 <HAL_I2C_Init+0x18e>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	1e58      	subs	r0, r3, #1
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6859      	ldr	r1, [r3, #4]
 8003518:	460b      	mov	r3, r1
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	440b      	add	r3, r1
 800351e:	0099      	lsls	r1, r3, #2
 8003520:	440b      	add	r3, r1
 8003522:	fbb0 f3f3 	udiv	r3, r0, r3
 8003526:	3301      	adds	r3, #1
 8003528:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800352c:	2b00      	cmp	r3, #0
 800352e:	bf0c      	ite	eq
 8003530:	2301      	moveq	r3, #1
 8003532:	2300      	movne	r3, #0
 8003534:	b2db      	uxtb	r3, r3
 8003536:	2b00      	cmp	r3, #0
 8003538:	d001      	beq.n	800353e <HAL_I2C_Init+0x196>
 800353a:	2301      	movs	r3, #1
 800353c:	e022      	b.n	8003584 <HAL_I2C_Init+0x1dc>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d10e      	bne.n	8003564 <HAL_I2C_Init+0x1bc>
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	1e58      	subs	r0, r3, #1
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6859      	ldr	r1, [r3, #4]
 800354e:	460b      	mov	r3, r1
 8003550:	005b      	lsls	r3, r3, #1
 8003552:	440b      	add	r3, r1
 8003554:	fbb0 f3f3 	udiv	r3, r0, r3
 8003558:	3301      	adds	r3, #1
 800355a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800355e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003562:	e00f      	b.n	8003584 <HAL_I2C_Init+0x1dc>
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	1e58      	subs	r0, r3, #1
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6859      	ldr	r1, [r3, #4]
 800356c:	460b      	mov	r3, r1
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	440b      	add	r3, r1
 8003572:	0099      	lsls	r1, r3, #2
 8003574:	440b      	add	r3, r1
 8003576:	fbb0 f3f3 	udiv	r3, r0, r3
 800357a:	3301      	adds	r3, #1
 800357c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003580:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003584:	6879      	ldr	r1, [r7, #4]
 8003586:	6809      	ldr	r1, [r1, #0]
 8003588:	4313      	orrs	r3, r2
 800358a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	69da      	ldr	r2, [r3, #28]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6a1b      	ldr	r3, [r3, #32]
 800359e:	431a      	orrs	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	430a      	orrs	r2, r1
 80035a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80035b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80035b6:	687a      	ldr	r2, [r7, #4]
 80035b8:	6911      	ldr	r1, [r2, #16]
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	68d2      	ldr	r2, [r2, #12]
 80035be:	4311      	orrs	r1, r2
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	6812      	ldr	r2, [r2, #0]
 80035c4:	430b      	orrs	r3, r1
 80035c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	68db      	ldr	r3, [r3, #12]
 80035ce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	695a      	ldr	r2, [r3, #20]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	699b      	ldr	r3, [r3, #24]
 80035da:	431a      	orrs	r2, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	430a      	orrs	r2, r1
 80035e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f042 0201 	orr.w	r2, r2, #1
 80035f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2220      	movs	r2, #32
 80035fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3710      	adds	r7, #16
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	000186a0 	.word	0x000186a0
 8003620:	001e847f 	.word	0x001e847f
 8003624:	003d08ff 	.word	0x003d08ff
 8003628:	431bde83 	.word	0x431bde83
 800362c:	10624dd3 	.word	0x10624dd3

08003630 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b088      	sub	sp, #32
 8003634:	af02      	add	r7, sp, #8
 8003636:	60f8      	str	r0, [r7, #12]
 8003638:	4608      	mov	r0, r1
 800363a:	4611      	mov	r1, r2
 800363c:	461a      	mov	r2, r3
 800363e:	4603      	mov	r3, r0
 8003640:	817b      	strh	r3, [r7, #10]
 8003642:	460b      	mov	r3, r1
 8003644:	813b      	strh	r3, [r7, #8]
 8003646:	4613      	mov	r3, r2
 8003648:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800364a:	f7ff fbb5 	bl	8002db8 <HAL_GetTick>
 800364e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003656:	b2db      	uxtb	r3, r3
 8003658:	2b20      	cmp	r3, #32
 800365a:	f040 80d9 	bne.w	8003810 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	9300      	str	r3, [sp, #0]
 8003662:	2319      	movs	r3, #25
 8003664:	2201      	movs	r2, #1
 8003666:	496d      	ldr	r1, [pc, #436]	@ (800381c <HAL_I2C_Mem_Write+0x1ec>)
 8003668:	68f8      	ldr	r0, [r7, #12]
 800366a:	f000 fdad 	bl	80041c8 <I2C_WaitOnFlagUntilTimeout>
 800366e:	4603      	mov	r3, r0
 8003670:	2b00      	cmp	r3, #0
 8003672:	d001      	beq.n	8003678 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003674:	2302      	movs	r3, #2
 8003676:	e0cc      	b.n	8003812 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800367e:	2b01      	cmp	r3, #1
 8003680:	d101      	bne.n	8003686 <HAL_I2C_Mem_Write+0x56>
 8003682:	2302      	movs	r3, #2
 8003684:	e0c5      	b.n	8003812 <HAL_I2C_Mem_Write+0x1e2>
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2201      	movs	r2, #1
 800368a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0301 	and.w	r3, r3, #1
 8003698:	2b01      	cmp	r3, #1
 800369a:	d007      	beq.n	80036ac <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f042 0201 	orr.w	r2, r2, #1
 80036aa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036ba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2221      	movs	r2, #33	@ 0x21
 80036c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2240      	movs	r2, #64	@ 0x40
 80036c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6a3a      	ldr	r2, [r7, #32]
 80036d6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80036dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036e2:	b29a      	uxth	r2, r3
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	4a4d      	ldr	r2, [pc, #308]	@ (8003820 <HAL_I2C_Mem_Write+0x1f0>)
 80036ec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036ee:	88f8      	ldrh	r0, [r7, #6]
 80036f0:	893a      	ldrh	r2, [r7, #8]
 80036f2:	8979      	ldrh	r1, [r7, #10]
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	9301      	str	r3, [sp, #4]
 80036f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036fa:	9300      	str	r3, [sp, #0]
 80036fc:	4603      	mov	r3, r0
 80036fe:	68f8      	ldr	r0, [r7, #12]
 8003700:	f000 fbe4 	bl	8003ecc <I2C_RequestMemoryWrite>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d052      	beq.n	80037b0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e081      	b.n	8003812 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800370e:	697a      	ldr	r2, [r7, #20]
 8003710:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003712:	68f8      	ldr	r0, [r7, #12]
 8003714:	f000 fe2e 	bl	8004374 <I2C_WaitOnTXEFlagUntilTimeout>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d00d      	beq.n	800373a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003722:	2b04      	cmp	r3, #4
 8003724:	d107      	bne.n	8003736 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003734:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e06b      	b.n	8003812 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800373e:	781a      	ldrb	r2, [r3, #0]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374a:	1c5a      	adds	r2, r3, #1
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003754:	3b01      	subs	r3, #1
 8003756:	b29a      	uxth	r2, r3
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003760:	b29b      	uxth	r3, r3
 8003762:	3b01      	subs	r3, #1
 8003764:	b29a      	uxth	r2, r3
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	695b      	ldr	r3, [r3, #20]
 8003770:	f003 0304 	and.w	r3, r3, #4
 8003774:	2b04      	cmp	r3, #4
 8003776:	d11b      	bne.n	80037b0 <HAL_I2C_Mem_Write+0x180>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800377c:	2b00      	cmp	r3, #0
 800377e:	d017      	beq.n	80037b0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003784:	781a      	ldrb	r2, [r3, #0]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003790:	1c5a      	adds	r2, r3, #1
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800379a:	3b01      	subs	r3, #1
 800379c:	b29a      	uxth	r2, r3
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	3b01      	subs	r3, #1
 80037aa:	b29a      	uxth	r2, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d1aa      	bne.n	800370e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037b8:	697a      	ldr	r2, [r7, #20]
 80037ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037bc:	68f8      	ldr	r0, [r7, #12]
 80037be:	f000 fe1a 	bl	80043f6 <I2C_WaitOnBTFFlagUntilTimeout>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d00d      	beq.n	80037e4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037cc:	2b04      	cmp	r3, #4
 80037ce:	d107      	bne.n	80037e0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037de:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e016      	b.n	8003812 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2220      	movs	r2, #32
 80037f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2200      	movs	r2, #0
 8003800:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2200      	movs	r2, #0
 8003808:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800380c:	2300      	movs	r3, #0
 800380e:	e000      	b.n	8003812 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003810:	2302      	movs	r3, #2
  }
}
 8003812:	4618      	mov	r0, r3
 8003814:	3718      	adds	r7, #24
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	00100002 	.word	0x00100002
 8003820:	ffff0000 	.word	0xffff0000

08003824 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b08c      	sub	sp, #48	@ 0x30
 8003828:	af02      	add	r7, sp, #8
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	4608      	mov	r0, r1
 800382e:	4611      	mov	r1, r2
 8003830:	461a      	mov	r2, r3
 8003832:	4603      	mov	r3, r0
 8003834:	817b      	strh	r3, [r7, #10]
 8003836:	460b      	mov	r3, r1
 8003838:	813b      	strh	r3, [r7, #8]
 800383a:	4613      	mov	r3, r2
 800383c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800383e:	f7ff fabb 	bl	8002db8 <HAL_GetTick>
 8003842:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b20      	cmp	r3, #32
 800384e:	f040 8208 	bne.w	8003c62 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003854:	9300      	str	r3, [sp, #0]
 8003856:	2319      	movs	r3, #25
 8003858:	2201      	movs	r2, #1
 800385a:	497b      	ldr	r1, [pc, #492]	@ (8003a48 <HAL_I2C_Mem_Read+0x224>)
 800385c:	68f8      	ldr	r0, [r7, #12]
 800385e:	f000 fcb3 	bl	80041c8 <I2C_WaitOnFlagUntilTimeout>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d001      	beq.n	800386c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003868:	2302      	movs	r3, #2
 800386a:	e1fb      	b.n	8003c64 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003872:	2b01      	cmp	r3, #1
 8003874:	d101      	bne.n	800387a <HAL_I2C_Mem_Read+0x56>
 8003876:	2302      	movs	r3, #2
 8003878:	e1f4      	b.n	8003c64 <HAL_I2C_Mem_Read+0x440>
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2201      	movs	r2, #1
 800387e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b01      	cmp	r3, #1
 800388e:	d007      	beq.n	80038a0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f042 0201 	orr.w	r2, r2, #1
 800389e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038ae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2222      	movs	r2, #34	@ 0x22
 80038b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2240      	movs	r2, #64	@ 0x40
 80038bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2200      	movs	r2, #0
 80038c4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038ca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80038d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038d6:	b29a      	uxth	r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	4a5b      	ldr	r2, [pc, #364]	@ (8003a4c <HAL_I2C_Mem_Read+0x228>)
 80038e0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80038e2:	88f8      	ldrh	r0, [r7, #6]
 80038e4:	893a      	ldrh	r2, [r7, #8]
 80038e6:	8979      	ldrh	r1, [r7, #10]
 80038e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ea:	9301      	str	r3, [sp, #4]
 80038ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038ee:	9300      	str	r3, [sp, #0]
 80038f0:	4603      	mov	r3, r0
 80038f2:	68f8      	ldr	r0, [r7, #12]
 80038f4:	f000 fb80 	bl	8003ff8 <I2C_RequestMemoryRead>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d001      	beq.n	8003902 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e1b0      	b.n	8003c64 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003906:	2b00      	cmp	r3, #0
 8003908:	d113      	bne.n	8003932 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800390a:	2300      	movs	r3, #0
 800390c:	623b      	str	r3, [r7, #32]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	695b      	ldr	r3, [r3, #20]
 8003914:	623b      	str	r3, [r7, #32]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	699b      	ldr	r3, [r3, #24]
 800391c:	623b      	str	r3, [r7, #32]
 800391e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800392e:	601a      	str	r2, [r3, #0]
 8003930:	e184      	b.n	8003c3c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003936:	2b01      	cmp	r3, #1
 8003938:	d11b      	bne.n	8003972 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003948:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800394a:	2300      	movs	r3, #0
 800394c:	61fb      	str	r3, [r7, #28]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	695b      	ldr	r3, [r3, #20]
 8003954:	61fb      	str	r3, [r7, #28]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	699b      	ldr	r3, [r3, #24]
 800395c:	61fb      	str	r3, [r7, #28]
 800395e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800396e:	601a      	str	r2, [r3, #0]
 8003970:	e164      	b.n	8003c3c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003976:	2b02      	cmp	r3, #2
 8003978:	d11b      	bne.n	80039b2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003988:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003998:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800399a:	2300      	movs	r3, #0
 800399c:	61bb      	str	r3, [r7, #24]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	695b      	ldr	r3, [r3, #20]
 80039a4:	61bb      	str	r3, [r7, #24]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	699b      	ldr	r3, [r3, #24]
 80039ac:	61bb      	str	r3, [r7, #24]
 80039ae:	69bb      	ldr	r3, [r7, #24]
 80039b0:	e144      	b.n	8003c3c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039b2:	2300      	movs	r3, #0
 80039b4:	617b      	str	r3, [r7, #20]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	695b      	ldr	r3, [r3, #20]
 80039bc:	617b      	str	r3, [r7, #20]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	699b      	ldr	r3, [r3, #24]
 80039c4:	617b      	str	r3, [r7, #20]
 80039c6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80039c8:	e138      	b.n	8003c3c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ce:	2b03      	cmp	r3, #3
 80039d0:	f200 80f1 	bhi.w	8003bb6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d123      	bne.n	8003a24 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039de:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f000 fd49 	bl	8004478 <I2C_WaitOnRXNEFlagUntilTimeout>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d001      	beq.n	80039f0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e139      	b.n	8003c64 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	691a      	ldr	r2, [r3, #16]
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fa:	b2d2      	uxtb	r2, r2
 80039fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a02:	1c5a      	adds	r2, r3, #1
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a0c:	3b01      	subs	r3, #1
 8003a0e:	b29a      	uxth	r2, r3
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	b29a      	uxth	r2, r3
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a22:	e10b      	b.n	8003c3c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a28:	2b02      	cmp	r3, #2
 8003a2a:	d14e      	bne.n	8003aca <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2e:	9300      	str	r3, [sp, #0]
 8003a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a32:	2200      	movs	r2, #0
 8003a34:	4906      	ldr	r1, [pc, #24]	@ (8003a50 <HAL_I2C_Mem_Read+0x22c>)
 8003a36:	68f8      	ldr	r0, [r7, #12]
 8003a38:	f000 fbc6 	bl	80041c8 <I2C_WaitOnFlagUntilTimeout>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d008      	beq.n	8003a54 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e10e      	b.n	8003c64 <HAL_I2C_Mem_Read+0x440>
 8003a46:	bf00      	nop
 8003a48:	00100002 	.word	0x00100002
 8003a4c:	ffff0000 	.word	0xffff0000
 8003a50:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	691a      	ldr	r2, [r3, #16]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6e:	b2d2      	uxtb	r2, r2
 8003a70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a76:	1c5a      	adds	r2, r3, #1
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a80:	3b01      	subs	r3, #1
 8003a82:	b29a      	uxth	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	3b01      	subs	r3, #1
 8003a90:	b29a      	uxth	r2, r3
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	691a      	ldr	r2, [r3, #16]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa0:	b2d2      	uxtb	r2, r2
 8003aa2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa8:	1c5a      	adds	r2, r3, #1
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ab2:	3b01      	subs	r3, #1
 8003ab4:	b29a      	uxth	r2, r3
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	b29a      	uxth	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003ac8:	e0b8      	b.n	8003c3c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003acc:	9300      	str	r3, [sp, #0]
 8003ace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	4966      	ldr	r1, [pc, #408]	@ (8003c6c <HAL_I2C_Mem_Read+0x448>)
 8003ad4:	68f8      	ldr	r0, [r7, #12]
 8003ad6:	f000 fb77 	bl	80041c8 <I2C_WaitOnFlagUntilTimeout>
 8003ada:	4603      	mov	r3, r0
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d001      	beq.n	8003ae4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e0bf      	b.n	8003c64 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003af2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	691a      	ldr	r2, [r3, #16]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afe:	b2d2      	uxtb	r2, r2
 8003b00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b06:	1c5a      	adds	r2, r3, #1
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b10:	3b01      	subs	r3, #1
 8003b12:	b29a      	uxth	r2, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b1c:	b29b      	uxth	r3, r3
 8003b1e:	3b01      	subs	r3, #1
 8003b20:	b29a      	uxth	r2, r3
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b28:	9300      	str	r3, [sp, #0]
 8003b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	494f      	ldr	r1, [pc, #316]	@ (8003c6c <HAL_I2C_Mem_Read+0x448>)
 8003b30:	68f8      	ldr	r0, [r7, #12]
 8003b32:	f000 fb49 	bl	80041c8 <I2C_WaitOnFlagUntilTimeout>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d001      	beq.n	8003b40 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e091      	b.n	8003c64 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	691a      	ldr	r2, [r3, #16]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b5a:	b2d2      	uxtb	r2, r2
 8003b5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b62:	1c5a      	adds	r2, r3, #1
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b6c:	3b01      	subs	r3, #1
 8003b6e:	b29a      	uxth	r2, r3
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	b29a      	uxth	r2, r3
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	691a      	ldr	r2, [r3, #16]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b8c:	b2d2      	uxtb	r2, r2
 8003b8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b94:	1c5a      	adds	r2, r3, #1
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b9e:	3b01      	subs	r3, #1
 8003ba0:	b29a      	uxth	r2, r3
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	3b01      	subs	r3, #1
 8003bae:	b29a      	uxth	r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003bb4:	e042      	b.n	8003c3c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bb8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003bba:	68f8      	ldr	r0, [r7, #12]
 8003bbc:	f000 fc5c 	bl	8004478 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d001      	beq.n	8003bca <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e04c      	b.n	8003c64 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	691a      	ldr	r2, [r3, #16]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd4:	b2d2      	uxtb	r2, r2
 8003bd6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bdc:	1c5a      	adds	r2, r3, #1
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003be6:	3b01      	subs	r3, #1
 8003be8:	b29a      	uxth	r2, r3
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	3b01      	subs	r3, #1
 8003bf6:	b29a      	uxth	r2, r3
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	695b      	ldr	r3, [r3, #20]
 8003c02:	f003 0304 	and.w	r3, r3, #4
 8003c06:	2b04      	cmp	r3, #4
 8003c08:	d118      	bne.n	8003c3c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	691a      	ldr	r2, [r3, #16]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c14:	b2d2      	uxtb	r2, r2
 8003c16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c1c:	1c5a      	adds	r2, r3, #1
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c26:	3b01      	subs	r3, #1
 8003c28:	b29a      	uxth	r2, r3
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c32:	b29b      	uxth	r3, r3
 8003c34:	3b01      	subs	r3, #1
 8003c36:	b29a      	uxth	r2, r3
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	f47f aec2 	bne.w	80039ca <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2220      	movs	r2, #32
 8003c4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	e000      	b.n	8003c64 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003c62:	2302      	movs	r3, #2
  }
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3728      	adds	r7, #40	@ 0x28
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	00010004 	.word	0x00010004

08003c70 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b08a      	sub	sp, #40	@ 0x28
 8003c74:	af02      	add	r7, sp, #8
 8003c76:	60f8      	str	r0, [r7, #12]
 8003c78:	607a      	str	r2, [r7, #4]
 8003c7a:	603b      	str	r3, [r7, #0]
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003c80:	f7ff f89a 	bl	8002db8 <HAL_GetTick>
 8003c84:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8003c86:	2301      	movs	r3, #1
 8003c88:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	2b20      	cmp	r3, #32
 8003c94:	f040 8111 	bne.w	8003eba <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c98:	69fb      	ldr	r3, [r7, #28]
 8003c9a:	9300      	str	r3, [sp, #0]
 8003c9c:	2319      	movs	r3, #25
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	4988      	ldr	r1, [pc, #544]	@ (8003ec4 <HAL_I2C_IsDeviceReady+0x254>)
 8003ca2:	68f8      	ldr	r0, [r7, #12]
 8003ca4:	f000 fa90 	bl	80041c8 <I2C_WaitOnFlagUntilTimeout>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d001      	beq.n	8003cb2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003cae:	2302      	movs	r3, #2
 8003cb0:	e104      	b.n	8003ebc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d101      	bne.n	8003cc0 <HAL_I2C_IsDeviceReady+0x50>
 8003cbc:	2302      	movs	r3, #2
 8003cbe:	e0fd      	b.n	8003ebc <HAL_I2C_IsDeviceReady+0x24c>
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 0301 	and.w	r3, r3, #1
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d007      	beq.n	8003ce6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f042 0201 	orr.w	r2, r2, #1
 8003ce4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003cf4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2224      	movs	r2, #36	@ 0x24
 8003cfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2200      	movs	r2, #0
 8003d02:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	4a70      	ldr	r2, [pc, #448]	@ (8003ec8 <HAL_I2C_IsDeviceReady+0x258>)
 8003d08:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d18:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	9300      	str	r3, [sp, #0]
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003d26:	68f8      	ldr	r0, [r7, #12]
 8003d28:	f000 fa4e 	bl	80041c8 <I2C_WaitOnFlagUntilTimeout>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00d      	beq.n	8003d4e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d40:	d103      	bne.n	8003d4a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d48:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e0b6      	b.n	8003ebc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d4e:	897b      	ldrh	r3, [r7, #10]
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	461a      	mov	r2, r3
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d5c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003d5e:	f7ff f82b 	bl	8002db8 <HAL_GetTick>
 8003d62:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	695b      	ldr	r3, [r3, #20]
 8003d6a:	f003 0302 	and.w	r3, r3, #2
 8003d6e:	2b02      	cmp	r3, #2
 8003d70:	bf0c      	ite	eq
 8003d72:	2301      	moveq	r3, #1
 8003d74:	2300      	movne	r3, #0
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	695b      	ldr	r3, [r3, #20]
 8003d80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d88:	bf0c      	ite	eq
 8003d8a:	2301      	moveq	r3, #1
 8003d8c:	2300      	movne	r3, #0
 8003d8e:	b2db      	uxtb	r3, r3
 8003d90:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003d92:	e025      	b.n	8003de0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003d94:	f7ff f810 	bl	8002db8 <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	683a      	ldr	r2, [r7, #0]
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d302      	bcc.n	8003daa <HAL_I2C_IsDeviceReady+0x13a>
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d103      	bne.n	8003db2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	22a0      	movs	r2, #160	@ 0xa0
 8003dae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	695b      	ldr	r3, [r3, #20]
 8003db8:	f003 0302 	and.w	r3, r3, #2
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	bf0c      	ite	eq
 8003dc0:	2301      	moveq	r3, #1
 8003dc2:	2300      	movne	r3, #0
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	695b      	ldr	r3, [r3, #20]
 8003dce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dd6:	bf0c      	ite	eq
 8003dd8:	2301      	moveq	r3, #1
 8003dda:	2300      	movne	r3, #0
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2ba0      	cmp	r3, #160	@ 0xa0
 8003dea:	d005      	beq.n	8003df8 <HAL_I2C_IsDeviceReady+0x188>
 8003dec:	7dfb      	ldrb	r3, [r7, #23]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d102      	bne.n	8003df8 <HAL_I2C_IsDeviceReady+0x188>
 8003df2:	7dbb      	ldrb	r3, [r7, #22]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d0cd      	beq.n	8003d94 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2220      	movs	r2, #32
 8003dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	695b      	ldr	r3, [r3, #20]
 8003e06:	f003 0302 	and.w	r3, r3, #2
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d129      	bne.n	8003e62 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e1c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e1e:	2300      	movs	r3, #0
 8003e20:	613b      	str	r3, [r7, #16]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	695b      	ldr	r3, [r3, #20]
 8003e28:	613b      	str	r3, [r7, #16]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	699b      	ldr	r3, [r3, #24]
 8003e30:	613b      	str	r3, [r7, #16]
 8003e32:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	9300      	str	r3, [sp, #0]
 8003e38:	2319      	movs	r3, #25
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	4921      	ldr	r1, [pc, #132]	@ (8003ec4 <HAL_I2C_IsDeviceReady+0x254>)
 8003e3e:	68f8      	ldr	r0, [r7, #12]
 8003e40:	f000 f9c2 	bl	80041c8 <I2C_WaitOnFlagUntilTimeout>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d001      	beq.n	8003e4e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e036      	b.n	8003ebc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2220      	movs	r2, #32
 8003e52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	e02c      	b.n	8003ebc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e70:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e7a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	9300      	str	r3, [sp, #0]
 8003e80:	2319      	movs	r3, #25
 8003e82:	2201      	movs	r2, #1
 8003e84:	490f      	ldr	r1, [pc, #60]	@ (8003ec4 <HAL_I2C_IsDeviceReady+0x254>)
 8003e86:	68f8      	ldr	r0, [r7, #12]
 8003e88:	f000 f99e 	bl	80041c8 <I2C_WaitOnFlagUntilTimeout>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d001      	beq.n	8003e96 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e012      	b.n	8003ebc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003e96:	69bb      	ldr	r3, [r7, #24]
 8003e98:	3301      	adds	r3, #1
 8003e9a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003e9c:	69ba      	ldr	r2, [r7, #24]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	f4ff af32 	bcc.w	8003d0a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2220      	movs	r2, #32
 8003eaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e000      	b.n	8003ebc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003eba:	2302      	movs	r3, #2
  }
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3720      	adds	r7, #32
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	00100002 	.word	0x00100002
 8003ec8:	ffff0000 	.word	0xffff0000

08003ecc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b088      	sub	sp, #32
 8003ed0:	af02      	add	r7, sp, #8
 8003ed2:	60f8      	str	r0, [r7, #12]
 8003ed4:	4608      	mov	r0, r1
 8003ed6:	4611      	mov	r1, r2
 8003ed8:	461a      	mov	r2, r3
 8003eda:	4603      	mov	r3, r0
 8003edc:	817b      	strh	r3, [r7, #10]
 8003ede:	460b      	mov	r3, r1
 8003ee0:	813b      	strh	r3, [r7, #8]
 8003ee2:	4613      	mov	r3, r2
 8003ee4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ef4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef8:	9300      	str	r3, [sp, #0]
 8003efa:	6a3b      	ldr	r3, [r7, #32]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f02:	68f8      	ldr	r0, [r7, #12]
 8003f04:	f000 f960 	bl	80041c8 <I2C_WaitOnFlagUntilTimeout>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00d      	beq.n	8003f2a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f1c:	d103      	bne.n	8003f26 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f24:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e05f      	b.n	8003fea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f2a:	897b      	ldrh	r3, [r7, #10]
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	461a      	mov	r2, r3
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f38:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f3c:	6a3a      	ldr	r2, [r7, #32]
 8003f3e:	492d      	ldr	r1, [pc, #180]	@ (8003ff4 <I2C_RequestMemoryWrite+0x128>)
 8003f40:	68f8      	ldr	r0, [r7, #12]
 8003f42:	f000 f998 	bl	8004276 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f46:	4603      	mov	r3, r0
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d001      	beq.n	8003f50 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e04c      	b.n	8003fea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f50:	2300      	movs	r3, #0
 8003f52:	617b      	str	r3, [r7, #20]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	695b      	ldr	r3, [r3, #20]
 8003f5a:	617b      	str	r3, [r7, #20]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	699b      	ldr	r3, [r3, #24]
 8003f62:	617b      	str	r3, [r7, #20]
 8003f64:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f68:	6a39      	ldr	r1, [r7, #32]
 8003f6a:	68f8      	ldr	r0, [r7, #12]
 8003f6c:	f000 fa02 	bl	8004374 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00d      	beq.n	8003f92 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7a:	2b04      	cmp	r3, #4
 8003f7c:	d107      	bne.n	8003f8e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f8c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e02b      	b.n	8003fea <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f92:	88fb      	ldrh	r3, [r7, #6]
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d105      	bne.n	8003fa4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f98:	893b      	ldrh	r3, [r7, #8]
 8003f9a:	b2da      	uxtb	r2, r3
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	611a      	str	r2, [r3, #16]
 8003fa2:	e021      	b.n	8003fe8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003fa4:	893b      	ldrh	r3, [r7, #8]
 8003fa6:	0a1b      	lsrs	r3, r3, #8
 8003fa8:	b29b      	uxth	r3, r3
 8003faa:	b2da      	uxtb	r2, r3
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fb4:	6a39      	ldr	r1, [r7, #32]
 8003fb6:	68f8      	ldr	r0, [r7, #12]
 8003fb8:	f000 f9dc 	bl	8004374 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d00d      	beq.n	8003fde <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc6:	2b04      	cmp	r3, #4
 8003fc8:	d107      	bne.n	8003fda <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fd8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e005      	b.n	8003fea <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003fde:	893b      	ldrh	r3, [r7, #8]
 8003fe0:	b2da      	uxtb	r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003fe8:	2300      	movs	r3, #0
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3718      	adds	r7, #24
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
 8003ff2:	bf00      	nop
 8003ff4:	00010002 	.word	0x00010002

08003ff8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b088      	sub	sp, #32
 8003ffc:	af02      	add	r7, sp, #8
 8003ffe:	60f8      	str	r0, [r7, #12]
 8004000:	4608      	mov	r0, r1
 8004002:	4611      	mov	r1, r2
 8004004:	461a      	mov	r2, r3
 8004006:	4603      	mov	r3, r0
 8004008:	817b      	strh	r3, [r7, #10]
 800400a:	460b      	mov	r3, r1
 800400c:	813b      	strh	r3, [r7, #8]
 800400e:	4613      	mov	r3, r2
 8004010:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004020:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004030:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004034:	9300      	str	r3, [sp, #0]
 8004036:	6a3b      	ldr	r3, [r7, #32]
 8004038:	2200      	movs	r2, #0
 800403a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800403e:	68f8      	ldr	r0, [r7, #12]
 8004040:	f000 f8c2 	bl	80041c8 <I2C_WaitOnFlagUntilTimeout>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d00d      	beq.n	8004066 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004054:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004058:	d103      	bne.n	8004062 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004060:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e0aa      	b.n	80041bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004066:	897b      	ldrh	r3, [r7, #10]
 8004068:	b2db      	uxtb	r3, r3
 800406a:	461a      	mov	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004074:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004078:	6a3a      	ldr	r2, [r7, #32]
 800407a:	4952      	ldr	r1, [pc, #328]	@ (80041c4 <I2C_RequestMemoryRead+0x1cc>)
 800407c:	68f8      	ldr	r0, [r7, #12]
 800407e:	f000 f8fa 	bl	8004276 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004082:	4603      	mov	r3, r0
 8004084:	2b00      	cmp	r3, #0
 8004086:	d001      	beq.n	800408c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e097      	b.n	80041bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800408c:	2300      	movs	r3, #0
 800408e:	617b      	str	r3, [r7, #20]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	617b      	str	r3, [r7, #20]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	699b      	ldr	r3, [r3, #24]
 800409e:	617b      	str	r3, [r7, #20]
 80040a0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040a4:	6a39      	ldr	r1, [r7, #32]
 80040a6:	68f8      	ldr	r0, [r7, #12]
 80040a8:	f000 f964 	bl	8004374 <I2C_WaitOnTXEFlagUntilTimeout>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d00d      	beq.n	80040ce <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b6:	2b04      	cmp	r3, #4
 80040b8:	d107      	bne.n	80040ca <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040c8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e076      	b.n	80041bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040ce:	88fb      	ldrh	r3, [r7, #6]
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d105      	bne.n	80040e0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040d4:	893b      	ldrh	r3, [r7, #8]
 80040d6:	b2da      	uxtb	r2, r3
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	611a      	str	r2, [r3, #16]
 80040de:	e021      	b.n	8004124 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80040e0:	893b      	ldrh	r3, [r7, #8]
 80040e2:	0a1b      	lsrs	r3, r3, #8
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	b2da      	uxtb	r2, r3
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040f0:	6a39      	ldr	r1, [r7, #32]
 80040f2:	68f8      	ldr	r0, [r7, #12]
 80040f4:	f000 f93e 	bl	8004374 <I2C_WaitOnTXEFlagUntilTimeout>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d00d      	beq.n	800411a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004102:	2b04      	cmp	r3, #4
 8004104:	d107      	bne.n	8004116 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004114:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e050      	b.n	80041bc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800411a:	893b      	ldrh	r3, [r7, #8]
 800411c:	b2da      	uxtb	r2, r3
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004124:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004126:	6a39      	ldr	r1, [r7, #32]
 8004128:	68f8      	ldr	r0, [r7, #12]
 800412a:	f000 f923 	bl	8004374 <I2C_WaitOnTXEFlagUntilTimeout>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d00d      	beq.n	8004150 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004138:	2b04      	cmp	r3, #4
 800413a:	d107      	bne.n	800414c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800414a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e035      	b.n	80041bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800415e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004162:	9300      	str	r3, [sp, #0]
 8004164:	6a3b      	ldr	r3, [r7, #32]
 8004166:	2200      	movs	r2, #0
 8004168:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800416c:	68f8      	ldr	r0, [r7, #12]
 800416e:	f000 f82b 	bl	80041c8 <I2C_WaitOnFlagUntilTimeout>
 8004172:	4603      	mov	r3, r0
 8004174:	2b00      	cmp	r3, #0
 8004176:	d00d      	beq.n	8004194 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004182:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004186:	d103      	bne.n	8004190 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800418e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e013      	b.n	80041bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004194:	897b      	ldrh	r3, [r7, #10]
 8004196:	b2db      	uxtb	r3, r3
 8004198:	f043 0301 	orr.w	r3, r3, #1
 800419c:	b2da      	uxtb	r2, r3
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a6:	6a3a      	ldr	r2, [r7, #32]
 80041a8:	4906      	ldr	r1, [pc, #24]	@ (80041c4 <I2C_RequestMemoryRead+0x1cc>)
 80041aa:	68f8      	ldr	r0, [r7, #12]
 80041ac:	f000 f863 	bl	8004276 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d001      	beq.n	80041ba <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e000      	b.n	80041bc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80041ba:	2300      	movs	r3, #0
}
 80041bc:	4618      	mov	r0, r3
 80041be:	3718      	adds	r7, #24
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	00010002 	.word	0x00010002

080041c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	60f8      	str	r0, [r7, #12]
 80041d0:	60b9      	str	r1, [r7, #8]
 80041d2:	603b      	str	r3, [r7, #0]
 80041d4:	4613      	mov	r3, r2
 80041d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041d8:	e025      	b.n	8004226 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041e0:	d021      	beq.n	8004226 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041e2:	f7fe fde9 	bl	8002db8 <HAL_GetTick>
 80041e6:	4602      	mov	r2, r0
 80041e8:	69bb      	ldr	r3, [r7, #24]
 80041ea:	1ad3      	subs	r3, r2, r3
 80041ec:	683a      	ldr	r2, [r7, #0]
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d302      	bcc.n	80041f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d116      	bne.n	8004226 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2200      	movs	r2, #0
 80041fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2220      	movs	r2, #32
 8004202:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2200      	movs	r2, #0
 800420a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004212:	f043 0220 	orr.w	r2, r3, #32
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2200      	movs	r2, #0
 800421e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e023      	b.n	800426e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	0c1b      	lsrs	r3, r3, #16
 800422a:	b2db      	uxtb	r3, r3
 800422c:	2b01      	cmp	r3, #1
 800422e:	d10d      	bne.n	800424c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	43da      	mvns	r2, r3
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	4013      	ands	r3, r2
 800423c:	b29b      	uxth	r3, r3
 800423e:	2b00      	cmp	r3, #0
 8004240:	bf0c      	ite	eq
 8004242:	2301      	moveq	r3, #1
 8004244:	2300      	movne	r3, #0
 8004246:	b2db      	uxtb	r3, r3
 8004248:	461a      	mov	r2, r3
 800424a:	e00c      	b.n	8004266 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	43da      	mvns	r2, r3
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	4013      	ands	r3, r2
 8004258:	b29b      	uxth	r3, r3
 800425a:	2b00      	cmp	r3, #0
 800425c:	bf0c      	ite	eq
 800425e:	2301      	moveq	r3, #1
 8004260:	2300      	movne	r3, #0
 8004262:	b2db      	uxtb	r3, r3
 8004264:	461a      	mov	r2, r3
 8004266:	79fb      	ldrb	r3, [r7, #7]
 8004268:	429a      	cmp	r2, r3
 800426a:	d0b6      	beq.n	80041da <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800426c:	2300      	movs	r3, #0
}
 800426e:	4618      	mov	r0, r3
 8004270:	3710      	adds	r7, #16
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}

08004276 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004276:	b580      	push	{r7, lr}
 8004278:	b084      	sub	sp, #16
 800427a:	af00      	add	r7, sp, #0
 800427c:	60f8      	str	r0, [r7, #12]
 800427e:	60b9      	str	r1, [r7, #8]
 8004280:	607a      	str	r2, [r7, #4]
 8004282:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004284:	e051      	b.n	800432a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	695b      	ldr	r3, [r3, #20]
 800428c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004290:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004294:	d123      	bne.n	80042de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042a4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80042ae:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2200      	movs	r2, #0
 80042b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2220      	movs	r2, #32
 80042ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ca:	f043 0204 	orr.w	r2, r3, #4
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2200      	movs	r2, #0
 80042d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e046      	b.n	800436c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042e4:	d021      	beq.n	800432a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042e6:	f7fe fd67 	bl	8002db8 <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	687a      	ldr	r2, [r7, #4]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d302      	bcc.n	80042fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d116      	bne.n	800432a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2200      	movs	r2, #0
 8004300:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2220      	movs	r2, #32
 8004306:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2200      	movs	r2, #0
 800430e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004316:	f043 0220 	orr.w	r2, r3, #32
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2200      	movs	r2, #0
 8004322:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e020      	b.n	800436c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	0c1b      	lsrs	r3, r3, #16
 800432e:	b2db      	uxtb	r3, r3
 8004330:	2b01      	cmp	r3, #1
 8004332:	d10c      	bne.n	800434e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	43da      	mvns	r2, r3
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	4013      	ands	r3, r2
 8004340:	b29b      	uxth	r3, r3
 8004342:	2b00      	cmp	r3, #0
 8004344:	bf14      	ite	ne
 8004346:	2301      	movne	r3, #1
 8004348:	2300      	moveq	r3, #0
 800434a:	b2db      	uxtb	r3, r3
 800434c:	e00b      	b.n	8004366 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	699b      	ldr	r3, [r3, #24]
 8004354:	43da      	mvns	r2, r3
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	4013      	ands	r3, r2
 800435a:	b29b      	uxth	r3, r3
 800435c:	2b00      	cmp	r3, #0
 800435e:	bf14      	ite	ne
 8004360:	2301      	movne	r3, #1
 8004362:	2300      	moveq	r3, #0
 8004364:	b2db      	uxtb	r3, r3
 8004366:	2b00      	cmp	r3, #0
 8004368:	d18d      	bne.n	8004286 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800436a:	2300      	movs	r3, #0
}
 800436c:	4618      	mov	r0, r3
 800436e:	3710      	adds	r7, #16
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}

08004374 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004380:	e02d      	b.n	80043de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004382:	68f8      	ldr	r0, [r7, #12]
 8004384:	f000 f8ce 	bl	8004524 <I2C_IsAcknowledgeFailed>
 8004388:	4603      	mov	r3, r0
 800438a:	2b00      	cmp	r3, #0
 800438c:	d001      	beq.n	8004392 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e02d      	b.n	80043ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004398:	d021      	beq.n	80043de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800439a:	f7fe fd0d 	bl	8002db8 <HAL_GetTick>
 800439e:	4602      	mov	r2, r0
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	68ba      	ldr	r2, [r7, #8]
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d302      	bcc.n	80043b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d116      	bne.n	80043de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2220      	movs	r2, #32
 80043ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ca:	f043 0220 	orr.w	r2, r3, #32
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2200      	movs	r2, #0
 80043d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e007      	b.n	80043ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	695b      	ldr	r3, [r3, #20]
 80043e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043e8:	2b80      	cmp	r3, #128	@ 0x80
 80043ea:	d1ca      	bne.n	8004382 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80043ec:	2300      	movs	r3, #0
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3710      	adds	r7, #16
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}

080043f6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b084      	sub	sp, #16
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	60f8      	str	r0, [r7, #12]
 80043fe:	60b9      	str	r1, [r7, #8]
 8004400:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004402:	e02d      	b.n	8004460 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004404:	68f8      	ldr	r0, [r7, #12]
 8004406:	f000 f88d 	bl	8004524 <I2C_IsAcknowledgeFailed>
 800440a:	4603      	mov	r3, r0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d001      	beq.n	8004414 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	e02d      	b.n	8004470 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	f1b3 3fff 	cmp.w	r3, #4294967295
 800441a:	d021      	beq.n	8004460 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800441c:	f7fe fccc 	bl	8002db8 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	68ba      	ldr	r2, [r7, #8]
 8004428:	429a      	cmp	r2, r3
 800442a:	d302      	bcc.n	8004432 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d116      	bne.n	8004460 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2200      	movs	r2, #0
 8004436:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2220      	movs	r2, #32
 800443c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2200      	movs	r2, #0
 8004444:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800444c:	f043 0220 	orr.w	r2, r3, #32
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	e007      	b.n	8004470 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	695b      	ldr	r3, [r3, #20]
 8004466:	f003 0304 	and.w	r3, r3, #4
 800446a:	2b04      	cmp	r3, #4
 800446c:	d1ca      	bne.n	8004404 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b084      	sub	sp, #16
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004484:	e042      	b.n	800450c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	695b      	ldr	r3, [r3, #20]
 800448c:	f003 0310 	and.w	r3, r3, #16
 8004490:	2b10      	cmp	r3, #16
 8004492:	d119      	bne.n	80044c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f06f 0210 	mvn.w	r2, #16
 800449c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2200      	movs	r2, #0
 80044a2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2220      	movs	r2, #32
 80044a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2200      	movs	r2, #0
 80044b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2200      	movs	r2, #0
 80044c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e029      	b.n	800451c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044c8:	f7fe fc76 	bl	8002db8 <HAL_GetTick>
 80044cc:	4602      	mov	r2, r0
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	68ba      	ldr	r2, [r7, #8]
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d302      	bcc.n	80044de <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d116      	bne.n	800450c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2200      	movs	r2, #0
 80044e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2220      	movs	r2, #32
 80044e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f8:	f043 0220 	orr.w	r2, r3, #32
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2200      	movs	r2, #0
 8004504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e007      	b.n	800451c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	695b      	ldr	r3, [r3, #20]
 8004512:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004516:	2b40      	cmp	r3, #64	@ 0x40
 8004518:	d1b5      	bne.n	8004486 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800451a:	2300      	movs	r3, #0
}
 800451c:	4618      	mov	r0, r3
 800451e:	3710      	adds	r7, #16
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}

08004524 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004524:	b480      	push	{r7}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	695b      	ldr	r3, [r3, #20]
 8004532:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004536:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800453a:	d11b      	bne.n	8004574 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004544:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2220      	movs	r2, #32
 8004550:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004560:	f043 0204 	orr.w	r2, r3, #4
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	e000      	b.n	8004576 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	370c      	adds	r7, #12
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr
	...

08004584 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b086      	sub	sp, #24
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d101      	bne.n	8004596 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e267      	b.n	8004a66 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0301 	and.w	r3, r3, #1
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d075      	beq.n	800468e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045a2:	4b88      	ldr	r3, [pc, #544]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	f003 030c 	and.w	r3, r3, #12
 80045aa:	2b04      	cmp	r3, #4
 80045ac:	d00c      	beq.n	80045c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045ae:	4b85      	ldr	r3, [pc, #532]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045b6:	2b08      	cmp	r3, #8
 80045b8:	d112      	bne.n	80045e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045ba:	4b82      	ldr	r3, [pc, #520]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045c6:	d10b      	bne.n	80045e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045c8:	4b7e      	ldr	r3, [pc, #504]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d05b      	beq.n	800468c <HAL_RCC_OscConfig+0x108>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d157      	bne.n	800468c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e242      	b.n	8004a66 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045e8:	d106      	bne.n	80045f8 <HAL_RCC_OscConfig+0x74>
 80045ea:	4b76      	ldr	r3, [pc, #472]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a75      	ldr	r2, [pc, #468]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 80045f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045f4:	6013      	str	r3, [r2, #0]
 80045f6:	e01d      	b.n	8004634 <HAL_RCC_OscConfig+0xb0>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004600:	d10c      	bne.n	800461c <HAL_RCC_OscConfig+0x98>
 8004602:	4b70      	ldr	r3, [pc, #448]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a6f      	ldr	r2, [pc, #444]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 8004608:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800460c:	6013      	str	r3, [r2, #0]
 800460e:	4b6d      	ldr	r3, [pc, #436]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a6c      	ldr	r2, [pc, #432]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 8004614:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004618:	6013      	str	r3, [r2, #0]
 800461a:	e00b      	b.n	8004634 <HAL_RCC_OscConfig+0xb0>
 800461c:	4b69      	ldr	r3, [pc, #420]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a68      	ldr	r2, [pc, #416]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 8004622:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004626:	6013      	str	r3, [r2, #0]
 8004628:	4b66      	ldr	r3, [pc, #408]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a65      	ldr	r2, [pc, #404]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 800462e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004632:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d013      	beq.n	8004664 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800463c:	f7fe fbbc 	bl	8002db8 <HAL_GetTick>
 8004640:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004642:	e008      	b.n	8004656 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004644:	f7fe fbb8 	bl	8002db8 <HAL_GetTick>
 8004648:	4602      	mov	r2, r0
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	1ad3      	subs	r3, r2, r3
 800464e:	2b64      	cmp	r3, #100	@ 0x64
 8004650:	d901      	bls.n	8004656 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e207      	b.n	8004a66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004656:	4b5b      	ldr	r3, [pc, #364]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d0f0      	beq.n	8004644 <HAL_RCC_OscConfig+0xc0>
 8004662:	e014      	b.n	800468e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004664:	f7fe fba8 	bl	8002db8 <HAL_GetTick>
 8004668:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800466a:	e008      	b.n	800467e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800466c:	f7fe fba4 	bl	8002db8 <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	2b64      	cmp	r3, #100	@ 0x64
 8004678:	d901      	bls.n	800467e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e1f3      	b.n	8004a66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800467e:	4b51      	ldr	r3, [pc, #324]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d1f0      	bne.n	800466c <HAL_RCC_OscConfig+0xe8>
 800468a:	e000      	b.n	800468e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800468c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 0302 	and.w	r3, r3, #2
 8004696:	2b00      	cmp	r3, #0
 8004698:	d063      	beq.n	8004762 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800469a:	4b4a      	ldr	r3, [pc, #296]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	f003 030c 	and.w	r3, r3, #12
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d00b      	beq.n	80046be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046a6:	4b47      	ldr	r3, [pc, #284]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046ae:	2b08      	cmp	r3, #8
 80046b0:	d11c      	bne.n	80046ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046b2:	4b44      	ldr	r3, [pc, #272]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d116      	bne.n	80046ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046be:	4b41      	ldr	r3, [pc, #260]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f003 0302 	and.w	r3, r3, #2
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d005      	beq.n	80046d6 <HAL_RCC_OscConfig+0x152>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	d001      	beq.n	80046d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e1c7      	b.n	8004a66 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046d6:	4b3b      	ldr	r3, [pc, #236]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	691b      	ldr	r3, [r3, #16]
 80046e2:	00db      	lsls	r3, r3, #3
 80046e4:	4937      	ldr	r1, [pc, #220]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 80046e6:	4313      	orrs	r3, r2
 80046e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046ea:	e03a      	b.n	8004762 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d020      	beq.n	8004736 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046f4:	4b34      	ldr	r3, [pc, #208]	@ (80047c8 <HAL_RCC_OscConfig+0x244>)
 80046f6:	2201      	movs	r2, #1
 80046f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046fa:	f7fe fb5d 	bl	8002db8 <HAL_GetTick>
 80046fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004700:	e008      	b.n	8004714 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004702:	f7fe fb59 	bl	8002db8 <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	2b02      	cmp	r3, #2
 800470e:	d901      	bls.n	8004714 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004710:	2303      	movs	r3, #3
 8004712:	e1a8      	b.n	8004a66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004714:	4b2b      	ldr	r3, [pc, #172]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0302 	and.w	r3, r3, #2
 800471c:	2b00      	cmp	r3, #0
 800471e:	d0f0      	beq.n	8004702 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004720:	4b28      	ldr	r3, [pc, #160]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	00db      	lsls	r3, r3, #3
 800472e:	4925      	ldr	r1, [pc, #148]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 8004730:	4313      	orrs	r3, r2
 8004732:	600b      	str	r3, [r1, #0]
 8004734:	e015      	b.n	8004762 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004736:	4b24      	ldr	r3, [pc, #144]	@ (80047c8 <HAL_RCC_OscConfig+0x244>)
 8004738:	2200      	movs	r2, #0
 800473a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800473c:	f7fe fb3c 	bl	8002db8 <HAL_GetTick>
 8004740:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004742:	e008      	b.n	8004756 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004744:	f7fe fb38 	bl	8002db8 <HAL_GetTick>
 8004748:	4602      	mov	r2, r0
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	2b02      	cmp	r3, #2
 8004750:	d901      	bls.n	8004756 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004752:	2303      	movs	r3, #3
 8004754:	e187      	b.n	8004a66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004756:	4b1b      	ldr	r3, [pc, #108]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 0302 	and.w	r3, r3, #2
 800475e:	2b00      	cmp	r3, #0
 8004760:	d1f0      	bne.n	8004744 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 0308 	and.w	r3, r3, #8
 800476a:	2b00      	cmp	r3, #0
 800476c:	d036      	beq.n	80047dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	695b      	ldr	r3, [r3, #20]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d016      	beq.n	80047a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004776:	4b15      	ldr	r3, [pc, #84]	@ (80047cc <HAL_RCC_OscConfig+0x248>)
 8004778:	2201      	movs	r2, #1
 800477a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800477c:	f7fe fb1c 	bl	8002db8 <HAL_GetTick>
 8004780:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004782:	e008      	b.n	8004796 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004784:	f7fe fb18 	bl	8002db8 <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	2b02      	cmp	r3, #2
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e167      	b.n	8004a66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004796:	4b0b      	ldr	r3, [pc, #44]	@ (80047c4 <HAL_RCC_OscConfig+0x240>)
 8004798:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800479a:	f003 0302 	and.w	r3, r3, #2
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d0f0      	beq.n	8004784 <HAL_RCC_OscConfig+0x200>
 80047a2:	e01b      	b.n	80047dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047a4:	4b09      	ldr	r3, [pc, #36]	@ (80047cc <HAL_RCC_OscConfig+0x248>)
 80047a6:	2200      	movs	r2, #0
 80047a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047aa:	f7fe fb05 	bl	8002db8 <HAL_GetTick>
 80047ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047b0:	e00e      	b.n	80047d0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047b2:	f7fe fb01 	bl	8002db8 <HAL_GetTick>
 80047b6:	4602      	mov	r2, r0
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	1ad3      	subs	r3, r2, r3
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d907      	bls.n	80047d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80047c0:	2303      	movs	r3, #3
 80047c2:	e150      	b.n	8004a66 <HAL_RCC_OscConfig+0x4e2>
 80047c4:	40023800 	.word	0x40023800
 80047c8:	42470000 	.word	0x42470000
 80047cc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047d0:	4b88      	ldr	r3, [pc, #544]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 80047d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047d4:	f003 0302 	and.w	r3, r3, #2
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d1ea      	bne.n	80047b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 0304 	and.w	r3, r3, #4
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	f000 8097 	beq.w	8004918 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047ea:	2300      	movs	r3, #0
 80047ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047ee:	4b81      	ldr	r3, [pc, #516]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 80047f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d10f      	bne.n	800481a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047fa:	2300      	movs	r3, #0
 80047fc:	60bb      	str	r3, [r7, #8]
 80047fe:	4b7d      	ldr	r3, [pc, #500]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 8004800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004802:	4a7c      	ldr	r2, [pc, #496]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 8004804:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004808:	6413      	str	r3, [r2, #64]	@ 0x40
 800480a:	4b7a      	ldr	r3, [pc, #488]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 800480c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800480e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004812:	60bb      	str	r3, [r7, #8]
 8004814:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004816:	2301      	movs	r3, #1
 8004818:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800481a:	4b77      	ldr	r3, [pc, #476]	@ (80049f8 <HAL_RCC_OscConfig+0x474>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004822:	2b00      	cmp	r3, #0
 8004824:	d118      	bne.n	8004858 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004826:	4b74      	ldr	r3, [pc, #464]	@ (80049f8 <HAL_RCC_OscConfig+0x474>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a73      	ldr	r2, [pc, #460]	@ (80049f8 <HAL_RCC_OscConfig+0x474>)
 800482c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004830:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004832:	f7fe fac1 	bl	8002db8 <HAL_GetTick>
 8004836:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004838:	e008      	b.n	800484c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800483a:	f7fe fabd 	bl	8002db8 <HAL_GetTick>
 800483e:	4602      	mov	r2, r0
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	1ad3      	subs	r3, r2, r3
 8004844:	2b02      	cmp	r3, #2
 8004846:	d901      	bls.n	800484c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004848:	2303      	movs	r3, #3
 800484a:	e10c      	b.n	8004a66 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800484c:	4b6a      	ldr	r3, [pc, #424]	@ (80049f8 <HAL_RCC_OscConfig+0x474>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004854:	2b00      	cmp	r3, #0
 8004856:	d0f0      	beq.n	800483a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	2b01      	cmp	r3, #1
 800485e:	d106      	bne.n	800486e <HAL_RCC_OscConfig+0x2ea>
 8004860:	4b64      	ldr	r3, [pc, #400]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 8004862:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004864:	4a63      	ldr	r2, [pc, #396]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 8004866:	f043 0301 	orr.w	r3, r3, #1
 800486a:	6713      	str	r3, [r2, #112]	@ 0x70
 800486c:	e01c      	b.n	80048a8 <HAL_RCC_OscConfig+0x324>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	2b05      	cmp	r3, #5
 8004874:	d10c      	bne.n	8004890 <HAL_RCC_OscConfig+0x30c>
 8004876:	4b5f      	ldr	r3, [pc, #380]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 8004878:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800487a:	4a5e      	ldr	r2, [pc, #376]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 800487c:	f043 0304 	orr.w	r3, r3, #4
 8004880:	6713      	str	r3, [r2, #112]	@ 0x70
 8004882:	4b5c      	ldr	r3, [pc, #368]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 8004884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004886:	4a5b      	ldr	r2, [pc, #364]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 8004888:	f043 0301 	orr.w	r3, r3, #1
 800488c:	6713      	str	r3, [r2, #112]	@ 0x70
 800488e:	e00b      	b.n	80048a8 <HAL_RCC_OscConfig+0x324>
 8004890:	4b58      	ldr	r3, [pc, #352]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 8004892:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004894:	4a57      	ldr	r2, [pc, #348]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 8004896:	f023 0301 	bic.w	r3, r3, #1
 800489a:	6713      	str	r3, [r2, #112]	@ 0x70
 800489c:	4b55      	ldr	r3, [pc, #340]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 800489e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048a0:	4a54      	ldr	r2, [pc, #336]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 80048a2:	f023 0304 	bic.w	r3, r3, #4
 80048a6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d015      	beq.n	80048dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048b0:	f7fe fa82 	bl	8002db8 <HAL_GetTick>
 80048b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048b6:	e00a      	b.n	80048ce <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048b8:	f7fe fa7e 	bl	8002db8 <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d901      	bls.n	80048ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e0cb      	b.n	8004a66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048ce:	4b49      	ldr	r3, [pc, #292]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 80048d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048d2:	f003 0302 	and.w	r3, r3, #2
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d0ee      	beq.n	80048b8 <HAL_RCC_OscConfig+0x334>
 80048da:	e014      	b.n	8004906 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048dc:	f7fe fa6c 	bl	8002db8 <HAL_GetTick>
 80048e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048e2:	e00a      	b.n	80048fa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048e4:	f7fe fa68 	bl	8002db8 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d901      	bls.n	80048fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e0b5      	b.n	8004a66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048fa:	4b3e      	ldr	r3, [pc, #248]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 80048fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048fe:	f003 0302 	and.w	r3, r3, #2
 8004902:	2b00      	cmp	r3, #0
 8004904:	d1ee      	bne.n	80048e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004906:	7dfb      	ldrb	r3, [r7, #23]
 8004908:	2b01      	cmp	r3, #1
 800490a:	d105      	bne.n	8004918 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800490c:	4b39      	ldr	r3, [pc, #228]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 800490e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004910:	4a38      	ldr	r2, [pc, #224]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 8004912:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004916:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	699b      	ldr	r3, [r3, #24]
 800491c:	2b00      	cmp	r3, #0
 800491e:	f000 80a1 	beq.w	8004a64 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004922:	4b34      	ldr	r3, [pc, #208]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	f003 030c 	and.w	r3, r3, #12
 800492a:	2b08      	cmp	r3, #8
 800492c:	d05c      	beq.n	80049e8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	699b      	ldr	r3, [r3, #24]
 8004932:	2b02      	cmp	r3, #2
 8004934:	d141      	bne.n	80049ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004936:	4b31      	ldr	r3, [pc, #196]	@ (80049fc <HAL_RCC_OscConfig+0x478>)
 8004938:	2200      	movs	r2, #0
 800493a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800493c:	f7fe fa3c 	bl	8002db8 <HAL_GetTick>
 8004940:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004942:	e008      	b.n	8004956 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004944:	f7fe fa38 	bl	8002db8 <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	2b02      	cmp	r3, #2
 8004950:	d901      	bls.n	8004956 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	e087      	b.n	8004a66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004956:	4b27      	ldr	r3, [pc, #156]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d1f0      	bne.n	8004944 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	69da      	ldr	r2, [r3, #28]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a1b      	ldr	r3, [r3, #32]
 800496a:	431a      	orrs	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004970:	019b      	lsls	r3, r3, #6
 8004972:	431a      	orrs	r2, r3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004978:	085b      	lsrs	r3, r3, #1
 800497a:	3b01      	subs	r3, #1
 800497c:	041b      	lsls	r3, r3, #16
 800497e:	431a      	orrs	r2, r3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004984:	061b      	lsls	r3, r3, #24
 8004986:	491b      	ldr	r1, [pc, #108]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 8004988:	4313      	orrs	r3, r2
 800498a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800498c:	4b1b      	ldr	r3, [pc, #108]	@ (80049fc <HAL_RCC_OscConfig+0x478>)
 800498e:	2201      	movs	r2, #1
 8004990:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004992:	f7fe fa11 	bl	8002db8 <HAL_GetTick>
 8004996:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004998:	e008      	b.n	80049ac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800499a:	f7fe fa0d 	bl	8002db8 <HAL_GetTick>
 800499e:	4602      	mov	r2, r0
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d901      	bls.n	80049ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	e05c      	b.n	8004a66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049ac:	4b11      	ldr	r3, [pc, #68]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d0f0      	beq.n	800499a <HAL_RCC_OscConfig+0x416>
 80049b8:	e054      	b.n	8004a64 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049ba:	4b10      	ldr	r3, [pc, #64]	@ (80049fc <HAL_RCC_OscConfig+0x478>)
 80049bc:	2200      	movs	r2, #0
 80049be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049c0:	f7fe f9fa 	bl	8002db8 <HAL_GetTick>
 80049c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049c6:	e008      	b.n	80049da <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049c8:	f7fe f9f6 	bl	8002db8 <HAL_GetTick>
 80049cc:	4602      	mov	r2, r0
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d901      	bls.n	80049da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e045      	b.n	8004a66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049da:	4b06      	ldr	r3, [pc, #24]	@ (80049f4 <HAL_RCC_OscConfig+0x470>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d1f0      	bne.n	80049c8 <HAL_RCC_OscConfig+0x444>
 80049e6:	e03d      	b.n	8004a64 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	699b      	ldr	r3, [r3, #24]
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d107      	bne.n	8004a00 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e038      	b.n	8004a66 <HAL_RCC_OscConfig+0x4e2>
 80049f4:	40023800 	.word	0x40023800
 80049f8:	40007000 	.word	0x40007000
 80049fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004a00:	4b1b      	ldr	r3, [pc, #108]	@ (8004a70 <HAL_RCC_OscConfig+0x4ec>)
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	699b      	ldr	r3, [r3, #24]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d028      	beq.n	8004a60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d121      	bne.n	8004a60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d11a      	bne.n	8004a60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a2a:	68fa      	ldr	r2, [r7, #12]
 8004a2c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004a30:	4013      	ands	r3, r2
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004a36:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d111      	bne.n	8004a60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a46:	085b      	lsrs	r3, r3, #1
 8004a48:	3b01      	subs	r3, #1
 8004a4a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d107      	bne.n	8004a60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a5a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d001      	beq.n	8004a64 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e000      	b.n	8004a66 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004a64:	2300      	movs	r3, #0
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3718      	adds	r7, #24
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	40023800 	.word	0x40023800

08004a74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b084      	sub	sp, #16
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d101      	bne.n	8004a88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e0cc      	b.n	8004c22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a88:	4b68      	ldr	r3, [pc, #416]	@ (8004c2c <HAL_RCC_ClockConfig+0x1b8>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0307 	and.w	r3, r3, #7
 8004a90:	683a      	ldr	r2, [r7, #0]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d90c      	bls.n	8004ab0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a96:	4b65      	ldr	r3, [pc, #404]	@ (8004c2c <HAL_RCC_ClockConfig+0x1b8>)
 8004a98:	683a      	ldr	r2, [r7, #0]
 8004a9a:	b2d2      	uxtb	r2, r2
 8004a9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a9e:	4b63      	ldr	r3, [pc, #396]	@ (8004c2c <HAL_RCC_ClockConfig+0x1b8>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 0307 	and.w	r3, r3, #7
 8004aa6:	683a      	ldr	r2, [r7, #0]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d001      	beq.n	8004ab0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e0b8      	b.n	8004c22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0302 	and.w	r3, r3, #2
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d020      	beq.n	8004afe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0304 	and.w	r3, r3, #4
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d005      	beq.n	8004ad4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ac8:	4b59      	ldr	r3, [pc, #356]	@ (8004c30 <HAL_RCC_ClockConfig+0x1bc>)
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	4a58      	ldr	r2, [pc, #352]	@ (8004c30 <HAL_RCC_ClockConfig+0x1bc>)
 8004ace:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004ad2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0308 	and.w	r3, r3, #8
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d005      	beq.n	8004aec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ae0:	4b53      	ldr	r3, [pc, #332]	@ (8004c30 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	4a52      	ldr	r2, [pc, #328]	@ (8004c30 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004aea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004aec:	4b50      	ldr	r3, [pc, #320]	@ (8004c30 <HAL_RCC_ClockConfig+0x1bc>)
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	494d      	ldr	r1, [pc, #308]	@ (8004c30 <HAL_RCC_ClockConfig+0x1bc>)
 8004afa:	4313      	orrs	r3, r2
 8004afc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0301 	and.w	r3, r3, #1
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d044      	beq.n	8004b94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d107      	bne.n	8004b22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b12:	4b47      	ldr	r3, [pc, #284]	@ (8004c30 <HAL_RCC_ClockConfig+0x1bc>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d119      	bne.n	8004b52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e07f      	b.n	8004c22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	2b02      	cmp	r3, #2
 8004b28:	d003      	beq.n	8004b32 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b2e:	2b03      	cmp	r3, #3
 8004b30:	d107      	bne.n	8004b42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b32:	4b3f      	ldr	r3, [pc, #252]	@ (8004c30 <HAL_RCC_ClockConfig+0x1bc>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d109      	bne.n	8004b52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e06f      	b.n	8004c22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b42:	4b3b      	ldr	r3, [pc, #236]	@ (8004c30 <HAL_RCC_ClockConfig+0x1bc>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0302 	and.w	r3, r3, #2
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d101      	bne.n	8004b52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e067      	b.n	8004c22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b52:	4b37      	ldr	r3, [pc, #220]	@ (8004c30 <HAL_RCC_ClockConfig+0x1bc>)
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	f023 0203 	bic.w	r2, r3, #3
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	4934      	ldr	r1, [pc, #208]	@ (8004c30 <HAL_RCC_ClockConfig+0x1bc>)
 8004b60:	4313      	orrs	r3, r2
 8004b62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b64:	f7fe f928 	bl	8002db8 <HAL_GetTick>
 8004b68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b6a:	e00a      	b.n	8004b82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b6c:	f7fe f924 	bl	8002db8 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d901      	bls.n	8004b82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b7e:	2303      	movs	r3, #3
 8004b80:	e04f      	b.n	8004c22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b82:	4b2b      	ldr	r3, [pc, #172]	@ (8004c30 <HAL_RCC_ClockConfig+0x1bc>)
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f003 020c 	and.w	r2, r3, #12
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d1eb      	bne.n	8004b6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b94:	4b25      	ldr	r3, [pc, #148]	@ (8004c2c <HAL_RCC_ClockConfig+0x1b8>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 0307 	and.w	r3, r3, #7
 8004b9c:	683a      	ldr	r2, [r7, #0]
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d20c      	bcs.n	8004bbc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ba2:	4b22      	ldr	r3, [pc, #136]	@ (8004c2c <HAL_RCC_ClockConfig+0x1b8>)
 8004ba4:	683a      	ldr	r2, [r7, #0]
 8004ba6:	b2d2      	uxtb	r2, r2
 8004ba8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004baa:	4b20      	ldr	r3, [pc, #128]	@ (8004c2c <HAL_RCC_ClockConfig+0x1b8>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0307 	and.w	r3, r3, #7
 8004bb2:	683a      	ldr	r2, [r7, #0]
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d001      	beq.n	8004bbc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e032      	b.n	8004c22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0304 	and.w	r3, r3, #4
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d008      	beq.n	8004bda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bc8:	4b19      	ldr	r3, [pc, #100]	@ (8004c30 <HAL_RCC_ClockConfig+0x1bc>)
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	4916      	ldr	r1, [pc, #88]	@ (8004c30 <HAL_RCC_ClockConfig+0x1bc>)
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 0308 	and.w	r3, r3, #8
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d009      	beq.n	8004bfa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004be6:	4b12      	ldr	r3, [pc, #72]	@ (8004c30 <HAL_RCC_ClockConfig+0x1bc>)
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	691b      	ldr	r3, [r3, #16]
 8004bf2:	00db      	lsls	r3, r3, #3
 8004bf4:	490e      	ldr	r1, [pc, #56]	@ (8004c30 <HAL_RCC_ClockConfig+0x1bc>)
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004bfa:	f000 f821 	bl	8004c40 <HAL_RCC_GetSysClockFreq>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	4b0b      	ldr	r3, [pc, #44]	@ (8004c30 <HAL_RCC_ClockConfig+0x1bc>)
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	091b      	lsrs	r3, r3, #4
 8004c06:	f003 030f 	and.w	r3, r3, #15
 8004c0a:	490a      	ldr	r1, [pc, #40]	@ (8004c34 <HAL_RCC_ClockConfig+0x1c0>)
 8004c0c:	5ccb      	ldrb	r3, [r1, r3]
 8004c0e:	fa22 f303 	lsr.w	r3, r2, r3
 8004c12:	4a09      	ldr	r2, [pc, #36]	@ (8004c38 <HAL_RCC_ClockConfig+0x1c4>)
 8004c14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004c16:	4b09      	ldr	r3, [pc, #36]	@ (8004c3c <HAL_RCC_ClockConfig+0x1c8>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f7fe f888 	bl	8002d30 <HAL_InitTick>

  return HAL_OK;
 8004c20:	2300      	movs	r3, #0
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3710      	adds	r7, #16
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	40023c00 	.word	0x40023c00
 8004c30:	40023800 	.word	0x40023800
 8004c34:	08009534 	.word	0x08009534
 8004c38:	2000000c 	.word	0x2000000c
 8004c3c:	20000010 	.word	0x20000010

08004c40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c44:	b094      	sub	sp, #80	@ 0x50
 8004c46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c50:	2300      	movs	r3, #0
 8004c52:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004c54:	2300      	movs	r3, #0
 8004c56:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c58:	4b79      	ldr	r3, [pc, #484]	@ (8004e40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	f003 030c 	and.w	r3, r3, #12
 8004c60:	2b08      	cmp	r3, #8
 8004c62:	d00d      	beq.n	8004c80 <HAL_RCC_GetSysClockFreq+0x40>
 8004c64:	2b08      	cmp	r3, #8
 8004c66:	f200 80e1 	bhi.w	8004e2c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d002      	beq.n	8004c74 <HAL_RCC_GetSysClockFreq+0x34>
 8004c6e:	2b04      	cmp	r3, #4
 8004c70:	d003      	beq.n	8004c7a <HAL_RCC_GetSysClockFreq+0x3a>
 8004c72:	e0db      	b.n	8004e2c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c74:	4b73      	ldr	r3, [pc, #460]	@ (8004e44 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c76:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004c78:	e0db      	b.n	8004e32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c7a:	4b73      	ldr	r3, [pc, #460]	@ (8004e48 <HAL_RCC_GetSysClockFreq+0x208>)
 8004c7c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c7e:	e0d8      	b.n	8004e32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c80:	4b6f      	ldr	r3, [pc, #444]	@ (8004e40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c88:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c8a:	4b6d      	ldr	r3, [pc, #436]	@ (8004e40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d063      	beq.n	8004d5e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c96:	4b6a      	ldr	r3, [pc, #424]	@ (8004e40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	099b      	lsrs	r3, r3, #6
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004ca0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004ca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ca4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ca8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004caa:	2300      	movs	r3, #0
 8004cac:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004cb2:	4622      	mov	r2, r4
 8004cb4:	462b      	mov	r3, r5
 8004cb6:	f04f 0000 	mov.w	r0, #0
 8004cba:	f04f 0100 	mov.w	r1, #0
 8004cbe:	0159      	lsls	r1, r3, #5
 8004cc0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cc4:	0150      	lsls	r0, r2, #5
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	460b      	mov	r3, r1
 8004cca:	4621      	mov	r1, r4
 8004ccc:	1a51      	subs	r1, r2, r1
 8004cce:	6139      	str	r1, [r7, #16]
 8004cd0:	4629      	mov	r1, r5
 8004cd2:	eb63 0301 	sbc.w	r3, r3, r1
 8004cd6:	617b      	str	r3, [r7, #20]
 8004cd8:	f04f 0200 	mov.w	r2, #0
 8004cdc:	f04f 0300 	mov.w	r3, #0
 8004ce0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ce4:	4659      	mov	r1, fp
 8004ce6:	018b      	lsls	r3, r1, #6
 8004ce8:	4651      	mov	r1, sl
 8004cea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004cee:	4651      	mov	r1, sl
 8004cf0:	018a      	lsls	r2, r1, #6
 8004cf2:	4651      	mov	r1, sl
 8004cf4:	ebb2 0801 	subs.w	r8, r2, r1
 8004cf8:	4659      	mov	r1, fp
 8004cfa:	eb63 0901 	sbc.w	r9, r3, r1
 8004cfe:	f04f 0200 	mov.w	r2, #0
 8004d02:	f04f 0300 	mov.w	r3, #0
 8004d06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d12:	4690      	mov	r8, r2
 8004d14:	4699      	mov	r9, r3
 8004d16:	4623      	mov	r3, r4
 8004d18:	eb18 0303 	adds.w	r3, r8, r3
 8004d1c:	60bb      	str	r3, [r7, #8]
 8004d1e:	462b      	mov	r3, r5
 8004d20:	eb49 0303 	adc.w	r3, r9, r3
 8004d24:	60fb      	str	r3, [r7, #12]
 8004d26:	f04f 0200 	mov.w	r2, #0
 8004d2a:	f04f 0300 	mov.w	r3, #0
 8004d2e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004d32:	4629      	mov	r1, r5
 8004d34:	024b      	lsls	r3, r1, #9
 8004d36:	4621      	mov	r1, r4
 8004d38:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004d3c:	4621      	mov	r1, r4
 8004d3e:	024a      	lsls	r2, r1, #9
 8004d40:	4610      	mov	r0, r2
 8004d42:	4619      	mov	r1, r3
 8004d44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d46:	2200      	movs	r2, #0
 8004d48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d4c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004d50:	f7fb fa3a 	bl	80001c8 <__aeabi_uldivmod>
 8004d54:	4602      	mov	r2, r0
 8004d56:	460b      	mov	r3, r1
 8004d58:	4613      	mov	r3, r2
 8004d5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d5c:	e058      	b.n	8004e10 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d5e:	4b38      	ldr	r3, [pc, #224]	@ (8004e40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	099b      	lsrs	r3, r3, #6
 8004d64:	2200      	movs	r2, #0
 8004d66:	4618      	mov	r0, r3
 8004d68:	4611      	mov	r1, r2
 8004d6a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004d6e:	623b      	str	r3, [r7, #32]
 8004d70:	2300      	movs	r3, #0
 8004d72:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d74:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004d78:	4642      	mov	r2, r8
 8004d7a:	464b      	mov	r3, r9
 8004d7c:	f04f 0000 	mov.w	r0, #0
 8004d80:	f04f 0100 	mov.w	r1, #0
 8004d84:	0159      	lsls	r1, r3, #5
 8004d86:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d8a:	0150      	lsls	r0, r2, #5
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	460b      	mov	r3, r1
 8004d90:	4641      	mov	r1, r8
 8004d92:	ebb2 0a01 	subs.w	sl, r2, r1
 8004d96:	4649      	mov	r1, r9
 8004d98:	eb63 0b01 	sbc.w	fp, r3, r1
 8004d9c:	f04f 0200 	mov.w	r2, #0
 8004da0:	f04f 0300 	mov.w	r3, #0
 8004da4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004da8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004dac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004db0:	ebb2 040a 	subs.w	r4, r2, sl
 8004db4:	eb63 050b 	sbc.w	r5, r3, fp
 8004db8:	f04f 0200 	mov.w	r2, #0
 8004dbc:	f04f 0300 	mov.w	r3, #0
 8004dc0:	00eb      	lsls	r3, r5, #3
 8004dc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004dc6:	00e2      	lsls	r2, r4, #3
 8004dc8:	4614      	mov	r4, r2
 8004dca:	461d      	mov	r5, r3
 8004dcc:	4643      	mov	r3, r8
 8004dce:	18e3      	adds	r3, r4, r3
 8004dd0:	603b      	str	r3, [r7, #0]
 8004dd2:	464b      	mov	r3, r9
 8004dd4:	eb45 0303 	adc.w	r3, r5, r3
 8004dd8:	607b      	str	r3, [r7, #4]
 8004dda:	f04f 0200 	mov.w	r2, #0
 8004dde:	f04f 0300 	mov.w	r3, #0
 8004de2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004de6:	4629      	mov	r1, r5
 8004de8:	028b      	lsls	r3, r1, #10
 8004dea:	4621      	mov	r1, r4
 8004dec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004df0:	4621      	mov	r1, r4
 8004df2:	028a      	lsls	r2, r1, #10
 8004df4:	4610      	mov	r0, r2
 8004df6:	4619      	mov	r1, r3
 8004df8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	61bb      	str	r3, [r7, #24]
 8004dfe:	61fa      	str	r2, [r7, #28]
 8004e00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e04:	f7fb f9e0 	bl	80001c8 <__aeabi_uldivmod>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	460b      	mov	r3, r1
 8004e0c:	4613      	mov	r3, r2
 8004e0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004e10:	4b0b      	ldr	r3, [pc, #44]	@ (8004e40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	0c1b      	lsrs	r3, r3, #16
 8004e16:	f003 0303 	and.w	r3, r3, #3
 8004e1a:	3301      	adds	r3, #1
 8004e1c:	005b      	lsls	r3, r3, #1
 8004e1e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8004e20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e24:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e28:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e2a:	e002      	b.n	8004e32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e2c:	4b05      	ldr	r3, [pc, #20]	@ (8004e44 <HAL_RCC_GetSysClockFreq+0x204>)
 8004e2e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	3750      	adds	r7, #80	@ 0x50
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e3e:	bf00      	nop
 8004e40:	40023800 	.word	0x40023800
 8004e44:	00f42400 	.word	0x00f42400
 8004e48:	007a1200 	.word	0x007a1200

08004e4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e50:	4b03      	ldr	r3, [pc, #12]	@ (8004e60 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e52:	681b      	ldr	r3, [r3, #0]
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr
 8004e5e:	bf00      	nop
 8004e60:	2000000c 	.word	0x2000000c

08004e64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004e68:	f7ff fff0 	bl	8004e4c <HAL_RCC_GetHCLKFreq>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	4b05      	ldr	r3, [pc, #20]	@ (8004e84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	0a9b      	lsrs	r3, r3, #10
 8004e74:	f003 0307 	and.w	r3, r3, #7
 8004e78:	4903      	ldr	r1, [pc, #12]	@ (8004e88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e7a:	5ccb      	ldrb	r3, [r1, r3]
 8004e7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	bd80      	pop	{r7, pc}
 8004e84:	40023800 	.word	0x40023800
 8004e88:	08009544 	.word	0x08009544

08004e8c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b082      	sub	sp, #8
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d101      	bne.n	8004e9e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e07b      	b.n	8004f96 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d108      	bne.n	8004eb8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004eae:	d009      	beq.n	8004ec4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	61da      	str	r2, [r3, #28]
 8004eb6:	e005      	b.n	8004ec4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ed0:	b2db      	uxtb	r3, r3
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d106      	bne.n	8004ee4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f7fd fd6e 	bl	80029c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2202      	movs	r2, #2
 8004ee8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004efa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004f0c:	431a      	orrs	r2, r3
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	68db      	ldr	r3, [r3, #12]
 8004f12:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f16:	431a      	orrs	r2, r3
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	691b      	ldr	r3, [r3, #16]
 8004f1c:	f003 0302 	and.w	r3, r3, #2
 8004f20:	431a      	orrs	r2, r3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	695b      	ldr	r3, [r3, #20]
 8004f26:	f003 0301 	and.w	r3, r3, #1
 8004f2a:	431a      	orrs	r2, r3
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	699b      	ldr	r3, [r3, #24]
 8004f30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f34:	431a      	orrs	r2, r3
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	69db      	ldr	r3, [r3, #28]
 8004f3a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f3e:	431a      	orrs	r2, r3
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6a1b      	ldr	r3, [r3, #32]
 8004f44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f48:	ea42 0103 	orr.w	r1, r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f50:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	430a      	orrs	r2, r1
 8004f5a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	699b      	ldr	r3, [r3, #24]
 8004f60:	0c1b      	lsrs	r3, r3, #16
 8004f62:	f003 0104 	and.w	r1, r3, #4
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6a:	f003 0210 	and.w	r2, r3, #16
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	430a      	orrs	r2, r1
 8004f74:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	69da      	ldr	r2, [r3, #28]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f84:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004f94:	2300      	movs	r3, #0
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3708      	adds	r7, #8
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}

08004f9e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f9e:	b580      	push	{r7, lr}
 8004fa0:	b088      	sub	sp, #32
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	60f8      	str	r0, [r7, #12]
 8004fa6:	60b9      	str	r1, [r7, #8]
 8004fa8:	603b      	str	r3, [r7, #0]
 8004faa:	4613      	mov	r3, r2
 8004fac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d101      	bne.n	8004fc0 <HAL_SPI_Transmit+0x22>
 8004fbc:	2302      	movs	r3, #2
 8004fbe:	e126      	b.n	800520e <HAL_SPI_Transmit+0x270>
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fc8:	f7fd fef6 	bl	8002db8 <HAL_GetTick>
 8004fcc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004fce:	88fb      	ldrh	r3, [r7, #6]
 8004fd0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d002      	beq.n	8004fe4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004fde:	2302      	movs	r3, #2
 8004fe0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004fe2:	e10b      	b.n	80051fc <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d002      	beq.n	8004ff0 <HAL_SPI_Transmit+0x52>
 8004fea:	88fb      	ldrh	r3, [r7, #6]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d102      	bne.n	8004ff6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004ff4:	e102      	b.n	80051fc <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2203      	movs	r2, #3
 8004ffa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2200      	movs	r2, #0
 8005002:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	68ba      	ldr	r2, [r7, #8]
 8005008:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	88fa      	ldrh	r2, [r7, #6]
 800500e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	88fa      	ldrh	r2, [r7, #6]
 8005014:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2200      	movs	r2, #0
 800501a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2200      	movs	r2, #0
 8005020:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	2200      	movs	r2, #0
 8005026:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2200      	movs	r2, #0
 800502c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2200      	movs	r2, #0
 8005032:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800503c:	d10f      	bne.n	800505e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800504c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800505c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005068:	2b40      	cmp	r3, #64	@ 0x40
 800506a:	d007      	beq.n	800507c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800507a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005084:	d14b      	bne.n	800511e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d002      	beq.n	8005094 <HAL_SPI_Transmit+0xf6>
 800508e:	8afb      	ldrh	r3, [r7, #22]
 8005090:	2b01      	cmp	r3, #1
 8005092:	d13e      	bne.n	8005112 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005098:	881a      	ldrh	r2, [r3, #0]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050a4:	1c9a      	adds	r2, r3, #2
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	3b01      	subs	r3, #1
 80050b2:	b29a      	uxth	r2, r3
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80050b8:	e02b      	b.n	8005112 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	f003 0302 	and.w	r3, r3, #2
 80050c4:	2b02      	cmp	r3, #2
 80050c6:	d112      	bne.n	80050ee <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050cc:	881a      	ldrh	r2, [r3, #0]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050d8:	1c9a      	adds	r2, r3, #2
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050e2:	b29b      	uxth	r3, r3
 80050e4:	3b01      	subs	r3, #1
 80050e6:	b29a      	uxth	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	86da      	strh	r2, [r3, #54]	@ 0x36
 80050ec:	e011      	b.n	8005112 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050ee:	f7fd fe63 	bl	8002db8 <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	69bb      	ldr	r3, [r7, #24]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	683a      	ldr	r2, [r7, #0]
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d803      	bhi.n	8005106 <HAL_SPI_Transmit+0x168>
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005104:	d102      	bne.n	800510c <HAL_SPI_Transmit+0x16e>
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d102      	bne.n	8005112 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005110:	e074      	b.n	80051fc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005116:	b29b      	uxth	r3, r3
 8005118:	2b00      	cmp	r3, #0
 800511a:	d1ce      	bne.n	80050ba <HAL_SPI_Transmit+0x11c>
 800511c:	e04c      	b.n	80051b8 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d002      	beq.n	800512c <HAL_SPI_Transmit+0x18e>
 8005126:	8afb      	ldrh	r3, [r7, #22]
 8005128:	2b01      	cmp	r3, #1
 800512a:	d140      	bne.n	80051ae <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	330c      	adds	r3, #12
 8005136:	7812      	ldrb	r2, [r2, #0]
 8005138:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800513e:	1c5a      	adds	r2, r3, #1
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005148:	b29b      	uxth	r3, r3
 800514a:	3b01      	subs	r3, #1
 800514c:	b29a      	uxth	r2, r3
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005152:	e02c      	b.n	80051ae <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	f003 0302 	and.w	r3, r3, #2
 800515e:	2b02      	cmp	r3, #2
 8005160:	d113      	bne.n	800518a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	330c      	adds	r3, #12
 800516c:	7812      	ldrb	r2, [r2, #0]
 800516e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005174:	1c5a      	adds	r2, r3, #1
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800517e:	b29b      	uxth	r3, r3
 8005180:	3b01      	subs	r3, #1
 8005182:	b29a      	uxth	r2, r3
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005188:	e011      	b.n	80051ae <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800518a:	f7fd fe15 	bl	8002db8 <HAL_GetTick>
 800518e:	4602      	mov	r2, r0
 8005190:	69bb      	ldr	r3, [r7, #24]
 8005192:	1ad3      	subs	r3, r2, r3
 8005194:	683a      	ldr	r2, [r7, #0]
 8005196:	429a      	cmp	r2, r3
 8005198:	d803      	bhi.n	80051a2 <HAL_SPI_Transmit+0x204>
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051a0:	d102      	bne.n	80051a8 <HAL_SPI_Transmit+0x20a>
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d102      	bne.n	80051ae <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80051a8:	2303      	movs	r3, #3
 80051aa:	77fb      	strb	r3, [r7, #31]
          goto error;
 80051ac:	e026      	b.n	80051fc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d1cd      	bne.n	8005154 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80051b8:	69ba      	ldr	r2, [r7, #24]
 80051ba:	6839      	ldr	r1, [r7, #0]
 80051bc:	68f8      	ldr	r0, [r7, #12]
 80051be:	f000 fbcb 	bl	8005958 <SPI_EndRxTxTransaction>
 80051c2:	4603      	mov	r3, r0
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d002      	beq.n	80051ce <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2220      	movs	r2, #32
 80051cc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d10a      	bne.n	80051ec <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80051d6:	2300      	movs	r3, #0
 80051d8:	613b      	str	r3, [r7, #16]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	613b      	str	r3, [r7, #16]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	613b      	str	r3, [r7, #16]
 80051ea:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d002      	beq.n	80051fa <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	77fb      	strb	r3, [r7, #31]
 80051f8:	e000      	b.n	80051fc <HAL_SPI_Transmit+0x25e>
  }

error:
 80051fa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2200      	movs	r2, #0
 8005208:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800520c:	7ffb      	ldrb	r3, [r7, #31]
}
 800520e:	4618      	mov	r0, r3
 8005210:	3720      	adds	r7, #32
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}

08005216 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005216:	b580      	push	{r7, lr}
 8005218:	b088      	sub	sp, #32
 800521a:	af02      	add	r7, sp, #8
 800521c:	60f8      	str	r0, [r7, #12]
 800521e:	60b9      	str	r1, [r7, #8]
 8005220:	603b      	str	r3, [r7, #0]
 8005222:	4613      	mov	r3, r2
 8005224:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005226:	2300      	movs	r3, #0
 8005228:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005232:	d112      	bne.n	800525a <HAL_SPI_Receive+0x44>
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d10e      	bne.n	800525a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2204      	movs	r2, #4
 8005240:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005244:	88fa      	ldrh	r2, [r7, #6]
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	9300      	str	r3, [sp, #0]
 800524a:	4613      	mov	r3, r2
 800524c:	68ba      	ldr	r2, [r7, #8]
 800524e:	68b9      	ldr	r1, [r7, #8]
 8005250:	68f8      	ldr	r0, [r7, #12]
 8005252:	f000 f8f1 	bl	8005438 <HAL_SPI_TransmitReceive>
 8005256:	4603      	mov	r3, r0
 8005258:	e0ea      	b.n	8005430 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005260:	2b01      	cmp	r3, #1
 8005262:	d101      	bne.n	8005268 <HAL_SPI_Receive+0x52>
 8005264:	2302      	movs	r3, #2
 8005266:	e0e3      	b.n	8005430 <HAL_SPI_Receive+0x21a>
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005270:	f7fd fda2 	bl	8002db8 <HAL_GetTick>
 8005274:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800527c:	b2db      	uxtb	r3, r3
 800527e:	2b01      	cmp	r3, #1
 8005280:	d002      	beq.n	8005288 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005282:	2302      	movs	r3, #2
 8005284:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005286:	e0ca      	b.n	800541e <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d002      	beq.n	8005294 <HAL_SPI_Receive+0x7e>
 800528e:	88fb      	ldrh	r3, [r7, #6]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d102      	bne.n	800529a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005294:	2301      	movs	r3, #1
 8005296:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005298:	e0c1      	b.n	800541e <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2204      	movs	r2, #4
 800529e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2200      	movs	r2, #0
 80052a6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	68ba      	ldr	r2, [r7, #8]
 80052ac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	88fa      	ldrh	r2, [r7, #6]
 80052b2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	88fa      	ldrh	r2, [r7, #6]
 80052b8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2200      	movs	r2, #0
 80052be:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2200      	movs	r2, #0
 80052c4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2200      	movs	r2, #0
 80052d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2200      	movs	r2, #0
 80052d6:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052e0:	d10f      	bne.n	8005302 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052f0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005300:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800530c:	2b40      	cmp	r3, #64	@ 0x40
 800530e:	d007      	beq.n	8005320 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800531e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d162      	bne.n	80053ee <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005328:	e02e      	b.n	8005388 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	f003 0301 	and.w	r3, r3, #1
 8005334:	2b01      	cmp	r3, #1
 8005336:	d115      	bne.n	8005364 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f103 020c 	add.w	r2, r3, #12
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005344:	7812      	ldrb	r2, [r2, #0]
 8005346:	b2d2      	uxtb	r2, r2
 8005348:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800534e:	1c5a      	adds	r2, r3, #1
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005358:	b29b      	uxth	r3, r3
 800535a:	3b01      	subs	r3, #1
 800535c:	b29a      	uxth	r2, r3
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005362:	e011      	b.n	8005388 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005364:	f7fd fd28 	bl	8002db8 <HAL_GetTick>
 8005368:	4602      	mov	r2, r0
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	683a      	ldr	r2, [r7, #0]
 8005370:	429a      	cmp	r2, r3
 8005372:	d803      	bhi.n	800537c <HAL_SPI_Receive+0x166>
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800537a:	d102      	bne.n	8005382 <HAL_SPI_Receive+0x16c>
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d102      	bne.n	8005388 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8005382:	2303      	movs	r3, #3
 8005384:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005386:	e04a      	b.n	800541e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800538c:	b29b      	uxth	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d1cb      	bne.n	800532a <HAL_SPI_Receive+0x114>
 8005392:	e031      	b.n	80053f8 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	f003 0301 	and.w	r3, r3, #1
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d113      	bne.n	80053ca <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	68da      	ldr	r2, [r3, #12]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ac:	b292      	uxth	r2, r2
 80053ae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053b4:	1c9a      	adds	r2, r3, #2
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053be:	b29b      	uxth	r3, r3
 80053c0:	3b01      	subs	r3, #1
 80053c2:	b29a      	uxth	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80053c8:	e011      	b.n	80053ee <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053ca:	f7fd fcf5 	bl	8002db8 <HAL_GetTick>
 80053ce:	4602      	mov	r2, r0
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	1ad3      	subs	r3, r2, r3
 80053d4:	683a      	ldr	r2, [r7, #0]
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d803      	bhi.n	80053e2 <HAL_SPI_Receive+0x1cc>
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e0:	d102      	bne.n	80053e8 <HAL_SPI_Receive+0x1d2>
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d102      	bne.n	80053ee <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80053e8:	2303      	movs	r3, #3
 80053ea:	75fb      	strb	r3, [r7, #23]
          goto error;
 80053ec:	e017      	b.n	800541e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053f2:	b29b      	uxth	r3, r3
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d1cd      	bne.n	8005394 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053f8:	693a      	ldr	r2, [r7, #16]
 80053fa:	6839      	ldr	r1, [r7, #0]
 80053fc:	68f8      	ldr	r0, [r7, #12]
 80053fe:	f000 fa45 	bl	800588c <SPI_EndRxTransaction>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d002      	beq.n	800540e <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2220      	movs	r2, #32
 800540c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005412:	2b00      	cmp	r3, #0
 8005414:	d002      	beq.n	800541c <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005416:	2301      	movs	r3, #1
 8005418:	75fb      	strb	r3, [r7, #23]
 800541a:	e000      	b.n	800541e <HAL_SPI_Receive+0x208>
  }

error :
 800541c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2201      	movs	r2, #1
 8005422:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2200      	movs	r2, #0
 800542a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800542e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005430:	4618      	mov	r0, r3
 8005432:	3718      	adds	r7, #24
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}

08005438 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b08c      	sub	sp, #48	@ 0x30
 800543c:	af00      	add	r7, sp, #0
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	60b9      	str	r1, [r7, #8]
 8005442:	607a      	str	r2, [r7, #4]
 8005444:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005446:	2301      	movs	r3, #1
 8005448:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800544a:	2300      	movs	r3, #0
 800544c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005456:	2b01      	cmp	r3, #1
 8005458:	d101      	bne.n	800545e <HAL_SPI_TransmitReceive+0x26>
 800545a:	2302      	movs	r3, #2
 800545c:	e18a      	b.n	8005774 <HAL_SPI_TransmitReceive+0x33c>
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2201      	movs	r2, #1
 8005462:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005466:	f7fd fca7 	bl	8002db8 <HAL_GetTick>
 800546a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005472:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800547c:	887b      	ldrh	r3, [r7, #2]
 800547e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005480:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005484:	2b01      	cmp	r3, #1
 8005486:	d00f      	beq.n	80054a8 <HAL_SPI_TransmitReceive+0x70>
 8005488:	69fb      	ldr	r3, [r7, #28]
 800548a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800548e:	d107      	bne.n	80054a0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d103      	bne.n	80054a0 <HAL_SPI_TransmitReceive+0x68>
 8005498:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800549c:	2b04      	cmp	r3, #4
 800549e:	d003      	beq.n	80054a8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80054a0:	2302      	movs	r3, #2
 80054a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80054a6:	e15b      	b.n	8005760 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d005      	beq.n	80054ba <HAL_SPI_TransmitReceive+0x82>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d002      	beq.n	80054ba <HAL_SPI_TransmitReceive+0x82>
 80054b4:	887b      	ldrh	r3, [r7, #2]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d103      	bne.n	80054c2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80054c0:	e14e      	b.n	8005760 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80054c8:	b2db      	uxtb	r3, r3
 80054ca:	2b04      	cmp	r3, #4
 80054cc:	d003      	beq.n	80054d6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2205      	movs	r2, #5
 80054d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2200      	movs	r2, #0
 80054da:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	887a      	ldrh	r2, [r7, #2]
 80054e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	887a      	ldrh	r2, [r7, #2]
 80054ec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	68ba      	ldr	r2, [r7, #8]
 80054f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	887a      	ldrh	r2, [r7, #2]
 80054f8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	887a      	ldrh	r2, [r7, #2]
 80054fe:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2200      	movs	r2, #0
 8005504:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2200      	movs	r2, #0
 800550a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005516:	2b40      	cmp	r3, #64	@ 0x40
 8005518:	d007      	beq.n	800552a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005528:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005532:	d178      	bne.n	8005626 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d002      	beq.n	8005542 <HAL_SPI_TransmitReceive+0x10a>
 800553c:	8b7b      	ldrh	r3, [r7, #26]
 800553e:	2b01      	cmp	r3, #1
 8005540:	d166      	bne.n	8005610 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005546:	881a      	ldrh	r2, [r3, #0]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005552:	1c9a      	adds	r2, r3, #2
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800555c:	b29b      	uxth	r3, r3
 800555e:	3b01      	subs	r3, #1
 8005560:	b29a      	uxth	r2, r3
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005566:	e053      	b.n	8005610 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	f003 0302 	and.w	r3, r3, #2
 8005572:	2b02      	cmp	r3, #2
 8005574:	d11b      	bne.n	80055ae <HAL_SPI_TransmitReceive+0x176>
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800557a:	b29b      	uxth	r3, r3
 800557c:	2b00      	cmp	r3, #0
 800557e:	d016      	beq.n	80055ae <HAL_SPI_TransmitReceive+0x176>
 8005580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005582:	2b01      	cmp	r3, #1
 8005584:	d113      	bne.n	80055ae <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800558a:	881a      	ldrh	r2, [r3, #0]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005596:	1c9a      	adds	r2, r3, #2
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	3b01      	subs	r3, #1
 80055a4:	b29a      	uxth	r2, r3
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80055aa:	2300      	movs	r3, #0
 80055ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	f003 0301 	and.w	r3, r3, #1
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d119      	bne.n	80055f0 <HAL_SPI_TransmitReceive+0x1b8>
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d014      	beq.n	80055f0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	68da      	ldr	r2, [r3, #12]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055d0:	b292      	uxth	r2, r2
 80055d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055d8:	1c9a      	adds	r2, r3, #2
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	3b01      	subs	r3, #1
 80055e6:	b29a      	uxth	r2, r3
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80055ec:	2301      	movs	r3, #1
 80055ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80055f0:	f7fd fbe2 	bl	8002db8 <HAL_GetTick>
 80055f4:	4602      	mov	r2, r0
 80055f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f8:	1ad3      	subs	r3, r2, r3
 80055fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d807      	bhi.n	8005610 <HAL_SPI_TransmitReceive+0x1d8>
 8005600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005606:	d003      	beq.n	8005610 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005608:	2303      	movs	r3, #3
 800560a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 800560e:	e0a7      	b.n	8005760 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005614:	b29b      	uxth	r3, r3
 8005616:	2b00      	cmp	r3, #0
 8005618:	d1a6      	bne.n	8005568 <HAL_SPI_TransmitReceive+0x130>
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800561e:	b29b      	uxth	r3, r3
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1a1      	bne.n	8005568 <HAL_SPI_TransmitReceive+0x130>
 8005624:	e07c      	b.n	8005720 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d002      	beq.n	8005634 <HAL_SPI_TransmitReceive+0x1fc>
 800562e:	8b7b      	ldrh	r3, [r7, #26]
 8005630:	2b01      	cmp	r3, #1
 8005632:	d16b      	bne.n	800570c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	330c      	adds	r3, #12
 800563e:	7812      	ldrb	r2, [r2, #0]
 8005640:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005646:	1c5a      	adds	r2, r3, #1
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005650:	b29b      	uxth	r3, r3
 8005652:	3b01      	subs	r3, #1
 8005654:	b29a      	uxth	r2, r3
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800565a:	e057      	b.n	800570c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	f003 0302 	and.w	r3, r3, #2
 8005666:	2b02      	cmp	r3, #2
 8005668:	d11c      	bne.n	80056a4 <HAL_SPI_TransmitReceive+0x26c>
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800566e:	b29b      	uxth	r3, r3
 8005670:	2b00      	cmp	r3, #0
 8005672:	d017      	beq.n	80056a4 <HAL_SPI_TransmitReceive+0x26c>
 8005674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005676:	2b01      	cmp	r3, #1
 8005678:	d114      	bne.n	80056a4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	330c      	adds	r3, #12
 8005684:	7812      	ldrb	r2, [r2, #0]
 8005686:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800568c:	1c5a      	adds	r2, r3, #1
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005696:	b29b      	uxth	r3, r3
 8005698:	3b01      	subs	r3, #1
 800569a:	b29a      	uxth	r2, r3
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80056a0:	2300      	movs	r3, #0
 80056a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	f003 0301 	and.w	r3, r3, #1
 80056ae:	2b01      	cmp	r3, #1
 80056b0:	d119      	bne.n	80056e6 <HAL_SPI_TransmitReceive+0x2ae>
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d014      	beq.n	80056e6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	68da      	ldr	r2, [r3, #12]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056c6:	b2d2      	uxtb	r2, r2
 80056c8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ce:	1c5a      	adds	r2, r3, #1
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056d8:	b29b      	uxth	r3, r3
 80056da:	3b01      	subs	r3, #1
 80056dc:	b29a      	uxth	r2, r3
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80056e2:	2301      	movs	r3, #1
 80056e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80056e6:	f7fd fb67 	bl	8002db8 <HAL_GetTick>
 80056ea:	4602      	mov	r2, r0
 80056ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ee:	1ad3      	subs	r3, r2, r3
 80056f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d803      	bhi.n	80056fe <HAL_SPI_TransmitReceive+0x2c6>
 80056f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056fc:	d102      	bne.n	8005704 <HAL_SPI_TransmitReceive+0x2cc>
 80056fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005700:	2b00      	cmp	r3, #0
 8005702:	d103      	bne.n	800570c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005704:	2303      	movs	r3, #3
 8005706:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 800570a:	e029      	b.n	8005760 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005710:	b29b      	uxth	r3, r3
 8005712:	2b00      	cmp	r3, #0
 8005714:	d1a2      	bne.n	800565c <HAL_SPI_TransmitReceive+0x224>
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800571a:	b29b      	uxth	r3, r3
 800571c:	2b00      	cmp	r3, #0
 800571e:	d19d      	bne.n	800565c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005720:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005722:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005724:	68f8      	ldr	r0, [r7, #12]
 8005726:	f000 f917 	bl	8005958 <SPI_EndRxTxTransaction>
 800572a:	4603      	mov	r3, r0
 800572c:	2b00      	cmp	r3, #0
 800572e:	d006      	beq.n	800573e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2220      	movs	r2, #32
 800573a:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 800573c:	e010      	b.n	8005760 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d10b      	bne.n	800575e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005746:	2300      	movs	r3, #0
 8005748:	617b      	str	r3, [r7, #20]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	617b      	str	r3, [r7, #20]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	617b      	str	r3, [r7, #20]
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	e000      	b.n	8005760 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800575e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2200      	movs	r2, #0
 800576c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005770:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8005774:	4618      	mov	r0, r3
 8005776:	3730      	adds	r7, #48	@ 0x30
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b088      	sub	sp, #32
 8005780:	af00      	add	r7, sp, #0
 8005782:	60f8      	str	r0, [r7, #12]
 8005784:	60b9      	str	r1, [r7, #8]
 8005786:	603b      	str	r3, [r7, #0]
 8005788:	4613      	mov	r3, r2
 800578a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800578c:	f7fd fb14 	bl	8002db8 <HAL_GetTick>
 8005790:	4602      	mov	r2, r0
 8005792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005794:	1a9b      	subs	r3, r3, r2
 8005796:	683a      	ldr	r2, [r7, #0]
 8005798:	4413      	add	r3, r2
 800579a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800579c:	f7fd fb0c 	bl	8002db8 <HAL_GetTick>
 80057a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80057a2:	4b39      	ldr	r3, [pc, #228]	@ (8005888 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	015b      	lsls	r3, r3, #5
 80057a8:	0d1b      	lsrs	r3, r3, #20
 80057aa:	69fa      	ldr	r2, [r7, #28]
 80057ac:	fb02 f303 	mul.w	r3, r2, r3
 80057b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80057b2:	e054      	b.n	800585e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ba:	d050      	beq.n	800585e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80057bc:	f7fd fafc 	bl	8002db8 <HAL_GetTick>
 80057c0:	4602      	mov	r2, r0
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	1ad3      	subs	r3, r2, r3
 80057c6:	69fa      	ldr	r2, [r7, #28]
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d902      	bls.n	80057d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80057cc:	69fb      	ldr	r3, [r7, #28]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d13d      	bne.n	800584e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	685a      	ldr	r2, [r3, #4]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80057e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057ea:	d111      	bne.n	8005810 <SPI_WaitFlagStateUntilTimeout+0x94>
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057f4:	d004      	beq.n	8005800 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057fe:	d107      	bne.n	8005810 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800580e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005814:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005818:	d10f      	bne.n	800583a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005828:	601a      	str	r2, [r3, #0]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005838:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2201      	movs	r2, #1
 800583e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2200      	movs	r2, #0
 8005846:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e017      	b.n	800587e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d101      	bne.n	8005858 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005854:	2300      	movs	r3, #0
 8005856:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	3b01      	subs	r3, #1
 800585c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	689a      	ldr	r2, [r3, #8]
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	4013      	ands	r3, r2
 8005868:	68ba      	ldr	r2, [r7, #8]
 800586a:	429a      	cmp	r2, r3
 800586c:	bf0c      	ite	eq
 800586e:	2301      	moveq	r3, #1
 8005870:	2300      	movne	r3, #0
 8005872:	b2db      	uxtb	r3, r3
 8005874:	461a      	mov	r2, r3
 8005876:	79fb      	ldrb	r3, [r7, #7]
 8005878:	429a      	cmp	r2, r3
 800587a:	d19b      	bne.n	80057b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800587c:	2300      	movs	r3, #0
}
 800587e:	4618      	mov	r0, r3
 8005880:	3720      	adds	r7, #32
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
 8005886:	bf00      	nop
 8005888:	2000000c 	.word	0x2000000c

0800588c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b086      	sub	sp, #24
 8005890:	af02      	add	r7, sp, #8
 8005892:	60f8      	str	r0, [r7, #12]
 8005894:	60b9      	str	r1, [r7, #8]
 8005896:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058a0:	d111      	bne.n	80058c6 <SPI_EndRxTransaction+0x3a>
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058aa:	d004      	beq.n	80058b6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058b4:	d107      	bne.n	80058c6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058c4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058ce:	d12a      	bne.n	8005926 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058d8:	d012      	beq.n	8005900 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	9300      	str	r3, [sp, #0]
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	2200      	movs	r2, #0
 80058e2:	2180      	movs	r1, #128	@ 0x80
 80058e4:	68f8      	ldr	r0, [r7, #12]
 80058e6:	f7ff ff49 	bl	800577c <SPI_WaitFlagStateUntilTimeout>
 80058ea:	4603      	mov	r3, r0
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d02d      	beq.n	800594c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058f4:	f043 0220 	orr.w	r2, r3, #32
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e026      	b.n	800594e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	9300      	str	r3, [sp, #0]
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	2200      	movs	r2, #0
 8005908:	2101      	movs	r1, #1
 800590a:	68f8      	ldr	r0, [r7, #12]
 800590c:	f7ff ff36 	bl	800577c <SPI_WaitFlagStateUntilTimeout>
 8005910:	4603      	mov	r3, r0
 8005912:	2b00      	cmp	r3, #0
 8005914:	d01a      	beq.n	800594c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800591a:	f043 0220 	orr.w	r2, r3, #32
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005922:	2303      	movs	r3, #3
 8005924:	e013      	b.n	800594e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	9300      	str	r3, [sp, #0]
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	2200      	movs	r2, #0
 800592e:	2101      	movs	r1, #1
 8005930:	68f8      	ldr	r0, [r7, #12]
 8005932:	f7ff ff23 	bl	800577c <SPI_WaitFlagStateUntilTimeout>
 8005936:	4603      	mov	r3, r0
 8005938:	2b00      	cmp	r3, #0
 800593a:	d007      	beq.n	800594c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005940:	f043 0220 	orr.w	r2, r3, #32
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005948:	2303      	movs	r3, #3
 800594a:	e000      	b.n	800594e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800594c:	2300      	movs	r3, #0
}
 800594e:	4618      	mov	r0, r3
 8005950:	3710      	adds	r7, #16
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}
	...

08005958 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b088      	sub	sp, #32
 800595c:	af02      	add	r7, sp, #8
 800595e:	60f8      	str	r0, [r7, #12]
 8005960:	60b9      	str	r1, [r7, #8]
 8005962:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005964:	4b1b      	ldr	r3, [pc, #108]	@ (80059d4 <SPI_EndRxTxTransaction+0x7c>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a1b      	ldr	r2, [pc, #108]	@ (80059d8 <SPI_EndRxTxTransaction+0x80>)
 800596a:	fba2 2303 	umull	r2, r3, r2, r3
 800596e:	0d5b      	lsrs	r3, r3, #21
 8005970:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005974:	fb02 f303 	mul.w	r3, r2, r3
 8005978:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005982:	d112      	bne.n	80059aa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	9300      	str	r3, [sp, #0]
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	2200      	movs	r2, #0
 800598c:	2180      	movs	r1, #128	@ 0x80
 800598e:	68f8      	ldr	r0, [r7, #12]
 8005990:	f7ff fef4 	bl	800577c <SPI_WaitFlagStateUntilTimeout>
 8005994:	4603      	mov	r3, r0
 8005996:	2b00      	cmp	r3, #0
 8005998:	d016      	beq.n	80059c8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800599e:	f043 0220 	orr.w	r2, r3, #32
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80059a6:	2303      	movs	r3, #3
 80059a8:	e00f      	b.n	80059ca <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d00a      	beq.n	80059c6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	3b01      	subs	r3, #1
 80059b4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059c0:	2b80      	cmp	r3, #128	@ 0x80
 80059c2:	d0f2      	beq.n	80059aa <SPI_EndRxTxTransaction+0x52>
 80059c4:	e000      	b.n	80059c8 <SPI_EndRxTxTransaction+0x70>
        break;
 80059c6:	bf00      	nop
  }

  return HAL_OK;
 80059c8:	2300      	movs	r3, #0
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3718      	adds	r7, #24
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	2000000c 	.word	0x2000000c
 80059d8:	165e9f81 	.word	0x165e9f81

080059dc <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80059dc:	b580      	push	{r7, lr}
 80059de:	b084      	sub	sp, #16
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	60f8      	str	r0, [r7, #12]
 80059e4:	60b9      	str	r1, [r7, #8]
 80059e6:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d101      	bne.n	80059f2 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	e034      	b.n	8005a5c <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d106      	bne.n	8005a0c <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2200      	movs	r2, #0
 8005a02:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8005a06:	68f8      	ldr	r0, [r7, #12]
 8005a08:	f7fa ff5e 	bl	80008c8 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	3308      	adds	r3, #8
 8005a14:	4619      	mov	r1, r3
 8005a16:	4610      	mov	r0, r2
 8005a18:	f000 fca6 	bl	8006368 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6818      	ldr	r0, [r3, #0]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	461a      	mov	r2, r3
 8005a26:	68b9      	ldr	r1, [r7, #8]
 8005a28:	f000 fcf0 	bl	800640c <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6858      	ldr	r0, [r3, #4]
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	689a      	ldr	r2, [r3, #8]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a38:	6879      	ldr	r1, [r7, #4]
 8005a3a:	f000 fd25 	bl	8006488 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	68fa      	ldr	r2, [r7, #12]
 8005a44:	6892      	ldr	r2, [r2, #8]
 8005a46:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	68fa      	ldr	r2, [r7, #12]
 8005a50:	6892      	ldr	r2, [r2, #8]
 8005a52:	f041 0101 	orr.w	r1, r1, #1
 8005a56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8005a5a:	2300      	movs	r3, #0
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	3710      	adds	r7, #16
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bd80      	pop	{r7, pc}

08005a64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b082      	sub	sp, #8
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d101      	bne.n	8005a76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e041      	b.n	8005afa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a7c:	b2db      	uxtb	r3, r3
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d106      	bne.n	8005a90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f7fd f8a0 	bl	8002bd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2202      	movs	r2, #2
 8005a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	3304      	adds	r3, #4
 8005aa0:	4619      	mov	r1, r3
 8005aa2:	4610      	mov	r0, r2
 8005aa4:	f000 fa96 	bl	8005fd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2201      	movs	r2, #1
 8005adc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2201      	movs	r2, #1
 8005af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005af8:	2300      	movs	r3, #0
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3708      	adds	r7, #8
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
	...

08005b04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b085      	sub	sp, #20
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b12:	b2db      	uxtb	r3, r3
 8005b14:	2b01      	cmp	r3, #1
 8005b16:	d001      	beq.n	8005b1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e04e      	b.n	8005bba <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2202      	movs	r2, #2
 8005b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	68da      	ldr	r2, [r3, #12]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f042 0201 	orr.w	r2, r2, #1
 8005b32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a23      	ldr	r2, [pc, #140]	@ (8005bc8 <HAL_TIM_Base_Start_IT+0xc4>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d022      	beq.n	8005b84 <HAL_TIM_Base_Start_IT+0x80>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b46:	d01d      	beq.n	8005b84 <HAL_TIM_Base_Start_IT+0x80>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a1f      	ldr	r2, [pc, #124]	@ (8005bcc <HAL_TIM_Base_Start_IT+0xc8>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d018      	beq.n	8005b84 <HAL_TIM_Base_Start_IT+0x80>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a1e      	ldr	r2, [pc, #120]	@ (8005bd0 <HAL_TIM_Base_Start_IT+0xcc>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d013      	beq.n	8005b84 <HAL_TIM_Base_Start_IT+0x80>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a1c      	ldr	r2, [pc, #112]	@ (8005bd4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d00e      	beq.n	8005b84 <HAL_TIM_Base_Start_IT+0x80>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a1b      	ldr	r2, [pc, #108]	@ (8005bd8 <HAL_TIM_Base_Start_IT+0xd4>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d009      	beq.n	8005b84 <HAL_TIM_Base_Start_IT+0x80>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a19      	ldr	r2, [pc, #100]	@ (8005bdc <HAL_TIM_Base_Start_IT+0xd8>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d004      	beq.n	8005b84 <HAL_TIM_Base_Start_IT+0x80>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a18      	ldr	r2, [pc, #96]	@ (8005be0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d111      	bne.n	8005ba8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	f003 0307 	and.w	r3, r3, #7
 8005b8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2b06      	cmp	r3, #6
 8005b94:	d010      	beq.n	8005bb8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f042 0201 	orr.w	r2, r2, #1
 8005ba4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ba6:	e007      	b.n	8005bb8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f042 0201 	orr.w	r2, r2, #1
 8005bb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3714      	adds	r7, #20
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc4:	4770      	bx	lr
 8005bc6:	bf00      	nop
 8005bc8:	40010000 	.word	0x40010000
 8005bcc:	40000400 	.word	0x40000400
 8005bd0:	40000800 	.word	0x40000800
 8005bd4:	40000c00 	.word	0x40000c00
 8005bd8:	40010400 	.word	0x40010400
 8005bdc:	40014000 	.word	0x40014000
 8005be0:	40001800 	.word	0x40001800

08005be4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b082      	sub	sp, #8
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	691b      	ldr	r3, [r3, #16]
 8005bf2:	f003 0302 	and.w	r3, r3, #2
 8005bf6:	2b02      	cmp	r3, #2
 8005bf8:	d122      	bne.n	8005c40 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	f003 0302 	and.w	r3, r3, #2
 8005c04:	2b02      	cmp	r3, #2
 8005c06:	d11b      	bne.n	8005c40 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f06f 0202 	mvn.w	r2, #2
 8005c10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2201      	movs	r2, #1
 8005c16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	699b      	ldr	r3, [r3, #24]
 8005c1e:	f003 0303 	and.w	r3, r3, #3
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d003      	beq.n	8005c2e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f000 f9b5 	bl	8005f96 <HAL_TIM_IC_CaptureCallback>
 8005c2c:	e005      	b.n	8005c3a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f000 f9a7 	bl	8005f82 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f000 f9b8 	bl	8005faa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	691b      	ldr	r3, [r3, #16]
 8005c46:	f003 0304 	and.w	r3, r3, #4
 8005c4a:	2b04      	cmp	r3, #4
 8005c4c:	d122      	bne.n	8005c94 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	68db      	ldr	r3, [r3, #12]
 8005c54:	f003 0304 	and.w	r3, r3, #4
 8005c58:	2b04      	cmp	r3, #4
 8005c5a:	d11b      	bne.n	8005c94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f06f 0204 	mvn.w	r2, #4
 8005c64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2202      	movs	r2, #2
 8005c6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	699b      	ldr	r3, [r3, #24]
 8005c72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d003      	beq.n	8005c82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f000 f98b 	bl	8005f96 <HAL_TIM_IC_CaptureCallback>
 8005c80:	e005      	b.n	8005c8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f000 f97d 	bl	8005f82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f000 f98e 	bl	8005faa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2200      	movs	r2, #0
 8005c92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	691b      	ldr	r3, [r3, #16]
 8005c9a:	f003 0308 	and.w	r3, r3, #8
 8005c9e:	2b08      	cmp	r3, #8
 8005ca0:	d122      	bne.n	8005ce8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	f003 0308 	and.w	r3, r3, #8
 8005cac:	2b08      	cmp	r3, #8
 8005cae:	d11b      	bne.n	8005ce8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f06f 0208 	mvn.w	r2, #8
 8005cb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2204      	movs	r2, #4
 8005cbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	69db      	ldr	r3, [r3, #28]
 8005cc6:	f003 0303 	and.w	r3, r3, #3
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d003      	beq.n	8005cd6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 f961 	bl	8005f96 <HAL_TIM_IC_CaptureCallback>
 8005cd4:	e005      	b.n	8005ce2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f000 f953 	bl	8005f82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f000 f964 	bl	8005faa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	691b      	ldr	r3, [r3, #16]
 8005cee:	f003 0310 	and.w	r3, r3, #16
 8005cf2:	2b10      	cmp	r3, #16
 8005cf4:	d122      	bne.n	8005d3c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	f003 0310 	and.w	r3, r3, #16
 8005d00:	2b10      	cmp	r3, #16
 8005d02:	d11b      	bne.n	8005d3c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f06f 0210 	mvn.w	r2, #16
 8005d0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2208      	movs	r2, #8
 8005d12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	69db      	ldr	r3, [r3, #28]
 8005d1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d003      	beq.n	8005d2a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f000 f937 	bl	8005f96 <HAL_TIM_IC_CaptureCallback>
 8005d28:	e005      	b.n	8005d36 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f000 f929 	bl	8005f82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d30:	6878      	ldr	r0, [r7, #4]
 8005d32:	f000 f93a 	bl	8005faa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	691b      	ldr	r3, [r3, #16]
 8005d42:	f003 0301 	and.w	r3, r3, #1
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d10e      	bne.n	8005d68 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	f003 0301 	and.w	r3, r3, #1
 8005d54:	2b01      	cmp	r3, #1
 8005d56:	d107      	bne.n	8005d68 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f06f 0201 	mvn.w	r2, #1
 8005d60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f7fc fdb2 	bl	80028cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	691b      	ldr	r3, [r3, #16]
 8005d6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d72:	2b80      	cmp	r3, #128	@ 0x80
 8005d74:	d10e      	bne.n	8005d94 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	68db      	ldr	r3, [r3, #12]
 8005d7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d80:	2b80      	cmp	r3, #128	@ 0x80
 8005d82:	d107      	bne.n	8005d94 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005d8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f000 fae0 	bl	8006354 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	691b      	ldr	r3, [r3, #16]
 8005d9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d9e:	2b40      	cmp	r3, #64	@ 0x40
 8005da0:	d10e      	bne.n	8005dc0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	68db      	ldr	r3, [r3, #12]
 8005da8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dac:	2b40      	cmp	r3, #64	@ 0x40
 8005dae:	d107      	bne.n	8005dc0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 f8ff 	bl	8005fbe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	691b      	ldr	r3, [r3, #16]
 8005dc6:	f003 0320 	and.w	r3, r3, #32
 8005dca:	2b20      	cmp	r3, #32
 8005dcc:	d10e      	bne.n	8005dec <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	f003 0320 	and.w	r3, r3, #32
 8005dd8:	2b20      	cmp	r3, #32
 8005dda:	d107      	bne.n	8005dec <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f06f 0220 	mvn.w	r2, #32
 8005de4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f000 faaa 	bl	8006340 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005dec:	bf00      	nop
 8005dee:	3708      	adds	r7, #8
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d101      	bne.n	8005e10 <HAL_TIM_ConfigClockSource+0x1c>
 8005e0c:	2302      	movs	r3, #2
 8005e0e:	e0b4      	b.n	8005f7a <HAL_TIM_ConfigClockSource+0x186>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2202      	movs	r2, #2
 8005e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005e2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e36:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	68ba      	ldr	r2, [r7, #8]
 8005e3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e48:	d03e      	beq.n	8005ec8 <HAL_TIM_ConfigClockSource+0xd4>
 8005e4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e4e:	f200 8087 	bhi.w	8005f60 <HAL_TIM_ConfigClockSource+0x16c>
 8005e52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e56:	f000 8086 	beq.w	8005f66 <HAL_TIM_ConfigClockSource+0x172>
 8005e5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e5e:	d87f      	bhi.n	8005f60 <HAL_TIM_ConfigClockSource+0x16c>
 8005e60:	2b70      	cmp	r3, #112	@ 0x70
 8005e62:	d01a      	beq.n	8005e9a <HAL_TIM_ConfigClockSource+0xa6>
 8005e64:	2b70      	cmp	r3, #112	@ 0x70
 8005e66:	d87b      	bhi.n	8005f60 <HAL_TIM_ConfigClockSource+0x16c>
 8005e68:	2b60      	cmp	r3, #96	@ 0x60
 8005e6a:	d050      	beq.n	8005f0e <HAL_TIM_ConfigClockSource+0x11a>
 8005e6c:	2b60      	cmp	r3, #96	@ 0x60
 8005e6e:	d877      	bhi.n	8005f60 <HAL_TIM_ConfigClockSource+0x16c>
 8005e70:	2b50      	cmp	r3, #80	@ 0x50
 8005e72:	d03c      	beq.n	8005eee <HAL_TIM_ConfigClockSource+0xfa>
 8005e74:	2b50      	cmp	r3, #80	@ 0x50
 8005e76:	d873      	bhi.n	8005f60 <HAL_TIM_ConfigClockSource+0x16c>
 8005e78:	2b40      	cmp	r3, #64	@ 0x40
 8005e7a:	d058      	beq.n	8005f2e <HAL_TIM_ConfigClockSource+0x13a>
 8005e7c:	2b40      	cmp	r3, #64	@ 0x40
 8005e7e:	d86f      	bhi.n	8005f60 <HAL_TIM_ConfigClockSource+0x16c>
 8005e80:	2b30      	cmp	r3, #48	@ 0x30
 8005e82:	d064      	beq.n	8005f4e <HAL_TIM_ConfigClockSource+0x15a>
 8005e84:	2b30      	cmp	r3, #48	@ 0x30
 8005e86:	d86b      	bhi.n	8005f60 <HAL_TIM_ConfigClockSource+0x16c>
 8005e88:	2b20      	cmp	r3, #32
 8005e8a:	d060      	beq.n	8005f4e <HAL_TIM_ConfigClockSource+0x15a>
 8005e8c:	2b20      	cmp	r3, #32
 8005e8e:	d867      	bhi.n	8005f60 <HAL_TIM_ConfigClockSource+0x16c>
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d05c      	beq.n	8005f4e <HAL_TIM_ConfigClockSource+0x15a>
 8005e94:	2b10      	cmp	r3, #16
 8005e96:	d05a      	beq.n	8005f4e <HAL_TIM_ConfigClockSource+0x15a>
 8005e98:	e062      	b.n	8005f60 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6818      	ldr	r0, [r3, #0]
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	6899      	ldr	r1, [r3, #8]
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	685a      	ldr	r2, [r3, #4]
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	68db      	ldr	r3, [r3, #12]
 8005eaa:	f000 f9ad 	bl	8006208 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005ebc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	68ba      	ldr	r2, [r7, #8]
 8005ec4:	609a      	str	r2, [r3, #8]
      break;
 8005ec6:	e04f      	b.n	8005f68 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6818      	ldr	r0, [r3, #0]
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	6899      	ldr	r1, [r3, #8]
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	685a      	ldr	r2, [r3, #4]
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	f000 f996 	bl	8006208 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	689a      	ldr	r2, [r3, #8]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005eea:	609a      	str	r2, [r3, #8]
      break;
 8005eec:	e03c      	b.n	8005f68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6818      	ldr	r0, [r3, #0]
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	6859      	ldr	r1, [r3, #4]
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	68db      	ldr	r3, [r3, #12]
 8005efa:	461a      	mov	r2, r3
 8005efc:	f000 f90a 	bl	8006114 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	2150      	movs	r1, #80	@ 0x50
 8005f06:	4618      	mov	r0, r3
 8005f08:	f000 f963 	bl	80061d2 <TIM_ITRx_SetConfig>
      break;
 8005f0c:	e02c      	b.n	8005f68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6818      	ldr	r0, [r3, #0]
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	6859      	ldr	r1, [r3, #4]
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	68db      	ldr	r3, [r3, #12]
 8005f1a:	461a      	mov	r2, r3
 8005f1c:	f000 f929 	bl	8006172 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	2160      	movs	r1, #96	@ 0x60
 8005f26:	4618      	mov	r0, r3
 8005f28:	f000 f953 	bl	80061d2 <TIM_ITRx_SetConfig>
      break;
 8005f2c:	e01c      	b.n	8005f68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6818      	ldr	r0, [r3, #0]
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	6859      	ldr	r1, [r3, #4]
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	461a      	mov	r2, r3
 8005f3c:	f000 f8ea 	bl	8006114 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	2140      	movs	r1, #64	@ 0x40
 8005f46:	4618      	mov	r0, r3
 8005f48:	f000 f943 	bl	80061d2 <TIM_ITRx_SetConfig>
      break;
 8005f4c:	e00c      	b.n	8005f68 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4619      	mov	r1, r3
 8005f58:	4610      	mov	r0, r2
 8005f5a:	f000 f93a 	bl	80061d2 <TIM_ITRx_SetConfig>
      break;
 8005f5e:	e003      	b.n	8005f68 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005f60:	2301      	movs	r3, #1
 8005f62:	73fb      	strb	r3, [r7, #15]
      break;
 8005f64:	e000      	b.n	8005f68 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005f66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3710      	adds	r7, #16
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}

08005f82 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f82:	b480      	push	{r7}
 8005f84:	b083      	sub	sp, #12
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f8a:	bf00      	nop
 8005f8c:	370c      	adds	r7, #12
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f94:	4770      	bx	lr

08005f96 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f96:	b480      	push	{r7}
 8005f98:	b083      	sub	sp, #12
 8005f9a:	af00      	add	r7, sp, #0
 8005f9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f9e:	bf00      	nop
 8005fa0:	370c      	adds	r7, #12
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr

08005faa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005faa:	b480      	push	{r7}
 8005fac:	b083      	sub	sp, #12
 8005fae:	af00      	add	r7, sp, #0
 8005fb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005fb2:	bf00      	nop
 8005fb4:	370c      	adds	r7, #12
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr

08005fbe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005fbe:	b480      	push	{r7}
 8005fc0:	b083      	sub	sp, #12
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005fc6:	bf00      	nop
 8005fc8:	370c      	adds	r7, #12
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr
	...

08005fd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b085      	sub	sp, #20
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
 8005fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	4a40      	ldr	r2, [pc, #256]	@ (80060e8 <TIM_Base_SetConfig+0x114>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d013      	beq.n	8006014 <TIM_Base_SetConfig+0x40>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ff2:	d00f      	beq.n	8006014 <TIM_Base_SetConfig+0x40>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	4a3d      	ldr	r2, [pc, #244]	@ (80060ec <TIM_Base_SetConfig+0x118>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d00b      	beq.n	8006014 <TIM_Base_SetConfig+0x40>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	4a3c      	ldr	r2, [pc, #240]	@ (80060f0 <TIM_Base_SetConfig+0x11c>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d007      	beq.n	8006014 <TIM_Base_SetConfig+0x40>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	4a3b      	ldr	r2, [pc, #236]	@ (80060f4 <TIM_Base_SetConfig+0x120>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d003      	beq.n	8006014 <TIM_Base_SetConfig+0x40>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	4a3a      	ldr	r2, [pc, #232]	@ (80060f8 <TIM_Base_SetConfig+0x124>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d108      	bne.n	8006026 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800601a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	68fa      	ldr	r2, [r7, #12]
 8006022:	4313      	orrs	r3, r2
 8006024:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	4a2f      	ldr	r2, [pc, #188]	@ (80060e8 <TIM_Base_SetConfig+0x114>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d02b      	beq.n	8006086 <TIM_Base_SetConfig+0xb2>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006034:	d027      	beq.n	8006086 <TIM_Base_SetConfig+0xb2>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a2c      	ldr	r2, [pc, #176]	@ (80060ec <TIM_Base_SetConfig+0x118>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d023      	beq.n	8006086 <TIM_Base_SetConfig+0xb2>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a2b      	ldr	r2, [pc, #172]	@ (80060f0 <TIM_Base_SetConfig+0x11c>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d01f      	beq.n	8006086 <TIM_Base_SetConfig+0xb2>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4a2a      	ldr	r2, [pc, #168]	@ (80060f4 <TIM_Base_SetConfig+0x120>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d01b      	beq.n	8006086 <TIM_Base_SetConfig+0xb2>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	4a29      	ldr	r2, [pc, #164]	@ (80060f8 <TIM_Base_SetConfig+0x124>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d017      	beq.n	8006086 <TIM_Base_SetConfig+0xb2>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	4a28      	ldr	r2, [pc, #160]	@ (80060fc <TIM_Base_SetConfig+0x128>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d013      	beq.n	8006086 <TIM_Base_SetConfig+0xb2>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	4a27      	ldr	r2, [pc, #156]	@ (8006100 <TIM_Base_SetConfig+0x12c>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d00f      	beq.n	8006086 <TIM_Base_SetConfig+0xb2>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4a26      	ldr	r2, [pc, #152]	@ (8006104 <TIM_Base_SetConfig+0x130>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d00b      	beq.n	8006086 <TIM_Base_SetConfig+0xb2>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a25      	ldr	r2, [pc, #148]	@ (8006108 <TIM_Base_SetConfig+0x134>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d007      	beq.n	8006086 <TIM_Base_SetConfig+0xb2>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a24      	ldr	r2, [pc, #144]	@ (800610c <TIM_Base_SetConfig+0x138>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d003      	beq.n	8006086 <TIM_Base_SetConfig+0xb2>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	4a23      	ldr	r2, [pc, #140]	@ (8006110 <TIM_Base_SetConfig+0x13c>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d108      	bne.n	8006098 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800608c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	68fa      	ldr	r2, [r7, #12]
 8006094:	4313      	orrs	r3, r2
 8006096:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	695b      	ldr	r3, [r3, #20]
 80060a2:	4313      	orrs	r3, r2
 80060a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	68fa      	ldr	r2, [r7, #12]
 80060aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	689a      	ldr	r2, [r3, #8]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	4a0a      	ldr	r2, [pc, #40]	@ (80060e8 <TIM_Base_SetConfig+0x114>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d003      	beq.n	80060cc <TIM_Base_SetConfig+0xf8>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	4a0c      	ldr	r2, [pc, #48]	@ (80060f8 <TIM_Base_SetConfig+0x124>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d103      	bne.n	80060d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	691a      	ldr	r2, [r3, #16]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2201      	movs	r2, #1
 80060d8:	615a      	str	r2, [r3, #20]
}
 80060da:	bf00      	nop
 80060dc:	3714      	adds	r7, #20
 80060de:	46bd      	mov	sp, r7
 80060e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e4:	4770      	bx	lr
 80060e6:	bf00      	nop
 80060e8:	40010000 	.word	0x40010000
 80060ec:	40000400 	.word	0x40000400
 80060f0:	40000800 	.word	0x40000800
 80060f4:	40000c00 	.word	0x40000c00
 80060f8:	40010400 	.word	0x40010400
 80060fc:	40014000 	.word	0x40014000
 8006100:	40014400 	.word	0x40014400
 8006104:	40014800 	.word	0x40014800
 8006108:	40001800 	.word	0x40001800
 800610c:	40001c00 	.word	0x40001c00
 8006110:	40002000 	.word	0x40002000

08006114 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006114:	b480      	push	{r7}
 8006116:	b087      	sub	sp, #28
 8006118:	af00      	add	r7, sp, #0
 800611a:	60f8      	str	r0, [r7, #12]
 800611c:	60b9      	str	r1, [r7, #8]
 800611e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	6a1b      	ldr	r3, [r3, #32]
 8006124:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	6a1b      	ldr	r3, [r3, #32]
 800612a:	f023 0201 	bic.w	r2, r3, #1
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	699b      	ldr	r3, [r3, #24]
 8006136:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800613e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	011b      	lsls	r3, r3, #4
 8006144:	693a      	ldr	r2, [r7, #16]
 8006146:	4313      	orrs	r3, r2
 8006148:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	f023 030a 	bic.w	r3, r3, #10
 8006150:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006152:	697a      	ldr	r2, [r7, #20]
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	4313      	orrs	r3, r2
 8006158:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	693a      	ldr	r2, [r7, #16]
 800615e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	697a      	ldr	r2, [r7, #20]
 8006164:	621a      	str	r2, [r3, #32]
}
 8006166:	bf00      	nop
 8006168:	371c      	adds	r7, #28
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr

08006172 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006172:	b480      	push	{r7}
 8006174:	b087      	sub	sp, #28
 8006176:	af00      	add	r7, sp, #0
 8006178:	60f8      	str	r0, [r7, #12]
 800617a:	60b9      	str	r1, [r7, #8]
 800617c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	6a1b      	ldr	r3, [r3, #32]
 8006182:	f023 0210 	bic.w	r2, r3, #16
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	699b      	ldr	r3, [r3, #24]
 800618e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	6a1b      	ldr	r3, [r3, #32]
 8006194:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800619c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	031b      	lsls	r3, r3, #12
 80061a2:	697a      	ldr	r2, [r7, #20]
 80061a4:	4313      	orrs	r3, r2
 80061a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80061ae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	011b      	lsls	r3, r3, #4
 80061b4:	693a      	ldr	r2, [r7, #16]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	697a      	ldr	r2, [r7, #20]
 80061be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	693a      	ldr	r2, [r7, #16]
 80061c4:	621a      	str	r2, [r3, #32]
}
 80061c6:	bf00      	nop
 80061c8:	371c      	adds	r7, #28
 80061ca:	46bd      	mov	sp, r7
 80061cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d0:	4770      	bx	lr

080061d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80061d2:	b480      	push	{r7}
 80061d4:	b085      	sub	sp, #20
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	6078      	str	r0, [r7, #4]
 80061da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061ea:	683a      	ldr	r2, [r7, #0]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	f043 0307 	orr.w	r3, r3, #7
 80061f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	68fa      	ldr	r2, [r7, #12]
 80061fa:	609a      	str	r2, [r3, #8]
}
 80061fc:	bf00      	nop
 80061fe:	3714      	adds	r7, #20
 8006200:	46bd      	mov	sp, r7
 8006202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006206:	4770      	bx	lr

08006208 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006208:	b480      	push	{r7}
 800620a:	b087      	sub	sp, #28
 800620c:	af00      	add	r7, sp, #0
 800620e:	60f8      	str	r0, [r7, #12]
 8006210:	60b9      	str	r1, [r7, #8]
 8006212:	607a      	str	r2, [r7, #4]
 8006214:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006222:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	021a      	lsls	r2, r3, #8
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	431a      	orrs	r2, r3
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	4313      	orrs	r3, r2
 8006230:	697a      	ldr	r2, [r7, #20]
 8006232:	4313      	orrs	r3, r2
 8006234:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	697a      	ldr	r2, [r7, #20]
 800623a:	609a      	str	r2, [r3, #8]
}
 800623c:	bf00      	nop
 800623e:	371c      	adds	r7, #28
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006258:	2b01      	cmp	r3, #1
 800625a:	d101      	bne.n	8006260 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800625c:	2302      	movs	r3, #2
 800625e:	e05a      	b.n	8006316 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2202      	movs	r2, #2
 800626c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006286:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	68fa      	ldr	r2, [r7, #12]
 800628e:	4313      	orrs	r3, r2
 8006290:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	68fa      	ldr	r2, [r7, #12]
 8006298:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4a21      	ldr	r2, [pc, #132]	@ (8006324 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d022      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062ac:	d01d      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a1d      	ldr	r2, [pc, #116]	@ (8006328 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d018      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a1b      	ldr	r2, [pc, #108]	@ (800632c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d013      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a1a      	ldr	r2, [pc, #104]	@ (8006330 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d00e      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a18      	ldr	r2, [pc, #96]	@ (8006334 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d009      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a17      	ldr	r2, [pc, #92]	@ (8006338 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d004      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a15      	ldr	r2, [pc, #84]	@ (800633c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d10c      	bne.n	8006304 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	68ba      	ldr	r2, [r7, #8]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	68ba      	ldr	r2, [r7, #8]
 8006302:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006314:	2300      	movs	r3, #0
}
 8006316:	4618      	mov	r0, r3
 8006318:	3714      	adds	r7, #20
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	40010000 	.word	0x40010000
 8006328:	40000400 	.word	0x40000400
 800632c:	40000800 	.word	0x40000800
 8006330:	40000c00 	.word	0x40000c00
 8006334:	40010400 	.word	0x40010400
 8006338:	40014000 	.word	0x40014000
 800633c:	40001800 	.word	0x40001800

08006340 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006340:	b480      	push	{r7}
 8006342:	b083      	sub	sp, #12
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006348:	bf00      	nop
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr

08006354 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800635c:	bf00      	nop
 800635e:	370c      	adds	r7, #12
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8006368:	b480      	push	{r7}
 800636a:	b085      	sub	sp, #20
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8006372:	2300      	movs	r3, #0
 8006374:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006380:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8006382:	68fa      	ldr	r2, [r7, #12]
 8006384:	4b20      	ldr	r3, [pc, #128]	@ (8006408 <FSMC_NORSRAM_Init+0xa0>)
 8006386:	4013      	ands	r3, r2
 8006388:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8006392:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8006398:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800639e:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 80063a4:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 80063aa:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 80063b0:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 80063b6:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                     Init->WriteOperation       |\
 80063bc:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                     Init->WaitSignal           |\
 80063c2:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                     Init->ExtendedMode         |\
 80063c8:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                     Init->AsynchronousWait     |\
 80063ce:	431a      	orrs	r2, r3
                     Init->WriteBurst
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                     Init->PageSize             |\
 80063d4:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80063d6:	68fa      	ldr	r2, [r7, #12]
 80063d8:	4313      	orrs	r3, r2
 80063da:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	2b08      	cmp	r3, #8
 80063e2:	d103      	bne.n	80063ec <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063ea:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	681a      	ldr	r2, [r3, #0]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	68f9      	ldr	r1, [r7, #12]
 80063f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80063f8:	2300      	movs	r3, #0
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	3714      	adds	r7, #20
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr
 8006406:	bf00      	nop
 8006408:	fff00080 	.word	0xfff00080

0800640c <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800640c:	b480      	push	{r7}
 800640e:	b087      	sub	sp, #28
 8006410:	af00      	add	r7, sp, #0
 8006412:	60f8      	str	r0, [r7, #12]
 8006414:	60b9      	str	r1, [r7, #8]
 8006416:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8006418:	2300      	movs	r3, #0
 800641a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	1c5a      	adds	r2, r3, #1
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006426:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800642e:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800643a:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8006442:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	68db      	ldr	r3, [r3, #12]
 8006448:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800644a:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	691b      	ldr	r3, [r3, #16]
 8006450:	3b01      	subs	r3, #1
 8006452:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8006454:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	695b      	ldr	r3, [r3, #20]
 800645a:	3b02      	subs	r3, #2
 800645c:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800645e:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8006464:	4313      	orrs	r3, r2
 8006466:	697a      	ldr	r2, [r7, #20]
 8006468:	4313      	orrs	r3, r2
 800646a:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	1c5a      	adds	r2, r3, #1
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	6979      	ldr	r1, [r7, #20]
 8006474:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8006478:	2300      	movs	r3, #0
}
 800647a:	4618      	mov	r0, r3
 800647c:	371c      	adds	r7, #28
 800647e:	46bd      	mov	sp, r7
 8006480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006484:	4770      	bx	lr
	...

08006488 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8006488:	b480      	push	{r7}
 800648a:	b087      	sub	sp, #28
 800648c:	af00      	add	r7, sp, #0
 800648e:	60f8      	str	r0, [r7, #12]
 8006490:	60b9      	str	r1, [r7, #8]
 8006492:	607a      	str	r2, [r7, #4]
 8006494:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8006496:	2300      	movs	r3, #0
 8006498:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80064a0:	d122      	bne.n	80064e8 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	687a      	ldr	r2, [r7, #4]
 80064a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064aa:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 80064ac:	697a      	ldr	r2, [r7, #20]
 80064ae:	4b15      	ldr	r3, [pc, #84]	@ (8006504 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 80064b0:	4013      	ands	r3, r2
 80064b2:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80064be:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 80064c6:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	68db      	ldr	r3, [r3, #12]
 80064cc:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 80064ce:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80064d4:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80064d6:	697a      	ldr	r2, [r7, #20]
 80064d8:	4313      	orrs	r3, r2
 80064da:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	687a      	ldr	r2, [r7, #4]
 80064e0:	6979      	ldr	r1, [r7, #20]
 80064e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80064e6:	e005      	b.n	80064f4 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	687a      	ldr	r2, [r7, #4]
 80064ec:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 80064f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80064f4:	2300      	movs	r3, #0
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	371c      	adds	r7, #28
 80064fa:	46bd      	mov	sp, r7
 80064fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006500:	4770      	bx	lr
 8006502:	bf00      	nop
 8006504:	cff00000 	.word	0xcff00000

08006508 <memset>:
 8006508:	4402      	add	r2, r0
 800650a:	4603      	mov	r3, r0
 800650c:	4293      	cmp	r3, r2
 800650e:	d100      	bne.n	8006512 <memset+0xa>
 8006510:	4770      	bx	lr
 8006512:	f803 1b01 	strb.w	r1, [r3], #1
 8006516:	e7f9      	b.n	800650c <memset+0x4>

08006518 <__libc_init_array>:
 8006518:	b570      	push	{r4, r5, r6, lr}
 800651a:	4d0d      	ldr	r5, [pc, #52]	@ (8006550 <__libc_init_array+0x38>)
 800651c:	4c0d      	ldr	r4, [pc, #52]	@ (8006554 <__libc_init_array+0x3c>)
 800651e:	1b64      	subs	r4, r4, r5
 8006520:	10a4      	asrs	r4, r4, #2
 8006522:	2600      	movs	r6, #0
 8006524:	42a6      	cmp	r6, r4
 8006526:	d109      	bne.n	800653c <__libc_init_array+0x24>
 8006528:	4d0b      	ldr	r5, [pc, #44]	@ (8006558 <__libc_init_array+0x40>)
 800652a:	4c0c      	ldr	r4, [pc, #48]	@ (800655c <__libc_init_array+0x44>)
 800652c:	f000 f818 	bl	8006560 <_init>
 8006530:	1b64      	subs	r4, r4, r5
 8006532:	10a4      	asrs	r4, r4, #2
 8006534:	2600      	movs	r6, #0
 8006536:	42a6      	cmp	r6, r4
 8006538:	d105      	bne.n	8006546 <__libc_init_array+0x2e>
 800653a:	bd70      	pop	{r4, r5, r6, pc}
 800653c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006540:	4798      	blx	r3
 8006542:	3601      	adds	r6, #1
 8006544:	e7ee      	b.n	8006524 <__libc_init_array+0xc>
 8006546:	f855 3b04 	ldr.w	r3, [r5], #4
 800654a:	4798      	blx	r3
 800654c:	3601      	adds	r6, #1
 800654e:	e7f2      	b.n	8006536 <__libc_init_array+0x1e>
 8006550:	08009554 	.word	0x08009554
 8006554:	08009554 	.word	0x08009554
 8006558:	08009554 	.word	0x08009554
 800655c:	08009558 	.word	0x08009558

08006560 <_init>:
 8006560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006562:	bf00      	nop
 8006564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006566:	bc08      	pop	{r3}
 8006568:	469e      	mov	lr, r3
 800656a:	4770      	bx	lr

0800656c <_fini>:
 800656c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800656e:	bf00      	nop
 8006570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006572:	bc08      	pop	{r3}
 8006574:	469e      	mov	lr, r3
 8006576:	4770      	bx	lr
