
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 122122                       # Simulator instruction rate (inst/s)
host_mem_usage                              134384428                       # Number of bytes of host memory used
host_op_rate                                   141946                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 66381.05                       # Real time elapsed on the host
host_tick_rate                               30622493                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8106583700                       # Number of instructions simulated
sim_ops                                    9422516533                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.032753                       # Number of seconds simulated
sim_ticks                                2032753086429                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   458                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4915768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9831087                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     43.944528                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       509625919                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups   1159702798                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       947185                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted   1047076655                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     30723471                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     30728210                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         4739                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups      1312617324                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        98047219                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        2346886365                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       2190831852                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       946144                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches         1301555314                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     426982718                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     67510406                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     26594486                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   6106583699                       # Number of instructions committed
system.switch_cpus.commit.committedOps     7105080133                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4870920133                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.458673                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.507029                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3018791357     61.98%     61.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    489094201     10.04%     72.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    400155794      8.22%     80.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    100954977      2.07%     82.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    255930677      5.25%     87.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     62543915      1.28%     88.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     54760072      1.12%     89.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     61706422      1.27%     91.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    426982718      8.77%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4870920133                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     97761544                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        6330301951                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            1380514695                       # Number of loads committed
system.switch_cpus.commit.membars            75010290                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   4401685922     61.95%     61.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    277533465      3.91%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1380514695     19.43%     85.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite   1045346051     14.71%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   7105080133                       # Class of committed instruction
system.switch_cpus.commit.refs             2425860746                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         115342678                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          6106583699                       # Number of Instructions Simulated
system.switch_cpus.committedOps            7105080133                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.798271                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.798271                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3340302173                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1046                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    508747681                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     7146216784                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        419449147                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         846529159                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1012176                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          1400                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     267414588                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches          1312617324                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         841595648                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            4031356872                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         31783                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             6156315677                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         2026434                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.269271                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    842337134                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    638396609                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.262910                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4874707250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.469044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.665920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3419637157     70.15%     70.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        198535603      4.07%     74.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        133049898      2.73%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        208158043      4.27%     81.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        158737553      3.26%     84.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         85148233      1.75%     86.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        161418870      3.31%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         37327602      0.77%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        472694291      9.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4874707250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1415973                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches       1303294762                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.471087                       # Inst execution rate
system.switch_cpus.iew.exec_refs           2482854996                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores         1046691815                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       487292193                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    1385430181                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     67746186                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        34460                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts   1048780385                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   7131660148                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1436163181                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1057971                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    7171119007                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       10959360                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     266666300                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1012176                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     280009216                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          959                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    270440175                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1342                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       100363                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     52692311                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      4915465                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3434309                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       100363                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7055                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1408918                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        6883245089                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            7116912651                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.575754                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        3963052708                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.459967                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             7117326083                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       8769309678                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      5092109295                       # number of integer regfile writes
system.switch_cpus.ipc                       1.252708                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.252708                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    4411041066     61.50%     61.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    277595668      3.87%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1436432805     20.03%     85.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite   1047107436     14.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     7172176978                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           118703806                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016551                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        14052675     11.84%     11.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult       15001660     12.64%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       34618427     29.16%     53.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      55031044     46.36%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     7122612450                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  19008972284                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   7001551353                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   7042834186                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         7063913961                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        7172176978                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     67746187                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     26579837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        19172                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       235781                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     23624835                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4874707250                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.471304                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.002648                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2447158229     50.20%     50.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    770191176     15.80%     66.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    457223378      9.38%     75.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    349717584      7.17%     82.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    275630928      5.65%     88.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    305232276      6.26%     94.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    132501263      2.72%     97.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     81725704      1.68%     98.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     55326712      1.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4874707250                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.471304                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      168268334                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    328811900                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    115361298                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    115504889                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     91956490                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     70222598                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   1385430181                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores   1048780385                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      7547504884                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      270039792                       # number of misc regfile writes
system.switch_cpus.numCycles               4874707641                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       879995716                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    7442349298                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      277015133                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        527994960                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      157616726                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       7253196                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups   11450276585                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     7138341300                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   7478197665                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         996743751                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       97753073                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1012176                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     677213194                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         35848142                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   8741472484                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1791747443                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     82985847                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1579178249                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     67747095                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     76954609                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads          11575606080                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         14267138666                       # The number of ROB writes
system.switch_cpus.timesIdled                       7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         76908927                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        38452374                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          459                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     24094919                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          500                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     48189839                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            500                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4915294                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2513067                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2402243                       # Transaction distribution
system.membus.trans_dist::ReadExReq               482                       # Transaction distribution
system.membus.trans_dist::ReadExResp              482                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4915295                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      7330818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      7416045                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     14746863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14746863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    467577600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    483314304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    950891904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               950891904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4915777                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4915777    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4915777                       # Request fanout histogram
system.membus.reqLayer0.occupancy         16907061409                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         17758661740                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        46204446489                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          24094003                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12654044                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           34                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16356651                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              916                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             916                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            34                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     24093970                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     72284656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              72284758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   4382190336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4382199040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4915810                       # Total snoops (count)
system.tol2bus.snoopTraffic                 321672576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         29010730                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000033                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005749                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               29009771    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    959      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           29010730                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        37010369211                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       50237835225                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             70890                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    312798976                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         312800896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    154776704                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      154776704                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2443742                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2443757                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1209193                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1209193                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    153879474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            153880419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      76141419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            76141419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      76141419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    153879474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           230021837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2418386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   4650650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000222530356                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       134710                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       134710                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            8702272                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2285715                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2443757                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1209193                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  4887514                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2418386                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                236834                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            46474                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            62048                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           123390                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           251342                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           423441                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           828045                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           719734                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           390046                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           103570                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           464606                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          516950                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          132652                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          132240                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          103072                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          132620                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          220450                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            14650                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           163112                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           398184                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           398179                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           398018                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           279730                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           382572                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          383862                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              48                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.05                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.01                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 81330705852                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               23253400000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           168530955852                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17487.92                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               36237.92                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 3186714                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                2114566                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                68.52                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               87.44                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              4887514                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2418386                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2280357                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2265716                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  52696                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  51883                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     15                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                131037                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                131356                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                134759                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                134760                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                134714                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                134716                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                134714                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                134712                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                134713                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                134717                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                134756                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                134758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                134725                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                134737                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                134729                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                134711                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                134710                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                134710                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   329                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1767752                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   255.927917                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   192.930637                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   239.310891                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        33499      1.90%      1.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1150468     65.08%     66.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       209744     11.87%     78.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        97603      5.52%     84.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        86503      4.89%     89.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        47011      2.66%     91.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        46583      2.64%     94.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        25937      1.47%     96.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        70404      3.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1767752                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       134710                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     34.523406                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    32.865490                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.062585                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            25      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15         2392      1.78%      1.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         4618      3.43%      5.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         9737      7.23%     12.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        13774     10.22%     22.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        21978     16.32%     38.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        25671     19.06%     58.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        17769     13.19%     71.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        17756     13.18%     84.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         9779      7.26%     91.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         3881      2.88%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          295      0.22%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         2573      1.91%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          962      0.71%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          652      0.48%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          533      0.40%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          974      0.72%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          876      0.65%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          348      0.26%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           90      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           15      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95           12      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       134710                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       134710                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.952305                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.949149                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.325820                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            3350      2.49%      2.49% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             324      0.24%      2.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          130579     96.93%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             315      0.23%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             142      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       134710                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             297643520                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ               15157376                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              154774720                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              312800896                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           154776704                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      146.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       76.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   153.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    76.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.74                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.14                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2032752923250                       # Total gap between requests
system.mem_ctrls0.avgGap                    556468.86                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    297641600                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    154774720                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 944.531833609424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 146422899.065855652094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 76140442.748950645328                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      4887484                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2418386                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1162106                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 168529793746                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 46992045845839                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     38736.87                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     34481.91                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  19431160.22                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   74.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          5194657020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2761018095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        12895982400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4001036040                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    588690850050                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    284837124000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1058844117765                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       520.891654                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 734248074139                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1230627072290                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          7427113680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3947600745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        20309872800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        8622777060                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    786907185540                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    117918495360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1105596495345                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       543.891190                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 299238474489                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1665636671940                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    316416256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         316418560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    166895872                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      166895872                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2472002                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2472020                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1303874                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1303874                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    155658972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            155660106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      82103367                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            82103367                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      82103367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    155658972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           237763472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2607748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   4711378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000191103098                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       147000                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       147000                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            8859792                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2462769                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2472020                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1303874                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  4944040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2607748                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                232626                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            73956                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           120114                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           161410                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           242164                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           460269                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           867041                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           729572                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           338613                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           148276                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           509413                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          513414                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          146872                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           89028                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           74676                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          147818                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           88778                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           191540                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           441942                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           441942                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           441941                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           265052                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           398022                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          427288                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.02                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.04                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 83384095367                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               23557070000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           171723107867                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17698.32                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36448.32                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 3291455                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2302666                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                69.86                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               88.30                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4944040                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2607748                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2308760                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2297968                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  52649                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  52015                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                124314                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                127429                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                147058                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                147060                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                147013                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                147022                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                147015                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                147013                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                147013                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                147019                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                147103                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                147257                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                147199                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                147056                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                147031                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                147003                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                147000                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                147000                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  3121                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1725022                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   271.546756                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   199.781495                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   257.359900                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        23823      1.38%      1.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1130193     65.52%     66.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       148181      8.59%     75.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       122189      7.08%     82.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        71414      4.14%     86.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        57283      3.32%     90.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        49245      2.85%     92.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        44001      2.55%     95.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        78693      4.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1725022                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       147000                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     32.050408                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    29.406398                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    12.939039                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             25      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11          6481      4.41%      4.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15         6213      4.23%      8.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         5539      3.77%     12.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23        13579      9.24%     21.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27        25487     17.34%     39.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        17493     11.90%     50.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        26860     18.27%     69.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        13904      9.46%     78.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         8936      6.08%     84.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         6168      4.20%     88.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2430      1.65%     90.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         2887      1.96%     92.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         1553      1.06%     93.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         4266      2.90%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         4472      3.04%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          625      0.43%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           44      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           38      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       147000                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       147000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.739680                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.724309                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.721279                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           19574     13.32%     13.32% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            3109      2.11%     15.43% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          120806     82.18%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            3074      2.09%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             395      0.27%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              42      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       147000                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             301530496                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ               14888064                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              166894912                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              316418560                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           166895872                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      148.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       82.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   155.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    82.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.80                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.16                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2032752974541                       # Total gap between requests
system.mem_ctrls1.avgGap                    538350.12                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    301528192                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    166894912                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1133.438200331309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 148334883.372236758471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 82102894.401793494821                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      4944004                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2607748                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1297488                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 171721810379                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 46799722632947                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     36041.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     34733.35                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  17946413.01                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   76.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          4750291980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2524832475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        12268483500                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4308139080                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    598449674130                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    276619545600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1059384416925                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       521.157451                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 712715513701                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1252159632728                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          7566393660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4021626015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        21371012460                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        9304227180                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    763742909940                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    137425148160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1103894767575                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       543.054036                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 349980617343                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1614894529086                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data     19179142                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19179143                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data     19179142                       # number of overall hits
system.l2.overall_hits::total                19179143                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      4915744                       # number of demand (read+write) misses
system.l2.demand_misses::total                4915777                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      4915744                       # number of overall misses
system.l2.overall_misses::total               4915777                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2924421                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 418097118660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     418100043081                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2924421                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 418097118660                       # number of overall miss cycles
system.l2.overall_miss_latency::total    418100043081                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     24094886                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24094920                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     24094886                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24094920                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.204016                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.204017                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.204016                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.204017                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88618.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85052.663170                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85052.687109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88618.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85052.663170                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85052.687109                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2513067                       # number of writebacks
system.l2.writebacks::total                   2513067                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      4915744                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4915777                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4915744                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4915777                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2642231                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 376092195410                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 376094837641                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2642231                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 376092195410                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 376094837641                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.204016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.204017                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.204016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.204017                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80067.606061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76507.685390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76507.709288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80067.606061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76507.685390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76507.709288                       # average overall mshr miss latency
system.l2.replacements                        4915810                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10140977                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10140977                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10140977                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10140977                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           34                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               34                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           34                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           34                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          434                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   434                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          482                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 482                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     38003295                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      38003295                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.526201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.526201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78845.010373                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78845.010373                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          482                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            482                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     33893313                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33893313                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.526201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.526201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70318.076763                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70318.076763                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2924421                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2924421                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88618.818182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88618.818182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2642231                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2642231                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80067.606061                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80067.606061                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     19178708                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19178708                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      4915262                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4915262                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 418059115365                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 418059115365                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     24093970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      24093970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.204004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.204004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85053.271904                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85053.271904                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      4915262                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4915262                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 376058302097                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 376058302097                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.204004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.204004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76508.292355                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76508.292355                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    57236604                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4917858                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.638523                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.358621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1165.016123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.507377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   880.117879                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.568856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.429745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1485                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 775945890                       # Number of tag accesses
system.l2.tags.data_accesses                775945890                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967246913571                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2032753086429                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099731                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    841595594                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2843695325                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099731                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    841595594                       # number of overall hits
system.cpu.icache.overall_hits::total      2843695325                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          834                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           54                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            888                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          834                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           54                       # number of overall misses
system.cpu.icache.overall_misses::total           888                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4432293                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4432293                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4432293                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4432293                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    841595648                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2843696213                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    841595648                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2843696213                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 82079.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4991.320946                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 82079.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4991.320946                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           76                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          244                       # number of writebacks
system.cpu.icache.writebacks::total               244                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2977380                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2977380                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2977380                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2977380                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        87570                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        87570                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        87570                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        87570                       # average overall mshr miss latency
system.cpu.icache.replacements                    244                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099731                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    841595594                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2843695325                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          834                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           54                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           888                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4432293                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4432293                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    841595648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2843696213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 82079.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4991.320946                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2977380                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2977380                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        87570                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        87570                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.926985                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2843696193                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               868                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3276147.687788                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.906261                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    23.020724                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.036892                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      110904153175                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     110904153175                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    713784230                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1937349807                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2651134037                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    713784230                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1937349807                       # number of overall hits
system.cpu.dcache.overall_hits::total      2651134037                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9763153                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     94860923                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      104624076                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9763153                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     94860923                       # number of overall misses
system.cpu.dcache.overall_misses::total     104624076                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2748778312755                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2748778312755                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2748778312755                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2748778312755                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723547383                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   2032210730                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2755758113                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723547383                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   2032210730                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2755758113                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013493                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.046679                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037966                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013493                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.046679                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037966                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 28976.929866                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26272.904076                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 28976.929866                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26272.904076                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        24443                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1421                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.201267                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     16211039                       # number of writebacks
system.cpu.dcache.writebacks::total          16211039                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     70766495                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     70766495                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     70766495                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     70766495                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     24094428                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     24094428                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     24094428                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     24094428                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 620051602266                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 620051602266                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 620051602266                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 620051602266                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011856                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008743                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011856                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008743                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 25734.232092                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25734.232092                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 25734.232092                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25734.232092                       # average overall mshr miss latency
system.cpu.dcache.replacements               33857941                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    395638914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    959517368                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1355156282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6219262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     94857259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     101076521                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2748658972359                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2748658972359                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    401858176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data   1054374627                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1456232803                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015476                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.089965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069410                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 28976.791037                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27193.842301                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     70763747                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     70763747                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     24093512                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     24093512                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 620008652517                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 620008652517                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016545                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25733.427842                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25733.427842                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    318145316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    977832439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1295977755                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3543891                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         3664                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3547555                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    119340396                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    119340396                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321689207                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    977836103                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1299525310                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002730                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 32571.068777                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    33.640182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2748                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2748                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          916                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          916                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     42949749                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     42949749                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 46888.372271                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46888.372271                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18839368                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     67509498                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     86348866                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          159                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          915                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1074                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     42105324                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     42105324                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18839527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     67510413                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     86349940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 46016.747541                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 39204.212291                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          457                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          457                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          458                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          458                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     36196851                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     36196851                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 79032.425764                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79032.425764                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18839527                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     67509948                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     86349475                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18839527                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     67509948                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     86349475                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2857690575                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          33858197                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             84.401735                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.772797                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.226745                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539948                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       93744499093                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      93744499093                       # Number of data accesses

---------- End Simulation Statistics   ----------
