<stg><name>AES_Encrypt_Pipeline_VITIS_LOOP_90_1</name>


<trans_list>

<trans id="113" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %round = alloca i32 1

]]></Node>
<StgValue><ssdm name="round"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i4 1, i4 %round

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %round_1 = load i4 %round

]]></Node>
<StgValue><ssdm name="round_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:18 %icmp_ln90 = icmp_eq  i4 %round_1, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:19 %br_ln90 = br i1 %icmp_ln90, void %for.inc.split, void %for.inc.i54.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
for.inc.split:2 %tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %round_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:3 %p_cast = zext i6 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %w_addr = getelementptr i32 %w, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="w_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:5 %w_load = load i6 %w_addr

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:14 %empty = or i6 %tmp_1, i6 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:15 %p_cast13 = zext i6 %empty

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:16 %w_addr_1 = getelementptr i32 %w, i64 0, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="w_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:17 %w_load_1 = load i6 %w_addr_1

]]></Node>
<StgValue><ssdm name="w_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:15 %state_addr_14 = getelementptr i8 %state, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="state_addr_14"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:16 %state_addr_15 = getelementptr i8 %state, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_addr_15"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:5 %w_load = load i6 %w_addr

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:6 %trunc_ln77_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln77_4"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc.split:7 %store_ln77 = store i8 %trunc_ln77_4, i4 %state_addr_15

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:8 %trunc_ln77_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln77_5"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc.split:9 %store_ln77 = store i8 %trunc_ln77_5, i4 %state_addr_14

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:10 %trunc_ln77_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln77_6"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32">
<![CDATA[
for.inc.split:12 %trunc_ln77 = trunc i32 %w_load

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:17 %w_load_1 = load i6 %w_addr_1

]]></Node>
<StgValue><ssdm name="w_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:18 %trunc_ln77_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln77_8"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:20 %trunc_ln77_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_1, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln77_9"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:22 %trunc_ln77_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_1, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln77_s"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32">
<![CDATA[
for.inc.split:24 %trunc_ln77_1 = trunc i32 %w_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln77_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:26 %empty_24 = or i6 %tmp_1, i6 2

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:27 %p_cast14 = zext i6 %empty_24

]]></Node>
<StgValue><ssdm name="p_cast14"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:28 %w_addr_2 = getelementptr i32 %w, i64 0, i64 %p_cast14

]]></Node>
<StgValue><ssdm name="w_addr_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:29 %w_load_2 = load i6 %w_addr_2

]]></Node>
<StgValue><ssdm name="w_load_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:38 %empty_25 = or i6 %tmp_1, i6 3

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:39 %p_cast15 = zext i6 %empty_25

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:40 %w_addr_3 = getelementptr i32 %w, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="w_addr_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:41 %w_load_3 = load i6 %w_addr_3

]]></Node>
<StgValue><ssdm name="w_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:13 %state_addr_12 = getelementptr i8 %state, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="state_addr_12"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:14 %state_addr_13 = getelementptr i8 %state, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="state_addr_13"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc.split:11 %store_ln77 = store i8 %trunc_ln77_6, i4 %state_addr_13

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc.split:13 %store_ln77 = store i8 %trunc_ln77, i4 %state_addr_12

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:29 %w_load_2 = load i6 %w_addr_2

]]></Node>
<StgValue><ssdm name="w_load_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:30 %trunc_ln77_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln77_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:32 %trunc_ln77_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_2, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln77_3"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:34 %trunc_ln77_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_2, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln77_7"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32">
<![CDATA[
for.inc.split:36 %trunc_ln77_10 = trunc i32 %w_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln77_10"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:41 %w_load_3 = load i6 %w_addr_3

]]></Node>
<StgValue><ssdm name="w_load_3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:42 %trunc_ln77_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_3, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln77_11"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:44 %trunc_ln77_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_3, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln77_12"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:46 %trunc_ln77_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_3, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln77_13"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32">
<![CDATA[
for.inc.split:48 %trunc_ln77_14 = trunc i32 %w_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln77_14"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:11 %state_addr_10 = getelementptr i8 %state, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="state_addr_10"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:12 %state_addr_11 = getelementptr i8 %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr_11"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc.split:19 %store_ln77 = store i8 %trunc_ln77_8, i4 %state_addr_11

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc.split:21 %store_ln77 = store i8 %trunc_ln77_9, i4 %state_addr_10

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:9 %state_addr_8 = getelementptr i8 %state, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="state_addr_8"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:10 %state_addr_9 = getelementptr i8 %state, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="state_addr_9"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc.split:23 %store_ln77 = store i8 %trunc_ln77_s, i4 %state_addr_9

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc.split:25 %store_ln77 = store i8 %trunc_ln77_1, i4 %state_addr_8

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:7 %state_addr_6 = getelementptr i8 %state, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="state_addr_6"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:8 %state_addr_7 = getelementptr i8 %state, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="state_addr_7"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc.split:31 %store_ln77 = store i8 %trunc_ln77_2, i4 %state_addr_7

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc.split:33 %store_ln77 = store i8 %trunc_ln77_3, i4 %state_addr_6

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:5 %state_addr_4 = getelementptr i8 %state, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="state_addr_4"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:6 %state_addr_5 = getelementptr i8 %state, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="state_addr_5"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc.split:35 %store_ln77 = store i8 %trunc_ln77_7, i4 %state_addr_5

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc.split:37 %store_ln77 = store i8 %trunc_ln77_10, i4 %state_addr_4

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:1 %state_addr = getelementptr i8 %state, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:2 %state_addr_1 = getelementptr i8 %state, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="state_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:3 %state_addr_2 = getelementptr i8 %state, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="state_addr_2"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:4 %state_addr_3 = getelementptr i8 %state, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="state_addr_3"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:17 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc.split:43 %store_ln77 = store i8 %trunc_ln77_11, i4 %state_addr_3

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc.split:45 %store_ln77 = store i8 %trunc_ln77_12, i4 %state_addr_2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:50 %add_ln90 = add i4 %round_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:51 %store_ln90 = store i4 %add_ln90, i4 %round

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0">
<![CDATA[
for.inc.i54.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:0 %speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln90"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc.split:47 %store_ln77 = store i8 %trunc_ln77_13, i4 %state_addr_1

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc.split:49 %store_ln77 = store i8 %trunc_ln77_14, i4 %state_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:52 %br_ln90 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
