git clone --depth 1 --no-tags https://github.com/Dongtata2020/UVM_Verification_for_P2S_Data_Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301655681
git clone --depth 1 --no-tags https://github.com/CircuitCoder/mill.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299985634
git clone --depth 1 --no-tags https://github.com/shehanmunasinghe/tinyGPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300596733
git clone --depth 1 --no-tags https://github.com/kumarrishav14/AMBA_APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309136186
git clone --depth 1 --no-tags https://github.com/martinriis/RISC-V-Vector-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284243255
git clone --depth 1 --no-tags https://github.com/Anjali-287/Synchronous-FIFO-UVM-TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277882906
git clone --depth 1 --no-tags https://github.com/WeiChungWu/UVM_UART_Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288183829
git clone --depth 1 --no-tags https://github.com/efeslab/hardware-bugbase.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292319939
git clone --depth 1 --no-tags https://github.com/hughjackson/PeakRDL-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309151056
git clone --depth 1 --no-tags https://github.com/Jefferson-Lopes/Correlator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277610151
git clone --depth 1 --no-tags https://github.com/amane-uehara/cpubook-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287538160
git clone --depth 1 --no-tags https://github.com/PulseRain/PulseRain_RISCV_MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282561607
git clone --depth 1 --no-tags https://github.com/stong/risc-uproc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281859291
git clone --depth 1 --no-tags https://github.com/PaulZC/XLR8_VGA_HDMI_XB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287532352
git clone --depth 1 --no-tags https://github.com/Panda-Cores/PandaZero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281180880
git clone --depth 1 --no-tags https://github.com/Yummot/adapters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290697728
git clone --depth 1 --no-tags https://github.com/reed-foster/pynq-audio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298896396
git clone --depth 1 --no-tags https://github.com/carljohnsen/vitis_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300618801
git clone --depth 1 --no-tags https://github.com/yujixr/r2rv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303841609
git clone --depth 1 --no-tags https://github.com/smirnovich/ofd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310565104
git clone --depth 1 --no-tags https://github.com/TwistsOfFate/vanilla-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289934721
git clone --depth 1 --no-tags https://github.com/akoskovacs/spartan-edge-accelerator-hdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293178188
git clone --depth 1 --no-tags https://github.com/1varuna/fifo_tb_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282897715
git clone --depth 1 --no-tags https://github.com/antmicro/verilator-dynamic-scheduler-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301320625
git clone --depth 1 --no-tags https://github.com/JC-S/Karatsuba_multiplier_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276586053
git clone --depth 1 --no-tags https://github.com/souryadey/mlp-ondevice-training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295883948
git clone --depth 1 --no-tags https://github.com/hengfengzhang/uvm_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305385266
git clone --depth 1 --no-tags https://github.com/putongputong-lin/ahb2sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282005485
git clone --depth 1 --no-tags https://github.com/LeninSG21/mips-multiciclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312646294
git clone --depth 1 --no-tags https://github.com/pulp-training/sw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312085926
git clone --depth 1 --no-tags https://github.com/NikolaF-95/RAM_VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279161988
git clone --depth 1 --no-tags https://github.com/kitune-san/KFPS2KB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284738150
git clone --depth 1 --no-tags https://github.com/wangyisong1996/ThinPAD-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310241000
git clone --depth 1 --no-tags https://github.com/sthornington/gemmm2s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298308489
git clone --depth 1 --no-tags https://github.com/aakif-h/RISC-V-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281809543
git clone --depth 1 --no-tags https://github.com/ljiaxi/chisel-rv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296283524
git clone --depth 1 --no-tags https://github.com/kitune-san/KF8255.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280858630
git clone --depth 1 --no-tags https://github.com/dh73/Prop-eller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309804052
git clone --depth 1 --no-tags https://github.com/tsmk94/Taiga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308410365
git clone --depth 1 --no-tags https://github.com/Verdvana/Uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306628572
git clone --depth 1 --no-tags https://github.com/FlameKen/ariane_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311030924
git clone --depth 1 --no-tags https://github.com/aditi3512/HyCUBE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309019463
git clone --depth 1 --no-tags https://github.com/hugoferreira/fpga-8bit-console.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307251119
git clone --depth 1 --no-tags https://github.com/ritviknk/projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284588138
git clone --depth 1 --no-tags https://github.com/thisiszy/Space-Oddity-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295458287
git clone --depth 1 --no-tags https://github.com/letrend/tcm4671.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304550220
git clone --depth 1 --no-tags https://github.com/CookDarwin/axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284180384
git clone --depth 1 --no-tags https://github.com/agh-riscv/pixel_riscv_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291526287
git clone --depth 1 --no-tags https://github.com/huangyxi/FPGA-16QAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283449420
git clone --depth 1 --no-tags https://github.com/NazerkeT/ArianeDemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301924639
git clone --depth 1 --no-tags https://github.com/JA1TYE/iCEPIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287880472
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/Dual_port_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310859452
git clone --depth 1 --no-tags https://github.com/Elzawawy/mips-processor-simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290201326
git clone --depth 1 --no-tags https://github.com/bluecmd/sva-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298511978
git clone --depth 1 --no-tags https://github.com/briansune/Arria_V_FPGA_GoldenPack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277580395
git clone --depth 1 --no-tags https://github.com/RaitoBezarius/sysnum2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307462148
git clone --depth 1 --no-tags https://github.com/martinriis/Verilog-FastAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291262841
git clone --depth 1 --no-tags https://github.com/Ag48/sv_dpi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277344105
git clone --depth 1 --no-tags https://github.com/Panda-Cores/wishbone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284762521
git clone --depth 1 --no-tags https://github.com/voraravi30/axi4_uvc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282896169
git clone --depth 1 --no-tags https://github.com/Chengineer/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291145946
git clone --depth 1 --no-tags https://github.com/Verdvana/Battery_Management_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304868298
git clone --depth 1 --no-tags https://github.com/weedmank/RisKy1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307167886
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/OpenNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289784598
git clone --depth 1 --no-tags https://github.com/MohcineBerni/cva6-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306455309
git clone --depth 1 --no-tags https://github.com/ElectronAsh/psx_gpu_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301307738
git clone --depth 1 --no-tags https://github.com/barawn/verilog-library-barawn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287313424
git clone --depth 1 --no-tags https://github.com/chenfengrugao/uvm_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299798531
git clone --depth 1 --no-tags https://github.com/Campo87/VGA-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287568428
git clone --depth 1 --no-tags https://github.com/ECE540-2020-Fall/rvfpga_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303271893
git clone --depth 1 --no-tags https://github.com/dhaivat7/RISC_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298737339
git clone --depth 1 --no-tags https://github.com/pulp-training/dummy_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312043999
git clone --depth 1 --no-tags https://github.com/rksingh23/System_Verilog_Practise_Problems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300518485
git clone --depth 1 --no-tags https://github.com/MuhammedSamy/DMA8237A-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293587633
git clone --depth 1 --no-tags https://github.com/wen-liao/32bit-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276698873
git clone --depth 1 --no-tags https://github.com/alonso9v9/Verificaci-n_Proyecto_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311793601
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/SoC-RTOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297182087
git clone --depth 1 --no-tags https://github.com/GorgeousWalrus/panda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289252799
git clone --depth 1 --no-tags https://github.com/voraravi30/apb4_uvc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283460699
git clone --depth 1 --no-tags https://github.com/Alenkruth/Crypto_RI5CY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281088626
git clone --depth 1 --no-tags https://github.com/SteveLRojas/TRS80_MC10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304135503
git clone --depth 1 --no-tags https://github.com/EdgeHannah/CPE487.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292266258
git clone --depth 1 --no-tags https://github.com/tinyvision-ai-inc/spi_slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309533607
git clone --depth 1 --no-tags https://github.com/PXVI/mips-pro-adam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299315481
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/MPSoC-RTOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297182015
git clone --depth 1 --no-tags https://github.com/GorgeousWalrus/panda_wb2apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290754251
git clone --depth 1 --no-tags https://github.com/AgustinDS/Proyecto1_VFCI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302464898
git clone --depth 1 --no-tags https://github.com/jeras/ADAMS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308135037
git clone --depth 1 --no-tags https://github.com/yanivnana/uvm_first_step.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278828276
git clone --depth 1 --no-tags https://github.com/Panda-Cores/common.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281183163
git clone --depth 1 --no-tags https://github.com/bkettle/fpgairpods.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305213157
git clone --depth 1 --no-tags https://github.com/Aniruth-ai/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285382944
git clone --depth 1 --no-tags https://github.com/KlochkovSA/Detectors_FSM_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283443395
git clone --depth 1 --no-tags https://github.com/CloudDynasty/FormalVerificationFifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297574020
git clone --depth 1 --no-tags https://github.com/nfproc/hdmi_sender.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303567897
git clone --depth 1 --no-tags https://github.com/Poorna-Sri/Candi_Ven_Mac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310176588
git clone --depth 1 --no-tags https://github.com/verification-gentleman-blog/something-something-formal-equivalence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291297945
git clone --depth 1 --no-tags https://github.com/Voprzybyo/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292069839
git clone --depth 1 --no-tags https://github.com/GorgeousWalrus/panda_cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289253845
git clone --depth 1 --no-tags https://github.com/GorgeousWalrus/panda_timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289253987
