# uncompyle6 version 3.7.4
# Python bytecode 2.7 (62211)
# Decompiled from: Python 3.6.9 (default, Apr 18 2020, 01:56:04) 
# [GCC 8.4.0]
# Embedded file name: /usr/lib/python2.7/site-packages/sh2dis/sh2opcodes.py
# Compiled at: 2017-12-04 17:32:45
"""SH2 Opcodes"""
OPCODES = (
 {'opmask': (28672, 61440), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (255, 0), 
    'disp': 0, 
    'bits': '0111nnnniiiiiiii', 
    'cmd': 'add', 
    'args': ('#0x%(imm)X', 'r%(n)d')},
 {'opmask': (12300, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0011nnnnmmmm1100', 
    'cmd': 'add', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (12302, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0011nnnnmmmm1110', 
    'cmd': 'addc', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (12303, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0011nnnnmmmm1111', 
    'cmd': 'addv', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (51456, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (255, 0), 
    'disp': 0, 
    'bits': '11001001iiiiiiii', 
    'cmd': 'and', 
    'args': ('#0x%(imm)X', 'r0')},
 {'opmask': (8201, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0010nnnnmmmm1001', 
    'cmd': 'and', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (52480, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (255, 0), 
    'disp': 0, 
    'bits': '11001101iiiiiiii', 
    'cmd': 'and.b', 
    'args': ('#0x%(imm)X', '@(r0,gbr)')},
 {'opmask': (35584, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 255, 
    'bits': '10001011dddddddd', 
    'cmd': 'bf', 
    'args': ('label', '')},
 {'opmask': (36608, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 255, 
    'bits': '10001111dddddddd', 
    'cmd': 'bf/s', 
    'args': ('label', '')},
 {'opmask': (40960, 61440), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 4095, 
    'bits': '1010dddddddddddd', 
    'cmd': 'bra', 
    'args': ('label', '')},
 {'opmask': (35, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000mmmm00100011', 
    'cmd': 'braf', 
    'args': ('r%(m)d', '')},
 {'opmask': (45056, 61440), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 4095, 
    'bits': '1011dddddddddddd', 
    'cmd': 'bsr', 
    'args': ('label', '')},
 {'opmask': (3, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000mmmm00000011', 
    'cmd': 'bsrf', 
    'args': ('r%(m)d', '')},
 {'opmask': (35072, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 255, 
    'bits': '10001001dddddddd', 
    'cmd': 'bt', 
    'args': ('label', '')},
 {'opmask': (36096, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 255, 
    'bits': '10001101dddddddd', 
    'cmd': 'bt/s', 
    'args': ('label', '')},
 {'opmask': (40, 65535), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000000000101000', 
    'cmd': 'clrmac', 
    'args': ('', '')},
 {'opmask': (8, 65535), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000000000001000', 
    'cmd': 'clrt', 
    'args': ('', '')},
 {'opmask': (34816, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (255, 0), 
    'disp': 0, 
    'bits': '10001000iiiiiiii', 
    'cmd': 'cmp/eq', 
    'args': ('#0x%(imm)X', 'r0')},
 {'opmask': (12288, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0011nnnnmmmm0000', 
    'cmd': 'cmp/eq', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (12291, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0011nnnnmmmm0011', 
    'cmd': 'cmp/ge', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (12295, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0011nnnnmmmm0111', 
    'cmd': 'cmp/gt', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (12294, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0011nnnnmmmm0110', 
    'cmd': 'cmp/hi', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (12290, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0011nnnnmmmm0010', 
    'cmd': 'cmp/hs', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (16405, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00010101', 
    'cmd': 'cmp/pl', 
    'args': ('r%(n)d', '')},
 {'opmask': (16401, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00010001', 
    'cmd': 'cmp/pz', 
    'args': ('r%(n)d', '')},
 {'opmask': (8204, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0010nnnnmmmm1100', 
    'cmd': 'cmp/str', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (8199, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0010nnnnmmmm0111', 
    'cmd': 'div0s', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (25, 65535), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000000000011001', 
    'cmd': 'div0u', 
    'args': ('', '')},
 {'opmask': (12292, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0011nnnnmmmm0100', 
    'cmd': 'div1', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (12301, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0011nnnnmmmm1101', 
    'cmd': 'dmuls.l', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (12293, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0011nnnnmmmm0101', 
    'cmd': 'dmulu.l', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (16400, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00010000', 
    'cmd': 'dt', 
    'args': ('r%(n)d', '')},
 {'opmask': (24590, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0110nnnnmmmm1110', 
    'cmd': 'exts.b', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (24591, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0110nnnnmmmm1111', 
    'cmd': 'exts.w', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (24588, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0110nnnnmmmm1100', 
    'cmd': 'extu.b', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (24589, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0110nnnnmmmm1101', 
    'cmd': 'extu.w', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (16427, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm00101011', 
    'cmd': 'jmp', 
    'args': ('@r%(m)d', '')},
 {'opmask': (16395, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm00001011', 
    'cmd': 'jsr', 
    'args': ('@r%(m)d', '')},
 {'opmask': (16414, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm00011110', 
    'cmd': 'ldc', 
    'args': ('r%(m)d', 'gbr')},
 {'opmask': (16478, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm01011110', 
    'cmd': 'ldc', 
    'args': ('r%(m)d', 'mod')},
 {'opmask': (16510, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm01111110', 
    'cmd': 'ldc', 
    'args': ('r%(m)d', 're')},
 {'opmask': (16494, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm01101110', 
    'cmd': 'ldc', 
    'args': ('r%(m)d', 'rs')},
 {'opmask': (16398, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm00001110', 
    'cmd': 'ldc', 
    'args': ('r%(m)d', 'sr')},
 {'opmask': (16430, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm00101110', 
    'cmd': 'ldc', 
    'args': ('r%(m)d', 'vbr')},
 {'opmask': (16407, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm00010111', 
    'cmd': 'ldc.l', 
    'args': ('@r%(m)d+', 'gbr')},
 {'opmask': (16471, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm01010111', 
    'cmd': 'ldc.l', 
    'args': ('@r%(m)d+', 'mod')},
 {'opmask': (16503, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm01110111', 
    'cmd': 'ldc.l', 
    'args': ('@r%(m)d+', 're')},
 {'opmask': (16487, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm01100111', 
    'cmd': 'ldc.l', 
    'args': ('@r%(m)d+', 'rs')},
 {'opmask': (16391, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm00000111', 
    'cmd': 'ldc.l', 
    'args': ('@r%(m)d+', 'sr')},
 {'opmask': (16423, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm00100111', 
    'cmd': 'ldc.l', 
    'args': ('@r%(m)d+', 'vbr')},
 {'opmask': (36352, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 255, 
    'bits': '10001110dddddddd', 
    'cmd': 'ldre', 
    'args': ('@(0x%(disp)X,pc)', '')},
 {'opmask': (35840, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 255, 
    'bits': '10001100dddddddd', 
    'cmd': 'ldrs', 
    'args': ('@(0x%(disp)X,pc)', '')},
 {'opmask': (16506, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm01111010', 
    'cmd': 'lds', 
    'args': ('r%(m)d', 'a0')},
 {'opmask': (16490, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm01101010', 
    'cmd': 'lds', 
    'args': ('r%(m)d', 'dsr')},
 {'opmask': (16394, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm00001010', 
    'cmd': 'lds', 
    'args': ('r%(m)d', 'mach')},
 {'opmask': (16410, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm00011010', 
    'cmd': 'lds', 
    'args': ('r%(m)d', 'macl')},
 {'opmask': (16426, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm00101010', 
    'cmd': 'lds', 
    'args': ('r%(m)d', 'pr')},
 {'opmask': (16522, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm10001010', 
    'cmd': 'lds', 
    'args': ('r%(m)d', 'x0')},
 {'opmask': (16538, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm10011010', 
    'cmd': 'lds', 
    'args': ('r%(m)d', 'x1')},
 {'opmask': (16554, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm10101010', 
    'cmd': 'lds', 
    'args': ('r%(m)d', 'y0')},
 {'opmask': (16570, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm10111010', 
    'cmd': 'lds', 
    'args': ('r%(m)d', 'y1')},
 {'opmask': (16502, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm01110110', 
    'cmd': 'lds.l', 
    'args': ('@r%(m)d+', 'a0')},
 {'opmask': (16486, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm01100110', 
    'cmd': 'lds.l', 
    'args': ('@r%(m)d+', 'dsr')},
 {'opmask': (16390, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm00000110', 
    'cmd': 'lds.l', 
    'args': ('@r%(m)d+', 'mach')},
 {'opmask': (16406, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm00010110', 
    'cmd': 'lds.l', 
    'args': ('@r%(m)d+', 'macl')},
 {'opmask': (16422, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm00100110', 
    'cmd': 'lds.l', 
    'args': ('@r%(m)d+', 'pr')},
 {'opmask': (16518, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm10000110', 
    'cmd': 'lds.l', 
    'args': ('@r%(m)d+', 'x0')},
 {'opmask': (16534, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm10010110', 
    'cmd': 'lds.l', 
    'args': ('@r%(m)d+', 'x1')},
 {'opmask': (16550, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm10100110', 
    'cmd': 'lds.l', 
    'args': ('@r%(m)d+', 'y0')},
 {'opmask': (16566, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm10110110', 
    'cmd': 'lds.l', 
    'args': ('@r%(m)d+', 'y1')},
 {'opmask': (15, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnnmmmm1111', 
    'cmd': 'mac.l', 
    'args': ('@r%(m)d+', '@r%(n)d+')},
 {'opmask': (16399, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnnmmmm1111', 
    'cmd': 'mac.w', 
    'args': ('@r%(m)d+', '@r%(n)d+')},
 {'opmask': (57344, 61440), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (255, 0), 
    'disp': 0, 
    'bits': '1110nnnniiiiiiii', 
    'cmd': 'mov', 
    'args': ('#0x%(imm)X', 'r%(n)d')},
 {'opmask': (24579, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0110nnnnmmmm0011', 
    'cmd': 'mov', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (50176, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 255, 
    'bits': '11000100dddddddd', 
    'cmd': 'mov.b', 
    'args': ('@(0x%(disp)X,gbr)', 'r0')},
 {'opmask': (33792, 65280), 
    'm': (240, 4), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 15, 
    'bits': '10000100mmmmdddd', 
    'cmd': 'mov.b', 
    'args': ('@(0x%(disp)X,r%(m)d)', 'r0')},
 {'opmask': (12, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnnmmmm1100', 
    'cmd': 'mov.b', 
    'args': ('@(r0,r%(m)d)', 'r%(n)d')},
 {'opmask': (24580, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0110nnnnmmmm0100', 
    'cmd': 'mov.b', 
    'args': ('@r%(m)d+', 'r%(n)d')},
 {'opmask': (24576, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0110nnnnmmmm0000', 
    'cmd': 'mov.b', 
    'args': ('@r%(m)d', 'r%(n)d')},
 {'opmask': (49152, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 255, 
    'bits': '11000000dddddddd', 
    'cmd': 'mov.b', 
    'args': ('r0', '@(0x%(disp)X,gbr)')},
 {'opmask': (32768, 65280), 
    'm': (0, 0), 
    'n': (240, 4), 
    'imm': (0, 0), 
    'disp': 15, 
    'bits': '10000000nnnndddd', 
    'cmd': 'mov.b', 
    'args': ('r0', '@(0x%(disp)X,r%(n)d)')},
 {'opmask': (4, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnnmmmm0100', 
    'cmd': 'mov.b', 
    'args': ('r%(m)d', '@(r0,r%(n)d)')},
 {'opmask': (8196, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0010nnnnmmmm0100', 
    'cmd': 'mov.b', 
    'args': ('r%(m)d', '@-r%(n)d')},
 {'opmask': (8192, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0010nnnnmmmm0000', 
    'cmd': 'mov.b', 
    'args': ('r%(m)d', '@r%(n)d')},
 {'opmask': (50688, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 255, 
    'bits': '11000110dddddddd', 
    'cmd': 'mov.l', 
    'args': ('@(0x%(disp)X,gbr)', 'r0')},
 {'opmask': (53248, 61440), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 255, 
    'bits': '1101nnnndddddddd', 
    'cmd': 'mov.l', 
    'args': ('@(0x%(disp)X,pc)', 'r%(n)d')},
 {'opmask': (20480, 61440), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 15, 
    'bits': '0101nnnnmmmmdddd', 
    'cmd': 'mov.l', 
    'args': ('@(0x%(disp)X,r%(m)d)', 'r%(n)d')},
 {'opmask': (14, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnnmmmm1110', 
    'cmd': 'mov.l', 
    'args': ('@(r0,r%(m)d)', 'r%(n)d')},
 {'opmask': (24582, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0110nnnnmmmm0110', 
    'cmd': 'mov.l', 
    'args': ('@r%(m)d+', 'r%(n)d')},
 {'opmask': (24578, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0110nnnnmmmm0010', 
    'cmd': 'mov.l', 
    'args': ('@r%(m)d', 'r%(n)d')},
 {'opmask': (49664, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 255, 
    'bits': '11000010dddddddd', 
    'cmd': 'mov.l', 
    'args': ('r0', '@(0x%(disp)X,gbr)')},
 {'opmask': (4096, 61440), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 15, 
    'bits': '0001nnnnmmmmdddd', 
    'cmd': 'mov.l', 
    'args': ('r%(m)d', '@(0x%(disp)X,r%(n)d)')},
 {'opmask': (6, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnnmmmm0110', 
    'cmd': 'mov.l', 
    'args': ('r%(m)d', '@(r0,r%(n)d)')},
 {'opmask': (8198, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0010nnnnmmmm0110', 
    'cmd': 'mov.l', 
    'args': ('r%(m)d', '@-r%(n)d')},
 {'opmask': (8194, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0010nnnnmmmm0010', 
    'cmd': 'mov.l', 
    'args': ('r%(m)d', '@r%(n)d')},
 {'opmask': (50432, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 255, 
    'bits': '11000101dddddddd', 
    'cmd': 'mov.w', 
    'args': ('@(0x%(disp)X,gbr)', 'r0')},
 {'opmask': (36864, 61440), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 255, 
    'bits': '1001nnnndddddddd', 
    'cmd': 'mov.w', 
    'args': ('@(0x%(disp)X,pc)', 'r%(n)d')},
 {'opmask': (34048, 65280), 
    'm': (240, 4), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 15, 
    'bits': '10000101mmmmdddd', 
    'cmd': 'mov.w', 
    'args': ('@(0x%(disp)X,r%(m)d)', 'r0')},
 {'opmask': (13, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnnmmmm1101', 
    'cmd': 'mov.w', 
    'args': ('@(r0,r%(m)d)', 'r%(n)d')},
 {'opmask': (24581, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0110nnnnmmmm0101', 
    'cmd': 'mov.w', 
    'args': ('@r%(m)d+', 'r%(n)d')},
 {'opmask': (24577, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0110nnnnmmmm0001', 
    'cmd': 'mov.w', 
    'args': ('@r%(m)d', 'r%(n)d')},
 {'opmask': (49408, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 255, 
    'bits': '11000001dddddddd', 
    'cmd': 'mov.w', 
    'args': ('r0', '@(0x%(disp)X,gbr)')},
 {'opmask': (33024, 65280), 
    'm': (0, 0), 
    'n': (240, 4), 
    'imm': (0, 0), 
    'disp': 15, 
    'bits': '10000001nnnndddd', 
    'cmd': 'mov.w', 
    'args': ('r0', '@(0x%(disp)X,r%(n)d)')},
 {'opmask': (5, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnnmmmm0101', 
    'cmd': 'mov.w', 
    'args': ('r%(m)d', '@(r0,r%(n)d)')},
 {'opmask': (8197, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0010nnnnmmmm0101', 
    'cmd': 'mov.w', 
    'args': ('r%(m)d', '@-r%(n)d')},
 {'opmask': (8193, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0010nnnnmmmm0001', 
    'cmd': 'mov.w', 
    'args': ('r%(m)d', '@r%(n)d')},
 {'opmask': (50944, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 255, 
    'bits': '11000111dddddddd', 
    'cmd': 'mova', 
    'args': ('@(0x%(disp)X,pc)', 'r0')},
 {'opmask': (41, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnn00101001', 
    'cmd': 'movt', 
    'args': ('r%(n)d', '')},
 {'opmask': (7, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnnmmmm0111', 
    'cmd': 'mul.l', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (8207, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0010nnnnmmmm1111', 
    'cmd': 'muls.w', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (8206, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0010nnnnmmmm1110', 
    'cmd': 'mulu.w', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (24587, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0110nnnnmmmm1011', 
    'cmd': 'neg', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (24586, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0110nnnnmmmm1010', 
    'cmd': 'negc', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (9, 65535), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000000000001001', 
    'cmd': 'nop', 
    'args': ('', '')},
 {'opmask': (24583, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0110nnnnmmmm0111', 
    'cmd': 'not', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (51968, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (255, 0), 
    'disp': 0, 
    'bits': '11001011iiiiiiii', 
    'cmd': 'or', 
    'args': ('#0x%(imm)X', 'r0')},
 {'opmask': (8203, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0010nnnnmmmm1011', 
    'cmd': 'or', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (52992, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (255, 0), 
    'disp': 0, 
    'bits': '11001111iiiiiiii', 
    'cmd': 'or.b', 
    'args': ('#0x%(imm)X', '@(r0,gbr)')},
 {'opmask': (16420, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00100100', 
    'cmd': 'rotcl', 
    'args': ('r%(n)d', '')},
 {'opmask': (16421, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00100101', 
    'cmd': 'rotcr', 
    'args': ('r%(n)d', '')},
 {'opmask': (16388, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00000100', 
    'cmd': 'rotl', 
    'args': ('r%(n)d', '')},
 {'opmask': (16389, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00000101', 
    'cmd': 'rotr', 
    'args': ('r%(n)d', '')},
 {'opmask': (43, 65535), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000000000101011', 
    'cmd': 'rte', 
    'args': ('', '')},
 {'opmask': (11, 65535), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000000000001011', 
    'cmd': 'rts', 
    'args': ('', '')},
 {'opmask': (33280, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (255, 0), 
    'disp': 0, 
    'bits': '10000010iiiiiiii', 
    'cmd': 'setrc', 
    'args': ('#0x%(imm)X', '')},
 {'opmask': (16404, 61695), 
    'm': (3840, 8), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100mmmm00010100', 
    'cmd': 'setrc', 
    'args': ('r%(m)d', '')},
 {'opmask': (24, 65535), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000000000011000', 
    'cmd': 'sett', 
    'args': ('', '')},
 {'opmask': (16416, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00100000', 
    'cmd': 'shal', 
    'args': ('r%(n)d', '')},
 {'opmask': (16417, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00100001', 
    'cmd': 'shar', 
    'args': ('r%(n)d', '')},
 {'opmask': (16384, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00000000', 
    'cmd': 'shll', 
    'args': ('r%(n)d', '')},
 {'opmask': (16392, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00001000', 
    'cmd': 'shll2', 
    'args': ('r%(n)d', '')},
 {'opmask': (16408, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00011000', 
    'cmd': 'shll8', 
    'args': ('r%(n)d', '')},
 {'opmask': (16424, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00101000', 
    'cmd': 'shll16', 
    'args': ('r%(n)d', '')},
 {'opmask': (16385, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00000001', 
    'cmd': 'shlr', 
    'args': ('r%(n)d', '')},
 {'opmask': (16393, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00001001', 
    'cmd': 'shlr2', 
    'args': ('r%(n)d', '')},
 {'opmask': (16409, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00011001', 
    'cmd': 'shlr8', 
    'args': ('r%(n)d', '')},
 {'opmask': (16425, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00101001', 
    'cmd': 'shlr16', 
    'args': ('r%(n)d', '')},
 {'opmask': (27, 65535), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000000000011011', 
    'cmd': 'sleep', 
    'args': ('', '')},
 {'opmask': (18, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnn00010010', 
    'cmd': 'stc', 
    'args': ('gbr', 'r%(n)d')},
 {'opmask': (82, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnn01010010', 
    'cmd': 'stc', 
    'args': ('mod', 'r%(n)d')},
 {'opmask': (114, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnn01110010', 
    'cmd': 'stc', 
    'args': ('re', 'r%(n)d')},
 {'opmask': (98, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnn01100010', 
    'cmd': 'stc', 
    'args': ('rs', 'r%(n)d')},
 {'opmask': (2, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnn00000010', 
    'cmd': 'stc', 
    'args': ('sr', 'r%(n)d')},
 {'opmask': (34, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnn00100010', 
    'cmd': 'stc', 
    'args': ('vbr', 'r%(n)d')},
 {'opmask': (16403, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00010011', 
    'cmd': 'stc.l', 
    'args': ('gbr', '@-r%(n)d')},
 {'opmask': (16467, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn01010011', 
    'cmd': 'stc.l', 
    'args': ('mod', '@-r%(n)d')},
 {'opmask': (16499, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn01110011', 
    'cmd': 'stc.l', 
    'args': ('re', '@-r%(n)d')},
 {'opmask': (16483, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn01100011', 
    'cmd': 'stc.l', 
    'args': ('rs', '@-r%(n)d')},
 {'opmask': (16387, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00000011', 
    'cmd': 'tc.l', 
    'args': ('sr', '@-r%(n)d')},
 {'opmask': (16419, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00100011', 
    'cmd': 'stc.l', 
    'args': ('vbr', '@-r%(n)d')},
 {'opmask': (122, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnn01111010', 
    'cmd': 'sts', 
    'args': ('a0', 'r%(n)d')},
 {'opmask': (106, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnn01101010', 
    'cmd': 'sts', 
    'args': ('dsr', 'r%(n)d')},
 {'opmask': (10, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnn00001010', 
    'cmd': 'sts', 
    'args': ('mach', 'r%(n)d')},
 {'opmask': (26, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnn00011010', 
    'cmd': 'sts', 
    'args': ('macl', 'r%(n)d')},
 {'opmask': (42, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnn00101010', 
    'cmd': 'sts', 
    'args': ('pr', 'r%(n)d')},
 {'opmask': (138, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnn10001010', 
    'cmd': 'sts', 
    'args': ('x0', 'r%(n)d')},
 {'opmask': (154, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnn10011010', 
    'cmd': 'sts', 
    'args': ('x1', 'r%(n)d')},
 {'opmask': (170, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnn10101010', 
    'cmd': 'sts', 
    'args': ('y0', 'r%(n)d')},
 {'opmask': (186, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0000nnnn10111010', 
    'cmd': 'sts', 
    'args': ('y1', 'r%(n)d')},
 {'opmask': (16498, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn01110010', 
    'cmd': 'sts.l', 
    'args': ('a0', '@-r%(n)d')},
 {'opmask': (16482, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn01100010', 
    'cmd': 'sts.l', 
    'args': ('dsr', '@-r%(n)d')},
 {'opmask': (16386, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00000010', 
    'cmd': 'sts.l', 
    'args': ('mach', '@-r%(n)d')},
 {'opmask': (16402, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00010010', 
    'cmd': 'sts.l', 
    'args': ('macl', '@-r%(n)d')},
 {'opmask': (16418, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00100010', 
    'cmd': 'sts.l', 
    'args': ('pr', '@-r%(n)d')},
 {'opmask': (16514, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn10000010', 
    'cmd': 'sts.l', 
    'args': ('x0', '@-r%(n)d')},
 {'opmask': (16530, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn10010010', 
    'cmd': 'sts.l', 
    'args': ('x1', '@-r%(n)d')},
 {'opmask': (16546, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn10100010', 
    'cmd': 'sts.l', 
    'args': ('y0', '@-r%(n)d')},
 {'opmask': (16562, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn10110010', 
    'cmd': 'sts.l', 
    'args': ('y1', '@-r%(n)d')},
 {'opmask': (12296, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0011nnnnmmmm1000', 
    'cmd': 'sub', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (12298, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0011nnnnmmmm1010', 
    'cmd': 'subc', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (12299, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0011nnnnmmmm1011', 
    'cmd': 'subv', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (24584, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0110nnnnmmmm1000', 
    'cmd': 'swap.b', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (24585, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0110nnnnmmmm1001', 
    'cmd': 'swap.w', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (16411, 61695), 
    'm': (0, 0), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0100nnnn00011011', 
    'cmd': 'tas.b', 
    'args': ('@r%(n)d', '')},
 {'opmask': (49920, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (255, 0), 
    'disp': 0, 
    'bits': '11000011iiiiiiii', 
    'cmd': 'trapa', 
    'args': ('#0x%(imm)X', '')},
 {'opmask': (51200, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (255, 0), 
    'disp': 0, 
    'bits': '11001000iiiiiiii', 
    'cmd': 'tst', 
    'args': ('#0x%(imm)X', 'r0')},
 {'opmask': (8200, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0010nnnnmmmm1000', 
    'cmd': 'tst', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (52224, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (255, 0), 
    'disp': 0, 
    'bits': '11001100iiiiiiii', 
    'cmd': 'tst.b', 
    'args': ('#0x%(imm)X', '@(r0,gbr)')},
 {'opmask': (51712, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (255, 0), 
    'disp': 0, 
    'bits': '11001010iiiiiiii', 
    'cmd': 'xor', 
    'args': ('#0x%(imm)X', 'r0')},
 {'opmask': (8202, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0010nnnnmmmm1010', 
    'cmd': 'xor', 
    'args': ('r%(m)d', 'r%(n)d')},
 {'opmask': (52736, 65280), 
    'm': (0, 0), 
    'n': (0, 0), 
    'imm': (255, 0), 
    'disp': 0, 
    'bits': '11001110iiiiiiii', 
    'cmd': 'xor.b', 
    'args': ('#0x%(imm)X', '@(r0,gbr)')},
 {'opmask': (8205, 61455), 
    'm': (240, 4), 
    'n': (3840, 8), 
    'imm': (0, 0), 
    'disp': 0, 
    'bits': '0010nnnnmmmm1101', 
    'cmd': 'xtrct', 
    'args': ('r%(m)d', 'r%(n)d')})