/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [23:0] _02_;
  wire [11:0] _03_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [25:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = _00_ ? celloutsig_0_3z : in_data[19];
  assign celloutsig_1_9z = ~(celloutsig_1_6z & in_data[153]);
  assign celloutsig_0_15z = ~(celloutsig_0_8z[2] & celloutsig_0_7z[0]);
  assign celloutsig_0_25z = ~((celloutsig_0_9z | _01_) & celloutsig_0_7z[4]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z | celloutsig_1_1z) & (celloutsig_1_3z | celloutsig_1_3z));
  assign celloutsig_0_11z = ~((celloutsig_0_10z | in_data[47]) & (in_data[55] | celloutsig_0_10z));
  assign celloutsig_0_1z = ~((in_data[58] | in_data[8]) & (in_data[92] | in_data[14]));
  assign celloutsig_1_14z = celloutsig_1_0z[2] | celloutsig_1_2z;
  assign celloutsig_0_9z = celloutsig_0_6z[3] ^ celloutsig_0_3z;
  assign celloutsig_0_21z = { celloutsig_0_20z[2], celloutsig_0_12z, celloutsig_0_10z } + { celloutsig_0_16z[6:2], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[143:139] + in_data[169:165];
  reg [23:0] _15_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _15_ <= 24'h000000;
    else _15_ <= in_data[84:61];
  assign { _02_[23:13], _00_, _02_[11:0] } = _15_;
  reg [11:0] _16_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _16_ <= 12'h000;
    else _16_ <= { in_data[43:38], celloutsig_0_10z, celloutsig_0_6z };
  assign { _03_[11:2], _01_, _03_[0] } = _16_;
  assign celloutsig_1_8z = { celloutsig_1_5z[24:19], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } / { 1'h1, celloutsig_1_7z[10:4], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_8z = celloutsig_0_7z[3:0] / { 1'h1, celloutsig_0_7z[5:3] };
  assign celloutsig_1_15z = { celloutsig_1_8z[3], celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_9z } <= { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_23z = { celloutsig_0_20z[0], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_2z } <= in_data[73:44];
  assign celloutsig_1_11z = celloutsig_1_5z[24:20] && { celloutsig_1_8z[13:11], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_3z = in_data[94:88] && in_data[81:75];
  assign celloutsig_1_10z = ! celloutsig_1_8z[6:0];
  assign celloutsig_1_1z = ! in_data[173:170];
  assign celloutsig_1_2z = in_data[103:98] < in_data[147:142];
  assign celloutsig_1_3z = in_data[121] & ~(celloutsig_1_0z[2]);
  assign celloutsig_1_7z = celloutsig_1_5z[21:10] % { 1'h1, in_data[104:102], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_4z } % { 1'h1, celloutsig_1_5z[9:1] };
  assign celloutsig_0_13z = { celloutsig_0_6z[2:0], celloutsig_0_11z } % { 1'h1, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_20z = { celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, celloutsig_0_7z[10:9], celloutsig_0_15z };
  assign celloutsig_0_16z = - { celloutsig_0_12z[7:6], celloutsig_0_6z };
  assign celloutsig_0_2z = _02_[15] & in_data[64];
  assign celloutsig_1_6z = celloutsig_1_4z & celloutsig_1_3z;
  assign celloutsig_1_13z = ^ { celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_14z = ^ { celloutsig_0_8z[3:1], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_1_5z = { in_data[182:172], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } << { in_data[114:99], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_12z = { celloutsig_0_6z[0], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_5z } << { _02_[16:13], _00_, _02_[11:8] };
  assign celloutsig_1_19z = { celloutsig_1_0z[1:0], celloutsig_1_13z, celloutsig_1_10z } >>> celloutsig_1_18z[5:2];
  assign celloutsig_0_6z = { _02_[10:7], celloutsig_0_3z } >>> { in_data[84:81], celloutsig_0_3z };
  assign celloutsig_0_7z = { _02_[16:13], _00_, _02_[11:5] } >>> { _02_[23:13], _00_ };
  assign celloutsig_0_24z = ~((celloutsig_0_23z & celloutsig_0_14z) | celloutsig_0_2z);
  assign celloutsig_0_5z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_2z & celloutsig_0_1z));
  assign _02_[12] = _00_;
  assign _03_[1] = _01_;
  assign { out_data[137:128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
