<stg><name>Block__proc</name>


<trans_list>

<trans id="27" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="should_skip_0_loc_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="should_skip_0_loc_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1024" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i1* %out_last_V, i1024* %out_data_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i1024* %out_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i1024* %out_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i1* %should_skip_0_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i1* %val_assign_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:5  %should_skip_0_loc_read = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %should_skip_0_loc)

]]></Node>
<StgValue><ssdm name="should_skip_0_loc_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:6  %val_assign_loc_read = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %val_assign_loc)

]]></Node>
<StgValue><ssdm name="val_assign_loc_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2048" op_0_bw="2048" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
entry:7  %empty = call { i1024, i1024 } @_ssdm_op_Read.ap_fifo.volatile.i1024P.i1024P(i1024* %out_local_V_data_0_V, i1024* %out_local_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1024" op_0_bw="2048">
<![CDATA[
entry:8  %tmp_data_0_V = extractvalue { i1024, i1024 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1024" op_0_bw="2048">
<![CDATA[
entry:9  %tmp_data_1_V = extractvalue { i1024, i1024 } %empty, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:10  br i1 %should_skip_0_loc_read, label %_ZN8ap_fixedILi1024ELi1006EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit46.i.i, label %_ZN8ap_fixedILi1024ELi1006EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi1024ELi1006ELb1ELS0_4ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit11.i.i

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="should_skip_0_loc_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1024" op_3_bw="1" op_4_bw="1024">
<![CDATA[
_ZN8ap_fixedILi1024ELi1006EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi1024ELi1006ELb1ELS0_4ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit11.i.i:0  call void @_ssdm_op_Write.axis.volatile.i1P.i1024P(i1* %out_last_V, i1024* %out_data_V, i1 false, i1024 %tmp_data_0_V)

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="should_skip_0_loc_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1024" op_3_bw="1" op_4_bw="1024">
<![CDATA[
_ZN8ap_fixedILi1024ELi1006EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit46.i.i:0  call void @_ssdm_op_Write.axis.volatile.i1P.i1024P(i1* %out_last_V, i1024* %out_data_V, i1 false, i1024 262144)

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1024" op_3_bw="1" op_4_bw="1024">
<![CDATA[
_ZN8ap_fixedILi1024ELi1006EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi1024ELi1006ELb1ELS0_4ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit11.i.i:0  call void @_ssdm_op_Write.axis.volatile.i1P.i1024P(i1* %out_last_V, i1024* %out_data_V, i1 false, i1024 %tmp_data_0_V)

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1024" op_3_bw="1" op_4_bw="1024" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi1024ELi1006EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi1024ELi1006ELb1ELS0_4ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit11.i.i:1  call void @_ssdm_op_Write.axis.volatile.i1P.i1024P(i1* %out_last_V, i1024* %out_data_V, i1 %val_assign_loc_read, i1024 %tmp_data_1_V)

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="should_skip_0_loc_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1024" op_3_bw="1" op_4_bw="1024" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi1024ELi1006EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi1024ELi1006ELb1ELS0_4ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit11.i.i:1  call void @_ssdm_op_Write.axis.volatile.i1P.i1024P(i1* %out_last_V, i1024* %out_data_V, i1 %val_assign_loc_read, i1024 %tmp_data_1_V)

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="should_skip_0_loc_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi1024ELi1006EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi1024ELi1006ELb1ELS0_4ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit11.i.i:2  br label %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="should_skip_0_loc_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1024" op_3_bw="1" op_4_bw="1024" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi1024ELi1006EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit46.i.i:1  call void @_ssdm_op_Write.axis.volatile.i1P.i1024P(i1* %out_last_V, i1024* %out_data_V, i1 %val_assign_loc_read, i1024 0)

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="should_skip_0_loc_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi1024ELi1006EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit46.i.i:2  br label %.exit

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1024" op_3_bw="1" op_4_bw="1024">
<![CDATA[
_ZN8ap_fixedILi1024ELi1006EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit46.i.i:0  call void @_ssdm_op_Write.axis.volatile.i1P.i1024P(i1* %out_last_V, i1024* %out_data_V, i1 false, i1024 262144)

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1024" op_3_bw="1" op_4_bw="1024" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi1024ELi1006EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit46.i.i:1  call void @_ssdm_op_Write.axis.volatile.i1P.i1024P(i1* %out_last_V, i1024* %out_data_V, i1 %val_assign_loc_read, i1024 0)

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
