set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {Lab06.vho Lab06_vhd.sdo}}
	{{"Fast Model"} {Lab06_fast.vho Lab06_vhd_fast.sdo}}
}
