<?xml version="1.0"?>
<!--
 Copyright (c) 2017 Microchip Technology Inc.

 SPDX-License-Identifier: Apache-2.0

 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at

 http://www.apache.org/licenses/LICENSE-2.0

 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="4.4" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd">
  <file timestamp="2021-07-26T14:35:28Z"/>
  <variants xmlns:mhc="http://www.atmel.com/schemas/avr-tools-device-file/mhc">
    <variant ordercode="ATSAMG53N19-AU" mhc:ordercode="ATSAMG53N19-AU" package="LQFP100" pinout="LQFP100" speedmax="48000000" tempmax="+105" tempmin="-40" vccmax="3.6" vccmin="1.62"/>
  </variants>
  <devices>
    <device architecture="CORTEX-M4" family="SAMG" name="ATSAMG53N19" series="SAMG53">
      <address-spaces>
        <address-space id="base" name="base" endianness="little" size="0x100000000" start="0">
          <memory-segment name="PERIPHERALS" start="0x40000000" size="0x20000000" type="io"/>
          <memory-segment name="SYSTEM" start="0xE0000000" size="0x10000000" type="io"/>
          <memory-segment name="IFLASH" start="0x00400000" size="0x00080000" type="flash" pagesize="512"/>
          <memory-segment name="IROM" start="0x00800000" size="0x00400000" type="rom"/>
          <memory-segment name="IRAM" start="0x20000000" size="0x00018000" type="ram"/>
        </address-space>
        <address-space id="fuses" name="fuses" endianness="little" size="1" start="0"/>
        <address-space id="lockbits" name="lockbits" endianness="little" size="0x8" start="0"/>
      </address-spaces>
      <property-groups>
        <property-group name="SIGNATURES">
          <property name="JTAGID" value="0x05B3C03F"/>
          <property name="CHIPID_CIDR" value="0x247E0AE8"/>
          <property name="CHIPID_EXID" value="0x0"/>
        </property-group>
        <property-group name="ELECTRICAL_CHARACTERISTICS">
          <property name="CHIP_FREQ_SLCK_RC_MIN" value="20000"/>
          <property name="CHIP_FREQ_SLCK_RC" value="32000" caption="Typical Slow Clock Internal RC frequency"/>
          <property name="CHIP_FREQ_SLCK_RC_MAX" value="44000"/>
          <property name="CHIP_FREQ_MAINCK_RC_8MHZ" value="8000000"/>
          <property name="CHIP_FREQ_MAINCK_RC_16MHZ" value="16000000"/>
          <property name="CHIP_FREQ_MAINCK_RC_24MHZ" value="24000000"/>
          <property name="CHIP_FREQ_CPU_MAX" value="48000000"/>
          <property name="CHIP_FREQ_XTAL_32K" value="32768"/>
          <property name="CHIP_FLASH_WRITE_WAIT_STATE" value="6" caption="Embedded Flash Write Wait State"/>
          <property name="CHIP_FREQ_FWS_0" value="12000000" caption="Maximum operating frequency when FWS is 0"/>
          <property name="CHIP_FREQ_FWS_1" value="25000000" caption="Maximum operating frequency when FWS is 1"/>
          <property name="CHIP_FREQ_FWS_2" value="38000000" caption="Maximum operating frequency when FWS is 2"/>
          <property name="CHIP_FREQ_FWS_3" value="48000000" caption="Maximum operating frequency when FWS is 3"/>
          <property name="CHIP_FREQ_FWS_NUMBER" value="4" caption="Number of FWS ranges"/>
        </property-group>
      </property-groups>
      <parameters>
        <param name="__CM4_REV" value="0x0001" caption="CM4 Core Revision"/>
        <param name="__NVIC_PRIO_BITS" value="4" caption="Number of Bits used for Priority Levels"/>
        <param name="__Vendor_SysTickConfig" value="0" caption="Set to 1 if different SysTick Config is used"/>
        <param name="__MPU_PRESENT" value="1" caption="MPU present or not"/>
        <param name="__VTOR_PRESENT" value="1" caption="Vector Table Offset Register present or not"/>
        <param name="__FPU_PRESENT" value="1" caption="FPU present or not"/>
        <param name="LITTLE_ENDIAN" value="1"/>
        <param name="__ARCH_ARM" value="1"/>
        <param name="__ARCH_ARM_CORTEX_M" value="1"/>
        <param name="__DEVICE_IS_SAM" value="1"/>
      </parameters>
      <peripherals>
        <module name="ADC" id="6489" version="Z">
          <instance name="ADC">
            <register-group address-space="base" name="ADC" name-in-module="ADC" offset="0x40038000"/>
            <signals>
              <signal pad="PA8" function="B" group="ADTRG"/>
              <signal pad="PA17" function="X1" group="AD" index="0"/>
              <signal pad="PA18" function="X1" group="AD" index="1"/>
              <signal pad="PA19" function="X1" group="AD" index="2"/>
              <signal pad="PA20" function="X1" group="AD" index="3"/>
              <signal pad="PB0" function="X1" group="AD" index="4"/>
              <signal pad="PB1" function="X1" group="AD" index="5"/>
              <signal pad="PB2" function="X1" group="AD" index="6"/>
              <signal pad="PB2" function="X1" group="WKUP" index="12"/>
              <signal pad="PB3" function="X1" group="AD" index="7"/>
              <signal pad="PB3" function="X1" group="WKUP" index="13"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="1"/>
              <param name="INSTANCE_ID" value="29"/>
              <param name="CLOCK_ID" value="29"/>
              <param name="TRGSEL_ADC_TRIG0" value="0x0" caption="External ADC Trigger Input (ADTRG pin)"/>
              <param name="TRGSEL_ADC_TRIG1" value="0x1" caption="TC0 Channel 0 Output (TIOA0)"/>
              <param name="TRGSEL_ADC_TRIG2" value="0x2" caption="TC0 Channel 1 Output (TIOA1)"/>
              <param name="TRGSEL_ADC_TRIG3" value="0x3" caption="TC0 Channel 2 Output (TIOA2)"/>
              <param name="TRGSEL_ADC_TRIG4" value="0x4" caption="RTCOUT0"/>
              <param name="TRGSEL_ADC_TRIG5" value="0x5" caption="RTTINC"/>
              <param name="SRCCLK_PERIPH_CLK" value="0x0" caption="MCK"/>
            </parameters>
          </instance>
        </module>
        <module name="CHIPID" id="6417" version="Z">
          <instance name="CHIPID">
            <register-group address-space="base" name="CHIPID" name-in-module="CHIPID" offset="0x400E0740"/>
          </instance>
        </module>
        <module name="EFC" id="6450" version="T">
          <instance name="EFC">
            <register-group address-space="base" name="EFC" name-in-module="EFC" offset="0x400E0A00"/>
            <signals>
              <signal pad="PB12" function="X1" group="ERASE"/>
            </signals>
            <parameters>
              <param name="FLASH_SIZE" value="524288"/>
              <param name="PAGE_SIZE" value="512"/>
              <param name="PAGES_PR_REGION" value="16"/>
              <param name="INSTANCE_ID" value="6"/>
            </parameters>
          </instance>
        </module>
        <module name="GPBR" id="6378" version="G">
          <instance name="GPBR">
            <register-group address-space="base" name="GPBR" name-in-module="GPBR" offset="0x400E1490"/>
          </instance>
        </module>
        <module name="ICE">
          <instance name="ICE">
            <signals>
              <signal pad="PB4" function="X1" group="TDI"/>
              <signal pad="PB5" function="X1" group="TDO"/>
              <signal pad="PB5" function="X1" group="TRACESWO"/>
              <signal pad="PB6" function="X1" group="TMS"/>
              <signal pad="PB6" function="X1" group="SWDIO"/>
              <signal pad="PB7" function="X1" group="TCK"/>
              <signal pad="PB7" function="X1" group="SWDCLK"/>
            </signals>
          </instance>
        </module>
        <module name="I2SC" id="11241" version="E">
          <instance name="I2SC0">
            <register-group address-space="base" name="I2SC0" name-in-module="I2SC" offset="0x40000000"/>
            <signals>
              <signal pad="PA0" function="A" group="I2SC0_CK"/>
              <signal pad="PA2" function="B" group="I2SC0_DI" index="0"/>
              <signal pad="PA3" function="B" group="I2SC0_DO" index="0"/>
              <signal pad="PA17" function="A" group="I2SC0_DO" index="0"/>
              <signal pad="PA4" function="B" group="I2SC0_MCK"/>
              <signal pad="PA18" function="A" group="I2SC0_MCK"/>
              <signal pad="PA1" function="A" group="I2SC0_WS"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_TX0" value="17"/>
              <param name="DMAC_ID_TX1" value="18"/>
              <param name="DMAC_ID_RX0" value="2"/>
              <param name="DMAC_ID_RX1" value="3"/>
              <param name="INSTANCE_ID" value="16"/>
              <param name="CLOCK_ID" value="16"/>
            </parameters>
          </instance>
          <instance name="I2SC1">
            <register-group address-space="base" name="I2SC1" name-in-module="I2SC" offset="0x40004000"/>
            <signals>
              <signal pad="PA19" function="B" group="I2SC1_CK"/>
              <signal pad="PA22" function="B" group="I2SC1_DI" index="0"/>
              <signal pad="PA23" function="A" group="I2SC1_DO" index="0"/>
              <signal pad="PA24" function="A" group="I2SC1_MCK"/>
              <signal pad="PA20" function="B" group="I2SC1_WS"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_TX0" value="19"/>
              <param name="DMAC_ID_TX1" value="20"/>
              <param name="DMAC_ID_RX0" value="4"/>
              <param name="DMAC_ID_RX1" value="5"/>
              <param name="INSTANCE_ID" value="17"/>
              <param name="CLOCK_ID" value="17"/>
            </parameters>
          </instance>
        </module>
        <module name="MATRIX" id="11049" version="E">
          <instance name="MATRIX">
            <register-group address-space="base" name="MATRIX" name-in-module="MATRIX" offset="0x400E0200"/>
          </instance>
        </module>
        <module name="MEM2MEM" id="11211" version="A">
          <instance name="MEM2MEM">
            <register-group address-space="base" name="MEM2MEM" name-in-module="MEM2MEM" offset="0x40028000"/>
            <parameters>
              <param name="DMAC_ID_RX" value="15"/>
              <param name="DMAC_ID_TX" value="27"/>
              <param name="INSTANCE_ID" value="15"/>
              <param name="CLOCK_ID" value="15"/>
            </parameters>
          </instance>
        </module>
        <module name="PDMIC" id="11237" version="D">
          <instance name="PDMIC0">
            <register-group address-space="base" name="PDMIC0" name-in-module="PDMIC" offset="0x4002C000"/>
            <signals>
              <signal pad="PA10" function="B" group="PDMIC0_CLK"/>
              <signal pad="PA9" function="B" group="PDMIC0_DAT"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="6"/>
              <param name="INSTANCE_ID" value="13"/>
              <param name="CLOCK_ID" value="13"/>
            </parameters>
          </instance>
          <instance name="PDMIC1">
            <register-group address-space="base" name="PDMIC1" name-in-module="PDMIC" offset="0x40030000"/>
            <parameters>
              <param name="DMAC_ID_RX" value="7"/>
              <param name="INSTANCE_ID" value="18"/>
              <param name="CLOCK_ID" value="18"/>
            </parameters>
          </instance>
        </module>
        <module name="PIO" id="11004" version="R">
          <instance name="PIOA">
            <register-group address-space="base" name="PIOA" name-in-module="PIO" offset="0x400E0E00"/>
            <signals>
              <signal group="P" index="0" function="default" pad="PA0"/>
              <signal group="P" index="1" function="default" pad="PA1"/>
              <signal group="P" index="2" function="default" pad="PA2"/>
              <signal group="P" index="3" function="default" pad="PA3"/>
              <signal group="P" index="4" function="default" pad="PA4"/>
              <signal group="P" index="5" function="default" pad="PA5"/>
              <signal group="P" index="6" function="default" pad="PA6"/>
              <signal group="P" index="7" function="default" pad="PA7"/>
              <signal group="P" index="8" function="default" pad="PA8"/>
              <signal group="P" index="9" function="default" pad="PA9"/>
              <signal group="P" index="10" function="default" pad="PA10"/>
              <signal group="P" index="11" function="default" pad="PA11"/>
              <signal group="P" index="12" function="default" pad="PA12"/>
              <signal group="P" index="13" function="default" pad="PA13"/>
              <signal group="P" index="14" function="default" pad="PA14"/>
              <signal group="P" index="15" function="default" pad="PA15"/>
              <signal group="P" index="16" function="default" pad="PA16"/>
              <signal group="P" index="17" function="default" pad="PA17"/>
              <signal group="P" index="18" function="default" pad="PA18"/>
              <signal group="P" index="19" function="default" pad="PA19"/>
              <signal group="P" index="20" function="default" pad="PA20"/>
              <signal group="P" index="21" function="default" pad="PA21"/>
              <signal group="P" index="22" function="default" pad="PA22"/>
              <signal group="P" index="23" function="default" pad="PA23"/>
              <signal group="P" index="24" function="default" pad="PA24"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="11"/>
              <param name="CLOCK_ID" value="11"/>
            </parameters>
          </instance>
          <instance name="PIOB">
            <register-group address-space="base" name="PIOB" name-in-module="PIO" offset="0x400E1000"/>
            <signals>
              <signal group="P" index="32" function="default" pad="PB0"/>
              <signal group="P" index="33" function="default" pad="PB1"/>
              <signal group="P" index="34" function="default" pad="PB2"/>
              <signal group="P" index="35" function="default" pad="PB3"/>
              <signal group="P" index="36" function="default" pad="PB4"/>
              <signal group="P" index="37" function="default" pad="PB5"/>
              <signal group="P" index="38" function="default" pad="PB6"/>
              <signal group="P" index="39" function="default" pad="PB7"/>
              <signal group="P" index="40" function="default" pad="PB8"/>
              <signal group="P" index="41" function="default" pad="PB9"/>
              <signal group="P" index="42" function="default" pad="PB10"/>
              <signal group="P" index="43" function="default" pad="PB11"/>
              <signal group="P" index="44" function="default" pad="PB12"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="12"/>
              <param name="CLOCK_ID" value="12"/>
            </parameters>
          </instance>
        </module>
        <module name="PMC" id="11116" version="S">
          <instance name="PMC">
            <register-group address-space="base" name="PMC" name-in-module="PMC" offset="0x400E0400"/>
            <signals>
              <signal pad="PA6" function="B" group="PCK" index="0"/>
              <signal pad="PA17" function="B" group="PCK" index="1"/>
              <signal pad="PA21" function="B" group="PCK" index="1"/>
              <signal pad="PA18" function="B" group="PCK" index="2"/>
              <signal pad="PB3" function="B" group="PCK" index="2"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="5"/>
              <param name="PLLA_MULA_MIN" value="24"/>
              <param name="PLLA_MULA_MAX" value="1500"/>
            </parameters>
          </instance>
        </module>
        <module name="RSTC" id="11009" version="I">
          <instance name="RSTC">
            <register-group address-space="base" name="RSTC" name-in-module="RSTC" offset="0x400E1400"/>
            <parameters>
              <param name="INSTANCE_ID" value="1"/>
            </parameters>
          </instance>
        </module>
        <module name="RTC" id="6056" version="S">
          <instance name="RTC">
            <register-group address-space="base" name="RTC" name-in-module="RTC" offset="0x400E1460"/>
            <parameters>
              <param name="INSTANCE_ID" value="2"/>
            </parameters>
          </instance>
        </module>
        <module name="RTT" id="6081" version="M">
          <instance name="RTT">
            <register-group address-space="base" name="RTT" name-in-module="RTT" offset="0x400E1430"/>
            <parameters>
              <param name="INSTANCE_ID" value="3"/>
            </parameters>
          </instance>
        </module>
        <module name="SPI" id="6088" version="ZE">
          <instance name="SPI">
            <register-group address-space="base" name="SPI" name-in-module="SPI" offset="0x40008000"/>
            <signals>
              <signal pad="PA12" function="A" group="MISO"/>
              <signal pad="PA13" function="A" group="MOSI"/>
              <signal pad="PA11" function="A" group="NPCS" index="0"/>
              <signal pad="PA5" function="B" group="NPCS" index="1"/>
              <signal pad="PB2" function="B" group="NPCS" index="1"/>
              <signal pad="PA14" function="A" group="SPCK"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="13"/>
              <param name="DMAC_ID_TX" value="26"/>
              <param name="INSTANCE_ID" value="21"/>
              <param name="CLOCK_ID" value="21"/>
            </parameters>
          </instance>
        </module>
        <module name="SUPC" id="11228" version="E">
          <instance name="SUPC">
            <register-group address-space="base" name="SUPC" name-in-module="SUPC" offset="0x400E1410"/>
            <signals>
              <signal pad="PA0" function="X1" group="WKUP" index="0"/>
              <signal pad="PA1" function="X1" group="WKUP" index="1"/>
              <signal pad="PA2" function="X1" group="WKUP" index="2"/>
              <signal pad="PA23" function="X1" group="WKUP" index="3"/>
              <signal pad="PA5" function="X1" group="WKUP" index="4"/>
              <signal pad="PA8" function="X1" group="WKUP" index="5"/>
              <signal pad="PA9" function="X1" group="WKUP" index="6"/>
              <signal pad="PA16" function="X1" group="WKUP" index="7"/>
              <signal pad="PA14" function="X1" group="WKUP" index="8"/>
              <signal pad="PA21" function="X1" group="WKUP" index="9"/>
              <signal pad="PA22" function="X1" group="WKUP" index="10"/>
              <signal pad="PA24" function="X1" group="WKUP" index="11"/>
              <signal pad="PB2" function="X1" group="WKUP" index="12"/>
              <signal pad="PB3" function="X1" group="WKUP" index="13"/>
              <signal pad="PB8" function="X1" group="WKUP" index="14"/>
              <signal pad="PB9" function="X1" group="WKUP" index="15"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="0"/>
            </parameters>
          </instance>
        </module>
        <module name="TC" id="6082" version="ZB">
          <instance name="TC0">
            <register-group address-space="base" name="TC0" name-in-module="TC" offset="0x40010000"/>
            <signals>
              <signal pad="PA2" function="A" group="TCLK" index="0"/>
              <signal pad="PA19" function="A" group="TCLK" index="1"/>
              <signal pad="PA20" function="A" group="TCLK" index="2"/>
              <signal pad="PA0" function="B" group="TIOA" index="0"/>
              <signal pad="PA23" function="B" group="TIOA" index="1"/>
              <signal pad="PA21" function="A" group="TIOA" index="2"/>
              <signal pad="PA1" function="B" group="TIOB" index="0"/>
              <signal pad="PA16" function="B" group="TIOB" index="1"/>
              <signal pad="PA22" function="A" group="TIOB" index="2"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="14"/>
              <param name="INSTANCE_ID_CHANNEL0" value="23"/>
              <param name="INSTANCE_ID_CHANNEL1" value="24"/>
              <param name="INSTANCE_ID_CHANNEL2" value="25"/>
              <param name="CLOCK_ID_CHANNEL0" value="23"/>
              <param name="CLOCK_ID_CHANNEL1" value="24"/>
              <param name="CLOCK_ID_CHANNEL2" value="25"/>
              <param name="TCCLKS_TIMER_CLOCK1" value="1" caption="MCK/2"/>
              <param name="TCCLKS_TIMER_CLOCK2" value="2" caption="MCK/8"/>
              <param name="TCCLKS_TIMER_CLOCK3" value="3" caption="MCK/32"/>
              <param name="TCCLKS_TIMER_CLOCK4" value="4" caption="MCK/128"/>
              <param name="TCCLKS_TIMER_CLOCK5" value="5" caption="SLCK"/>
              <param name="TCCLKS_XC0" value="6" caption="XC0"/>
              <param name="TCCLKS_XC1" value="7" caption="XC1"/>
              <param name="TCCLKS_XC2" value="8" caption="XC2"/>
              <param name="NUM_INTERRUPT_LINES" value="3"/>
              <param name="TIMER_WIDTH" value="16"/>
              <param name="QDEC_PRESENT" value="0"/>
            </parameters>
          </instance>
          <instance name="TC1">
            <register-group address-space="base" name="TC1" name-in-module="TC" offset="0x40014000"/>
            <parameters>
              <param name="INSTANCE_ID_CHANNEL0" value="26"/>
              <param name="INSTANCE_ID_CHANNEL1" value="27"/>
              <param name="INSTANCE_ID_CHANNEL2" value="28"/>
              <param name="CLOCK_ID_CHANNEL0" value="26"/>
              <param name="CLOCK_ID_CHANNEL1" value="27"/>
              <param name="CLOCK_ID_CHANNEL2" value="28"/>
              <param name="TCCLKS_TIMER_CLOCK1" value="1" caption="MCK/2"/>
              <param name="TCCLKS_TIMER_CLOCK2" value="2" caption="MCK/8"/>
              <param name="TCCLKS_TIMER_CLOCK3" value="3" caption="MCK/32"/>
              <param name="TCCLKS_TIMER_CLOCK4" value="4" caption="MCK/128"/>
              <param name="TCCLKS_TIMER_CLOCK5" value="5" caption="SLCK"/>
              <param name="TCCLKS_XC0" value="6" caption="XC0"/>
              <param name="TCCLKS_XC1" value="7" caption="XC1"/>
              <param name="TCCLKS_XC2" value="8" caption="XC2"/>
              <param name="NUM_INTERRUPT_LINES" value="3"/>
              <param name="TIMER_WIDTH" value="16"/>
              <param name="QDEC_PRESENT" value="0"/>
            </parameters>
          </instance>
        </module>
        <module name="TWI" id="6212" version="Z">
          <instance name="TWI1">
            <register-group address-space="base" name="TWI1" name-in-module="TWI" offset="0x4001C000"/>
            <signals>
              <signal pad="PB9" function="A" group="TWCK" index="1"/>
              <signal pad="PB11" function="A" group="TWCK" index="1"/>
              <signal pad="PB8" function="A" group="TWD" index="1"/>
              <signal pad="PB10" function="A" group="TWD" index="1"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="12"/>
              <param name="DMAC_ID_TX" value="25"/>
              <param name="INSTANCE_ID" value="20"/>
              <param name="CLOCK_ID" value="20"/>
            </parameters>
          </instance>
          <instance name="TWI2">
            <register-group address-space="base" name="TWI2" name-in-module="TWI" offset="0x40040000"/>
            <signals>
              <signal pad="PB1" function="B" group="TWCK" index="2"/>
              <signal pad="PB11" function="B" group="TWCK" index="2"/>
              <signal pad="PB0" function="B" group="TWD" index="2"/>
              <signal pad="PB10" function="B" group="TWD" index="2"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="11"/>
              <param name="DMAC_ID_TX" value="24"/>
              <param name="INSTANCE_ID" value="22"/>
              <param name="CLOCK_ID" value="22"/>
            </parameters>
          </instance>
        </module>
        <module name="TWIHS" id="11210" version="O">
          <instance name="TWI0">
            <register-group address-space="base" name="TWI0" name-in-module="TWIHS" offset="0x40018000"/>
            <signals>
              <signal pad="PA4" function="A" group="TWCK" index="0"/>
              <signal pad="PA3" function="A" group="TWD" index="0"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="0"/>
              <param name="DMAC_ID_TX" value="16"/>
              <param name="INSTANCE_ID" value="19"/>
              <param name="CLOCK_ID" value="19"/>
            </parameters>
          </instance>
        </module>
        <module name="UART" id="6418" version="N">
          <instance name="UART0">
            <register-group address-space="base" name="UART0" name-in-module="UART" offset="0x400E0600"/>
            <signals>
              <signal pad="PA9" function="A" group="URXD" index="0"/>
              <signal pad="PA10" function="A" group="UTXD" index="0"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="10"/>
              <param name="DMAC_ID_TX" value="23"/>
              <param name="INSTANCE_ID" value="8"/>
              <param name="CLOCK_ID" value="8"/>
            </parameters>
          </instance>
          <instance name="UART1">
            <register-group address-space="base" name="UART1" name-in-module="UART" offset="0x400E0800"/>
            <signals>
              <signal pad="PB2" function="A" group="URXD" index="1"/>
              <signal pad="PB3" function="A" group="UTXD" index="1"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="9"/>
              <param name="DMAC_ID_TX" value="22"/>
              <param name="INSTANCE_ID" value="9"/>
              <param name="CLOCK_ID" value="9"/>
            </parameters>
          </instance>
        </module>
        <module name="USART" id="6089" version="ZN">
          <instance name="USART">
            <register-group address-space="base" name="USART" name-in-module="USART" offset="0x40024000"/>
            <signals>
              <signal pad="PA16" function="A" group="CTS"/>
              <signal pad="PA15" function="A" group="RTS"/>
              <signal pad="PA5" function="A" group="RXD"/>
              <signal pad="PA15" function="B" group="SCK"/>
              <signal pad="PA6" function="A" group="TXD"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="8"/>
              <param name="DMAC_ID_TX" value="21"/>
              <param name="INSTANCE_ID" value="14"/>
              <param name="CLOCK_ID" value="14"/>
              <param name="USCLKS_MCK" value="0" caption="MCK"/>
              <param name="USCLKS_DIV" value="1" caption="MCK/8"/>
              <param name="USCLKS_SCK" value="3" caption="SCK"/>
            </parameters>
          </instance>
        </module>
        <module name="WDT" id="6080" version="H">
          <instance name="WDT">
            <register-group address-space="base" name="WDT" name-in-module="WDT" offset="0x400E1450"/>
            <parameters>
              <param name="INSTANCE_ID" value="4"/>
            </parameters>
          </instance>
        </module>
        <module name="FUSES" id="1" version="1">
          <instance name="FUSES">
            <register-group address-space="fuses" name="GPNVMBITS" name-in-module="GPNVMBITS" offset="0"/>
          </instance>
        </module>
        <module name="LOCKBIT" id="1" version="1">
          <instance name="LOCKBIT">
            <register-group address-space="lockbits" name="LOCKBIT" name-in-module="LOCKBIT" offset="0"/>
          </instance>
        </module>
        <module name="SystemControl">
          <instance name="SystemControl">
            <register-group address-space="base" offset="0xE000E000" name-in-module="SystemControl" name="SystemControl"/>
          </instance>
        </module>
        <module name="SysTick">
          <instance name="SysTick">
            <register-group address-space="base" offset="0xE000E010" name-in-module="SysTick" name="SysTick"/>
          </instance>
        </module>
        <module name="NVIC">
          <instance name="NVIC">
            <register-group address-space="base" offset="0xE000E100" name-in-module="NVIC" name="NVIC"/>
          </instance>
        </module>
        <module name="MPU">
          <instance name="MPU">
            <register-group address-space="base" offset="0xE000ED90" name-in-module="MPU" name="MPU"/>
          </instance>
        </module>
      </peripherals>
      <interrupts xmlns:header="http://www.atmel.com/schemas/avr-tools-device-file/header">
        <interrupt index="-15" name="Reset" caption="Reset Vector, invoked on Power up and warm reset" header:alternate-caption="Reset Vector"/>
        <interrupt index="-14" name="NonMaskableInt" caption="Non maskable Interrupt, cannot be stopped or preempted" header:alternate-caption="Non-maskable Interrupt"/>
        <interrupt index="-13" name="HardFault" caption="Hard Fault, all classes of Fault" header:alternate-caption="Hard Fault"/>
        <interrupt index="-12" name="MemoryManagement" caption="Memory Management, MPU mismatch, including Access Violation and No Match" header:alternate-caption="Memory Management Fault"/>
        <interrupt index="-11" name="BusFault" caption="Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory related Fault" header:alternate-caption="Bus Fault"/>
        <interrupt index="-10" name="UsageFault" caption="Usage Fault, i.e. Undef Instruction, Illegal State Transition" header:alternate-caption="Usage Fault"/>
        <interrupt index="-5" name="SVCall" caption="System Service Call via SVC instruction" header:alternate-caption="SuperVisor Call"/>
        <interrupt index="-4" name="DebugMonitor" caption="Debug Monitor" header:alternate-caption="Debug Monitor"/>
        <interrupt index="-2" name="PendSV" caption="Pendable request for system service" header:alternate-caption="Pendable SerVice"/>
        <interrupt index="-1" name="SysTick" caption="System Tick Timer"/>
        <interrupt index="0" module-instance="SUPC" name="SUPC" caption="Supply Controller"/>
        <interrupt index="1" module-instance="RSTC" name="RSTC" caption="Reset Controller"/>
        <interrupt index="2" module-instance="RTC" name="RTC" caption="Real Time Clock"/>
        <interrupt index="3" module-instance="RTT" name="RTT" caption="Real Time Timer"/>
        <interrupt index="4" module-instance="WDT" name="WDT" caption="Watchdog Timer"/>
        <interrupt index="5" module-instance="PMC" name="PMC" caption="Power Management Controller"/>
        <interrupt index="6" module-instance="EFC" name="EFC" caption="Enhanced Flash Controller"/>
        <interrupt index="8" module-instance="UART0" name="UART0" caption="UART 0"/>
        <interrupt index="9" module-instance="UART1" name="UART1" caption="UART 1"/>
        <interrupt index="11" module-instance="PIOA" name="PIOA" caption="Parallel I/O Controller A"/>
        <interrupt index="12" module-instance="PIOB" name="PIOB" caption="Parallel I/O Controller B"/>
        <interrupt index="13" module-instance="PDMIC0" name="PDMIC0" caption="PDM 0"/>
        <interrupt index="14" module-instance="USART" name="USART" caption="USART"/>
        <interrupt index="15" module-instance="MEM2MEM" name="MEM2MEM" caption="MEM2MEM"/>
        <interrupt index="16" module-instance="I2SC0" name="I2SC0" caption="I2SC0"/>
        <interrupt index="17" module-instance="I2SC1" name="I2SC1" caption="I2SC1"/>
        <interrupt index="18" module-instance="PDMIC1" name="PDMIC1" caption="PDM 1"/>
        <interrupt index="19" module-instance="TWI0" name="TWI0" caption="Two Wire Interface 0 HS"/>
        <interrupt index="20" module-instance="TWI1" name="TWI1" caption="Two Wire Interface 1"/>
        <interrupt index="21" module-instance="SPI" name="SPI" caption="Serial Peripheral Interface"/>
        <interrupt index="22" module-instance="TWI2" name="TWI2" caption="Two Wire Interface 2"/>
        <interrupt index="23" module-instance="TC0" name="TC0" header:alternate-name="TC0_CH0" caption="Timer/Counter 0" header:alternate-caption="Timer/Counter 0 Channel 0"/>
        <interrupt index="24" module-instance="TC0" name="TC1" header:alternate-name="TC0_CH1" caption="Timer/Counter 1" header:alternate-caption="Timer/Counter 0 Channel 1"/>
        <interrupt index="25" module-instance="TC0" name="TC2" header:alternate-name="TC0_CH2" caption="Timer/Counter 2" header:alternate-caption="Timer/Counter 0 Channel 2"/>
        <interrupt index="26" module-instance="TC1" name="TC3" header:alternate-name="TC1_CH0" caption="Timer/Counter 3" header:alternate-caption="Timer/Counter 1 Channel 0"/>
        <interrupt index="27" module-instance="TC1" name="TC4" header:alternate-name="TC1_CH1" caption="Timer/Counter 4" header:alternate-caption="Timer/Counter 1 Channel 1"/>
        <interrupt index="28" module-instance="TC1" name="TC5" header:alternate-name="TC1_CH2" caption="Timer/Counter 5" header:alternate-caption="Timer/Counter 1 Channel 2"/>
        <interrupt index="29" module-instance="ADC" name="ADC" caption="Analog To Digital Converter"/>
      </interrupts>
      <interfaces>
        <interface type="samjtag" name="JTAG"/>
        <interface type="swd" name="SWD"/>
      </interfaces>
    </device>
  </devices>
  <modules>
    <module name="ADC" caption="Analog-to-Digital Converter" id="6489" version="Z">
      <register-group name="ADC">
        <register caption="Control Register" name="ADC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Software Reset" mask="0x00000001" name="SWRST"/>
          <bitfield caption="Start Conversion" mask="0x00000002" name="START"/>
          <bitfield caption="Comparison Restart" mask="0x00000010" name="CMPRST"/>
        </register>
        <register caption="Mode Register" name="ADC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Trigger Enable" mask="0x00000001" name="TRGEN" values="ADC_MR__TRGEN"/>
          <bitfield caption="Trigger Selection" mask="0x0000000E" name="TRGSEL" values="ADC_MR__TRGSEL"/>
          <bitfield caption="Resolution" mask="0x00000010" name="LOWRES" values="ADC_MR__LOWRES"/>
          <bitfield caption="Sleep Mode" mask="0x00000020" name="SLEEP" values="ADC_MR__SLEEP"/>
          <bitfield caption="Free Run Mode" mask="0x00000080" name="FREERUN" values="ADC_MR__FREERUN"/>
          <bitfield caption="Prescaler Rate Selection" mask="0x0000FF00" name="PRESCAL"/>
          <bitfield caption="Start Up Time" mask="0x000F0000" name="STARTUP" values="ADC_MR__STARTUP"/>
          <bitfield caption="ADC Clock Prescaler Division forced to 1" mask="0x00400000" name="DIV1" values="ADC_MR__DIV1"/>
          <bitfield caption="Tracking Time" mask="0x0F000000" name="TRACKTIM"/>
          <bitfield caption="Transfer Period" mask="0x30000000" name="TRANSFER"/>
          <bitfield caption="ADC Clock Prescaler Division forced to 3" mask="0x40000000" name="DIV3" values="ADC_MR__DIV3"/>
          <bitfield caption="Use Sequence Enable" mask="0x80000000" name="USEQ" values="ADC_MR__USEQ"/>
        </register>
        <register caption="Channel Sequence Register 1" name="ADC_SEQR1" offset="0x08" rw="RW" size="4">
          <bitfield caption="User Sequence Number 1" mask="0x0000000F" name="USCH1"/>
          <bitfield caption="User Sequence Number 2" mask="0x000000F0" name="USCH2"/>
          <bitfield caption="User Sequence Number 3" mask="0x00000F00" name="USCH3"/>
          <bitfield caption="User Sequence Number 4" mask="0x0000F000" name="USCH4"/>
          <bitfield caption="User Sequence Number 5" mask="0x000F0000" name="USCH5"/>
          <bitfield caption="User Sequence Number 6" mask="0x00F00000" name="USCH6"/>
          <bitfield caption="User Sequence Number 7" mask="0x0F000000" name="USCH7"/>
        </register>
        <register caption="Channel Enable Register" name="ADC_CHER" offset="0x10" rw="W" size="4" atomic-op="set:ADC_CHSR">
          <bitfield caption="Channel 0 Enable" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Enable" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Enable" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Enable" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Enable" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Enable" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Enable" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Enable" mask="0x00000080" name="CH7"/>
        </register>
        <register caption="Channel Disable Register" name="ADC_CHDR" offset="0x14" rw="W" size="4" atomic-op="clear:ADC_CHSR">
          <bitfield caption="Channel 0 Disable" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Disable" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Disable" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Disable" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Disable" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Disable" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Disable" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Disable" mask="0x00000080" name="CH7"/>
        </register>
        <register caption="Channel Status Register" name="ADC_CHSR" offset="0x18" rw="R" size="4">
          <bitfield caption="Channel 0 Status" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Status" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Status" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Status" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Status" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Status" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Status" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Status" mask="0x00000080" name="CH7"/>
        </register>
        <register caption="Last Converted Data Register" name="ADC_LCDR" offset="0x20" rw="R" size="4">
          <bitfield caption="Last Data Converted" mask="0x00000FFF" name="LDATA"/>
          <bitfield caption="Channel Number" mask="0x0000F000" name="CHNB"/>
        </register>
        <register caption="Interrupt Enable Register" name="ADC_IER" offset="0x24" rw="W" size="4" atomic-op="set:ADC_IMR">
          <bitfield caption="End of Conversion Interrupt Enable 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Enable 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Enable 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Enable 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Enable 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Enable 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Enable 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Enable 7" mask="0x00000080" name="EOC7"/>
          <bitfield caption="Last Channel Change Interrupt Enable" mask="0x00080000" name="LCCHG"/>
          <bitfield caption="Data Ready Interrupt Enable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Enable" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Enable" mask="0x04000000" name="COMPE"/>
          <bitfield caption="End of Receive Buffer Interrupt Enable" mask="0x08000000" name="ENDRX"/>
          <bitfield caption="Receive Buffer Full Interrupt Enable" mask="0x10000000" name="RXBUFF"/>
        </register>
        <register caption="Interrupt Disable Register" name="ADC_IDR" offset="0x28" rw="W" size="4" atomic-op="clear:ADC_IMR">
          <bitfield caption="End of Conversion Interrupt Disable 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Disable 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Disable 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Disable 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Disable 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Disable 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Disable 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Disable 7" mask="0x00000080" name="EOC7"/>
          <bitfield caption="Last Channel Change Interrupt Disable" mask="0x00080000" name="LCCHG"/>
          <bitfield caption="Data Ready Interrupt Disable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Disable" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Disable" mask="0x04000000" name="COMPE"/>
          <bitfield caption="End of Receive Buffer Interrupt Disable" mask="0x08000000" name="ENDRX"/>
          <bitfield caption="Receive Buffer Full Interrupt Disable" mask="0x10000000" name="RXBUFF"/>
        </register>
        <register caption="Interrupt Mask Register" name="ADC_IMR" offset="0x2C" rw="R" size="4" atomic-op="read:ADC_IMR">
          <bitfield caption="End of Conversion Interrupt Mask 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Mask 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Mask 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Mask 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Mask 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Mask 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Mask 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Mask 7" mask="0x00000080" name="EOC7"/>
          <bitfield caption="Last Channel Change Interrupt Mask" mask="0x00080000" name="LCCHG"/>
          <bitfield caption="Data Ready Interrupt Mask" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Mask" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Mask" mask="0x04000000" name="COMPE"/>
          <bitfield caption="End of Receive Buffer Interrupt Mask" mask="0x08000000" name="ENDRX"/>
          <bitfield caption="Receive Buffer Full Interrupt Mask" mask="0x10000000" name="RXBUFF"/>
        </register>
        <register caption="Interrupt Status Register" name="ADC_ISR" offset="0x30" rw="R" size="4" atomic-op="read:ADC_ISR">
          <bitfield caption="End of Conversion 0 (automatically set / cleared)" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion 1 (automatically set / cleared)" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion 2 (automatically set / cleared)" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion 3 (automatically set / cleared)" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion 4 (automatically set / cleared)" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion 5 (automatically set / cleared)" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion 6 (automatically set / cleared)" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion 7 (automatically set / cleared)" mask="0x00000080" name="EOC7"/>
          <bitfield caption="Last Channel Change (cleared on read)" mask="0x00080000" name="LCCHG"/>
          <bitfield caption="Data Ready (automatically set / cleared)" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error (cleared on read)" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event (cleared on read)" mask="0x04000000" name="COMPE"/>
          <bitfield caption="End of Receive Transfer (cleared by writing ADC_RCR or ADC_RNCR)" mask="0x08000000" name="ENDRX"/>
          <bitfield caption="Receive Buffer Full (cleared by writing ADC_RCR or ADC_RNCR)" mask="0x10000000" name="RXBUFF"/>
        </register>
        <register caption="Last Channel Trigger Mode Register" name="ADC_LCTMR" offset="0x34" rw="RW" size="4">
          <bitfield caption="Dual Trigger ON" mask="0x00000001" name="DUALTRIG"/>
          <bitfield caption="Last Channel Comparison Mode" mask="0x00000030" name="CMPMOD" values="ADC_LCTMR__CMPMOD"/>
        </register>
        <register caption="Last Channel Compare Window Register" name="ADC_LCCWR" offset="0x38" rw="RW" size="4">
          <bitfield caption="Low Threshold" mask="0x00000FFF" name="LOWTHRES"/>
          <bitfield caption="High Threshold" mask="0x0FFF0000" name="HIGHTHRES"/>
        </register>
        <register caption="Overrun Status Register" name="ADC_OVER" offset="0x3C" rw="R" size="4">
          <bitfield caption="Overrun Error 0" mask="0x00000001" name="OVRE0"/>
          <bitfield caption="Overrun Error 1" mask="0x00000002" name="OVRE1"/>
          <bitfield caption="Overrun Error 2" mask="0x00000004" name="OVRE2"/>
          <bitfield caption="Overrun Error 3" mask="0x00000008" name="OVRE3"/>
          <bitfield caption="Overrun Error 4" mask="0x00000010" name="OVRE4"/>
          <bitfield caption="Overrun Error 5" mask="0x00000020" name="OVRE5"/>
          <bitfield caption="Overrun Error 6" mask="0x00000040" name="OVRE6"/>
          <bitfield caption="Overrun Error 7" mask="0x00000080" name="OVRE7"/>
        </register>
        <register caption="Extended Mode Register" name="ADC_EMR" offset="0x40" rw="RW" size="4">
          <bitfield caption="Comparison Mode" mask="0x00000003" name="CMPMODE" values="ADC_EMR__CMPMODE"/>
          <bitfield caption="Comparison Type" mask="0x00000004" name="CMPTYPE" values="ADC_EMR__CMPTYPE"/>
          <bitfield caption="Comparison Selected Channel" mask="0x000000F0" name="CMPSEL"/>
          <bitfield caption="Compare All Channels" mask="0x00000200" name="CMPALL"/>
          <bitfield caption="Compare Event Filtering" mask="0x00003000" name="CMPFILTER"/>
          <bitfield caption="Over Sampling Rate" mask="0x00030000" name="OSR" values="ADC_EMR__OSR"/>
          <bitfield caption="Averaging on Single Trigger Event" mask="0x00100000" name="ASTE" values="ADC_EMR__ASTE"/>
          <bitfield caption="External Clock Selection" mask="0x00200000" name="SRCCLK" values="ADC_EMR__SRCCLK"/>
          <bitfield caption="Tag of the ADC_LCDR" mask="0x01000000" name="TAG"/>
        </register>
        <register caption="Compare Window Register" name="ADC_CWR" offset="0x44" rw="RW" size="4">
          <bitfield caption="Low Threshold" mask="0x00000FFF" name="LOWTHRES"/>
          <bitfield caption="High Threshold" mask="0x0FFF0000" name="HIGHTHRES"/>
        </register>
        <register caption="Channel Data Register 0" name="ADC_CDR" offset="0x50" rw="R" size="4" count="8">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Write Protection Mode Register" name="ADC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="ADC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="ADC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Receive Pointer Register" name="ADC_RPR" offset="0x100" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register" name="ADC_RCR" offset="0x104" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register" name="ADC_RNPR" offset="0x110" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register" name="ADC_RNCR" offset="0x114" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transfer Control Register" name="ADC_PTCR" offset="0x120" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register" name="ADC_PTSR" offset="0x124" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
      </register-group>
      <value-group caption="" name="ADC_MR__TRGEN">
        <value caption="Hardware triggers are disabled. Starting a conversion is only possible by software." name="DIS" value="0"/>
        <value caption="Hardware trigger selected by TRGSEL field is enabled." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_MR__TRGSEL">
        <value caption="External trigger" name="ADC_TRIG0" value="0x0"/>
        <value caption="TIO Output of the Timer Counter Channel 0" name="ADC_TRIG1" value="0x1"/>
        <value caption="TIO Output of the Timer Counter Channel 1" name="ADC_TRIG2" value="0x2"/>
        <value caption="TIO Output of the Timer Counter Channel 2" name="ADC_TRIG3" value="0x3"/>
        <value caption="RTCOUT0" name="ADC_TRIG4" value="0x4"/>
        <value caption="RTTINC" name="ADC_TRIG5" value="0x5"/>
      </value-group>
      <value-group caption="" name="ADC_MR__LOWRES">
        <value caption="10-bit resolution. For higher resolution by averaging, please refer to &quot;ADC Extended Mode Register&quot; on page 77." name="BITS_10" value="0"/>
        <value caption="8-bit resolution" name="BITS_8" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_MR__SLEEP">
        <value caption="Normal Mode: The ADC core and reference voltage circuitry are kept ON between conversions." name="NORMAL" value="0"/>
        <value caption="Sleep Mode: The ADC core and reference voltage circuitry are OFF between conversions." name="SLEEP" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_MR__FREERUN">
        <value caption="Normal Mode" name="OFF" value="0"/>
        <value caption="Free Run Mode: Never wait for any trigger." name="ON" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_MR__STARTUP">
        <value caption="0 periods of ADCCLK" name="SUT0" value="0x0"/>
        <value caption="8 periods of ADCCLK" name="SUT8" value="0x1"/>
        <value caption="16 periods of ADCCLK" name="SUT16" value="0x2"/>
        <value caption="24 periods of ADCCLK" name="SUT24" value="0x3"/>
        <value caption="64 periods of ADCCLK" name="SUT64" value="0x4"/>
        <value caption="80 periods of ADCCLK" name="SUT80" value="0x5"/>
        <value caption="96 periods of ADCCLK" name="SUT96" value="0x6"/>
        <value caption="112 periods of ADCCLK" name="SUT112" value="0x7"/>
        <value caption="512 periods of ADCCLK" name="SUT512" value="0x8"/>
        <value caption="576 periods of ADCCLK" name="SUT576" value="0x9"/>
        <value caption="640 periods of ADCCLK" name="SUT640" value="0xA"/>
        <value caption="704 periods of ADCCLK" name="SUT704" value="0xB"/>
        <value caption="768 periods of ADCCLK" name="SUT768" value="0xC"/>
        <value caption="832 periods of ADCCLK" name="SUT832" value="0xD"/>
        <value caption="896 periods of ADCCLK" name="SUT896" value="0xE"/>
        <value caption="960 periods of ADCCLK" name="SUT960" value="0xF"/>
      </value-group>
      <value-group caption="" name="ADC_MR__DIV1">
        <value caption="The PRESCAL field is used to generate the ADC clock unless DIV3 is written to 1." name="NO_DIV1" value="0"/>
        <value caption="The ADC clock equals peripheral clock (PRESCAL and DIV3 fields have no effect)." name="FORCE_DIV1" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_MR__DIV3">
        <value caption="The PRESCAL field is used to generate the ADC clock unless DIV1 is written to 1." name="NO_DIV3" value="0"/>
        <value caption="The ADC clock equals peripheral clock/3 unless DIV1 is written to 1." name="FORCE_DIV3" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_MR__USEQ">
        <value caption="Normal Mode: The controller converts channels in a simple numeric order depending only on the channel index." name="NUM_ORDER" value="0"/>
        <value caption="User Sequence Mode: The sequence respects what is defined in ADC_SEQR1 register and can be used to convert the same channel several times." name="REG_ORDER" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_LCTMR__CMPMOD">
        <value caption="Generates an event when the converted data is lower than the low threshold of the window." name="LOW" value="0x0"/>
        <value caption="Generates an event when the converted data is higher than the high threshold of the window." name="HIGH" value="0x1"/>
        <value caption="Generates an event when the converted data is in the comparison window." name="IN" value="0x2"/>
        <value caption="Generates an event when the converted data is out of the comparison window." name="OUT" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_EMR__CMPMODE">
        <value caption="Generates an event when the converted data is lower than the low threshold of the window." name="LOW" value="0x0"/>
        <value caption="Generates an event when the converted data is higher than the high threshold of the window." name="HIGH" value="0x1"/>
        <value caption="Generates an event when the converted data is in the comparison window." name="IN" value="0x2"/>
        <value caption="Generates an event when the converted data is out of the comparison window." name="OUT" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_EMR__CMPTYPE">
        <value caption="Any conversion is performed and comparison function drives the COMPE flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison conditions must be met to start the storage of all conversions until the CMPRST bit is set." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_EMR__OSR">
        <value caption="No averaging. ADC sample rate is maximum." name="NO_AVERAGE" value="0x0"/>
        <value caption="1-bit enhanced resolution by averaging. ADC sample rate divided by 4." name="OSR4" value="0x1"/>
        <value caption="2-bit enhanced resolution by averaging. ADC sample rate divided by 16." name="OSR16" value="0x2"/>
      </value-group>
      <value-group caption="" name="ADC_EMR__ASTE">
        <value caption="The average requests several trigger events." name="MULTI_TRIG_AVERAGE" value="0"/>
        <value caption="The average requests only one trigger event." name="SINGLE_TRIG_AVERAGE" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_EMR__SRCCLK">
        <value caption="The peripheral clock is the source for the ADC prescaler." name="PERIPH_CLK" value="0"/>
        <value caption="PMC PCKx is the source clock for the ADC prescaler, thus the ADC clock can be independent of the core/peripheral clock." name="PMC_PCK" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0" name="PASSWD" value="0x414443"/>
      </value-group>
    </module>
    <module name="CHIPID" caption="Chip Identifier" id="6417" version="Z">
      <register-group name="CHIPID">
        <register caption="Chip ID Register" name="CHIPID_CIDR" offset="0x0" rw="R" size="4">
          <bitfield caption="Version of the Device" mask="0x0000001F" name="VERSION"/>
          <bitfield caption="Embedded Processor" mask="0x000000E0" name="EPROC" values="CHIPID_CIDR__EPROC"/>
          <bitfield caption="Nonvolatile Program Memory Size" mask="0x00000F00" name="NVPSIZ" values="CHIPID_CIDR__NVPSIZ"/>
          <bitfield caption="Second Nonvolatile Program Memory Size" mask="0x0000F000" name="NVPSIZ2" values="CHIPID_CIDR__NVPSIZ2"/>
          <bitfield caption="Internal SRAM Size" mask="0x000F0000" name="SRAMSIZ" values="CHIPID_CIDR__SRAMSIZ"/>
          <bitfield caption="Architecture Identifier" mask="0x0FF00000" name="ARCH" values="CHIPID_CIDR__ARCH"/>
          <bitfield caption="Nonvolatile Program Memory Type" mask="0x70000000" name="NVPTYP" values="CHIPID_CIDR__NVPTYP"/>
          <bitfield caption="Extension Flag" mask="0x80000000" name="EXT"/>
        </register>
        <register caption="Chip ID Extension Register" name="CHIPID_EXID" offset="0x4" rw="R" size="4">
          <bitfield caption="Chip ID Extension" mask="0xFFFFFFFF" name="EXID"/>
        </register>
      </register-group>
      <value-group caption="" name="CHIPID_CIDR__EPROC">
        <value caption="ARM946ES" name="ARM946ES" value="0x1"/>
        <value caption="ARM7TDMI" name="ARM7TDMI" value="0x2"/>
        <value caption="Cortex-M3" name="CM3" value="0x3"/>
        <value caption="ARM920T" name="ARM920T" value="0x4"/>
        <value caption="ARM926EJS" name="ARM926EJS" value="0x5"/>
        <value caption="Cortex-A5" name="CA5" value="0x6"/>
        <value caption="Cortex-M4" name="CM4" value="0x7"/>
      </value-group>
      <value-group caption="" name="CHIPID_CIDR__NVPSIZ">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="8 Kbytes" name="_8K" value="0x1"/>
        <value caption="16 Kbytes" name="_16K" value="0x2"/>
        <value caption="32 Kbytes" name="_32K" value="0x3"/>
        <value caption="64 Kbytes" name="_64K" value="0x5"/>
        <value caption="128 Kbytes" name="_128K" value="0x7"/>
        <value caption="160 Kbytes" name="_160K" value="0x8"/>
        <value caption="256 Kbytes" name="_256K" value="0x9"/>
        <value caption="512 Kbytes" name="_512K" value="0xA"/>
        <value caption="1024 Kbytes" name="_1024K" value="0xC"/>
        <value caption="2048 Kbytes" name="_2048K" value="0xE"/>
      </value-group>
      <value-group caption="" name="CHIPID_CIDR__NVPSIZ2">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="8 Kbytes" name="_8K" value="0x1"/>
        <value caption="16 Kbytes" name="_16K" value="0x2"/>
        <value caption="32 Kbytes" name="_32K" value="0x3"/>
        <value caption="64 Kbytes" name="_64K" value="0x5"/>
        <value caption="128 Kbytes" name="_128K" value="0x7"/>
        <value caption="256 Kbytes" name="_256K" value="0x9"/>
        <value caption="512 Kbytes" name="_512K" value="0xA"/>
        <value caption="1024 Kbytes" name="_1024K" value="0xC"/>
        <value caption="2048 Kbytes" name="_2048K" value="0xE"/>
      </value-group>
      <value-group caption="" name="CHIPID_CIDR__SRAMSIZ">
        <value caption="48 Kbytes" name="_48K" value="0x0"/>
        <value caption="192 Kbytes" name="_192K" value="0x1"/>
        <value caption="384 Kbytes" name="_384K" value="0x2"/>
        <value caption="6 Kbytes" name="_6K" value="0x3"/>
        <value caption="24 Kbytes" name="_24K" value="0x4"/>
        <value caption="4 Kbytes" name="_4K" value="0x5"/>
        <value caption="80 Kbytes" name="_80K" value="0x6"/>
        <value caption="160 Kbytes" name="_160K" value="0x7"/>
        <value caption="8 Kbytes" name="_8K" value="0x8"/>
        <value caption="16 Kbytes" name="_16K" value="0x9"/>
        <value caption="32 Kbytes" name="_32K" value="0xA"/>
        <value caption="64 Kbytes" name="_64K" value="0xB"/>
        <value caption="128 Kbytes" name="_128K" value="0xC"/>
        <value caption="256 Kbytes" name="_256K" value="0xD"/>
        <value caption="96 Kbytes" name="_96K" value="0xE"/>
        <value caption="512 Kbytes" name="_512K" value="0xF"/>
      </value-group>
      <value-group caption="" name="CHIPID_CIDR__ARCH">
        <value caption="SAM G53" name="SAMG53" value="0x47"/>
      </value-group>
      <value-group caption="" name="CHIPID_CIDR__NVPTYP">
        <value caption="ROM" name="ROM" value="0x0"/>
        <value caption="ROMless or on-chip Flash" name="ROMLESS" value="0x1"/>
        <value caption="Embedded Flash Memory" name="FLASH" value="0x2"/>
        <value caption="ROM and Embedded Flash Memory- NVPSIZ is ROM size- NVPSIZ2 is Flash size" name="ROM_FLASH" value="0x3"/>
        <value caption="SRAM emulating ROM" name="SRAM" value="0x4"/>
      </value-group>
    </module>
    <module name="EFC" caption="Embedded Flash Controller" id="6450" version="T">
      <register-group name="EFC">
        <register caption="EEFC Flash Mode Register" name="EEFC_FMR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Flash Ready Interrupt Enable" mask="0x00000001" name="FRDY"/>
          <bitfield caption="Flash Wait State" mask="0x00000F00" name="FWS"/>
          <bitfield caption="Sequential Code Optimization Disable" mask="0x00010000" name="SCOD"/>
          <bitfield caption="Flash Access Mode" mask="0x01000000" name="FAM"/>
          <bitfield caption="Code Loop Optimization Enable" mask="0x04000000" name="CLOE"/>
        </register>
        <register caption="EEFC Flash Command Register" name="EEFC_FCR" offset="0x04" rw="W" size="4">
          <bitfield caption="Flash Command" mask="0x000000FF" name="FCMD" values="EEFC_FCR__FCMD"/>
          <bitfield caption="Flash Command Argument" mask="0x00FFFF00" name="FARG"/>
          <bitfield caption="Flash Writing Protection Key" mask="0xFF000000" name="FKEY" values="EEFC_FCR__FKEY"/>
        </register>
        <register caption="EEFC Flash Status Register" name="EEFC_FSR" offset="0x08" rw="R" size="4">
          <bitfield caption="Flash Ready Status (cleared when Flash is busy)" mask="0x00000001" name="FRDY"/>
          <bitfield caption="Flash Command Error Status (cleared on read or by writing EEFC_FCR)" mask="0x00000002" name="FCMDE"/>
          <bitfield caption="Flash Lock Error Status (cleared on read)" mask="0x00000004" name="FLOCKE"/>
          <bitfield caption="Flash Error Status (cleared when a programming operation starts)" mask="0x00000008" name="FLERR"/>
        </register>
        <register caption="EEFC Flash Result Register" name="EEFC_FRR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Flash Result Value" mask="0xFFFFFFFF" name="FVALUE"/>
        </register>
      </register-group>
      <value-group caption="" name="EEFC_FCR__FCMD">
        <value caption="Get Flash descriptor" name="GETD" value="0x00"/>
        <value caption="Write page" name="WP" value="0x01"/>
        <value caption="Write page and lock" name="WPL" value="0x02"/>
        <value caption="Erase page and write page" name="EWP" value="0x03"/>
        <value caption="Erase page and write page then lock" name="EWPL" value="0x04"/>
        <value caption="Erase all" name="EA" value="0x05"/>
        <value caption="Erase pages" name="EPA" value="0x07"/>
        <value caption="Set lock bit" name="SLB" value="0x08"/>
        <value caption="Clear lock bit" name="CLB" value="0x09"/>
        <value caption="Get lock bit" name="GLB" value="0x0A"/>
        <value caption="Set GPNVM bit" name="SGPB" value="0x0B"/>
        <value caption="Clear GPNVM bit" name="CGPB" value="0x0C"/>
        <value caption="Get GPNVM bit" name="GGPB" value="0x0D"/>
        <value caption="Start read unique identifier" name="STUI" value="0x0E"/>
        <value caption="Stop read unique identifier" name="SPUI" value="0x0F"/>
        <value caption="Get CALIB bit" name="GCALB" value="0x10"/>
        <value caption="Erase sector" name="ES" value="0x11"/>
        <value caption="Write user signature" name="WUS" value="0x12"/>
        <value caption="Erase user signature" name="EUS" value="0x13"/>
        <value caption="Start read user signature" name="STUS" value="0x14"/>
        <value caption="Stop read user signature" name="SPUS" value="0x15"/>
      </value-group>
      <value-group caption="" name="EEFC_FCR__FKEY">
        <value caption="The 0x5A value enables the command defined by the bits of the register. If the field is written with a different value, the write is not performed and no action is started." name="PASSWD" value="0x5A"/>
      </value-group>
    </module>
    <module name="GPBR" caption="General Purpose Backup Registers" id="6378" version="G">
      <register-group name="GPBR">
        <register caption="General Purpose Backup Register 0" name="SYS_GPBR" offset="0x0" rw="RW" size="4" count="8">
          <bitfield caption="Value of GPBR x" mask="0xFFFFFFFF" name="GPBR_VALUE"/>
        </register>
      </register-group>
    </module>
    <module name="I2SC" caption="Inter-IC Sound Controller" id="11241" version="E">
      <register-group name="I2SC">
        <register caption="Control Register" name="I2SC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Receiver Enable" mask="0x00000001" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000002" name="RXDIS"/>
          <bitfield caption="Clocks Enable" mask="0x00000004" name="CKEN"/>
          <bitfield caption="Clocks Disable" mask="0x00000008" name="CKDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000010" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000020" name="TXDIS"/>
          <bitfield caption="Software Reset" mask="0x00000080" name="SWRST"/>
        </register>
        <register caption="Mode Register" name="I2SC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Inter-IC Sound Controller Mode" mask="0x00000001" name="MODE" values="I2SC_MR__MODE"/>
          <bitfield caption="Data Word Length" mask="0x0000001C" name="DATALENGTH" values="I2SC_MR__DATALENGTH"/>
          <bitfield caption="Receive Mono" mask="0x00000100" name="RXMONO"/>
          <bitfield caption="Single or Multiple PDC Channels for Receiver" mask="0x00000200" name="RXDMA"/>
          <bitfield caption="Loop-back Test Mode" mask="0x00000400" name="RXLOOP"/>
          <bitfield caption="Transmit Mono" mask="0x00001000" name="TXMONO"/>
          <bitfield caption="Single or Multiple PDC Channels for Transmitter" mask="0x00002000" name="TXDMA"/>
          <bitfield caption="Transmit Data when Underrun" mask="0x00004000" name="TXSAME"/>
          <bitfield caption="Peripheral Clock to I2SC Master Clock Ratio" mask="0x003F0000" name="IMCKDIV"/>
          <bitfield caption="Master Clock to fs Ratio" mask="0x3F000000" name="IMCKFS" values="I2SC_MR__IMCKFS"/>
          <bitfield caption="Master Clock Mode" mask="0x40000000" name="IMCKMODE"/>
          <bitfield caption="I2SWS TDM Slot Width" mask="0x80000000" name="IWS"/>
        </register>
        <register caption="Status Register" name="I2SC_SR" offset="0x08" rw="R" size="4">
          <bitfield caption="Receiver Enabled" mask="0x00000001" name="RXEN"/>
          <bitfield caption="Receive Ready" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Receive Overrun" mask="0x00000004" name="RXOR"/>
          <bitfield caption="End of Receiver Transfer" mask="0x00000008" name="ENDRX"/>
          <bitfield caption="Transmitter Enabled" mask="0x00000010" name="TXEN"/>
          <bitfield caption="Transmit Ready" mask="0x00000020" name="TXRDY"/>
          <bitfield caption="Transmit Underrun" mask="0x00000040" name="TXUR"/>
          <bitfield caption="End of Transmitter Transfer" mask="0x00000080" name="ENDTX"/>
          <bitfield caption="Receive Overrun Channel" mask="0x00000300" name="RXORCH"/>
          <bitfield caption="Receive Buffer Full" mask="0x00080000" name="RXBUFF"/>
          <bitfield caption="Transmit Underrun Channel" mask="0x00300000" name="TXURCH"/>
          <bitfield caption="Transmit Buffer Empty" mask="0x80000000" name="TXBUFE"/>
        </register>
        <register caption="Status Clear Register" name="I2SC_SCR" offset="0x0C" rw="W" size="4">
          <bitfield caption="Receive Overrun Status Clear" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmit Underrun Status Clear" mask="0x00000040" name="TXUR"/>
          <bitfield caption="Receive Overrun Per Channel Status Clear" mask="0x00000300" name="RXORCH"/>
          <bitfield caption="Transmit Underrun Per Channel Status Clear" mask="0x00300000" name="TXURCH"/>
        </register>
        <register caption="Status Set Register" name="I2SC_SSR" offset="0x10" rw="W" size="4">
          <bitfield caption="Receive Overrun Status Set" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmit Underrun Status Set" mask="0x00000040" name="TXUR"/>
          <bitfield caption="Receive Overrun Per Channel Status Set" mask="0x00000300" name="RXORCH"/>
          <bitfield caption="Transmit Underrun Per Channel Status Set" mask="0x00300000" name="TXURCH"/>
        </register>
        <register caption="Interrupt Enable Register" name="I2SC_IER" offset="0x14" rw="W" size="4" atomic-op="set:I2SC_IMR">
          <bitfield caption="Receiver Ready Interrupt Enable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Receiver Overrun Interrupt Enable" mask="0x00000004" name="RXOR"/>
          <bitfield caption="End of Reception Interrupt Enable" mask="0x00000008" name="ENDRX"/>
          <bitfield caption="Transmit Ready Interrupt Enable" mask="0x00000020" name="TXRDY"/>
          <bitfield caption="Transmit Underflow Interrupt Enable" mask="0x00000040" name="TXUR"/>
          <bitfield caption="End of Transmission Interrupt Enable" mask="0x00000080" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Enable" mask="0x00080000" name="RXFULL"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Enable" mask="0x80000000" name="TXEMPTY"/>
        </register>
        <register caption="Interrupt Disable Register" name="I2SC_IDR" offset="0x18" rw="W" size="4" atomic-op="clear:I2SC_IMR">
          <bitfield caption="Receiver Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Receiver Overrun Interrupt Disable" mask="0x00000004" name="RXOR"/>
          <bitfield caption="End of Reception Interrupt Disable" mask="0x00000008" name="ENDRX"/>
          <bitfield caption="Transmit Ready Interrupt Disable" mask="0x00000020" name="TXRDY"/>
          <bitfield caption="Transmit Underflow Interrupt Disable" mask="0x00000040" name="TXUR"/>
          <bitfield caption="End of Transmission Interrupt Disable" mask="0x00000080" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Disable" mask="0x00080000" name="RXFULL"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Disable" mask="0x80000000" name="TXEMPTY"/>
        </register>
        <register caption="Interrupt Mask Register" name="I2SC_IMR" offset="0x1C" rw="R" size="4" atomic-op="read:I2SC_IMR">
          <bitfield caption="Receiver Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Receiver Overrun Interrupt Disable" mask="0x00000004" name="RXOR"/>
          <bitfield caption="End of Reception Interrupt Disable" mask="0x00000008" name="ENDRX"/>
          <bitfield caption="Transmit Ready Interrupt Disable" mask="0x00000020" name="TXRDY"/>
          <bitfield caption="Transmit Underflow Interrupt Disable" mask="0x00000040" name="TXUR"/>
          <bitfield caption="End of Transmission Interrupt Disable" mask="0x00000080" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Disable" mask="0x00080000" name="RXFULL"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Disable" mask="0x80000000" name="TXEMPTY"/>
        </register>
        <register caption="Receiver Holding Register" name="I2SC_RHR" offset="0x20" rw="R" size="4">
          <bitfield caption="Receiver Holding Register" mask="0xFFFFFFFF" name="RHR"/>
        </register>
        <register caption="Transmitter Holding Register" name="I2SC_THR" offset="0x24" rw="W" size="4">
          <bitfield caption="Transmitter Holding Register" mask="0xFFFFFFFF" name="THR"/>
        </register>
        <register caption="Receive Pointer Register - Left side" name="I2SC_RPR" offset="0x100" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register - Left side" name="I2SC_RCR" offset="0x104" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Transmit Pointer Register - Left side" name="I2SC_TPR" offset="0x108" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0xFFFFFFFF" name="TXPTR"/>
        </register>
        <register caption="Transmit Counter Register - Left side" name="I2SC_TCR" offset="0x10C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0x0000FFFF" name="TXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register - Left side" name="I2SC_RNPR" offset="0x110" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register - Left side" name="I2SC_RNCR" offset="0x114" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transmit Next Pointer Register - Left side" name="I2SC_TNPR" offset="0x118" rw="RW" size="4">
          <bitfield caption="Transmit Next Pointer" mask="0xFFFFFFFF" name="TXNPTR"/>
        </register>
        <register caption="Transmit Next Counter Register - Left side" name="I2SC_TNCR" offset="0x11C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Next" mask="0x0000FFFF" name="TXNCTR"/>
        </register>
        <register caption="Transfer Control Register - Left side" name="I2SC_PTCR" offset="0x120" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register - Left side" name="I2SC_PTSR" offset="0x124" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
        <register caption="Receive Pointer Register - Right side" name="I2SC_RPR_RIGHT" offset="0x200" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register - Right side" name="I2SC_RCR_RIGHT" offset="0x204" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Transmit Pointer Register - Right side" name="I2SC_TPR_RIGHT" offset="0x208" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0xFFFFFFFF" name="TXPTR"/>
        </register>
        <register caption="Transmit Counter Register - Right side" name="I2SC_TCR_RIGHT" offset="0x20C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0x0000FFFF" name="TXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register - Right side" name="I2SC_RNPR_RIGHT" offset="0x210" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register - Right side" name="I2SC_RNCR_RIGHT" offset="0x214" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transmit Next Pointer Register - Right side" name="I2SC_TNPR_RIGHT" offset="0x218" rw="RW" size="4">
          <bitfield caption="Transmit Next Pointer" mask="0xFFFFFFFF" name="TXNPTR"/>
        </register>
        <register caption="Transmit Next Counter Register - Right side" name="I2SC_TNCR_RIGHT" offset="0x21C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Next" mask="0x0000FFFF" name="TXNCTR"/>
        </register>
        <register caption="Transfer Control Register - Right side" name="I2SC_PTCR_RIGHT" offset="0x220" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register - Right side" name="I2SC_PTSR_RIGHT" offset="0x224" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
      </register-group>
      <value-group caption="" name="I2SC_MR__MODE">
        <value caption="I2SCK and i2SWS pin inputs used as bit clock and word select/frame synchronization." name="SLAVE" value="0"/>
        <value caption="Bit clock and word select/frame synchronization generated by I2SC from MCK and output to I2SCK and I2SWS pins. MCK is output as master clock on I2SMCK if I2SC_MR.IMCKMODE is set." name="MASTER" value="1"/>
      </value-group>
      <value-group caption="" name="I2SC_MR__DATALENGTH">
        <value caption="Data length is set to 32 bits" name="_32_BITS" value="0x0"/>
        <value caption="Data length is set to 24 bits" name="_24_BITS" value="0x1"/>
        <value caption="Data length is set to 20 bits" name="_20_BITS" value="0x2"/>
        <value caption="Data length is set to 18 bits" name="_18_BITS" value="0x3"/>
        <value caption="Data length is set to 16 bits" name="_16_BITS" value="0x4"/>
        <value caption="Data length is set to 16-bit compact stereo. Left sample in bits 15:0 and right sample in bits 31:16 of same word." name="_16_BITS_COMPACT" value="0x5"/>
        <value caption="Data length is set to 8 bits" name="_8_BITS" value="0x6"/>
        <value caption="Data length is set to 8-bit compact stereo. Left sample in bits 7:0 and right sample in bits 15:8 of the same word." name="_8_BITS_COMPACT" value="0x7"/>
      </value-group>
      <value-group caption="" name="I2SC_MR__IMCKFS">
        <value caption="Sample frequency ratio set to 16" name="M2SF16" value="0x0"/>
        <value caption="Sample frequency ratio set to 32" name="M2SF32" value="0x1"/>
        <value caption="Sample frequency ratio set to 48" name="M2SF48" value="0x2"/>
        <value caption="Sample frequency ratio set to 64" name="M2SF64" value="0x3"/>
        <value caption="Sample frequency ratio set to 96" name="M2SF96" value="0x5"/>
        <value caption="Sample frequency ratio set to 128" name="M2SF128" value="0x7"/>
        <value caption="Sample frequency ratio set to 192" name="M2SF192" value="0xB"/>
        <value caption="Sample frequency ratio set to 256" name="M2SF256" value="0xF"/>
        <value caption="Sample frequency ratio set to 384" name="M2SF384" value="0x17"/>
        <value caption="Sample frequency ratio set to 512" name="M2SF512" value="0x1F"/>
        <value caption="Sample frequency ratio set to 768" name="M2SF768" value="0x2F"/>
        <value caption="Sample frequency ratio set to 1024" name="M2SF1024" value="0x3F"/>
      </value-group>
    </module>
    <module name="MATRIX" caption="AHB Bus Matrix" id="11049" version="E">
      <register-group name="MATRIX">
        <register caption="Master Configuration Register 0" name="MATRIX_MCFG" offset="0x0" rw="RW" size="4" count="3">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT" values="MATRIX_MCFG__ULBT"/>
        </register>
        <register caption="Slave Configuration Register 0" name="MATRIX_SCFG" offset="0x40" rw="RW" size="4" count="4">
          <bitfield caption="Maximum Number of Allowed Cycles for a Burst" mask="0x000000FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE" values="MATRIX_SCFG__DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x001C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Priority Register A for Slave 0" name="MATRIX_PRAS0" offset="0x0080" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
        </register>
        <register caption="Priority Register A for Slave 1" name="MATRIX_PRAS1" offset="0x0088" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
        </register>
        <register caption="Priority Register A for Slave 2" name="MATRIX_PRAS2" offset="0x0090" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
        </register>
        <register caption="Priority Register A for Slave 3" name="MATRIX_PRAS3" offset="0x0098" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
        </register>
        <register caption="System I/O Configuration Register" name="CCFG_SYSIO" offset="0x0114" rw="RW" size="4">
          <bitfield caption="PB4 or TDI Assignment" mask="0x00000010" name="SYSIO4"/>
          <bitfield caption="PB5 or TDO/TRACESWO Assignment" mask="0x00000020" name="SYSIO5"/>
          <bitfield caption="PB6 or TMS/SWDIO Assignment" mask="0x00000040" name="SYSIO6"/>
          <bitfield caption="PB7 or TCK/SWCLK Assignment" mask="0x00000080" name="SYSIO7"/>
          <bitfield caption="PB12 or ERASE Assignment" mask="0x00001000" name="SYSIO12"/>
        </register>
        <register caption="Write Protection Mode Register" name="MATRIX_WPMR" offset="0x1E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="MATRIX_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="MATRIX_WPSR" offset="0x1E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="MATRIX_MCFG__ULBT">
        <value caption="No predicted end of burst is generated and therefore INCR bursts coming from this master cannot be broken." name="INFINITE" value="0x0"/>
        <value caption="The undefined length burst is treated as a succession of single access allowing rearbitration at each beat of the INCR burst." name="SINGLE" value="0x1"/>
        <value caption="The undefined length burst is split into a 4-beat bursts allowing rearbitration at each 4-beat burst end." name="FOUR_BEAT" value="0x2"/>
        <value caption="The undefined length burst is split into 8-beat bursts allowing rearbitration at each 8-beat burst end." name="EIGHT_BEAT" value="0x3"/>
        <value caption="The undefined length burst is split into 16-beat bursts allowing rearbitration at each 16-beat burst end." name="SIXTEEN_BEAT" value="0x4"/>
      </value-group>
      <value-group caption="" name="MATRIX_MCFG__ULBT">
        <value caption="No predicted end of burst is generated and therefore INCR bursts coming from this master cannot be broken." name="INFINITE" value="0x0"/>
        <value caption="The undefined length burst is treated as a succession of single access allowing rearbitration at each beat of the INCR burst." name="SINGLE" value="0x1"/>
        <value caption="The undefined length burst is split into a 4-beat bursts allowing rearbitration at each 4-beat burst end." name="FOUR_BEAT" value="0x2"/>
        <value caption="The undefined length burst is split into 8-beat bursts allowing rearbitration at each 8-beat burst end." name="EIGHT_BEAT" value="0x3"/>
        <value caption="The undefined length burst is split into 16-beat bursts allowing rearbitration at each 16-beat burst end." name="SIXTEEN_BEAT" value="0x4"/>
      </value-group>
      <value-group caption="" name="MATRIX_MCFG__ULBT">
        <value caption="No predicted end of burst is generated and therefore INCR bursts coming from this master cannot be broken." name="INFINITE" value="0x0"/>
        <value caption="The undefined length burst is treated as a succession of single access allowing rearbitration at each beat of the INCR burst." name="SINGLE" value="0x1"/>
        <value caption="The undefined length burst is split into a 4-beat bursts allowing rearbitration at each 4-beat burst end." name="FOUR_BEAT" value="0x2"/>
        <value caption="The undefined length burst is split into 8-beat bursts allowing rearbitration at each 8-beat burst end." name="EIGHT_BEAT" value="0x3"/>
        <value caption="The undefined length burst is split into 16-beat bursts allowing rearbitration at each 16-beat burst end." name="SIXTEEN_BEAT" value="0x4"/>
      </value-group>
      <value-group caption="" name="MATRIX_SCFG__DEFMSTR_TYPE">
        <value caption="At the end of current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in having a one cycle latency for the first access of a burst transfer or for a single access." name="NO_DEFAULT" value="0x0"/>
        <value caption="At the end of current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having the one cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having the one cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="MATRIX_SCFG__DEFMSTR_TYPE">
        <value caption="At the end of current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in having a one cycle latency for the first access of a burst transfer or for a single access." name="NO_DEFAULT" value="0x0"/>
        <value caption="At the end of current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having the one cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having the one cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="MATRIX_SCFG__DEFMSTR_TYPE">
        <value caption="At the end of current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in having a one cycle latency for the first access of a burst transfer or for a single access." name="NO_DEFAULT" value="0x0"/>
        <value caption="At the end of current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having the one cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having the one cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="MATRIX_SCFG__DEFMSTR_TYPE">
        <value caption="At the end of current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in having a one cycle latency for the first access of a burst transfer or for a single access." name="NO_DEFAULT" value="0x0"/>
        <value caption="At the end of current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having the one cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having the one cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="MATRIX_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x4D4154"/>
      </value-group>
    </module>
    <module name="MEM2MEM" caption="Memory to Memory" id="11211" version="A">
      <register-group name="MEM2MEM">
        <register caption="Memory to Memory Transfer Holding Register" name="MEM2MEM_THR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Transfer Holding Data" mask="0xFFFFFFFF" name="THDATA"/>
        </register>
        <register caption="Memory to Memory Mode Register" name="MEM2MEM_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Transfer Size" mask="0x00000003" name="TSIZE" values="MEM2MEM_MR__TSIZE"/>
        </register>
        <register caption="Memory to Memory Interrupt Enable Register" name="MEM2MEM_IER" offset="0x08" rw="W" size="4" atomic-op="set:MEM2MEM_IMR">
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000001" name="RXEND"/>
          <bitfield caption="Buffer Full Interrupt Enable" mask="0x00000002" name="RXBUFF"/>
        </register>
        <register caption="Memory to Memory Interrupt Disable Register" name="MEM2MEM_IDR" offset="0x0C" rw="W" size="4" atomic-op="clear:MEM2MEM_IMR">
          <bitfield caption="End of Transfer Interrupt Disable" mask="0x00000001" name="RXEND"/>
          <bitfield caption="Buffer Full Interrupt Disable" mask="0x00000002" name="RXBUFF"/>
        </register>
        <register caption="Memory to Memory Interrupt Mask Register" name="MEM2MEM_IMR" offset="0x10" rw="R" size="4" atomic-op="read:MEM2MEM_IMR">
          <bitfield caption="End of Transfer Interrupt Mask" mask="0x00000001" name="RXEND"/>
          <bitfield caption="Buffer Full Interrupt Mask" mask="0x00000002" name="RXBUFF"/>
        </register>
        <register caption="Memory to Memory Interrupt Status Register" name="MEM2MEM_ISR" offset="0x14" rw="R" size="4" atomic-op="read:MEM2MEM_ISR">
          <bitfield caption="End of Transfer" mask="0x00000001" name="RXEND"/>
          <bitfield caption="Buffer Full" mask="0x00000002" name="RXBUFF"/>
        </register>
        <register caption="Receive Pointer Register" name="MEM2MEM_RPR" offset="0x100" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register" name="MEM2MEM_RCR" offset="0x104" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Transmit Pointer Register" name="MEM2MEM_TPR" offset="0x108" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0xFFFFFFFF" name="TXPTR"/>
        </register>
        <register caption="Transmit Counter Register" name="MEM2MEM_TCR" offset="0x10C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0x0000FFFF" name="TXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register" name="MEM2MEM_RNPR" offset="0x110" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register" name="MEM2MEM_RNCR" offset="0x114" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transmit Next Pointer Register" name="MEM2MEM_TNPR" offset="0x118" rw="RW" size="4">
          <bitfield caption="Transmit Next Pointer" mask="0xFFFFFFFF" name="TXNPTR"/>
        </register>
        <register caption="Transmit Next Counter Register" name="MEM2MEM_TNCR" offset="0x11C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Next" mask="0x0000FFFF" name="TXNCTR"/>
        </register>
        <register caption="Transfer Control Register" name="MEM2MEM_PTCR" offset="0x120" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register" name="MEM2MEM_PTSR" offset="0x124" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
      </register-group>
      <value-group caption="" name="MEM2MEM_MR__TSIZE">
        <value caption="The buffer size is defined in byte." name="T_8BIT" value="0x0"/>
        <value caption="The buffer size is defined in half-word (16-bit)." name="T_16BIT" value="0x1"/>
        <value caption="The buffer size is defined in word (32-bit). Default value." name="T_32BIT" value="0x2"/>
      </value-group>
    </module>
    <module name="PDC" caption="Peripheral DMA Controller" id="6031" version="I">
      <register-group name="PDC">
        <register caption="Receive Pointer Register" name="PERIPH_RPR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register" name="PERIPH_RCR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Transmit Pointer Register" name="PERIPH_TPR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0xFFFFFFFF" name="TXPTR"/>
        </register>
        <register caption="Transmit Counter Register" name="PERIPH_TCR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0x0000FFFF" name="TXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register" name="PERIPH_RNPR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register" name="PERIPH_RNCR" offset="0x14" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transmit Next Pointer Register" name="PERIPH_TNPR" offset="0x18" rw="RW" size="4">
          <bitfield caption="Transmit Next Pointer" mask="0xFFFFFFFF" name="TXNPTR"/>
        </register>
        <register caption="Transmit Next Counter Register" name="PERIPH_TNCR" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Next" mask="0x0000FFFF" name="TXNCTR"/>
        </register>
        <register caption="Transfer Control Register" name="PERIPH_PTCR" offset="0x20" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register" name="PERIPH_PTSR" offset="0x24" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
      </register-group>
    </module>
    <module name="PDMIC" caption="Pulse Density Modulation Interface Controller" id="11237" version="D">
      <register-group name="PDMIC">
        <register caption="Control Register" name="PDMIC_CR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Software Reset" mask="0x00000001" name="SWRST"/>
          <bitfield caption="Enable PDM" mask="0x00000010" name="ENPDM"/>
        </register>
        <register caption="Mode Register" name="PDMIC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Prescaler Rate Selection" mask="0x00007F00" name="PRESCAL"/>
        </register>
        <register caption="Converted Data Register" name="PDMIC_CDR" offset="0x14" rw="R" size="4">
          <bitfield caption="Data Converted" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="Interrupt Enable Register" name="PDMIC_IER" offset="0x18" rw="W" size="4" atomic-op="set:PDMIC_IMR">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x02000000" name="OVRE"/>
          <bitfield caption="End of Receive Buffer Interrupt Enable" mask="0x08000000" name="ENDRX"/>
          <bitfield caption="Receive Buffer Full Interrupt Enable" mask="0x10000000" name="RXBUFF"/>
        </register>
        <register caption="Interrupt Disable Register" name="PDMIC_IDR" offset="0x1C" rw="W" size="4" atomic-op="clear:PDMIC_IMR">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Disable" mask="0x02000000" name="OVRE"/>
          <bitfield caption="End of Receive Buffer Interrupt Disable" mask="0x08000000" name="ENDRX"/>
          <bitfield caption="Receive Buffer Full Interrupt Disable" mask="0x10000000" name="RXBUFF"/>
        </register>
        <register caption="Interrupt Mask Register" name="PDMIC_IMR" offset="0x20" rw="R" size="4" atomic-op="read:PDMIC_IMR">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Mask" mask="0x02000000" name="OVRE"/>
          <bitfield caption="End of Receive Buffer Interrupt Mask" mask="0x08000000" name="ENDRX"/>
          <bitfield caption="Receive Buffer Full Interrupt Mask" mask="0x10000000" name="RXBUFF"/>
        </register>
        <register caption="Interrupt Status Register" name="PDMIC_ISR" offset="0x24" rw="R" size="4" atomic-op="read:PDMIC_ISR">
          <bitfield caption="FIFO Count" mask="0x00FF0000" name="FIFOCNT"/>
          <bitfield caption="Data Ready" mask="0x01000000" name="DRDY"/>
          <bitfield caption="Overrun Error" mask="0x02000000" name="OVRE"/>
          <bitfield caption="End of RX Buffer" mask="0x08000000" name="ENDRX"/>
          <bitfield caption="RX Buffer Full" mask="0x10000000" name="RXBUFF"/>
        </register>
        <register caption="DSP Configuration Register 0" name="PDMIC_DSPR" offset="0x58" rw="RW" size="4" count="2">
          <bitfield caption="High-Pass Filter Bypass" mask="0x00000002" name="HPFBYP"/>
          <bitfield caption="SINCC Filter Bypass" mask="0x00000004" name="SINBYP"/>
          <bitfield caption="Data Size" mask="0x00000008" name="SIZE"/>
          <bitfield caption="Oversampling Ratio" mask="0x00000070" name="OSR" values="PDMIC_DSPR0__OSR"/>
          <bitfield caption="Data Scale" mask="0x00000F00" name="SCALE"/>
          <bitfield caption="Data Shift" mask="0x0000F000" name="SHIFT"/>
        </register>
        <register caption="Write Protection Mode Register" name="PDMIC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protect Key" mask="0xFFFFFF00" name="WPKEY" values="PDMIC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="PDMIC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Receive Pointer Register" name="PDMIC_RPR" offset="0x100" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register" name="PDMIC_RCR" offset="0x104" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register" name="PDMIC_RNPR" offset="0x110" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register" name="PDMIC_RNCR" offset="0x114" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transfer Control Register" name="PDMIC_PTCR" offset="0x120" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register" name="PDMIC_PTSR" offset="0x124" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
      </register-group>
      <value-group caption="" name="PDMIC_DSPR0__OSR">
        <value caption="Oversampling ratio is 128" name="_128" value="0"/>
        <value caption="Oversampling ratio is 64" name="_64" value="1"/>
      </value-group>
      <value-group caption="" name="PDMIC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x414443"/>
      </value-group>
    </module>
    <module name="PIO" caption="Parallel Input/Output Controller" id="11004" version="R">
      <register-group name="PIO">
        <register caption="Enable Register" name="PIO_PER" offset="0x0000" rw="W" size="4" atomic-op="set:PIO_PSR">
          <bitfield caption="Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Disable Register" name="PIO_PDR" offset="0x0004" rw="W" size="4" atomic-op="clear:PIO_PSR">
          <bitfield caption="Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Status Register" name="PIO_PSR" offset="0x0008" rw="R" size="4">
          <bitfield caption="Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Enable Register" name="PIO_OER" offset="0x0010" rw="W" size="4" atomic-op="set:PIO_OSR">
          <bitfield caption="Output Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Disable Register" name="PIO_ODR" offset="0x0014" rw="W" size="4" atomic-op="clear:PIO_OSR">
          <bitfield caption="Output Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Status Register" name="PIO_OSR" offset="0x0018" rw="R" size="4">
          <bitfield caption="Output Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Glitch Input Filter Enable Register" name="PIO_IFER" offset="0x0020" rw="W" size="4" atomic-op="set:PIO_IFSR">
          <bitfield caption="Input Filter Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Filter Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Filter Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Filter Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Filter Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Filter Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Filter Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Filter Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Filter Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Filter Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Filter Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Filter Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Filter Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Filter Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Filter Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Filter Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Filter Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Filter Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Filter Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Filter Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Filter Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Filter Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Filter Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Filter Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Filter Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Filter Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Filter Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Filter Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Filter Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Filter Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Filter Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Filter Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Glitch Input Filter Disable Register" name="PIO_IFDR" offset="0x0024" rw="W" size="4" atomic-op="clear:PIO_IFSR">
          <bitfield caption="Input Filter Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Filter Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Filter Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Filter Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Filter Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Filter Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Filter Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Filter Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Filter Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Filter Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Filter Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Filter Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Filter Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Filter Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Filter Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Filter Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Filter Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Filter Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Filter Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Filter Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Filter Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Filter Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Filter Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Filter Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Filter Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Filter Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Filter Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Filter Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Filter Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Filter Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Filter Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Filter Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Glitch Input Filter Status Register" name="PIO_IFSR" offset="0x0028" rw="R" size="4">
          <bitfield caption="Input Filter Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Filter Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Filter Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Filter Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Filter Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Filter Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Filter Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Filter Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Filter Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Filter Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Filter Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Filter Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Filter Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Filter Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Filter Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Filter Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Filter Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Filter Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Filter Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Filter Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Filter Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Filter Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Filter Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Filter Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Filter Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Filter Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Filter Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Filter Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Filter Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Filter Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Filter Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Filter Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Set Output Data Register" name="PIO_SODR" offset="0x0030" rw="W" size="4" atomic-op="set:PIO_ODSR">
          <bitfield caption="Set Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Set Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Set Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Set Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Set Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Set Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Set Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Set Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Set Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Set Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Set Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Set Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Set Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Set Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Set Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Set Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Set Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Set Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Set Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Set Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Set Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Set Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Set Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Set Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Set Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Set Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Set Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Set Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Set Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Set Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Set Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Set Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Clear Output Data Register" name="PIO_CODR" offset="0x0034" rw="W" size="4" atomic-op="clear:PIO_ODSR">
          <bitfield caption="Clear Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Clear Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Clear Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Clear Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Clear Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Clear Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Clear Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Clear Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Clear Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Clear Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Clear Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Clear Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Clear Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Clear Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Clear Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Clear Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Clear Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Clear Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Clear Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Clear Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Clear Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Clear Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Clear Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Clear Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Clear Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Clear Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Clear Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Clear Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Clear Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Clear Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Clear Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Clear Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Data Status Register" name="PIO_ODSR" offset="0x0038" rw="RW" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pin Data Status Register" name="PIO_PDSR" offset="0x003C" rw="R" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Interrupt Enable Register" name="PIO_IER" offset="0x0040" rw="W" size="4" atomic-op="set:PIO_IMR">
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Interrupt Disable Register" name="PIO_IDR" offset="0x0044" rw="W" size="4" atomic-op="clear:PIO_IMR">
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Interrupt Mask Register" name="PIO_IMR" offset="0x0048" rw="R" size="4" atomic-op="read:PIO_IMR">
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Interrupt Status Register" name="PIO_ISR" offset="0x004C" rw="R" size="4" atomic-op="read:PIO_ISR">
          <bitfield caption="Input Change Interrupt Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Multi-driver Enable Register" name="PIO_MDER" offset="0x0050" rw="W" size="4" atomic-op="set:PIO_MDSR">
          <bitfield caption="Multi-drive Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Multi-drive Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Multi-drive Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Multi-drive Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Multi-drive Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Multi-drive Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Multi-drive Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Multi-drive Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Multi-drive Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Multi-drive Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Multi-drive Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Multi-drive Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Multi-drive Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Multi-drive Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Multi-drive Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Multi-drive Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Multi-drive Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Multi-drive Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Multi-drive Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Multi-drive Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Multi-drive Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Multi-driver Disable Register" name="PIO_MDDR" offset="0x0054" rw="W" size="4" atomic-op="clear:PIO_MDSR">
          <bitfield caption="Multi-drive Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Multi-drive Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Multi-drive Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Multi-drive Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Multi-drive Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Multi-drive Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Multi-drive Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Multi-drive Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Multi-drive Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Multi-drive Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Multi-drive Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Multi-drive Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Multi-drive Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Multi-drive Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Multi-drive Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Multi-drive Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Multi-drive Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Multi-drive Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Multi-drive Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Multi-drive Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Multi-drive Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Multi-driver Status Register" name="PIO_MDSR" offset="0x0058" rw="R" size="4">
          <bitfield caption="Multi-drive Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Multi-drive Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Multi-drive Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Multi-drive Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Multi-drive Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Multi-drive Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Multi-drive Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Multi-drive Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Multi-drive Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Multi-drive Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Multi-drive Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Multi-drive Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Multi-drive Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Multi-drive Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Multi-drive Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Multi-drive Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Multi-drive Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Multi-drive Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Multi-drive Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Multi-drive Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Multi-drive Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Multi-drive Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Multi-drive Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Multi-drive Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Multi-drive Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Multi-drive Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Multi-drive Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Multi-drive Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Multi-drive Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Multi-drive Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Multi-drive Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Multi-drive Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pull-up Disable Register" name="PIO_PUDR" offset="0x0060" rw="W" size="4" atomic-op="clear:PIO_PUSR">
          <bitfield caption="Pull-Up Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Pull-Up Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Pull-Up Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Pull-Up Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Pull-Up Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Pull-Up Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Pull-Up Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Pull-Up Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Pull-Up Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Pull-Up Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Pull-Up Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Pull-Up Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Pull-Up Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Pull-Up Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Pull-Up Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Pull-Up Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Pull-Up Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Pull-Up Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Pull-Up Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Pull-Up Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Pull-Up Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pull-up Enable Register" name="PIO_PUER" offset="0x0064" rw="W" size="4" atomic-op="set:PIO_PUSR">
          <bitfield caption="Pull-Up Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Pull-Up Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Pull-Up Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Pull-Up Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Pull-Up Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Pull-Up Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Pull-Up Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Pull-Up Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Pull-Up Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Pull-Up Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Pull-Up Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Pull-Up Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Pull-Up Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Pull-Up Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Pull-Up Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Pull-Up Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Pull-Up Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Pull-Up Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Pull-Up Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Pull-Up Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Pull-Up Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pad Pull-up Status Register" name="PIO_PUSR" offset="0x0068" rw="R" size="4">
          <bitfield caption="Pull-Up Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Pull-Up Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Pull-Up Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Pull-Up Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Pull-Up Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Pull-Up Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Pull-Up Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Pull-Up Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Pull-Up Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Pull-Up Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Pull-Up Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Pull-Up Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Pull-Up Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Pull-Up Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Pull-Up Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Pull-Up Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Pull-Up Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Pull-Up Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Pull-Up Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Pull-Up Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Pull-Up Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Pull-Up Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Pull-Up Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Pull-Up Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Pull-Up Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Pull-Up Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Pull-Up Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Pull-Up Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Pull-Up Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Pull-Up Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Pull-Up Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Pull-Up Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Peripheral Select Register 0" name="PIO_ABCDSR" offset="0x70" rw="RW" size="4" count="2">
          <bitfield caption="Peripheral Select" mask="0x00000001" name="P0"/>
          <bitfield caption="Peripheral Select" mask="0x00000002" name="P1"/>
          <bitfield caption="Peripheral Select" mask="0x00000004" name="P2"/>
          <bitfield caption="Peripheral Select" mask="0x00000008" name="P3"/>
          <bitfield caption="Peripheral Select" mask="0x00000010" name="P4"/>
          <bitfield caption="Peripheral Select" mask="0x00000020" name="P5"/>
          <bitfield caption="Peripheral Select" mask="0x00000040" name="P6"/>
          <bitfield caption="Peripheral Select" mask="0x00000080" name="P7"/>
          <bitfield caption="Peripheral Select" mask="0x00000100" name="P8"/>
          <bitfield caption="Peripheral Select" mask="0x00000200" name="P9"/>
          <bitfield caption="Peripheral Select" mask="0x00000400" name="P10"/>
          <bitfield caption="Peripheral Select" mask="0x00000800" name="P11"/>
          <bitfield caption="Peripheral Select" mask="0x00001000" name="P12"/>
          <bitfield caption="Peripheral Select" mask="0x00002000" name="P13"/>
          <bitfield caption="Peripheral Select" mask="0x00004000" name="P14"/>
          <bitfield caption="Peripheral Select" mask="0x00008000" name="P15"/>
          <bitfield caption="Peripheral Select" mask="0x00010000" name="P16"/>
          <bitfield caption="Peripheral Select" mask="0x00020000" name="P17"/>
          <bitfield caption="Peripheral Select" mask="0x00040000" name="P18"/>
          <bitfield caption="Peripheral Select" mask="0x00080000" name="P19"/>
          <bitfield caption="Peripheral Select" mask="0x00100000" name="P20"/>
          <bitfield caption="Peripheral Select" mask="0x00200000" name="P21"/>
          <bitfield caption="Peripheral Select" mask="0x00400000" name="P22"/>
          <bitfield caption="Peripheral Select" mask="0x00800000" name="P23"/>
          <bitfield caption="Peripheral Select" mask="0x01000000" name="P24"/>
          <bitfield caption="Peripheral Select" mask="0x02000000" name="P25"/>
          <bitfield caption="Peripheral Select" mask="0x04000000" name="P26"/>
          <bitfield caption="Peripheral Select" mask="0x08000000" name="P27"/>
          <bitfield caption="Peripheral Select" mask="0x10000000" name="P28"/>
          <bitfield caption="Peripheral Select" mask="0x20000000" name="P29"/>
          <bitfield caption="Peripheral Select" mask="0x40000000" name="P30"/>
          <bitfield caption="Peripheral Select" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Input Filter Slow Clock Disable Register" name="PIO_IFSCDR" offset="0x0080" rw="W" size="4" atomic-op="clear:PIO_IFSCSR">
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000001" name="P0"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000002" name="P1"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000004" name="P2"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000008" name="P3"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000010" name="P4"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000020" name="P5"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000040" name="P6"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000080" name="P7"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000100" name="P8"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000200" name="P9"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000400" name="P10"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000800" name="P11"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00001000" name="P12"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00002000" name="P13"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00004000" name="P14"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00008000" name="P15"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00010000" name="P16"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00020000" name="P17"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00040000" name="P18"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00080000" name="P19"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00100000" name="P20"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00200000" name="P21"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00400000" name="P22"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00800000" name="P23"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x01000000" name="P24"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x02000000" name="P25"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x04000000" name="P26"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x08000000" name="P27"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x10000000" name="P28"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x20000000" name="P29"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x40000000" name="P30"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Input Filter Slow Clock Enable Register" name="PIO_IFSCER" offset="0x0084" rw="W" size="4" atomic-op="set:PIO_IFSCSR">
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000001" name="P0"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000002" name="P1"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000004" name="P2"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000008" name="P3"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000010" name="P4"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000020" name="P5"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000040" name="P6"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000080" name="P7"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000100" name="P8"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000200" name="P9"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000400" name="P10"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000800" name="P11"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00001000" name="P12"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00002000" name="P13"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00004000" name="P14"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00008000" name="P15"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00010000" name="P16"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00020000" name="P17"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00040000" name="P18"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00080000" name="P19"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00100000" name="P20"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00200000" name="P21"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00400000" name="P22"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00800000" name="P23"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x01000000" name="P24"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x02000000" name="P25"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x04000000" name="P26"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x08000000" name="P27"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x10000000" name="P28"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x20000000" name="P29"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x40000000" name="P30"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Input Filter Slow Clock Status Register" name="PIO_IFSCSR" offset="0x0088" rw="R" size="4">
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Slow Clock Divider Debouncing Register" name="PIO_SCDR" offset="0x008C" rw="RW" size="4">
          <bitfield caption="Slow Clock Divider Selection for Debouncing" mask="0x00003FFF" name="DIV"/>
        </register>
        <register caption="Pad Pull-down Disable Register" name="PIO_PPDDR" offset="0x0090" rw="W" size="4" atomic-op="clear:PIO_PPDSR">
          <bitfield caption="Pull-Down Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Pull-Down Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Pull-Down Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Pull-Down Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Pull-Down Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Pull-Down Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Pull-Down Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Pull-Down Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Pull-Down Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Pull-Down Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Pull-Down Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Pull-Down Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Pull-Down Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Pull-Down Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Pull-Down Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Pull-Down Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Pull-Down Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Pull-Down Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Pull-Down Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Pull-Down Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Pull-Down Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pad Pull-down Enable Register" name="PIO_PPDER" offset="0x0094" rw="W" size="4" atomic-op="set:PIO_PPDSR">
          <bitfield caption="Pull-Down Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Pull-Down Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Pull-Down Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Pull-Down Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Pull-Down Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Pull-Down Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Pull-Down Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Pull-Down Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Pull-Down Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Pull-Down Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Pull-Down Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Pull-Down Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Pull-Down Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Pull-Down Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Pull-Down Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Pull-Down Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Pull-Down Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Pull-Down Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Pull-Down Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Pull-Down Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Pull-Down Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pad Pull-down Status Register" name="PIO_PPDSR" offset="0x0098" rw="R" size="4">
          <bitfield caption="Pull-Down Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Pull-Down Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Pull-Down Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Pull-Down Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Pull-Down Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Pull-Down Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Pull-Down Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Pull-Down Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Pull-Down Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Pull-Down Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Pull-Down Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Pull-Down Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Pull-Down Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Pull-Down Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Pull-Down Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Pull-Down Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Pull-Down Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Pull-Down Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Pull-Down Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Pull-Down Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Pull-Down Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Pull-Down Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Pull-Down Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Pull-Down Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Pull-Down Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Pull-Down Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Pull-Down Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Pull-Down Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Pull-Down Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Pull-Down Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Pull-Down Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Pull-Down Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Write Enable" name="PIO_OWER" offset="0x00A0" rw="W" size="4" atomic-op="set:PIO_OWSR">
          <bitfield caption="Output Write Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Write Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Write Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Write Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Write Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Write Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Write Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Write Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Write Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Write Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Write Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Write Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Write Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Write Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Write Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Write Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Write Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Write Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Write Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Write Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Write Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Write Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Write Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Write Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Write Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Write Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Write Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Write Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Write Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Write Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Write Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Write Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Write Disable" name="PIO_OWDR" offset="0x00A4" rw="W" size="4" atomic-op="clear:PIO_OWSR">
          <bitfield caption="Output Write Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Write Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Write Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Write Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Write Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Write Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Write Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Write Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Write Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Write Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Write Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Write Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Write Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Write Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Write Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Write Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Write Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Write Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Write Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Write Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Write Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Write Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Write Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Write Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Write Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Write Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Write Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Write Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Write Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Write Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Write Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Write Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Write Status Register" name="PIO_OWSR" offset="0x00A8" rw="R" size="4">
          <bitfield caption="Output Write Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Write Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Write Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Write Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Write Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Write Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Write Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Write Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Write Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Write Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Write Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Write Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Write Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Write Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Write Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Write Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Write Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Write Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Write Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Write Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Write Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Write Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Write Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Write Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Write Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Write Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Write Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Write Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Write Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Write Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Write Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Write Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Additional Interrupt Modes Enable Register" name="PIO_AIMER" offset="0x00B0" rw="W" size="4" atomic-op="set:PIO_AIMMR">
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Additional Interrupt Modes Disable Register" name="PIO_AIMDR" offset="0x00B4" rw="W" size="4" atomic-op="clear:PIO_AIMMR">
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Additional Interrupt Modes Mask Register" name="PIO_AIMMR" offset="0x00B8" rw="R" size="4">
          <bitfield caption="IO Line Index" mask="0x00000001" name="P0"/>
          <bitfield caption="IO Line Index" mask="0x00000002" name="P1"/>
          <bitfield caption="IO Line Index" mask="0x00000004" name="P2"/>
          <bitfield caption="IO Line Index" mask="0x00000008" name="P3"/>
          <bitfield caption="IO Line Index" mask="0x00000010" name="P4"/>
          <bitfield caption="IO Line Index" mask="0x00000020" name="P5"/>
          <bitfield caption="IO Line Index" mask="0x00000040" name="P6"/>
          <bitfield caption="IO Line Index" mask="0x00000080" name="P7"/>
          <bitfield caption="IO Line Index" mask="0x00000100" name="P8"/>
          <bitfield caption="IO Line Index" mask="0x00000200" name="P9"/>
          <bitfield caption="IO Line Index" mask="0x00000400" name="P10"/>
          <bitfield caption="IO Line Index" mask="0x00000800" name="P11"/>
          <bitfield caption="IO Line Index" mask="0x00001000" name="P12"/>
          <bitfield caption="IO Line Index" mask="0x00002000" name="P13"/>
          <bitfield caption="IO Line Index" mask="0x00004000" name="P14"/>
          <bitfield caption="IO Line Index" mask="0x00008000" name="P15"/>
          <bitfield caption="IO Line Index" mask="0x00010000" name="P16"/>
          <bitfield caption="IO Line Index" mask="0x00020000" name="P17"/>
          <bitfield caption="IO Line Index" mask="0x00040000" name="P18"/>
          <bitfield caption="IO Line Index" mask="0x00080000" name="P19"/>
          <bitfield caption="IO Line Index" mask="0x00100000" name="P20"/>
          <bitfield caption="IO Line Index" mask="0x00200000" name="P21"/>
          <bitfield caption="IO Line Index" mask="0x00400000" name="P22"/>
          <bitfield caption="IO Line Index" mask="0x00800000" name="P23"/>
          <bitfield caption="IO Line Index" mask="0x01000000" name="P24"/>
          <bitfield caption="IO Line Index" mask="0x02000000" name="P25"/>
          <bitfield caption="IO Line Index" mask="0x04000000" name="P26"/>
          <bitfield caption="IO Line Index" mask="0x08000000" name="P27"/>
          <bitfield caption="IO Line Index" mask="0x10000000" name="P28"/>
          <bitfield caption="IO Line Index" mask="0x20000000" name="P29"/>
          <bitfield caption="IO Line Index" mask="0x40000000" name="P30"/>
          <bitfield caption="IO Line Index" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Edge Select Register" name="PIO_ESR" offset="0x00C0" rw="W" size="4" atomic-op="clear:PIO_ELSR">
          <bitfield caption="Edge Interrupt Selection" mask="0x00000001" name="P0"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000002" name="P1"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000004" name="P2"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000008" name="P3"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000010" name="P4"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000020" name="P5"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000040" name="P6"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000080" name="P7"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000100" name="P8"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000200" name="P9"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000400" name="P10"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000800" name="P11"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00001000" name="P12"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00002000" name="P13"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00004000" name="P14"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00008000" name="P15"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00010000" name="P16"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00020000" name="P17"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00040000" name="P18"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00080000" name="P19"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00100000" name="P20"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00200000" name="P21"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00400000" name="P22"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00800000" name="P23"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x01000000" name="P24"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x02000000" name="P25"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x04000000" name="P26"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x08000000" name="P27"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x10000000" name="P28"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x20000000" name="P29"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x40000000" name="P30"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Level Select Register" name="PIO_LSR" offset="0x00C4" rw="W" size="4" atomic-op="set:PIO_ELSR">
          <bitfield caption="Level Interrupt Selection" mask="0x00000001" name="P0"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000002" name="P1"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000004" name="P2"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000008" name="P3"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000010" name="P4"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000020" name="P5"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000040" name="P6"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000080" name="P7"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000100" name="P8"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000200" name="P9"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000400" name="P10"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000800" name="P11"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00001000" name="P12"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00002000" name="P13"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00004000" name="P14"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00008000" name="P15"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00010000" name="P16"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00020000" name="P17"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00040000" name="P18"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00080000" name="P19"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00100000" name="P20"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00200000" name="P21"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00400000" name="P22"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00800000" name="P23"/>
          <bitfield caption="Level Interrupt Selection" mask="0x01000000" name="P24"/>
          <bitfield caption="Level Interrupt Selection" mask="0x02000000" name="P25"/>
          <bitfield caption="Level Interrupt Selection" mask="0x04000000" name="P26"/>
          <bitfield caption="Level Interrupt Selection" mask="0x08000000" name="P27"/>
          <bitfield caption="Level Interrupt Selection" mask="0x10000000" name="P28"/>
          <bitfield caption="Level Interrupt Selection" mask="0x20000000" name="P29"/>
          <bitfield caption="Level Interrupt Selection" mask="0x40000000" name="P30"/>
          <bitfield caption="Level Interrupt Selection" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Edge/Level Status Register" name="PIO_ELSR" offset="0x00C8" rw="R" size="4">
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000001" name="P0"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000002" name="P1"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000004" name="P2"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000008" name="P3"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000010" name="P4"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000020" name="P5"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000040" name="P6"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000080" name="P7"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000100" name="P8"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000200" name="P9"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000400" name="P10"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000800" name="P11"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00001000" name="P12"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00002000" name="P13"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00004000" name="P14"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00008000" name="P15"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00010000" name="P16"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00020000" name="P17"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00040000" name="P18"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00080000" name="P19"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00100000" name="P20"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00200000" name="P21"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00400000" name="P22"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00800000" name="P23"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x01000000" name="P24"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x02000000" name="P25"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x04000000" name="P26"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x08000000" name="P27"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x10000000" name="P28"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x20000000" name="P29"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x40000000" name="P30"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Falling Edge/Low-Level Select Register" name="PIO_FELLSR" offset="0x00D0" rw="W" size="4" atomic-op="clear:PIO_FRLHSR">
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000001" name="P0"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000002" name="P1"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000004" name="P2"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000008" name="P3"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000010" name="P4"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000020" name="P5"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000040" name="P6"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000080" name="P7"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000100" name="P8"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000200" name="P9"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000400" name="P10"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000800" name="P11"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00001000" name="P12"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00002000" name="P13"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00004000" name="P14"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00008000" name="P15"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00010000" name="P16"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00020000" name="P17"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00040000" name="P18"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00080000" name="P19"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00100000" name="P20"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00200000" name="P21"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00400000" name="P22"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00800000" name="P23"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x01000000" name="P24"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x02000000" name="P25"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x04000000" name="P26"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x08000000" name="P27"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x10000000" name="P28"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x20000000" name="P29"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x40000000" name="P30"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Rising Edge/High-Level Select Register" name="PIO_REHLSR" offset="0x00D4" rw="W" size="4" atomic-op="set:PIO_FRLHSR">
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000001" name="P0"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000002" name="P1"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000004" name="P2"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000008" name="P3"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000010" name="P4"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000020" name="P5"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000040" name="P6"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000080" name="P7"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000100" name="P8"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000200" name="P9"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000400" name="P10"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000800" name="P11"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00001000" name="P12"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00002000" name="P13"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00004000" name="P14"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00008000" name="P15"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00010000" name="P16"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00020000" name="P17"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00040000" name="P18"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00080000" name="P19"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00100000" name="P20"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00200000" name="P21"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00400000" name="P22"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00800000" name="P23"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x01000000" name="P24"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x02000000" name="P25"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x04000000" name="P26"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x08000000" name="P27"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x10000000" name="P28"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x20000000" name="P29"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x40000000" name="P30"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Fall/Rise - Low/High Status Register" name="PIO_FRLHSR" offset="0x00D8" rw="R" size="4">
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000001" name="P0"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000002" name="P1"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000004" name="P2"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000008" name="P3"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000010" name="P4"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000020" name="P5"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000040" name="P6"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000080" name="P7"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000100" name="P8"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000200" name="P9"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000400" name="P10"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000800" name="P11"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00001000" name="P12"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00002000" name="P13"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00004000" name="P14"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00008000" name="P15"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00010000" name="P16"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00020000" name="P17"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00040000" name="P18"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00080000" name="P19"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00100000" name="P20"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00200000" name="P21"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00400000" name="P22"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00800000" name="P23"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x01000000" name="P24"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x02000000" name="P25"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x04000000" name="P26"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x08000000" name="P27"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x10000000" name="P28"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x20000000" name="P29"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x40000000" name="P30"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Write Protection Mode Register" name="PIO_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PIO_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="PIO_WPSR" offset="0x00E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Schmitt Trigger Register" name="PIO_SCHMITT" offset="0x0100" rw="RW" size="4">
          <bitfield caption="Schmitt Trigger Control" mask="0x00000001" name="SCHMITT0"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000002" name="SCHMITT1"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000004" name="SCHMITT2"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000008" name="SCHMITT3"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000010" name="SCHMITT4"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000020" name="SCHMITT5"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000040" name="SCHMITT6"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000080" name="SCHMITT7"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000100" name="SCHMITT8"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000200" name="SCHMITT9"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000400" name="SCHMITT10"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000800" name="SCHMITT11"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00001000" name="SCHMITT12"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00002000" name="SCHMITT13"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00004000" name="SCHMITT14"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00008000" name="SCHMITT15"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00010000" name="SCHMITT16"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00020000" name="SCHMITT17"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00040000" name="SCHMITT18"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00080000" name="SCHMITT19"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00100000" name="SCHMITT20"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00200000" name="SCHMITT21"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00400000" name="SCHMITT22"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00800000" name="SCHMITT23"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x01000000" name="SCHMITT24"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x02000000" name="SCHMITT25"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x04000000" name="SCHMITT26"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x08000000" name="SCHMITT27"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x10000000" name="SCHMITT28"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x20000000" name="SCHMITT29"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x40000000" name="SCHMITT30"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x80000000" name="SCHMITT31"/>
        </register>
      </register-group>
      <value-group caption="" name="PIO_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x50494F"/>
      </value-group>
    </module>
    <module name="PMC" caption="Power Management Controller" id="11116" version="S">
      <register-group name="PMC">
        <register caption="System Clock Enable Register" name="PMC_SCER" offset="0x0000" rw="W" size="4" atomic-op="set:PMC_SCSR">
          <bitfield caption="Programmable Clock 0 Output Enable" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Enable" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Enable" mask="0x00000400" name="PCK2"/>
        </register>
        <register caption="System Clock Disable Register" name="PMC_SCDR" offset="0x0004" rw="W" size="4" atomic-op="clear:PMC_SCSR">
          <bitfield caption="Programmable Clock 0 Output Disable" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Disable" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Disable" mask="0x00000400" name="PCK2"/>
        </register>
        <register caption="System Clock Status Register" name="PMC_SCSR" offset="0x0008" rw="R" size="4">
          <bitfield caption="Programmable Clock 0 Output Status" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Status" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Status" mask="0x00000400" name="PCK2"/>
        </register>
        <register caption="Peripheral Clock Enable Register 0" name="PMC_PCER0" offset="0x0010" rw="W" size="4" atomic-op="set:PMC_PCSR0">
          <bitfield caption="Peripheral Clock 8 Enable" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral Clock 9 Enable" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral Clock 10 Enable" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral Clock 11 Enable" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral Clock 12 Enable" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral Clock 13 Enable" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral Clock 14 Enable" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral Clock 15 Enable" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral Clock 16 Enable" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral Clock 17 Enable" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral Clock 18 Enable" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral Clock 19 Enable" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral Clock 20 Enable" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral Clock 21 Enable" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral Clock 22 Enable" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral Clock 23 Enable" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral Clock 24 Enable" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral Clock 25 Enable" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral Clock 26 Enable" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral Clock 27 Enable" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral Clock 28 Enable" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral Clock 29 Enable" mask="0x20000000" name="PID29"/>
        </register>
        <register caption="Peripheral Clock Disable Register 0" name="PMC_PCDR0" offset="0x0014" rw="W" size="4" atomic-op="clear:PMC_PCSR0">
          <bitfield caption="Peripheral Clock 8 Disable" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral Clock 9 Disable" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral Clock 10 Disable" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral Clock 11 Disable" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral Clock 12 Disable" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral Clock 13 Disable" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral Clock 14 Disable" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral Clock 15 Disable" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral Clock 16 Disable" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral Clock 17 Disable" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral Clock 18 Disable" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral Clock 19 Disable" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral Clock 20 Disable" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral Clock 21 Disable" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral Clock 22 Disable" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral Clock 23 Disable" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral Clock 24 Disable" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral Clock 25 Disable" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral Clock 26 Disable" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral Clock 27 Disable" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral Clock 28 Disable" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral Clock 29 Disable" mask="0x20000000" name="PID29"/>
        </register>
        <register caption="Peripheral Clock Status Register 0" name="PMC_PCSR0" offset="0x0018" rw="R" size="4">
          <bitfield caption="Peripheral Clock 8 Status" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral Clock 9 Status" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral Clock 10 Status" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral Clock 11 Status" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral Clock 12 Status" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral Clock 13 Status" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral Clock 14 Status" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral Clock 15 Status" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral Clock 16 Status" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral Clock 17 Status" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral Clock 18 Status" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral Clock 19 Status" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral Clock 20 Status" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral Clock 21 Status" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral Clock 22 Status" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral Clock 23 Status" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral Clock 24 Status" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral Clock 25 Status" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral Clock 26 Status" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral Clock 27 Status" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral Clock 28 Status" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral Clock 29 Status" mask="0x20000000" name="PID29"/>
        </register>
        <register caption="Main Oscillator Register" name="CKGR_MOR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="Main Crystal Oscillator Enable" mask="0x00000001" name="MOSCXTEN"/>
          <bitfield caption="Main Crystal Oscillator Bypass" mask="0x00000002" name="MOSCXTBY"/>
          <bitfield caption="Wait Mode Command (Write-only)" mask="0x00000004" name="WAITMODE"/>
          <bitfield caption="Main On-Chip RC Oscillator Enable" mask="0x00000008" name="MOSCRCEN"/>
          <bitfield caption="Main On-Chip RC Oscillator Frequency Selection" mask="0x00000070" name="MOSCRCF" values="CKGR_MOR__MOSCRCF"/>
          <bitfield caption="Main Crystal Oscillator Start-up Time" mask="0x0000FF00" name="MOSCXTST"/>
          <bitfield caption="Write Access Password" mask="0x00FF0000" name="KEY" values="CKGR_MOR__KEY"/>
          <bitfield caption="Main Oscillator Selection" mask="0x01000000" name="MOSCSEL"/>
          <bitfield caption="Clock Failure Detector Enable" mask="0x02000000" name="CFDEN"/>
        </register>
        <register caption="Main Clock Frequency Register" name="CKGR_MCFR" offset="0x0024" rw="RW" size="4">
          <bitfield caption="Main Clock Frequency" mask="0x0000FFFF" name="MAINF"/>
          <bitfield caption="Main Clock Frequency Measure Ready" mask="0x00010000" name="MAINFRDY"/>
          <bitfield caption="RC Oscillator Frequency Measure (write-only)" mask="0x00100000" name="RCMEAS"/>
        </register>
        <register caption="PLLA Register" name="CKGR_PLLAR" offset="0x0028" rw="RW" size="4">
          <bitfield caption="PLLA Control" mask="0x000000FF" name="PLLAEN"/>
          <bitfield caption="PLLA Counter" mask="0x00003F00" name="PLLACOUNT"/>
          <bitfield caption="PLLA Multiplier" mask="0x0FFF0000" name="MULA"/>
          <bitfield mask="0x20000000" name="ZERO"/>
        </register>
        <register caption="Master Clock Register" name="PMC_MCKR" offset="0x0030" rw="RW" size="4">
          <bitfield caption="Master Clock Source Selection" mask="0x00000003" name="CSS" values="PMC_MCKR__CSS"/>
          <bitfield caption="Processor Clock Prescaler" mask="0x00000070" name="PRES" values="PMC_MCKR__PRES"/>
          <bitfield caption="PLLA Divisor by 2" mask="0x00001000" name="PLLADIV2"/>
        </register>
        <register caption="Programmable Clock 0 Register 0" name="PMC_PCK" offset="0x40" rw="RW" size="4" count="3">
          <bitfield caption="Master Clock Source Selection" mask="0x00000007" name="CSS" values="PMC_PCK__CSS"/>
          <bitfield caption="Programmable Clock Prescaler" mask="0x00000070" name="PRES" values="PMC_PCK__PRES"/>
        </register>
        <register caption="Interrupt Enable Register" name="PMC_IER" offset="0x0060" rw="W" size="4" atomic-op="set:PMC_IMR">
          <bitfield caption="Main Crystal Oscillator Status Interrupt Enable" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Interrupt Enable" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Ready Interrupt Enable" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Enable" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Enable" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready 2 Interrupt Enable" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Main Oscillator Selection Status Interrupt Enable" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main On-Chip RC Status Interrupt Enable" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Enable" mask="0x00040000" name="CFDEV"/>
        </register>
        <register caption="Interrupt Disable Register" name="PMC_IDR" offset="0x0064" rw="W" size="4" atomic-op="clear:PMC_IMR">
          <bitfield caption="Main Crystal Oscillator Status Interrupt Disable" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Interrupt Disable" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Ready Interrupt Disable" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Disable" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Disable" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready 2 Interrupt Disable" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Main Oscillator Selection Status Interrupt Disable" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main On-Chip RC Status Interrupt Disable" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Disable" mask="0x00040000" name="CFDEV"/>
        </register>
        <register caption="Status Register" name="PMC_SR" offset="0x0068" rw="R" size="4">
          <bitfield caption="Main Crystal Oscillator Status" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Status" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Status" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="Slow Clock Oscillator Selection" mask="0x00000080" name="OSCSELS"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Main Oscillator Selection Status" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main On-Chip RC Oscillator Status" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="Clock Failure Detector Status" mask="0x00080000" name="CFDS"/>
          <bitfield caption="Clock Failure Detector Fault Output Status" mask="0x00100000" name="FOS"/>
        </register>
        <register caption="Interrupt Mask Register" name="PMC_IMR" offset="0x006C" rw="R" size="4" atomic-op="read:PMC_IMR">
          <bitfield caption="Main Crystal Oscillator Status Interrupt Mask" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Interrupt Mask" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Ready Interrupt Mask" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Mask" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Mask" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready 2 Interrupt Mask" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Main Oscillator Selection Status Interrupt Mask" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main On-Chip RC Status Interrupt Mask" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Mask" mask="0x00040000" name="CFDEV"/>
        </register>
        <register caption="Fast Startup Mode Register" name="PMC_FSMR" offset="0x0070" rw="RW" size="4">
          <bitfield caption="Fast Startup Input Enable 0" mask="0x00000001" name="FSTT0"/>
          <bitfield caption="Fast Startup Input Enable 1" mask="0x00000002" name="FSTT1"/>
          <bitfield caption="Fast Startup Input Enable 2" mask="0x00000004" name="FSTT2"/>
          <bitfield caption="Fast Startup Input Enable 3" mask="0x00000008" name="FSTT3"/>
          <bitfield caption="Fast Startup Input Enable 4" mask="0x00000010" name="FSTT4"/>
          <bitfield caption="Fast Startup Input Enable 5" mask="0x00000020" name="FSTT5"/>
          <bitfield caption="Fast Startup Input Enable 6" mask="0x00000040" name="FSTT6"/>
          <bitfield caption="Fast Startup Input Enable 7" mask="0x00000080" name="FSTT7"/>
          <bitfield caption="Fast Startup Input Enable 8" mask="0x00000100" name="FSTT8"/>
          <bitfield caption="Fast Startup Input Enable 9" mask="0x00000200" name="FSTT9"/>
          <bitfield caption="Fast Startup Input Enable 10" mask="0x00000400" name="FSTT10"/>
          <bitfield caption="Fast Startup Input Enable 11" mask="0x00000800" name="FSTT11"/>
          <bitfield caption="Fast Startup Input Enable 12" mask="0x00001000" name="FSTT12"/>
          <bitfield caption="Fast Startup Input Enable 13" mask="0x00002000" name="FSTT13"/>
          <bitfield caption="Fast Startup Input Enable 14" mask="0x00004000" name="FSTT14"/>
          <bitfield caption="Fast Startup Input Enable 15" mask="0x00008000" name="FSTT15"/>
          <bitfield caption="RTT Alarm Enable" mask="0x00010000" name="RTTAL"/>
          <bitfield caption="RTC Alarm Enable" mask="0x00020000" name="RTCAL"/>
          <bitfield caption="Low-power Mode" mask="0x00100000" name="LPM"/>
          <bitfield caption="Flash Low-power Mode" mask="0x00600000" name="FLPM" values="PMC_FSMR__FLPM"/>
        </register>
        <register caption="Fast Startup Polarity Register" name="PMC_FSPR" offset="0x0074" rw="RW" size="4">
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000001" name="FSTP0"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000002" name="FSTP1"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000004" name="FSTP2"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000008" name="FSTP3"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000010" name="FSTP4"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000020" name="FSTP5"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000040" name="FSTP6"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000080" name="FSTP7"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000100" name="FSTP8"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000200" name="FSTP9"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000400" name="FSTP10"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000800" name="FSTP11"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00001000" name="FSTP12"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00002000" name="FSTP13"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00004000" name="FSTP14"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00008000" name="FSTP15"/>
        </register>
        <register caption="Fault Output Clear Register" name="PMC_FOCR" offset="0x0078" rw="W" size="4">
          <bitfield caption="Fault Output Clear" mask="0x00000001" name="FOCLR"/>
        </register>
        <register caption="Write Protection Mode Register" name="PMC_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PMC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="PMC_WPSR" offset="0x00E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Oscillator Calibration Register" name="PMC_OCR" offset="0x0110" rw="RW" size="4">
          <bitfield caption="RC Oscillator Calibration bits for 8 MHz" mask="0x0000007F" name="CAL8"/>
          <bitfield caption="Selection of RC Oscillator Calibration bits for 8 MHz" mask="0x00000080" name="SEL8"/>
          <bitfield caption="RC Oscillator Calibration bits for 16 MHz" mask="0x00007F00" name="CAL16"/>
          <bitfield caption="Selection of RC Oscillator Calibration bits for 16 MHz" mask="0x00008000" name="SEL16"/>
          <bitfield caption="RC Oscillator Calibration bits for 24 MHz" mask="0x007F0000" name="CAL24"/>
          <bitfield caption="Selection of RC Oscillator Calibration bits for 24 MHz" mask="0x00800000" name="SEL24"/>
        </register>
        <register caption="SleepWalking Enable Register 0" name="PMC_SLPWK_ER0" offset="0x114" rw="W" size="4" atomic-op="set:PMC_SLPWK_SR0">
          <bitfield caption="Peripheral 8 SleepWalking Enable" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral 9 SleepWalking Enable" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral 10 SleepWalking Enable" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral 11 SleepWalking Enable" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral 12 SleepWalking Enable" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral 13 SleepWalking Enable" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral 14 SleepWalking Enable" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral 15 SleepWalking Enable" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral 16 SleepWalking Enable" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral 17 SleepWalking Enable" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral 18 SleepWalking Enable" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral 19 SleepWalking Enable" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral 20 SleepWalking Enable" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral 21 SleepWalking Enable" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral 22 SleepWalking Enable" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral 23 SleepWalking Enable" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral 24 SleepWalking Enable" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral 25 SleepWalking Enable" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral 26 SleepWalking Enable" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral 27 SleepWalking Enable" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral 28 SleepWalking Enable" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral 29 SleepWalking Enable" mask="0x20000000" name="PID29"/>
        </register>
        <register caption="SleepWalking Disable Register 0" name="PMC_SLPWK_DR0" offset="0x118" rw="W" size="4" atomic-op="clear:PMC_SLPWK_SR0">
          <bitfield caption="Peripheral 8 SleepWalking Disable" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral 9 SleepWalking Disable" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral 10 SleepWalking Disable" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral 11 SleepWalking Disable" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral 12 SleepWalking Disable" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral 13 SleepWalking Disable" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral 14 SleepWalking Disable" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral 15 SleepWalking Disable" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral 16 SleepWalking Disable" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral 17 SleepWalking Disable" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral 18 SleepWalking Disable" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral 19 SleepWalking Disable" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral 20 SleepWalking Disable" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral 21 SleepWalking Disable" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral 22 SleepWalking Disable" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral 23 SleepWalking Disable" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral 24 SleepWalking Disable" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral 25 SleepWalking Disable" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral 26 SleepWalking Disable" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral 27 SleepWalking Disable" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral 28 SleepWalking Disable" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral 29 SleepWalking Disable" mask="0x20000000" name="PID29"/>
        </register>
        <register caption="SleepWalking Status Register 0" name="PMC_SLPWK_SR0" offset="0x11C" rw="R" size="4">
          <bitfield caption="Peripheral 8 SleepWalking Status" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral 9 SleepWalking Status" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral 10 SleepWalking Status" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral 11 SleepWalking Status" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral 12 SleepWalking Status" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral 13 SleepWalking Status" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral 14 SleepWalking Status" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral 15 SleepWalking Status" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral 16 SleepWalking Status" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral 17 SleepWalking Status" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral 18 SleepWalking Status" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral 19 SleepWalking Status" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral 20 SleepWalking Status" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral 21 SleepWalking Status" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral 22 SleepWalking Status" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral 23 SleepWalking Status" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral 24 SleepWalking Status" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral 25 SleepWalking Status" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral 26 SleepWalking Status" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral 27 SleepWalking Status" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral 28 SleepWalking Status" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral 29 SleepWalking Status" mask="0x20000000" name="PID29"/>
        </register>
        <register caption="SleepWalking Activity Status Register 0" name="PMC_SLPWK_ASR0" offset="0x120" rw="R" size="4">
          <bitfield caption="Peripheral 8 Activity Status" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral 9 Activity Status" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral 10 Activity Status" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral 11 Activity Status" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral 12 Activity Status" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral 13 Activity Status" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral 14 Activity Status" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral 15 Activity Status" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral 16 Activity Status" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral 17 Activity Status" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral 18 Activity Status" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral 19 Activity Status" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral 20 Activity Status" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral 21 Activity Status" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral 22 Activity Status" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral 23 Activity Status" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral 24 Activity Status" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral 25 Activity Status" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral 26 Activity Status" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral 27 Activity Status" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral 28 Activity Status" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral 29 Activity Status" mask="0x20000000" name="PID29"/>
        </register>
        <register caption="PLL Maximum Multiplier Value Register" name="PMC_PMMR" offset="0x130" rw="RW" size="4">
          <bitfield caption="PLLA Maximum Allowed Multiplier Value" mask="0x000007FF" name="PLLA_MMAX"/>
        </register>
      </register-group>
      <value-group caption="" name="CKGR_MOR__MOSCRCF">
        <value caption="The Fast RC Oscillator frequency is at 8 MHz (default)" name="_8_MHz" value="0x0"/>
        <value caption="The Fast RC Oscillator frequency is at 16 MHz" name="_16_MHz" value="0x1"/>
        <value caption="The Fast RC Oscillator frequency is at 24 MHz" name="_24_MHz" value="0x2"/>
      </value-group>
      <value-group caption="" name="CKGR_MOR__KEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0x37"/>
      </value-group>
      <value-group caption="" name="PMC_MCKR__CSS">
        <value caption="Slow Clock is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="Main Clock is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLA Clock is selected" name="PLLA_CLK" value="0x2"/>
      </value-group>
      <value-group caption="" name="PMC_MCKR__PRES">
        <value caption="Selected clock" name="CLK_1" value="0x0"/>
        <value caption="Selected clock divided by 2" name="CLK_2" value="0x1"/>
        <value caption="Selected clock divided by 4" name="CLK_4" value="0x2"/>
        <value caption="Selected clock divided by 8" name="CLK_8" value="0x3"/>
        <value caption="Selected clock divided by 16" name="CLK_16" value="0x4"/>
        <value caption="Selected clock divided by 32" name="CLK_32" value="0x5"/>
        <value caption="Selected clock divided by 64" name="CLK_64" value="0x6"/>
        <value caption="Selected clock divided by 3" name="CLK_3" value="0x7"/>
      </value-group>
      <value-group caption="" name="PMC_PCK__CSS">
        <value caption="Slow Clock is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="Main Clock is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLA Clock is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="Master Clock is selected" name="MCK" value="0x4"/>
      </value-group>
      <value-group caption="" name="PMC_PCK__PRES">
        <value caption="Selected clock" name="CLK_1" value="0x0"/>
        <value caption="Selected clock divided by 2" name="CLK_2" value="0x1"/>
        <value caption="Selected clock divided by 4" name="CLK_4" value="0x2"/>
        <value caption="Selected clock divided by 8" name="CLK_8" value="0x3"/>
        <value caption="Selected clock divided by 16" name="CLK_16" value="0x4"/>
        <value caption="Selected clock divided by 32" name="CLK_32" value="0x5"/>
        <value caption="Selected clock divided by 64" name="CLK_64" value="0x6"/>
      </value-group>
      <value-group caption="" name="PMC_PCK__CSS">
        <value caption="Slow Clock is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="Main Clock is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLA Clock is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="Master Clock is selected" name="MCK" value="0x4"/>
      </value-group>
      <value-group caption="" name="PMC_PCK__PRES">
        <value caption="Selected clock" name="CLK_1" value="0x0"/>
        <value caption="Selected clock divided by 2" name="CLK_2" value="0x1"/>
        <value caption="Selected clock divided by 4" name="CLK_4" value="0x2"/>
        <value caption="Selected clock divided by 8" name="CLK_8" value="0x3"/>
        <value caption="Selected clock divided by 16" name="CLK_16" value="0x4"/>
        <value caption="Selected clock divided by 32" name="CLK_32" value="0x5"/>
        <value caption="Selected clock divided by 64" name="CLK_64" value="0x6"/>
      </value-group>
      <value-group caption="" name="PMC_PCK__CSS">
        <value caption="Slow Clock is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="Main Clock is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLA Clock is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="Master Clock is selected" name="MCK" value="0x4"/>
      </value-group>
      <value-group caption="" name="PMC_PCK__PRES">
        <value caption="Selected clock" name="CLK_1" value="0x0"/>
        <value caption="Selected clock divided by 2" name="CLK_2" value="0x1"/>
        <value caption="Selected clock divided by 4" name="CLK_4" value="0x2"/>
        <value caption="Selected clock divided by 8" name="CLK_8" value="0x3"/>
        <value caption="Selected clock divided by 16" name="CLK_16" value="0x4"/>
        <value caption="Selected clock divided by 32" name="CLK_32" value="0x5"/>
        <value caption="Selected clock divided by 64" name="CLK_64" value="0x6"/>
      </value-group>
      <value-group caption="" name="PMC_FSMR__FLPM">
        <value caption="Flash is in Standby Mode when system enters Wait Mode" name="FLASH_STANDBY" value="0x0"/>
        <value caption="Flash is in Deep-power-down mode when system enters Wait Mode" name="FLASH_DEEP_POWERDOWN" value="0x1"/>
        <value caption="Idle mode" name="FLASH_IDLE" value="0x2"/>
      </value-group>
      <value-group caption="" name="PMC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x504D43"/>
      </value-group>
    </module>
    <module name="RSTC" caption="Reset Controller" id="11009" version="I">
      <register-group name="RSTC">
        <register caption="Control Register" name="RSTC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Processor Reset" mask="0x00000001" name="PROCRST"/>
          <bitfield caption="Peripheral Reset" mask="0x00000004" name="PERRST"/>
          <bitfield caption="External Reset" mask="0x00000008" name="EXTRST"/>
          <bitfield caption="System Reset Key" mask="0xFF000000" name="KEY" values="RSTC_CR__KEY"/>
        </register>
        <register caption="Status Register" name="RSTC_SR" offset="0x04" rw="R" size="4">
          <bitfield caption="User Reset Status" mask="0x00000001" name="URSTS"/>
          <bitfield caption="Reset Type" mask="0x00000700" name="RSTTYP" values="RSTC_SR__RSTTYP"/>
          <bitfield caption="NRST Pin Level" mask="0x00010000" name="NRSTL"/>
          <bitfield caption="Software Reset Command in Progress" mask="0x00020000" name="SRCMP"/>
        </register>
        <register caption="Mode Register" name="RSTC_MR" offset="0x08" rw="RW" size="4">
          <bitfield caption="User Reset Enable" mask="0x00000001" name="URSTEN"/>
          <bitfield caption="User Reset Interrupt Enable" mask="0x00000010" name="URSTIEN"/>
          <bitfield caption="External Reset Length" mask="0x00000F00" name="ERSTL"/>
          <bitfield caption="Write Access Password" mask="0xFF000000" name="KEY" values="RSTC_MR__KEY"/>
        </register>
      </register-group>
      <value-group caption="" name="RSTC_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="" name="RSTC_SR__RSTTYP">
        <value caption="First power-up reset" name="GENERAL_RST" value="0x0"/>
        <value caption="Watchdog fault occurred" name="WDT_RST" value="0x2"/>
        <value caption="Processor reset required by the software" name="SOFT_RST" value="0x3"/>
        <value caption="NRST pin detected low" name="USER_RST" value="0x4"/>
      </value-group>
      <value-group caption="" name="RSTC_MR__KEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0xA5"/>
      </value-group>
    </module>
    <module name="RTC" caption="Real-time Clock" id="6056" version="S">
      <register-group name="RTC">
        <register caption="Control Register" name="RTC_CR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Update Request Time Register" mask="0x00000001" name="UPDTIM"/>
          <bitfield caption="Update Request Calendar Register" mask="0x00000002" name="UPDCAL"/>
          <bitfield caption="Time Event Selection" mask="0x00000300" name="TIMEVSEL" values="RTC_CR__TIMEVSEL"/>
          <bitfield caption="Calendar Event Selection" mask="0x00030000" name="CALEVSEL" values="RTC_CR__CALEVSEL"/>
        </register>
        <register caption="Mode Register" name="RTC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="12-/24-hour Mode" mask="0x00000001" name="HRMOD"/>
          <bitfield caption="PERSIAN Calendar" mask="0x00000002" name="PERSIAN"/>
          <bitfield caption="NEGative PPM Correction" mask="0x00000010" name="NEGPPM"/>
          <bitfield caption="Slow Clock Correction" mask="0x00007F00" name="CORRECTION"/>
          <bitfield caption="HIGH PPM Correction" mask="0x00008000" name="HIGHPPM"/>
          <bitfield caption="All ADC Channel Trigger Event Source Selection" mask="0x00070000" name="OUT0" values="RTC_MR__OUT0"/>
          <bitfield caption="ADC Last Channel Trigger Event Source Selection" mask="0x00700000" name="OUT1" values="RTC_MR__OUT1"/>
        </register>
        <register caption="Time Register" name="RTC_TIMR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Current Second" mask="0x0000007F" name="SEC"/>
          <bitfield caption="Current Minute" mask="0x00007F00" name="MIN"/>
          <bitfield caption="Current Hour" mask="0x003F0000" name="HOUR"/>
          <bitfield caption="Ante Meridiem Post Meridiem Indicator" mask="0x00400000" name="AMPM"/>
        </register>
        <register caption="Calendar Register" name="RTC_CALR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Current Century" mask="0x0000007F" name="CENT"/>
          <bitfield caption="Current Year" mask="0x0000FF00" name="YEAR"/>
          <bitfield caption="Current Month" mask="0x001F0000" name="MONTH"/>
          <bitfield caption="Current Day in Current Week" mask="0x00E00000" name="DAY"/>
          <bitfield caption="Current Day in Current Month" mask="0x3F000000" name="DATE"/>
        </register>
        <register caption="Time Alarm Register" name="RTC_TIMALR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Second Alarm" mask="0x0000007F" name="SEC"/>
          <bitfield caption="Second Alarm Enable" mask="0x00000080" name="SECEN"/>
          <bitfield caption="Minute Alarm" mask="0x00007F00" name="MIN"/>
          <bitfield caption="Minute Alarm Enable" mask="0x00008000" name="MINEN"/>
          <bitfield caption="Hour Alarm" mask="0x003F0000" name="HOUR"/>
          <bitfield caption="AM/PM Indicator" mask="0x00400000" name="AMPM"/>
          <bitfield caption="Hour Alarm Enable" mask="0x00800000" name="HOUREN"/>
        </register>
        <register caption="Calendar Alarm Register" name="RTC_CALALR" offset="0x14" rw="RW" size="4">
          <bitfield caption="Month Alarm" mask="0x001F0000" name="MONTH"/>
          <bitfield caption="Month Alarm Enable" mask="0x00800000" name="MTHEN"/>
          <bitfield caption="Date Alarm" mask="0x3F000000" name="DATE"/>
          <bitfield caption="Date Alarm Enable" mask="0x80000000" name="DATEEN"/>
        </register>
        <register caption="Status Register" name="RTC_SR" offset="0x18" rw="R" size="4">
          <bitfield caption="Acknowledge for Update" mask="0x00000001" name="ACKUPD" values="RTC_SR__ACKUPD"/>
          <bitfield caption="Alarm Flag" mask="0x00000002" name="ALARM" values="RTC_SR__ALARM"/>
          <bitfield caption="Second Event" mask="0x00000004" name="SEC" values="RTC_SR__SEC"/>
          <bitfield caption="Time Event" mask="0x00000008" name="TIMEV" values="RTC_SR__TIMEV"/>
          <bitfield caption="Calendar Event" mask="0x00000010" name="CALEV" values="RTC_SR__CALEV"/>
          <bitfield caption="Time and/or Date Free Running Error" mask="0x00000020" name="TDERR" values="RTC_SR__TDERR"/>
        </register>
        <register caption="Status Clear Command Register" name="RTC_SCCR" offset="0x1C" rw="W" size="4">
          <bitfield caption="Acknowledge Clear" mask="0x00000001" name="ACKCLR"/>
          <bitfield caption="Alarm Clear" mask="0x00000002" name="ALRCLR"/>
          <bitfield caption="Second Clear" mask="0x00000004" name="SECCLR"/>
          <bitfield caption="Time Clear" mask="0x00000008" name="TIMCLR"/>
          <bitfield caption="Calendar Clear" mask="0x00000010" name="CALCLR"/>
          <bitfield caption="Time and/or Date Free Running Error Clear" mask="0x00000020" name="TDERRCLR"/>
        </register>
        <register caption="Interrupt Enable Register" name="RTC_IER" offset="0x20" rw="W" size="4" atomic-op="set:RTC_IMR">
          <bitfield caption="Acknowledge Update Interrupt Enable" mask="0x00000001" name="ACKEN"/>
          <bitfield caption="Alarm Interrupt Enable" mask="0x00000002" name="ALREN"/>
          <bitfield caption="Second Event Interrupt Enable" mask="0x00000004" name="SECEN"/>
          <bitfield caption="Time Event Interrupt Enable" mask="0x00000008" name="TIMEN"/>
          <bitfield caption="Calendar Event Interrupt Enable" mask="0x00000010" name="CALEN"/>
          <bitfield caption="Time and/or Date Error Interrupt Enable" mask="0x00000020" name="TDERREN"/>
        </register>
        <register caption="Interrupt Disable Register" name="RTC_IDR" offset="0x24" rw="W" size="4" atomic-op="clear:RTC_IMR">
          <bitfield caption="Acknowledge Update Interrupt Disable" mask="0x00000001" name="ACKDIS"/>
          <bitfield caption="Alarm Interrupt Disable" mask="0x00000002" name="ALRDIS"/>
          <bitfield caption="Second Event Interrupt Disable" mask="0x00000004" name="SECDIS"/>
          <bitfield caption="Time Event Interrupt Disable" mask="0x00000008" name="TIMDIS"/>
          <bitfield caption="Calendar Event Interrupt Disable" mask="0x00000010" name="CALDIS"/>
          <bitfield caption="Time and/or Date Error Interrupt Disable" mask="0x00000020" name="TDERRDIS"/>
        </register>
        <register caption="Interrupt Mask Register" name="RTC_IMR" offset="0x28" rw="R" size="4" atomic-op="read:RTC_IMR">
          <bitfield caption="Acknowledge Update Interrupt Mask" mask="0x00000001" name="ACK"/>
          <bitfield caption="Alarm Interrupt Mask" mask="0x00000002" name="ALR"/>
          <bitfield caption="Second Event Interrupt Mask" mask="0x00000004" name="SEC"/>
          <bitfield caption="Time Event Interrupt Mask" mask="0x00000008" name="TIM"/>
          <bitfield caption="Calendar Event Interrupt Mask" mask="0x00000010" name="CAL"/>
          <bitfield caption="Time and/or Date Error Mask" mask="0x00000020" name="TDERR"/>
        </register>
        <register caption="Valid Entry Register" name="RTC_VER" offset="0x2C" rw="R" size="4">
          <bitfield caption="Non-valid Time" mask="0x00000001" name="NVTIM"/>
          <bitfield caption="Non-valid Calendar" mask="0x00000002" name="NVCAL"/>
          <bitfield caption="Non-valid Time Alarm" mask="0x00000004" name="NVTIMALR"/>
          <bitfield caption="Non-valid Calendar Alarm" mask="0x00000008" name="NVCALALR"/>
        </register>
      </register-group>
      <value-group caption="" name="RTC_CR__TIMEVSEL">
        <value caption="Minute change" name="MINUTE" value="0x0"/>
        <value caption="Hour change" name="HOUR" value="0x1"/>
        <value caption="Every day at midnight" name="MIDNIGHT" value="0x2"/>
        <value caption="Every day at noon" name="NOON" value="0x3"/>
      </value-group>
      <value-group caption="" name="RTC_CR__CALEVSEL">
        <value caption="Week change (every Monday at time 00:00:00)" name="WEEK" value="0x0"/>
        <value caption="Month change (every 01 of each month at time 00:00:00)" name="MONTH" value="0x1"/>
        <value caption="Year change (every January 1 at time 00:00:00)" name="YEAR" value="0x2"/>
      </value-group>
      <value-group caption="" name="RTC_MR__OUT0">
        <value caption="No waveform, stuck at '0'" name="NO_WAVE" value="0x0"/>
        <value caption="1 Hz square wave" name="FREQ1HZ" value="0x1"/>
        <value caption="32 Hz square wave" name="FREQ32HZ" value="0x2"/>
        <value caption="64 Hz square wave" name="FREQ64HZ" value="0x3"/>
        <value caption="512 Hz square wave" name="FREQ512HZ" value="0x4"/>
        <value caption="Output is a copy of the alarm flag" name="ALARM_FLAG" value="0x6"/>
      </value-group>
      <value-group caption="" name="RTC_MR__OUT1">
        <value caption="No waveform, stuck at '0'" name="NO_WAVE" value="0x0"/>
        <value caption="1 Hz square wave" name="FREQ1HZ" value="0x1"/>
        <value caption="32 Hz square wave" name="FREQ32HZ" value="0x2"/>
        <value caption="64 Hz square wave" name="FREQ64HZ" value="0x3"/>
        <value caption="512 Hz square wave" name="FREQ512HZ" value="0x4"/>
        <value caption="Output is a copy of the alarm flag" name="ALARM_FLAG" value="0x6"/>
      </value-group>
      <value-group caption="" name="RTC_SR__ACKUPD">
        <value caption="Time and calendar registers cannot be updated." name="FREERUN" value="0"/>
        <value caption="Time and calendar registers can be updated." name="UPDATE" value="1"/>
      </value-group>
      <value-group caption="" name="RTC_SR__ALARM">
        <value caption="No alarm matching condition occurred." name="NO_ALARMEVENT" value="0"/>
        <value caption="An alarm matching condition has occurred." name="ALARMEVENT" value="1"/>
      </value-group>
      <value-group caption="" name="RTC_SR__SEC">
        <value caption="No second event has occurred since the last clear." name="NO_SECEVENT" value="0"/>
        <value caption="At least one second event has occurred since the last clear." name="SECEVENT" value="1"/>
      </value-group>
      <value-group caption="" name="RTC_SR__TIMEV">
        <value caption="No time event has occurred since the last clear." name="NO_TIMEVENT" value="0"/>
        <value caption="At least one time event has occurred since the last clear." name="TIMEVENT" value="1"/>
      </value-group>
      <value-group caption="" name="RTC_SR__CALEV">
        <value caption="No calendar event has occurred since the last clear." name="NO_CALEVENT" value="0"/>
        <value caption="At least one calendar event has occurred since the last clear." name="CALEVENT" value="1"/>
      </value-group>
      <value-group caption="" name="RTC_SR__TDERR">
        <value caption="The internal free running counters are carrying valid values since the last read of the Status Register (RTC_SR)." name="CORRECT" value="0"/>
        <value caption="The internal free running counters have been corrupted (invalid date or time, non-BCD values) since the last read and/or they are still invalid." name="ERR_TIMEDATE" value="1"/>
      </value-group>
    </module>
    <module name="RTT" caption="Real-time Timer" id="6081" version="M">
      <register-group name="RTT">
        <register caption="Mode Register" name="RTT_MR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Real-time Timer Prescaler Value" mask="0x0000FFFF" name="RTPRES"/>
          <bitfield caption="Alarm Interrupt Enable" mask="0x00010000" name="ALMIEN"/>
          <bitfield caption="Real-time Timer Increment Interrupt Enable" mask="0x00020000" name="RTTINCIEN"/>
          <bitfield caption="Real-time Timer Restart" mask="0x00040000" name="RTTRST"/>
          <bitfield caption="Real-time Timer Disable" mask="0x00100000" name="RTTDIS"/>
          <bitfield caption="Real-Time Clock 1Hz Clock Selection" mask="0x01000000" name="RTC1HZ"/>
        </register>
        <register caption="Alarm Register" name="RTT_AR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Alarm Value" mask="0xFFFFFFFF" name="ALMV"/>
        </register>
        <register caption="Value Register" name="RTT_VR" offset="0x08" rw="R" size="4">
          <bitfield caption="Current Real-time Value" mask="0xFFFFFFFF" name="CRTV"/>
        </register>
        <register caption="Status Register" name="RTT_SR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Real-time Alarm Status (cleared on read)" mask="0x00000001" name="ALMS"/>
          <bitfield caption="Prescaler Roll-over Status (cleared on read)" mask="0x00000002" name="RTTINC"/>
        </register>
      </register-group>
    </module>
    <module name="SPI" caption="Serial Peripheral Interface" id="6088" version="ZE">
      <register-group name="SPI">
        <register caption="Control Register" name="SPI_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="SPI Enable" mask="0x00000001" name="SPIEN"/>
          <bitfield caption="SPI Disable" mask="0x00000002" name="SPIDIS"/>
          <bitfield caption="SPI Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
        </register>
        <register caption="Mode Register" name="SPI_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Master/Slave Mode" mask="0x00000001" name="MSTR" values="SPI_MR__MSTR"/>
          <bitfield caption="Peripheral Select" mask="0x00000002" name="PS"/>
          <bitfield caption="Chip Select Decode" mask="0x00000004" name="PCSDEC"/>
          <bitfield caption="Mode Fault Detection" mask="0x00000010" name="MODFDIS"/>
          <bitfield caption="Wait Data Read Before Transfer" mask="0x00000020" name="WDRBT"/>
          <bitfield caption="Local Loopback Enable" mask="0x00000080" name="LLB"/>
          <bitfield caption="Peripheral Chip Select" mask="0x00030000" name="PCS" values="SPI_MR__PCS"/>
          <bitfield caption="Delay Between Chip Selects" mask="0xFF000000" name="DLYBCS"/>
        </register>
        <register caption="Receive Data Register" name="SPI_RDR" offset="0x08" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RD"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS"/>
        </register>
        <register caption="Transmit Data Register" name="SPI_TDR" offset="0x0C" rw="W" size="4">
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TD"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS" values="SPI_TDR__PCS"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
        </register>
        <register caption="Status Register" name="SPI_SR" offset="0x10" rw="R" size="4">
          <bitfield caption="Receive Data Register Full (cleared by reading SPI_RDR)" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty (cleared by writing SPI_TDR)" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error (cleared on read)" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Status (cleared on read)" mask="0x00000008" name="OVRES"/>
          <bitfield caption="End of RX buffer (cleared by writing SPI_RCR or SPI_RNCR)" mask="0x00000010" name="ENDRX"/>
          <bitfield caption="End of TX buffer (cleared by writing SPI_TCR or SPI_TNCR)" mask="0x00000020" name="ENDTX"/>
          <bitfield caption="RX Buffer Full (cleared by writing SPI_RCR or SPI_RNCR)" mask="0x00000040" name="RXBUFF"/>
          <bitfield caption="TX Buffer Empty (cleared by writing SPI_TCR or SPI_TNCR)" mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="NSS Rising (cleared on read)" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty (cleared by writing SPI_TDR)" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Status (slave mode only) (cleared on read)" mask="0x00000400" name="UNDES"/>
          <bitfield caption="SPI Enable Status" mask="0x00010000" name="SPIENS"/>
        </register>
        <register caption="Interrupt Enable Register" name="SPI_IER" offset="0x14" rw="W" size="4" atomic-op="set:SPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Enable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Enable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Enable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="End of Receive Buffer Interrupt Enable" mask="0x00000010" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Enable" mask="0x00000020" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Enable" mask="0x00000040" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Enable" mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="NSS Rising Interrupt Enable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000400" name="UNDES"/>
        </register>
        <register caption="Interrupt Disable Register" name="SPI_IDR" offset="0x18" rw="W" size="4" atomic-op="clear:SPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Disable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Disable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Disable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="End of Receive Buffer Interrupt Disable" mask="0x00000010" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Disable" mask="0x00000020" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Disable" mask="0x00000040" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Disable" mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="NSS Rising Interrupt Disable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Disable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000400" name="UNDES"/>
        </register>
        <register caption="Interrupt Mask Register" name="SPI_IMR" offset="0x1C" rw="R" size="4" atomic-op="read:SPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Mask" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Mask" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Mask" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000008" name="OVRES"/>
          <bitfield caption="End of Receive Buffer Interrupt Mask" mask="0x00000010" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Mask" mask="0x00000020" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Mask" mask="0x00000040" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Mask" mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="NSS Rising Interrupt Mask" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Mask" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000400" name="UNDES"/>
        </register>
        <register caption="Chip Select Register 0" name="SPI_CSR" offset="0x30" rw="RW" size="4" count="2">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL" values="SPI_CSR__CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="NCPHA" values="SPI_CSR__NCPHA"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000004" name="CSNAAT"/>
          <bitfield caption="Chip Select Active After Transfer" mask="0x00000008" name="CSAAT"/>
          <bitfield caption="Bits Per Transfer" mask="0x000000F0" name="BITS" values="SPI_CSR__BITS"/>
          <bitfield caption="Serial Clock Baud Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before SPCK" mask="0x00FF0000" name="DLYBS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0xFF000000" name="DLYBCT"/>
        </register>
        <register caption="Write Protection Mode Register" name="SPI_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SPI_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="SPI_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
        <register caption="Receive Pointer Register" name="SPI_RPR" offset="0x100" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register" name="SPI_RCR" offset="0x104" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Transmit Pointer Register" name="SPI_TPR" offset="0x108" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0xFFFFFFFF" name="TXPTR"/>
        </register>
        <register caption="Transmit Counter Register" name="SPI_TCR" offset="0x10C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0x0000FFFF" name="TXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register" name="SPI_RNPR" offset="0x110" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register" name="SPI_RNCR" offset="0x114" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transmit Next Pointer Register" name="SPI_TNPR" offset="0x118" rw="RW" size="4">
          <bitfield caption="Transmit Next Pointer" mask="0xFFFFFFFF" name="TXNPTR"/>
        </register>
        <register caption="Transmit Next Counter Register" name="SPI_TNCR" offset="0x11C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Next" mask="0x0000FFFF" name="TXNCTR"/>
        </register>
        <register caption="Transfer Control Register" name="SPI_PTCR" offset="0x120" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register" name="SPI_PTSR" offset="0x124" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
      </register-group>
      <value-group caption="" name="SPI_CSR__BITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="9 bits for transfer" name="_9_BIT" value="0x1"/>
        <value caption="10 bits for transfer" name="_10_BIT" value="0x2"/>
        <value caption="11 bits for transfer" name="_11_BIT" value="0x3"/>
        <value caption="12 bits for transfer" name="_12_BIT" value="0x4"/>
        <value caption="13 bits for transfer" name="_13_BIT" value="0x5"/>
        <value caption="14 bits for transfer" name="_14_BIT" value="0x6"/>
        <value caption="15 bits for transfer" name="_15_BIT" value="0x7"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="" name="SPI_MR__MSTR">
        <value caption="Master" name="MASTER" value="0x1"/>
        <value caption="Slave" name="SLAVE" value="0x0"/>
      </value-group>
      <value-group caption="" name="SPI_MR__PCS">
        <value caption="NPCS0 as Chip Select" name="NPCS0" value="0x2"/>
        <value caption="NPCS1 as Chip Select" name="NPCS1" value="0x1"/>
      </value-group>
      <value-group caption="" name="SPI_TDR__PCS">
        <value caption="NPCS0 as Chip Select" name="NPCS0" value="0x2"/>
        <value caption="NPCS1 as Chip Select" name="NPCS1" value="0x1"/>
      </value-group>
      <value-group caption="" name="SPI_CSR__CPOL">
        <value caption="The inactive state value of SPCK is logic level zero" name="IDLE_LOW" value="0x0"/>
        <value caption="The inactive state value of SPCK is logic level one" name="IDLE_HIGH" value="0x1"/>
      </value-group>
      <value-group caption="" name="SPI_CSR__NCPHA">
        <value caption="Data is changed on the leading edge of SPCK and captured on the following edge of SPCK" name="VALID_LEADING_EDGE" value="0x1"/>
        <value caption="Data is captured on the leading edge of SPCK and changed on the following edge of SPCK" name="VALID_TRAILING_EDGE" value="0x0"/>
      </value-group>
      <value-group caption="" name="SPI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x535049"/>
      </value-group>
    </module>
    <module name="SUPC" caption="Supply Controller" id="11228" version="E">
      <register-group name="SUPC">
        <register caption="Supply Controller Control Register" name="SUPC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="This bit must always be written to 0." mask="0x00000004" name="ZERO"/>
          <bitfield caption="Crystal Oscillator Select" mask="0x00000008" name="XTALSEL" values="SUPC_CR__XTALSEL"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY" values="SUPC_CR__KEY"/>
        </register>
        <register caption="Supply Controller Supply Monitor Mode Register" name="SUPC_SMMR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Supply Monitor Threshold" mask="0x0000000F" name="SMTH" values="SUPC_SMMR__SMTH"/>
          <bitfield caption="Supply Monitor Sampling Period" mask="0x00000700" name="SMSMPL" values="SUPC_SMMR__SMSMPL"/>
          <bitfield caption="Supply Monitor Reset Enable" mask="0x00001000" name="SMRSTEN" values="SUPC_SMMR__SMRSTEN"/>
          <bitfield caption="Supply Monitor Interrupt Enable" mask="0x00002000" name="SMIEN" values="SUPC_SMMR__SMIEN"/>
        </register>
        <register caption="Supply Controller Mode Register" name="SUPC_MR" offset="0x08" rw="RW" size="4">
          <bitfield caption="POR Core Reset Enable" mask="0x00001000" name="BODRSTEN" values="SUPC_MR__BODRSTEN"/>
          <bitfield caption="POR Core Disable" mask="0x00002000" name="BODDIS" values="SUPC_MR__BODDIS"/>
          <bitfield caption="Oscillator Bypass" mask="0x00100000" name="OSCBYPASS" values="SUPC_MR__OSCBYPASS"/>
          <bitfield caption="SRAM1 Power Switch" mask="0x00400000" name="PSWITCH1" values="SUPC_MR__PSWITCH1"/>
          <bitfield caption="SRAM2 Power Switch" mask="0x00800000" name="PSWITCH2" values="SUPC_MR__PSWITCH2"/>
          <bitfield caption="Password Key" mask="0xFF000000" name="KEY" values="SUPC_MR__KEY"/>
        </register>
        <register caption="Supply Controller Status Register" name="SUPC_SR" offset="0x14" rw="R" size="4">
          <bitfield caption="Brownout Detector Reset Status (cleared on read)" mask="0x00000008" name="BODRSTS" values="SUPC_SR__BODRSTS"/>
          <bitfield caption="Supply Monitor Reset Status (cleared on read)" mask="0x00000010" name="SMRSTS" values="SUPC_SR__SMRSTS"/>
          <bitfield caption="Supply Monitor Status (cleared on read)" mask="0x00000020" name="SMS" values="SUPC_SR__SMS"/>
          <bitfield caption="Supply Monitor Output Status" mask="0x00000040" name="SMOS" values="SUPC_SR__SMOS"/>
          <bitfield caption="32-kHz Oscillator Selection Status" mask="0x00000080" name="OSCSEL" values="SUPC_SR__OSCSEL"/>
        </register>
      </register-group>
      <value-group caption="" name="SUPC_CR__XTALSEL">
        <value caption="No effect." name="NO_EFFECT" value="0"/>
        <value caption="If KEY is correct, switches the slow clock on the crystal oscillator output." name="CRYSTAL_SEL" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="" name="SUPC_SMMR__SMTH">
        <value caption="1.6 V" name="V1P6" value="0x0"/>
        <value caption="1.72 V" name="V1P72" value="0x1"/>
        <value caption="1.84 V" name="V1P84" value="0x2"/>
        <value caption="1.96 V" name="V1P96" value="0x3"/>
        <value caption="2.08 V" name="V2P08" value="0x4"/>
        <value caption="2.2 V" name="V2P2" value="0x5"/>
        <value caption="2.32 V" name="V2P32" value="0x6"/>
        <value caption="2.44 V" name="V2P44" value="0x7"/>
        <value caption="2.56 V" name="V2P56" value="0x8"/>
        <value caption="2.68 V" name="V2P68" value="0x9"/>
        <value caption="2.8 V" name="V2P8" value="0xA"/>
        <value caption="2.92 V" name="V2P92" value="0xB"/>
        <value caption="3.04 V" name="V3P04" value="0xC"/>
        <value caption="3.16 V" name="V3P16" value="0xD"/>
        <value caption="3.28 V" name="V3P28" value="0xE"/>
        <value caption="3.4 V" name="V3P4" value="0xF"/>
      </value-group>
      <value-group caption="" name="SUPC_SMMR__SMSMPL">
        <value caption="Supply Monitor disabled" name="SMD" value="0x0"/>
        <value caption="Continuous Supply Monitor" name="CSM" value="0x1"/>
        <value caption="Supply Monitor enables one SLCK period every 32 SLCK periods" name="_32SLCK" value="0x2"/>
        <value caption="Supply Monitor enables one SLCK period every 256 SLCK periods" name="_256SLCK" value="0x3"/>
        <value caption="Supply Monitor enables one SLCK period every 2,048 SLCK periods" name="_2048SLCK" value="0x4"/>
      </value-group>
      <value-group caption="" name="SUPC_SMMR__SMRSTEN">
        <value caption="The core reset signal vddcore_nreset is not affected when a supply monitor detection occurs." name="NOT_ENABLE" value="0"/>
        <value caption="The core reset signal vddcore_nreset is asserted when a supply monitor detection occurs." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SMMR__SMIEN">
        <value caption="The SUPC interrupt signal is not affected when a supply monitor detection occurs." name="NOT_ENABLE" value="0"/>
        <value caption="The SUPC interrupt signal is asserted when a supply monitor detection occurs." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_MR__BODRSTEN">
        <value caption="The core reset signal vddcore_nreset is not affected when a brownout detection occurs." name="NOT_ENABLE" value="0"/>
        <value caption="The core reset signal vddcore_nreset is asserted when a brownout detection occurs." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_MR__BODDIS">
        <value caption="The core brownout detector is enabled." name="ENABLE" value="0"/>
        <value caption="The core brownout detector is disabled." name="DISABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_MR__OSCBYPASS">
        <value caption="No effect. Clock selection depends on XTALSEL value." name="NO_EFFECT" value="0"/>
        <value caption="The 32 kHz crystal oscillator is bypassed if XTALSEL=1. OSCBYPASS must be set prior to write XTALSEL=1." name="BYPASS" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_MR__PSWITCH1">
        <value caption="The SRAM1 is not powered." name="OFF" value="0"/>
        <value caption="The SRAM1 is powered." name="ON" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_MR__PSWITCH2">
        <value caption="The SRAM2 is not powered." name="OFF" value="0"/>
        <value caption="The SRAM2 is powered." name="ON" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_MR__KEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__BODRSTS">
        <value caption="No core brownout rising edge event has been detected since the last read of SUPC_SR." name="NO" value="0"/>
        <value caption="At least one brownout output rising edge event has been detected since the last read of SUPC_SR." name="PRESENT" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__SMRSTS">
        <value caption="No supply monitor detection has generated a core reset since the last read of SUPC_SR." name="NO" value="0"/>
        <value caption="At least one supply monitor detection has generated a core reset since the last read of SUPC_SR." name="PRESENT" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__SMS">
        <value caption="No supply monitor detection since the last read of SUPC_SR." name="NO" value="0"/>
        <value caption="At least one supply monitor detection since the last read of SUPC_SR." name="PRESENT" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__SMOS">
        <value caption="The supply monitor detected VDDIO higher than its threshold at its last measurement." name="HIGH" value="0"/>
        <value caption="The supply monitor detected VDDIO lower than its threshold at its last measurement." name="LOW" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__OSCSEL">
        <value caption="The slow clock SLCK is generated by the embedded 32 kHz RC oscillator." name="RC" value="0"/>
        <value caption="The slow clock SLCK is generated by the 32 kHz crystal oscillator." name="CRYST" value="1"/>
      </value-group>
    </module>
    <module name="TC" caption="Timer Counter" id="6082" version="ZB">
      <register-group name="TC_CHANNEL" size="64">
        <register caption="Channel Control Register (channel = 0)" name="TC_CCR" offset="0x00" rw="W" size="4">
          <bitfield caption="Counter Clock Enable Command" mask="0x00000001" name="CLKEN"/>
          <bitfield caption="Counter Clock Disable Command" mask="0x00000002" name="CLKDIS"/>
          <bitfield caption="Software Trigger Command" mask="0x00000004" name="SWTRG"/>
        </register>
        <register caption="Channel Mode Register (channel = 0)" name="TC_CMR" offset="0x04" rw="RW" size="4">
          <mode name="CAPTURE" qualifier="TC_CMR.WAVE" value="0x0" caption="Capture"/>
          <mode name="WAVEFORM" qualifier="TC_CMR.WAVE" value="0x1" caption="Waveform"/>
          <bitfield caption="Clock Selection" mask="0x00000007" name="TCCLKS" values="TC_CMR0__TCCLKS"/>
          <bitfield caption="Clock Invert" mask="0x00000008" name="CLKI"/>
          <bitfield caption="Burst Signal Selection" mask="0x00000030" name="BURST" values="TC_CMR0__BURST"/>
          <bitfield modes="CAPTURE" caption="Counter Clock Stopped with RB Loading" mask="0x00000040" name="LDBSTOP"/>
          <bitfield modes="WAVEFORM" caption="Counter Clock Stopped with RC Compare" mask="0x00000040" name="CPCSTOP"/>
          <bitfield modes="CAPTURE" caption="Counter Clock Disable with RB Loading" mask="0x00000080" name="LDBDIS"/>
          <bitfield modes="WAVEFORM" caption="Counter Clock Disable with RC Loading" mask="0x00000080" name="CPCDIS"/>
          <bitfield modes="CAPTURE" caption="External Trigger Edge Selection" mask="0x00000300" name="ETRGEDG" values="TC_CMR0__ETRGEDG"/>
          <bitfield modes="WAVEFORM" caption="External Event Edge Selection" mask="0x00000300" name="EEVTEDG" values="TC_CMR0__EEVTEDG"/>
          <bitfield modes="CAPTURE" caption="TIOAx or TIOBx External Trigger Selection" mask="0x00000400" name="ABETRG"/>
          <bitfield modes="WAVEFORM" caption="External Event Selection" mask="0x00000C00" name="EEVT" values="TC_CMR0__EEVT"/>
          <bitfield modes="WAVEFORM" caption="External Event Trigger Enable" mask="0x00001000" name="ENETRG"/>
          <bitfield modes="WAVEFORM" caption="Waveform Selection" mask="0x00006000" name="WAVSEL" values="TC_CMR0__WAVSEL"/>
          <bitfield modes="CAPTURE" caption="RC Compare Trigger Enable" mask="0x00004000" name="CPCTRG"/>
          <bitfield caption="Waveform Mode" mask="0x00008000" name="WAVE"/>
          <bitfield modes="CAPTURE" caption="RA Loading Edge Selection" mask="0x00030000" name="LDRA" values="TC_CMR0__LDRA"/>
          <bitfield modes="WAVEFORM" caption="RA Compare Effect on TIOAx" mask="0x00030000" name="ACPA" values="TC_CMR0__ACPA"/>
          <bitfield modes="CAPTURE" caption="RB Loading Edge Selection" mask="0x000C0000" name="LDRB" values="TC_CMR0__LDRB"/>
          <bitfield modes="WAVEFORM" caption="RC Compare Effect on TIOAx" mask="0x000C0000" name="ACPC" values="TC_CMR0__ACPC"/>
          <bitfield modes="CAPTURE" caption="Loading Edge Subsampling Ratio" mask="0x00700000" name="SBSMPLR" values="TC_CMR0__SBSMPLR"/>
          <bitfield modes="WAVEFORM" caption="External Event Effect on TIOAx" mask="0x00300000" name="AEEVT" values="TC_CMR0__AEEVT"/>
          <bitfield modes="WAVEFORM" caption="Software Trigger Effect on TIOAx" mask="0x00C00000" name="ASWTRG" values="TC_CMR0__ASWTRG"/>
          <bitfield modes="WAVEFORM" caption="RB Compare Effect on TIOBx" mask="0x03000000" name="BCPB" values="TC_CMR0__BCPB"/>
          <bitfield modes="WAVEFORM" caption="RC Compare Effect on TIOBx" mask="0x0C000000" name="BCPC" values="TC_CMR0__BCPC"/>
          <bitfield modes="WAVEFORM" caption="External Event Effect on TIOBx" mask="0x30000000" name="BEEVT" values="TC_CMR0__BEEVT"/>
          <bitfield modes="WAVEFORM" caption="Software Trigger Effect on TIOBx" mask="0xC0000000" name="BSWTRG" values="TC_CMR0__BSWTRG"/>
        </register>
        <register caption="Stepper Motor Mode Register (channel = 0)" name="TC_SMMR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Gray Count Enable" mask="0x00000001" name="GCEN"/>
          <bitfield caption="Down Count" mask="0x00000002" name="DOWN"/>
        </register>
        <register caption="Register AB (channel = 0)" name="TC_RAB" offset="0x0C" rw="R" size="4">
          <bitfield caption="Register A or Register B" mask="0xFFFFFFFF" name="RAB"/>
        </register>
        <register caption="Counter Value (channel = 0)" name="TC_CV" offset="0x10" rw="R" size="4">
          <bitfield caption="Counter Value" mask="0xFFFFFFFF" name="CV"/>
        </register>
        <register caption="Register A (channel = 0)" name="TC_RA" offset="0x14" rw="RW" size="4">
          <bitfield caption="Register A" mask="0xFFFFFFFF" name="RA"/>
        </register>
        <register caption="Register B (channel = 0)" name="TC_RB" offset="0x18" rw="RW" size="4">
          <bitfield caption="Register B" mask="0xFFFFFFFF" name="RB"/>
        </register>
        <register caption="Register C (channel = 0)" name="TC_RC" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Register C" mask="0xFFFFFFFF" name="RC"/>
        </register>
        <register caption="Status Register (channel = 0)" name="TC_SR" offset="0x20" rw="R" size="4">
          <bitfield caption="Counter Overflow Status (cleared on read)" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun Status (cleared on read)" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare Status (cleared on read)" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare Status (cleared on read)" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare Status (cleared on read)" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading Status (cleared on read)" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading Status (cleared on read)" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger Status (cleared on read)" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="End of Receiver Transfer (cleared by writing TC_RCR or TC_RNCR)" mask="0x00000100" name="ENDRX"/>
          <bitfield caption="Reception Buffer Full (cleared by writing TC_RCR or TC_RNCR)" mask="0x00000200" name="RXBUFF"/>
          <bitfield caption="Clock Enabling Status" mask="0x00010000" name="CLKSTA"/>
          <bitfield caption="TIOA Mirror" mask="0x00020000" name="MTIOA"/>
          <bitfield caption="TIOB Mirror" mask="0x00040000" name="MTIOB"/>
        </register>
        <register caption="Interrupt Enable Register (channel = 0)" name="TC_IER" offset="0x24" rw="W" size="4" atomic-op="set:TC_IMR">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="End of Receiver Transfer" mask="0x00000100" name="ENDRX"/>
          <bitfield caption="Reception Buffer Full" mask="0x00000200" name="RXBUFF"/>
        </register>
        <register caption="Interrupt Disable Register (channel = 0)" name="TC_IDR" offset="0x28" rw="W" size="4" atomic-op="clear:TC_IMR">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="End of Receiver Transfer" mask="0x00000100" name="ENDRX"/>
          <bitfield caption="Reception Buffer Full" mask="0x00000200" name="RXBUFF"/>
        </register>
        <register caption="Interrupt Mask Register (channel = 0)" name="TC_IMR" offset="0x2C" rw="R" size="4" atomic-op="read:TC_IMR">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="End of Receiver Transfer" mask="0x00000100" name="ENDRX"/>
          <bitfield caption="Reception Buffer Full" mask="0x00000200" name="RXBUFF"/>
        </register>
      </register-group>
      <register-group name="TC">
        <register-group caption="Channel Control Register (channel = 0)" offset="0x0" count="3" name="TC_CHANNEL" size="64" name-in-module="TC_CHANNEL"/>
        <register caption="Block Control Register" name="TC_BCR" offset="0xC0" rw="W" size="4">
          <bitfield caption="Synchro Command" mask="0x00000001" name="SYNC"/>
        </register>
        <register caption="Block Mode Register" name="TC_BMR" offset="0xC4" rw="RW" size="4">
          <bitfield caption="External Clock Signal 0 Selection" mask="0x00000003" name="TC0XC0S" values="TC_BMR__TC0XC0S"/>
          <bitfield caption="External Clock Signal 1 Selection" mask="0x0000000C" name="TC1XC1S" values="TC_BMR__TC1XC1S"/>
          <bitfield caption="External Clock Signal 2 Selection" mask="0x00000030" name="TC2XC2S" values="TC_BMR__TC2XC2S"/>
        </register>
        <register caption="Write Protection Mode Register" name="TC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="TC_WPMR__WPKEY"/>
        </register>
        <register caption="Receive Pointer Register (pdc = 0)" name="TC_RPR0" offset="0x100" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Next Pointer Register (pdc = 0)" name="TC_RNPR0" offset="0x110" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register (pdc = 0)" name="TC_RNCR0" offset="0x114" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transfer Control Register (pdc = 0)" name="TC_PTCR0" offset="0x120" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register (pdc = 0)" name="TC_PTSR0" offset="0x124" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
      </register-group>
      <value-group caption="" name="TC_CMR0__TCCLKS">
        <value caption="Clock selected: internal MCK/2 clock signal (from PMC)" name="TIMER_CLOCK1" value="0x0"/>
        <value caption="Clock selected: internal MCK/8 clock signal (from PMC)" name="TIMER_CLOCK2" value="0x1"/>
        <value caption="Clock selected: internal MCK/32 clock signal (from PMC)" name="TIMER_CLOCK3" value="0x2"/>
        <value caption="Clock selected: internal MCK/128 clock signal (from PMC)" name="TIMER_CLOCK4" value="0x3"/>
        <value caption="Clock selected: internal SLCK clock signal (from PMC)" name="TIMER_CLOCK5" value="0x4"/>
        <value caption="Clock selected: XC0" name="XC0" value="0x5"/>
        <value caption="Clock selected: XC1" name="XC1" value="0x6"/>
        <value caption="Clock selected: XC2" name="XC2" value="0x7"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__BURST">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="XC0 is ANDed with the selected clock." name="XC0" value="0x1"/>
        <value caption="XC1 is ANDed with the selected clock." name="XC1" value="0x2"/>
        <value caption="XC2 is ANDed with the selected clock." name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__ETRGEDG">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__LDRA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOA" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOA" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOA" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__LDRB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOA" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOA" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOA" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__SBSMPLR">
        <value caption="Load a Capture Register each selected edge" name="ONE" value="0x0"/>
        <value caption="Load a Capture Register every 2 selected edges" name="HALF" value="0x1"/>
        <value caption="Load a Capture Register every 4 selected edges" name="FOURTH" value="0x2"/>
        <value caption="Load a Capture Register every 8 selected edges" name="EIGHTH" value="0x3"/>
        <value caption="Load a Capture Register every 16 selected edges" name="SIXTEENTH" value="0x4"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__EEVTEDG">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edges" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__EEVT">
        <value caption="TIOB" name="TIOB" value="0x0"/>
        <value caption="XC0" name="XC0" value="0x1"/>
        <value caption="XC1" name="XC1" value="0x2"/>
        <value caption="XC2" name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__WAVSEL">
        <value caption="UP mode without automatic trigger on RC Compare" name="UP" value="0x0"/>
        <value caption="UPDOWN mode without automatic trigger on RC Compare" name="UPDOWN" value="0x1"/>
        <value caption="UP mode with automatic trigger on RC Compare" name="UP_RC" value="0x2"/>
        <value caption="UPDOWN mode with automatic trigger on RC Compare" name="UPDOWN_RC" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__ACPA">
        <value caption="NONE" name="NONE" value="0x0"/>
        <value caption="SET" name="SET" value="0x1"/>
        <value caption="CLEAR" name="CLEAR" value="0x2"/>
        <value caption="TOGGLE" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__ACPC">
        <value caption="NONE" name="NONE" value="0x0"/>
        <value caption="SET" name="SET" value="0x1"/>
        <value caption="CLEAR" name="CLEAR" value="0x2"/>
        <value caption="TOGGLE" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__AEEVT">
        <value caption="NONE" name="NONE" value="0x0"/>
        <value caption="SET" name="SET" value="0x1"/>
        <value caption="CLEAR" name="CLEAR" value="0x2"/>
        <value caption="TOGGLE" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__ASWTRG">
        <value caption="NONE" name="NONE" value="0x0"/>
        <value caption="SET" name="SET" value="0x1"/>
        <value caption="CLEAR" name="CLEAR" value="0x2"/>
        <value caption="TOGGLE" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__BCPB">
        <value caption="NONE" name="NONE" value="0x0"/>
        <value caption="SET" name="SET" value="0x1"/>
        <value caption="CLEAR" name="CLEAR" value="0x2"/>
        <value caption="TOGGLE" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__BCPC">
        <value caption="NONE" name="NONE" value="0x0"/>
        <value caption="SET" name="SET" value="0x1"/>
        <value caption="CLEAR" name="CLEAR" value="0x2"/>
        <value caption="TOGGLE" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__BEEVT">
        <value caption="NONE" name="NONE" value="0x0"/>
        <value caption="SET" name="SET" value="0x1"/>
        <value caption="CLEAR" name="CLEAR" value="0x2"/>
        <value caption="TOGGLE" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__BSWTRG">
        <value caption="NONE" name="NONE" value="0x0"/>
        <value caption="SET" name="SET" value="0x1"/>
        <value caption="CLEAR" name="CLEAR" value="0x2"/>
        <value caption="TOGGLE" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__TCCLKS">
        <value caption="Clock selected: internal MCK/2 clock signal (from PMC)" name="TIMER_CLOCK1" value="0x0"/>
        <value caption="Clock selected: internal MCK/8 clock signal (from PMC)" name="TIMER_CLOCK2" value="0x1"/>
        <value caption="Clock selected: internal MCK/32 clock signal (from PMC)" name="TIMER_CLOCK3" value="0x2"/>
        <value caption="Clock selected: internal MCK/128 clock signal (from PMC)" name="TIMER_CLOCK4" value="0x3"/>
        <value caption="Clock selected: internal SLCK clock signal (from PMC)" name="TIMER_CLOCK5" value="0x4"/>
        <value caption="Clock selected: XC0" name="XC0" value="0x5"/>
        <value caption="Clock selected: XC1" name="XC1" value="0x6"/>
        <value caption="Clock selected: XC2" name="XC2" value="0x7"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__BURST">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="XC0 is ANDed with the selected clock." name="XC0" value="0x1"/>
        <value caption="XC1 is ANDed with the selected clock." name="XC1" value="0x2"/>
        <value caption="XC2 is ANDed with the selected clock." name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__ETRGEDG">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__LDRA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOA" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOA" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOA" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__LDRB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOA" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOA" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOA" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__SBSMPLR">
        <value caption="Load a Capture Register each selected edge" name="ONE" value="0x0"/>
        <value caption="Load a Capture Register every 2 selected edges" name="HALF" value="0x1"/>
        <value caption="Load a Capture Register every 4 selected edges" name="FOURTH" value="0x2"/>
        <value caption="Load a Capture Register every 8 selected edges" name="EIGHTH" value="0x3"/>
        <value caption="Load a Capture Register every 16 selected edges" name="SIXTEENTH" value="0x4"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__TCCLKS">
        <value caption="Clock selected: internal MCK/2 clock signal (from PMC)" name="TIMER_CLOCK1" value="0x0"/>
        <value caption="Clock selected: internal MCK/8 clock signal (from PMC)" name="TIMER_CLOCK2" value="0x1"/>
        <value caption="Clock selected: internal MCK/32 clock signal (from PMC)" name="TIMER_CLOCK3" value="0x2"/>
        <value caption="Clock selected: internal MCK/128 clock signal (from PMC)" name="TIMER_CLOCK4" value="0x3"/>
        <value caption="Clock selected: internal SLCK clock signal (from PMC)" name="TIMER_CLOCK5" value="0x4"/>
        <value caption="Clock selected: XC0" name="XC0" value="0x5"/>
        <value caption="Clock selected: XC1" name="XC1" value="0x6"/>
        <value caption="Clock selected: XC2" name="XC2" value="0x7"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__BURST">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="XC0 is ANDed with the selected clock." name="XC0" value="0x1"/>
        <value caption="XC1 is ANDed with the selected clock." name="XC1" value="0x2"/>
        <value caption="XC2 is ANDed with the selected clock." name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__ETRGEDG">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__LDRA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOA" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOA" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOA" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__LDRB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOA" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOA" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOA" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__SBSMPLR">
        <value caption="Load a Capture Register each selected edge" name="ONE" value="0x0"/>
        <value caption="Load a Capture Register every 2 selected edges" name="HALF" value="0x1"/>
        <value caption="Load a Capture Register every 4 selected edges" name="FOURTH" value="0x2"/>
        <value caption="Load a Capture Register every 8 selected edges" name="EIGHTH" value="0x3"/>
        <value caption="Load a Capture Register every 16 selected edges" name="SIXTEENTH" value="0x4"/>
      </value-group>
      <value-group caption="" name="TC_BMR__TC0XC0S">
        <value caption="Signal connected to XC0: TCLK0" name="TCLK0" value="0x0"/>
        <value caption="Signal connected to XC0: TIOA1" name="TIOA1" value="0x2"/>
        <value caption="Signal connected to XC0: TIOA2" name="TIOA2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_BMR__TC1XC1S">
        <value caption="Signal connected to XC1: TCLK1" name="TCLK1" value="0x0"/>
        <value caption="Signal connected to XC1: TIOA0" name="TIOA0" value="0x2"/>
        <value caption="Signal connected to XC1: TIOA2" name="TIOA2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_BMR__TC2XC2S">
        <value caption="Signal connected to XC2: TCLK2" name="TCLK2" value="0x0"/>
        <value caption="Signal connected to XC2: TIOA0" name="TIOA0" value="0x2"/>
        <value caption="Signal connected to XC2: TIOA1" name="TIOA1" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x54494D"/>
      </value-group>
    </module>
    <module name="TWI" caption="Two-wire Interface" id="6212" version="Z">
      <register-group name="TWI">
        <register caption="Control Register" name="TWI_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Send a START Condition" mask="0x00000001" name="START"/>
          <bitfield caption="Send a STOP Condition" mask="0x00000002" name="STOP"/>
          <bitfield caption="TWI Master Mode Enabled" mask="0x00000004" name="MSEN"/>
          <bitfield caption="TWI Master Mode Disabled" mask="0x00000008" name="MSDIS"/>
          <bitfield caption="TWI Slave Mode Enabled" mask="0x00000010" name="SVEN"/>
          <bitfield caption="TWI Slave Mode Disabled" mask="0x00000020" name="SVDIS"/>
          <bitfield caption="Software Reset" mask="0x00000080" name="SWRST"/>
        </register>
        <register caption="Master Mode Register" name="TWI_MMR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Internal Device Address Size" mask="0x00000300" name="IADRSZ" values="TWI_MMR__IADRSZ"/>
          <bitfield caption="Master Read Direction" mask="0x00001000" name="MREAD"/>
          <bitfield caption="Device Address" mask="0x007F0000" name="DADR"/>
        </register>
        <register caption="Slave Mode Register" name="TWI_SMR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Slave Address" mask="0x007F0000" name="SADR"/>
        </register>
        <register caption="Internal Address Register" name="TWI_IADR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Internal Address" mask="0x00FFFFFF" name="IADR"/>
        </register>
        <register caption="Clock Waveform Generator Register" name="TWI_CWGR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Clock Low Divider" mask="0x000000FF" name="CLDIV"/>
          <bitfield caption="Clock High Divider" mask="0x0000FF00" name="CHDIV"/>
          <bitfield caption="Clock Divider" mask="0x00070000" name="CKDIV"/>
          <bitfield caption="TWD Hold Time versus TWCK falling" mask="0x1F000000" name="HOLD"/>
        </register>
        <register caption="Status Register" name="TWI_SR" offset="0x20" rw="R" size="4">
          <bitfield caption="Transmission Completed (cleared by writing TWI_THR)" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready (cleared by reading TWI_RHR)" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready (cleared by writing TWI_THR)" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Read" mask="0x00000008" name="SVREAD"/>
          <bitfield caption="Slave Access" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access (cleared on read)" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error (cleared on read)" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Not Acknowledged (cleared on read)" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost (cleared on read)" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State" mask="0x00000400" name="SCLWS"/>
          <bitfield caption="End Of Slave Access (cleared on read)" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of RX buffer (cleared by writing TWI_RCR or TWI_RNCR)" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of TX buffer (cleared by writing TWI_TCR or TWI_TNCR)" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="RX Buffer Full (cleared by writing TWI_RCR or TWI_RNCR)" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="TX Buffer Empty (cleared by writing TWI_TCR or TWI_TNCR)" mask="0x00008000" name="TXBUFE"/>
        </register>
        <register caption="Interrupt Enable Register" name="TWI_IER" offset="0x24" rw="W" size="4" atomic-op="set:TWI_IMR">
          <bitfield caption="Transmission Completed Interrupt Enable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Enable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Enable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Enable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Enable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Not Acknowledge Interrupt Enable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Enable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Enable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Enable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Enable" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Enable" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Enable" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Enable" mask="0x00008000" name="TXBUFE"/>
        </register>
        <register caption="Interrupt Disable Register" name="TWI_IDR" offset="0x28" rw="W" size="4" atomic-op="clear:TWI_IMR">
          <bitfield caption="Transmission Completed Interrupt Disable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Disable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Disable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Disable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Not Acknowledge Interrupt Disable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Disable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Disable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Disable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Disable" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Disable" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Disable" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Disable" mask="0x00008000" name="TXBUFE"/>
        </register>
        <register caption="Interrupt Mask Register" name="TWI_IMR" offset="0x2C" rw="R" size="4" atomic-op="read:TWI_IMR">
          <bitfield caption="Transmission Completed Interrupt Mask" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Mask" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Mask" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Mask" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Mask" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Not Acknowledge Interrupt Mask" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Mask" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Mask" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Mask" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Mask" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Mask" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Mask" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Mask" mask="0x00008000" name="TXBUFE"/>
        </register>
        <register caption="Receive Holding Register" name="TWI_RHR" offset="0x30" rw="R" size="4">
          <bitfield caption="Master or Slave Receive Holding Data" mask="0x000000FF" name="RXDATA"/>
        </register>
        <register caption="Transmit Holding Register" name="TWI_THR" offset="0x34" rw="W" size="4">
          <bitfield caption="Master or Slave Transmit Holding Data" mask="0x000000FF" name="TXDATA"/>
        </register>
        <register caption="Write Protection Mode Register" name="TWI_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="TWI_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="TWI_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0xFFFFFF00" name="WPVSRC"/>
        </register>
        <register caption="Receive Pointer Register" name="TWI_RPR" offset="0x100" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register" name="TWI_RCR" offset="0x104" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Transmit Pointer Register" name="TWI_TPR" offset="0x108" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0xFFFFFFFF" name="TXPTR"/>
        </register>
        <register caption="Transmit Counter Register" name="TWI_TCR" offset="0x10C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0x0000FFFF" name="TXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register" name="TWI_RNPR" offset="0x110" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register" name="TWI_RNCR" offset="0x114" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transmit Next Pointer Register" name="TWI_TNPR" offset="0x118" rw="RW" size="4">
          <bitfield caption="Transmit Next Pointer" mask="0xFFFFFFFF" name="TXNPTR"/>
        </register>
        <register caption="Transmit Next Counter Register" name="TWI_TNCR" offset="0x11C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Next" mask="0x0000FFFF" name="TXNCTR"/>
        </register>
        <register caption="Transfer Control Register" name="TWI_PTCR" offset="0x120" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register" name="TWI_PTSR" offset="0x124" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
      </register-group>
      <value-group caption="" name="TWI_MMR__IADRSZ">
        <value caption="No internal device address" name="NONE" value="0x0"/>
        <value caption="One-byte internal device address" name="_1_BYTE" value="0x1"/>
        <value caption="Two-byte internal device address" name="_2_BYTE" value="0x2"/>
        <value caption="Three-byte internal device address" name="_3_BYTE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TWI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0" name="PASSWD" value="0x545749"/>
      </value-group>
    </module>
    <module name="TWIHS" caption="Two-wire Interface High Speed" id="11210" version="O">
      <register-group name="TWIHS">
        <register caption="Control Register" name="TWIHS_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Send a START Condition" mask="0x00000001" name="START"/>
          <bitfield caption="Send a STOP Condition" mask="0x00000002" name="STOP"/>
          <bitfield caption="TWIHS Master Mode Enabled" mask="0x00000004" name="MSEN"/>
          <bitfield caption="TWIHS Master Mode Disabled" mask="0x00000008" name="MSDIS"/>
          <bitfield caption="TWIHS Slave Mode Enabled" mask="0x00000010" name="SVEN"/>
          <bitfield caption="TWIHS Slave Mode Disabled" mask="0x00000020" name="SVDIS"/>
          <bitfield caption="SMBus Quick Command" mask="0x00000040" name="QUICK"/>
          <bitfield caption="Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="TWIHS High-Speed Mode Enabled" mask="0x00000100" name="HSEN"/>
          <bitfield caption="TWIHS High-Speed Mode Disabled" mask="0x00000200" name="HSDIS"/>
          <bitfield caption="Bus CLEAR Command" mask="0x00008000" name="CLEAR"/>
          <bitfield caption="Alternative Command Mode Enable" mask="0x00010000" name="ACMEN"/>
          <bitfield caption="Alternative Command Mode Disable" mask="0x00020000" name="ACMDIS"/>
          <bitfield caption="Transmit Holding Register Clear" mask="0x01000000" name="THRCLR"/>
          <bitfield caption="Lock Clear" mask="0x04000000" name="LOCKCLR"/>
          <bitfield caption="FIFO Enable" mask="0x10000000" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x20000000" name="FIFODIS"/>
        </register>
        <register caption="Master Mode Register" name="TWIHS_MMR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Internal Device Address Size" mask="0x00000300" name="IADRSZ" values="TWIHS_MMR__IADRSZ"/>
          <bitfield caption="Master Read Direction" mask="0x00001000" name="MREAD"/>
          <bitfield caption="Device Address" mask="0x007F0000" name="DADR"/>
        </register>
        <register caption="Slave Mode Register" name="TWIHS_SMR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Clock Wait State Disable" mask="0x00000040" name="SCLWSDIS"/>
          <bitfield caption="Slave Address Mask" mask="0x00007F00" name="MASK"/>
          <bitfield caption="Slave Address" mask="0x007F0000" name="SADR"/>
          <bitfield caption="Slave Address 1 Enable" mask="0x10000000" name="SADR1EN"/>
          <bitfield caption="Slave Address 2 Enable" mask="0x20000000" name="SADR2EN"/>
          <bitfield caption="Slave Address 3 Enable" mask="0x40000000" name="SADR3EN"/>
          <bitfield caption="Data Matching Enable" mask="0x80000000" name="DATAMEN"/>
        </register>
        <register caption="Internal Address Register" name="TWIHS_IADR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Internal Address" mask="0x00FFFFFF" name="IADR"/>
        </register>
        <register caption="Clock Waveform Generator Register" name="TWIHS_CWGR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Clock Low Divider" mask="0x000000FF" name="CLDIV"/>
          <bitfield caption="Clock High Divider" mask="0x0000FF00" name="CHDIV"/>
          <bitfield caption="Clock Divider" mask="0x00070000" name="CKDIV"/>
          <bitfield caption="TWD Hold Time Versus TWCK Falling" mask="0x1F000000" name="HOLD"/>
        </register>
        <register caption="Status Register" name="TWIHS_SR" offset="0x20" rw="R" size="4">
          <bitfield caption="Transmission Completed (cleared by writing TWIHS_THR)" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready (cleared by reading TWIHS_RHR)" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready (cleared by writing TWIHS_THR)" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Read" mask="0x00000008" name="SVREAD"/>
          <bitfield caption="Slave Access" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access (cleared on read)" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error (cleared on read)" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error (cleared on read)" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledged (cleared on read)" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost (cleared on read)" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State" mask="0x00000400" name="SCLWS"/>
          <bitfield caption="End Of Slave Access (cleared on read)" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of RX Buffer (cleared by writing TWIHS_RCR or TWIHS_RNCR)" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of TX Buffer (cleared by writing TWIHS_TCR or TWIHS_TNCR)" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="RX Buffer Full (cleared by writing TWIHS_RCR or TWIHS_RNCR)" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="TX Buffer Empty (cleared by writing TWIHS_TCR or TWIHS_TNCR)" mask="0x00008000" name="TXBUFE"/>
          <bitfield caption="SCL line value" mask="0x01000000" name="SCL"/>
          <bitfield caption="SDA line value" mask="0x02000000" name="SDA"/>
        </register>
        <register caption="Interrupt Enable Register" name="TWIHS_IER" offset="0x24" rw="W" size="4" atomic-op="set:TWIHS_IMR">
          <bitfield caption="Transmission Completed Interrupt Enable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Enable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Enable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Enable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Enable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Enable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Enable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Enable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Enable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Enable" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Enable" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Enable" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Enable" mask="0x00008000" name="TXBUFE"/>
        </register>
        <register caption="Interrupt Disable Register" name="TWIHS_IDR" offset="0x28" rw="W" size="4" atomic-op="clear:TWIHS_IMR">
          <bitfield caption="Transmission Completed Interrupt Disable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Disable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Disable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Disable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Disable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Disable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Disable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Disable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Disable" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Disable" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Disable" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Disable" mask="0x00008000" name="TXBUFE"/>
        </register>
        <register caption="Interrupt Mask Register" name="TWIHS_IMR" offset="0x2C" rw="R" size="4" atomic-op="read:TWIHS_IMR">
          <bitfield caption="Transmission Completed Interrupt Mask" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Mask" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Mask" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Mask" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Mask" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Mask" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Mask" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Mask" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Mask" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Mask" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Mask" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Mask" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Mask" mask="0x00008000" name="TXBUFE"/>
        </register>
        <register caption="Receive Holding Register" name="TWIHS_RHR" offset="0x30" rw="R" size="4">
          <bitfield caption="Master or Slave Receive Holding Data" mask="0x000000FF" name="RXDATA"/>
        </register>
        <register caption="Transmit Holding Register" name="TWIHS_THR" offset="0x34" rw="W" size="4">
          <bitfield caption="Master or Slave Transmit Holding Data" mask="0x000000FF" name="TXDATA"/>
        </register>
        <register caption="Filter Register" name="TWIHS_FILTR" offset="0x44" rw="RW" size="4">
          <bitfield caption="RX Digital Filter" mask="0x00000001" name="FILT"/>
          <bitfield caption="PAD Filter Enable" mask="0x00000002" name="PADFEN"/>
          <bitfield caption="PAD Filter Config" mask="0x00000004" name="PADFCFG"/>
          <bitfield caption="Digital Filter Threshold" mask="0x00000700" name="THRES"/>
        </register>
        <register caption="SleepWalking Matching Register" name="TWIHS_SWMR" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Slave Address 1" mask="0x0000007F" name="SADR1"/>
          <bitfield caption="Slave Address 2" mask="0x00007F00" name="SADR2"/>
          <bitfield caption="Slave Address 3" mask="0x007F0000" name="SADR3"/>
          <bitfield caption="Data Match" mask="0xFF000000" name="DATAM"/>
        </register>
        <register caption="Write Protection Mode Register" name="TWIHS_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="TWIHS_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="TWIHS_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0xFFFFFF00" name="WPVSRC"/>
        </register>
        <register caption="Receive Pointer Register" name="TWIHS_RPR" offset="0x100" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register" name="TWIHS_RCR" offset="0x104" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Transmit Pointer Register" name="TWIHS_TPR" offset="0x108" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0xFFFFFFFF" name="TXPTR"/>
        </register>
        <register caption="Transmit Counter Register" name="TWIHS_TCR" offset="0x10C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0x0000FFFF" name="TXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register" name="TWIHS_RNPR" offset="0x110" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register" name="TWIHS_RNCR" offset="0x114" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transmit Next Pointer Register" name="TWIHS_TNPR" offset="0x118" rw="RW" size="4">
          <bitfield caption="Transmit Next Pointer" mask="0xFFFFFFFF" name="TXNPTR"/>
        </register>
        <register caption="Transmit Next Counter Register" name="TWIHS_TNCR" offset="0x11C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Next" mask="0x0000FFFF" name="TXNCTR"/>
        </register>
        <register caption="Transfer Control Register" name="TWIHS_PTCR" offset="0x120" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register" name="TWIHS_PTSR" offset="0x124" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
      </register-group>
      <value-group caption="" name="TWIHS_MMR__IADRSZ">
        <value caption="No internal device address" name="NONE" value="0x0"/>
        <value caption="One-byte internal device address" name="_1_BYTE" value="0x1"/>
        <value caption="Two-byte internal device address" name="_2_BYTE" value="0x2"/>
        <value caption="Three-byte internal device address" name="_3_BYTE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TWIHS_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0" name="PASSWD" value="0x545749"/>
      </value-group>
    </module>
    <module name="UART" caption="Universal Asynchronous Receiver Transmitter" id="6418" version="N">
      <register-group name="UART">
        <register caption="Control Register" name="UART_CR" offset="0x0000" rw="W" size="4">
          <bitfield caption="Reset Receiver" mask="0x00000004" name="RSTRX"/>
          <bitfield caption="Reset Transmitter" mask="0x00000008" name="RSTTX"/>
          <bitfield caption="Receiver Enable" mask="0x00000010" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000020" name="RXDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000040" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000080" name="TXDIS"/>
          <bitfield caption="Reset Status" mask="0x00000100" name="RSTSTA"/>
          <bitfield caption="Request Clear" mask="0x00001000" name="REQCLR"/>
        </register>
        <register caption="Mode Register" name="UART_MR" offset="0x0004" rw="RW" size="4">
          <bitfield caption="Receiver Digital Filter" mask="0x00000010" name="FILTER" values="UART_MR__FILTER"/>
          <bitfield caption="Parity Type" mask="0x00000E00" name="PAR" values="UART_MR__PAR"/>
          <bitfield caption="Channel Mode" mask="0x0000C000" name="CHMODE" values="UART_MR__CHMODE"/>
        </register>
        <register caption="Interrupt Enable Register" name="UART_IER" offset="0x0008" rw="W" size="4" atomic-op="set:UART_IMR">
          <bitfield caption="Enable RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Enable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Enable End of Receive Transfer Interrupt" mask="0x00000008" name="ENDRX"/>
          <bitfield caption="Enable End of Transmit Interrupt" mask="0x00000010" name="ENDTX"/>
          <bitfield caption="Enable Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Enable Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Enable Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Enable TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Enable Buffer Empty Interrupt" mask="0x00000800" name="TXBUFE"/>
          <bitfield caption="Enable Buffer Full Interrupt" mask="0x00001000" name="RXBUFF"/>
          <bitfield caption="Enable Comparison Interrupt" mask="0x00008000" name="CMP"/>
        </register>
        <register caption="Interrupt Disable Register" name="UART_IDR" offset="0x000C" rw="W" size="4" atomic-op="clear:UART_IMR">
          <bitfield caption="Disable RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Disable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Disable End of Receive Transfer Interrupt" mask="0x00000008" name="ENDRX"/>
          <bitfield caption="Disable End of Transmit Interrupt" mask="0x00000010" name="ENDTX"/>
          <bitfield caption="Disable Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Disable Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Disable Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Disable TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Disable Buffer Empty Interrupt" mask="0x00000800" name="TXBUFE"/>
          <bitfield caption="Disable Buffer Full Interrupt" mask="0x00001000" name="RXBUFF"/>
          <bitfield caption="Disable Comparison Interrupt" mask="0x00008000" name="CMP"/>
        </register>
        <register caption="Interrupt Mask Register" name="UART_IMR" offset="0x0010" rw="R" size="4" atomic-op="read:UART_IMR">
          <bitfield caption="Mask RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Disable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Mask End of Receive Transfer Interrupt" mask="0x00000008" name="ENDRX"/>
          <bitfield caption="Mask End of Transmit Interrupt" mask="0x00000010" name="ENDTX"/>
          <bitfield caption="Mask Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Mask Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Mask Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Mask TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Mask TXBUFE Interrupt" mask="0x00000800" name="TXBUFE"/>
          <bitfield caption="Mask RXBUFF Interrupt" mask="0x00001000" name="RXBUFF"/>
          <bitfield caption="Mask Comparison Interrupt" mask="0x00008000" name="CMP"/>
        </register>
        <register caption="Status Register" name="UART_SR" offset="0x0014" rw="R" size="4">
          <bitfield caption="Receiver Ready" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Transmitter Ready" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="End of Receiver Transfer" mask="0x00000008" name="ENDRX"/>
          <bitfield caption="End of Transmitter Transfer" mask="0x00000010" name="ENDTX"/>
          <bitfield caption="Overrun Error" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Framing Error" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Parity Error" mask="0x00000080" name="PARE"/>
          <bitfield caption="Transmitter Empty" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Transmission Buffer Empty" mask="0x00000800" name="TXBUFE"/>
          <bitfield caption="Receive Buffer Full" mask="0x00001000" name="RXBUFF"/>
          <bitfield caption="Comparison Match" mask="0x00008000" name="CMP"/>
        </register>
        <register caption="Receive Holding Register" name="UART_RHR" offset="0x0018" rw="R" size="4">
          <bitfield caption="Received Character" mask="0x000000FF" name="RXCHR"/>
        </register>
        <register caption="Transmit Holding Register" name="UART_THR" offset="0x001C" rw="W" size="4">
          <bitfield caption="Character to be Transmitted" mask="0x000000FF" name="TXCHR"/>
        </register>
        <register caption="Baud Rate Generator Register" name="UART_BRGR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="Clock Divisor" mask="0x0000FFFF" name="CD"/>
        </register>
        <register caption="Comparison Register" name="UART_CMPR" offset="0x0024" rw="RW" size="4">
          <bitfield caption="First Comparison Value for Received Character" mask="0x000000FF" name="VAL1"/>
          <bitfield caption="Comparison Mode" mask="0x00001000" name="CMPMODE" values="UART_CMPR__CMPMODE"/>
          <bitfield caption="Compare Parity" mask="0x00004000" name="CMPPAR"/>
          <bitfield caption="Second Comparison Value for Received Character" mask="0x00FF0000" name="VAL2"/>
        </register>
        <register caption="Write Protection Mode Register" name="UART_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="UART_WPMR__WPKEY"/>
        </register>
        <register caption="Receive Pointer Register" name="UART_RPR" offset="0x100" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register" name="UART_RCR" offset="0x104" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Transmit Pointer Register" name="UART_TPR" offset="0x108" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0xFFFFFFFF" name="TXPTR"/>
        </register>
        <register caption="Transmit Counter Register" name="UART_TCR" offset="0x10C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0x0000FFFF" name="TXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register" name="UART_RNPR" offset="0x110" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register" name="UART_RNCR" offset="0x114" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transmit Next Pointer Register" name="UART_TNPR" offset="0x118" rw="RW" size="4">
          <bitfield caption="Transmit Next Pointer" mask="0xFFFFFFFF" name="TXNPTR"/>
        </register>
        <register caption="Transmit Next Counter Register" name="UART_TNCR" offset="0x11C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Next" mask="0x0000FFFF" name="TXNCTR"/>
        </register>
        <register caption="Transfer Control Register" name="UART_PTCR" offset="0x120" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register" name="UART_PTSR" offset="0x124" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
      </register-group>
      <value-group caption="" name="UART_MR__FILTER">
        <value caption="UART does not filter the receive line." name="DISABLED" value="0"/>
        <value caption="UART filters the receive line using a three-sample filter (16x-bit clock) (2 over 3 majority)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="UART_MR__PAR">
        <value caption="Even Parity" name="EVEN" value="0x0"/>
        <value caption="Odd Parity" name="ODD" value="0x1"/>
        <value caption="Space: parity forced to 0" name="SPACE" value="0x2"/>
        <value caption="Mark: parity forced to 1" name="MARK" value="0x3"/>
        <value caption="No parity" name="NO" value="0x4"/>
      </value-group>
      <value-group caption="" name="UART_MR__CHMODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="Automatic echo" name="AUTOMATIC" value="0x1"/>
        <value caption="Local loopback" name="LOCAL_LOOPBACK" value="0x2"/>
        <value caption="Remote loopback" name="REMOTE_LOOPBACK" value="0x3"/>
      </value-group>
      <value-group caption="" name="UART_CMPR__CMPMODE">
        <value caption="Any character is received and comparison function drives CMP flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison condition must be met to start reception." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="" name="UART_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0x554152"/>
      </value-group>
    </module>
    <module name="USART" caption="Universal Synchronous Asynchronous Receiver Transmitter" id="6089" version="ZN">
      <register-group name="USART">
        <register caption="Control Register" name="US_CR" offset="0x0000" rw="W" size="4">
          <mode name="USART" caption="USART" qualifier="US_MR.USART_MODE"/>
          <mode name="SPI" caption="SPI" qualifier="US_MR.USART_MODE"/>
          <bitfield modes="USART" caption="Reset Receiver" mask="0x00000004" name="RSTRX"/>
          <bitfield modes="USART" caption="Reset Transmitter" mask="0x00000008" name="RSTTX"/>
          <bitfield modes="USART" caption="Receiver Enable" mask="0x00000010" name="RXEN"/>
          <bitfield modes="USART" caption="Receiver Disable" mask="0x00000020" name="RXDIS"/>
          <bitfield modes="USART" caption="Transmitter Enable" mask="0x00000040" name="TXEN"/>
          <bitfield modes="USART" caption="Transmitter Disable" mask="0x00000080" name="TXDIS"/>
          <bitfield modes="USART" caption="Reset Status Bits" mask="0x00000100" name="RSTSTA"/>
          <bitfield modes="USART" caption="Start Break" mask="0x00000200" name="STTBRK"/>
          <bitfield modes="USART" caption="Stop Break" mask="0x00000400" name="STPBRK"/>
          <bitfield modes="USART" caption="Clear TIMEOUT Flag and Start Timeout After Next Character Received" mask="0x00000800" name="STTTO"/>
          <bitfield modes="USART" caption="Send Address" mask="0x00001000" name="SENDA"/>
          <bitfield modes="USART" caption="Start Timeout Immediately" mask="0x00008000" name="RETTO"/>
          <bitfield modes="USART" caption="Request to Send Enable" mask="0x00040000" name="RTSEN"/>
          <bitfield modes="USART" caption="Request to Send Disable" mask="0x00080000" name="RTSDIS"/>
          <bitfield modes="SPI" caption="Reset Receiver" mask="0x00000004" name="RSTRX"/>
          <bitfield modes="SPI" caption="Reset Transmitter" mask="0x00000008" name="RSTTX"/>
          <bitfield modes="SPI" caption="Receiver Enable" mask="0x00000010" name="RXEN"/>
          <bitfield modes="SPI" caption="Receiver Disable" mask="0x00000020" name="RXDIS"/>
          <bitfield modes="SPI" caption="Transmitter Enable" mask="0x00000040" name="TXEN"/>
          <bitfield modes="SPI" caption="Transmitter Disable" mask="0x00000080" name="TXDIS"/>
          <bitfield modes="SPI" caption="Reset Status Bits" mask="0x00000100" name="RSTSTA"/>
          <bitfield modes="SPI" caption="Force SPI Chip Select" mask="0x00040000" name="FCS"/>
          <bitfield modes="SPI" caption="Release SPI Chip Select" mask="0x00080000" name="RCS"/>
        </register>
        <register caption="Mode Register" name="US_MR" offset="0x0004" rw="RW" size="4">
          <mode name="USART" caption="USART" qualifier="US_MR.USART_MODE"/>
          <mode name="SPI" caption="SPI" qualifier="US_MR.USART_MODE"/>
          <bitfield modes="USART" caption="USART Mode of Operation" mask="0x0000000F" name="USART_MODE" values="US_MR__USART_MODE"/>
          <bitfield modes="USART" caption="Clock Selection" mask="0x00000030" name="USCLKS" values="US_MR__USCLKS"/>
          <bitfield modes="USART" caption="Character Length" mask="0x000000C0" name="CHRL" values="US_MR__CHRL"/>
          <bitfield modes="USART" caption="Synchronous Mode Select" mask="0x00000100" name="SYNC"/>
          <bitfield modes="USART" caption="Parity Type" mask="0x00000E00" name="PAR" values="US_MR__PAR"/>
          <bitfield modes="USART" caption="Number of Stop Bits" mask="0x00003000" name="NBSTOP" values="US_MR__NBSTOP"/>
          <bitfield modes="USART" caption="Channel Mode" mask="0x0000C000" name="CHMODE" values="US_MR__CHMODE"/>
          <bitfield modes="USART" caption="9-bit Character Length" mask="0x00020000" name="MODE9"/>
          <bitfield modes="USART" caption="Clock Output Select" mask="0x00040000" name="CLKO"/>
          <bitfield modes="USART" caption="Oversampling Mode" mask="0x00080000" name="OVER"/>
          <bitfield modes="USART" caption="Receive Line Filter" mask="0x10000000" name="FILTER"/>
          <bitfield modes="SPI" caption="USART Mode of Operation" mask="0x0000000F" name="USART_MODE" values="US_MR__USART_MODE"/>
          <bitfield modes="SPI" caption="Clock Selection" mask="0x00000030" name="USCLKS" values="US_MR__USCLKS"/>
          <bitfield modes="SPI" caption="Character Length" mask="0x000000C0" name="CHRL" values="US_MR__CHRL"/>
          <bitfield modes="SPI" caption="Clock Output Select" mask="0x00040000" name="CLKO"/>
          <bitfield modes="SPI" caption="SPI Clock Phase" mask="0x00000100" name="CPHA"/>
          <bitfield modes="SPI" caption="SPI Clock Polarity" mask="0x00010000" name="CPOL"/>
          <bitfield modes="SPI" caption="Wait Read Data Before Transfer" mask="0x00100000" name="WRDBT"/>
        </register>
        <register caption="Interrupt Enable Register" name="US_IER" offset="0x0008" rw="W" size="4" atomic-op="set:US_IMR">
          <mode name="USART" caption="USART" qualifier="US_MR.USART_MODE"/>
          <mode name="SPI" caption="SPI" qualifier="US_MR.USART_MODE"/>
          <bitfield modes="USART" caption="RXRDY Interrupt Enable" mask="0x00000001" name="RXRDY"/>
          <bitfield modes="USART" caption="TXRDY Interrupt Enable" mask="0x00000002" name="TXRDY"/>
          <bitfield modes="USART" caption="Receiver Break Interrupt Enable" mask="0x00000004" name="RXBRK"/>
          <bitfield modes="USART" caption="End of Receive Buffer Interrupt Enable (available in all USART modes of operation)" mask="0x00000008" name="ENDRX"/>
          <bitfield modes="USART" caption="End of Transmit Buffer Interrupt Enable (available in all USART modes of operation)" mask="0x00000010" name="ENDTX"/>
          <bitfield modes="USART" caption="Overrun Error Interrupt Enable" mask="0x00000020" name="OVRE"/>
          <bitfield modes="USART" caption="Framing Error Interrupt Enable" mask="0x00000040" name="FRAME"/>
          <bitfield modes="USART" caption="Parity Error Interrupt Enable" mask="0x00000080" name="PARE"/>
          <bitfield modes="USART" caption="Time-out Interrupt Enable" mask="0x00000100" name="TIMEOUT"/>
          <bitfield modes="USART" caption="TXEMPTY Interrupt Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield modes="USART" caption="Transmit Buffer Empty Interrupt Enable (available in all USART modes of operation)" mask="0x00000800" name="TXBUFE"/>
          <bitfield modes="USART" caption="Receive Buffer Full Interrupt Enable (available in all USART modes of operation)" mask="0x00001000" name="RXBUFF"/>
          <bitfield modes="USART" caption="Clear to Send Input Change Interrupt Enable" mask="0x00080000" name="CTSIC"/>
          <bitfield modes="SPI" caption="RXRDY Interrupt Enable" mask="0x00000001" name="RXRDY"/>
          <bitfield modes="SPI" caption="TXRDY Interrupt Enable" mask="0x00000002" name="TXRDY"/>
          <bitfield modes="SPI" caption="End of Receive Buffer Interrupt Enable" mask="0x00000008" name="ENDRX"/>
          <bitfield modes="SPI" caption="End of Transmit Buffer Interrupt Enable" mask="0x00000010" name="ENDTX"/>
          <bitfield modes="SPI" caption="Overrun Error Interrupt Enable" mask="0x00000020" name="OVRE"/>
          <bitfield modes="SPI" caption="TXEMPTY Interrupt Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield modes="SPI" caption="SPI Underrun Error Interrupt Enable" mask="0x00000400" name="UNRE"/>
          <bitfield modes="SPI" caption="Transmit Buffer Empty Interrupt Enable" mask="0x00000800" name="TXBUFE"/>
          <bitfield modes="SPI" caption="Receive Buffer Full Interrupt Enable" mask="0x00001000" name="RXBUFF"/>
          <bitfield modes="SPI" caption="NSS Line (Driving CTS Pin) Rising or Falling Edge Event Interrupt Enable" mask="0x00080000" name="NSSE"/>
        </register>
        <register caption="Interrupt Disable Register" name="US_IDR" offset="0x000C" rw="W" size="4" atomic-op="clear:US_IMR">
          <mode name="USART" caption="USART" qualifier="US_MR.USART_MODE"/>
          <mode name="SPI" caption="SPI" qualifier="US_MR.USART_MODE"/>
          <bitfield modes="USART" caption="RXRDY Interrupt Enable" mask="0x00000001" name="RXRDY"/>
          <bitfield modes="USART" caption="TXRDY Interrupt Enable" mask="0x00000002" name="TXRDY"/>
          <bitfield modes="USART" caption="Receiver Break Interrupt Enable" mask="0x00000004" name="RXBRK"/>
          <bitfield modes="USART" caption="End of Receive Buffer Interrupt Enable (available in all USART modes of operation)" mask="0x00000008" name="ENDRX"/>
          <bitfield modes="USART" caption="End of Transmit Buffer Interrupt Enable (available in all USART modes of operation)" mask="0x00000010" name="ENDTX"/>
          <bitfield modes="USART" caption="Overrun Error Interrupt Enable" mask="0x00000020" name="OVRE"/>
          <bitfield modes="USART" caption="Framing Error Interrupt Enable" mask="0x00000040" name="FRAME"/>
          <bitfield modes="USART" caption="Parity Error Interrupt Enable" mask="0x00000080" name="PARE"/>
          <bitfield modes="USART" caption="Time-out Interrupt Enable" mask="0x00000100" name="TIMEOUT"/>
          <bitfield modes="USART" caption="TXEMPTY Interrupt Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield modes="USART" caption="Transmit Buffer Empty Interrupt Enable (available in all USART modes of operation)" mask="0x00000800" name="TXBUFE"/>
          <bitfield modes="USART" caption="Receive Buffer Full Interrupt Enable (available in all USART modes of operation)" mask="0x00001000" name="RXBUFF"/>
          <bitfield modes="USART" caption="Clear to Send Input Change Interrupt Enable" mask="0x00080000" name="CTSIC"/>
          <bitfield modes="SPI" caption="RXRDY Interrupt Enable" mask="0x00000001" name="RXRDY"/>
          <bitfield modes="SPI" caption="TXRDY Interrupt Enable" mask="0x00000002" name="TXRDY"/>
          <bitfield modes="SPI" caption="End of Receive Buffer Interrupt Enable" mask="0x00000008" name="ENDRX"/>
          <bitfield modes="SPI" caption="End of Transmit Buffer Interrupt Enable" mask="0x00000010" name="ENDTX"/>
          <bitfield modes="SPI" caption="Overrun Error Interrupt Enable" mask="0x00000020" name="OVRE"/>
          <bitfield modes="SPI" caption="TXEMPTY Interrupt Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield modes="SPI" caption="SPI Underrun Error Interrupt Enable" mask="0x00000400" name="UNRE"/>
          <bitfield modes="SPI" caption="Transmit Buffer Empty Interrupt Enable" mask="0x00000800" name="TXBUFE"/>
          <bitfield modes="SPI" caption="Receive Buffer Full Interrupt Enable" mask="0x00001000" name="RXBUFF"/>
          <bitfield modes="SPI" caption="NSS Line (Driving CTS Pin) Rising or Falling Edge Event Interrupt Enable" mask="0x00080000" name="NSSE"/>
        </register>
        <register caption="Interrupt Mask Register" name="US_IMR" offset="0x0010" rw="R" size="4" atomic-op="read:US_IMR">
          <mode name="USART" caption="USART" qualifier="US_MR.USART_MODE"/>
          <mode name="SPI" caption="SPI" qualifier="US_MR.USART_MODE"/>
          <bitfield modes="USART" caption="RXRDY Interrupt Enable" mask="0x00000001" name="RXRDY"/>
          <bitfield modes="USART" caption="TXRDY Interrupt Enable" mask="0x00000002" name="TXRDY"/>
          <bitfield modes="USART" caption="Receiver Break Interrupt Enable" mask="0x00000004" name="RXBRK"/>
          <bitfield modes="USART" caption="End of Receive Buffer Interrupt Enable (available in all USART modes of operation)" mask="0x00000008" name="ENDRX"/>
          <bitfield modes="USART" caption="End of Transmit Buffer Interrupt Enable (available in all USART modes of operation)" mask="0x00000010" name="ENDTX"/>
          <bitfield modes="USART" caption="Overrun Error Interrupt Enable" mask="0x00000020" name="OVRE"/>
          <bitfield modes="USART" caption="Framing Error Interrupt Enable" mask="0x00000040" name="FRAME"/>
          <bitfield modes="USART" caption="Parity Error Interrupt Enable" mask="0x00000080" name="PARE"/>
          <bitfield modes="USART" caption="Time-out Interrupt Enable" mask="0x00000100" name="TIMEOUT"/>
          <bitfield modes="USART" caption="TXEMPTY Interrupt Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield modes="USART" caption="Transmit Buffer Empty Interrupt Enable (available in all USART modes of operation)" mask="0x00000800" name="TXBUFE"/>
          <bitfield modes="USART" caption="Receive Buffer Full Interrupt Enable (available in all USART modes of operation)" mask="0x00001000" name="RXBUFF"/>
          <bitfield modes="USART" caption="Clear to Send Input Change Interrupt Enable" mask="0x00080000" name="CTSIC"/>
          <bitfield modes="SPI" caption="RXRDY Interrupt Enable" mask="0x00000001" name="RXRDY"/>
          <bitfield modes="SPI" caption="TXRDY Interrupt Enable" mask="0x00000002" name="TXRDY"/>
          <bitfield modes="SPI" caption="End of Receive Buffer Interrupt Enable" mask="0x00000008" name="ENDRX"/>
          <bitfield modes="SPI" caption="End of Transmit Buffer Interrupt Enable" mask="0x00000010" name="ENDTX"/>
          <bitfield modes="SPI" caption="Overrun Error Interrupt Enable" mask="0x00000020" name="OVRE"/>
          <bitfield modes="SPI" caption="TXEMPTY Interrupt Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield modes="SPI" caption="SPI Underrun Error Interrupt Enable" mask="0x00000400" name="UNRE"/>
          <bitfield modes="SPI" caption="Transmit Buffer Empty Interrupt Enable" mask="0x00000800" name="TXBUFE"/>
          <bitfield modes="SPI" caption="Receive Buffer Full Interrupt Enable" mask="0x00001000" name="RXBUFF"/>
          <bitfield modes="SPI" caption="NSS Line (Driving CTS Pin) Rising or Falling Edge Event Interrupt Enable" mask="0x00080000" name="NSSE"/>
        </register>
        <register caption="Channel Status Register" name="US_CSR" offset="0x0014" rw="R" size="4">
          <mode name="USART" caption="USART" qualifier="US_MR.USART_MODE"/>
          <mode name="SPI" caption="SPI" qualifier="US_MR.USART_MODE"/>
          <bitfield modes="USART" caption="Receiver Ready (cleared by reading US_RHR)" mask="0x00000001" name="RXRDY"/>
          <bitfield modes="USART" caption="Transmitter Ready (cleared by writing US_THR)" mask="0x00000002" name="TXRDY"/>
          <bitfield modes="USART" caption="Break Received/End of Break (cleared by writing a one to bit US_CR.RSTSTA)" mask="0x00000004" name="RXBRK"/>
          <bitfield modes="USART" caption="End of RX Buffer (cleared by writing US_RCR or US_RNCR)" mask="0x00000008" name="ENDRX"/>
          <bitfield modes="USART" caption="End of TX Buffer (cleared by writing US_TCR or US_TNCR)" mask="0x00000010" name="ENDTX"/>
          <bitfield modes="USART" caption="Overrun Error (cleared by writing a one to bit US_CR.RSTSTA)" mask="0x00000020" name="OVRE"/>
          <bitfield modes="USART" caption="Framing Error (cleared by writing a one to bit US_CR.RSTSTA)" mask="0x00000040" name="FRAME"/>
          <bitfield modes="USART" caption="Parity Error (cleared by writing a one to bit US_CR.RSTSTA)" mask="0x00000080" name="PARE"/>
          <bitfield modes="USART" caption="Receiver Time-out (cleared by writing a one to bit US_CR.STTTO)" mask="0x00000100" name="TIMEOUT"/>
          <bitfield modes="USART" caption="Transmitter Empty (cleared by writing US_THR)" mask="0x00000200" name="TXEMPTY"/>
          <bitfield modes="USART" caption="TX Buffer Empty (cleared by writing US_TCR or US_TNCR)" mask="0x00000800" name="TXBUFE"/>
          <bitfield modes="USART" caption="RX Buffer Full (cleared by writing US_RCR or US_RNCR)" mask="0x00001000" name="RXBUFF"/>
          <bitfield modes="USART" caption="Clear to Send Input Change Flag (cleared on read)" mask="0x00080000" name="CTSIC"/>
          <bitfield modes="USART" caption="Image of CTS Input" mask="0x00800000" name="CTS"/>
          <bitfield modes="SPI" caption="Receiver Ready (cleared by reading US_RHR)" mask="0x00000001" name="RXRDY"/>
          <bitfield modes="SPI" caption="Transmitter Ready (cleared by writing US_THR)" mask="0x00000002" name="TXRDY"/>
          <bitfield modes="SPI" caption="End of RX Buffer (cleared by writing US_RCR or US_RNCR)" mask="0x00000008" name="ENDRX"/>
          <bitfield modes="SPI" caption="End of TX Buffer (cleared by writing US_TCR or US_TNCR)" mask="0x00000010" name="ENDTX"/>
          <bitfield modes="SPI" caption="Overrun Error (cleared by writing a one to bit US_CR.RSTSTA)" mask="0x00000020" name="OVRE"/>
          <bitfield modes="SPI" caption="Transmitter Empty (cleared by writing US_THR)" mask="0x00000200" name="TXEMPTY"/>
          <bitfield modes="SPI" caption="Underrun Error (cleared by writing a one to bit US_CR.RSTSTA)" mask="0x00000400" name="UNRE"/>
          <bitfield modes="SPI" caption="TX Buffer Empty (cleared by writing US_TCR or US_TNCR)" mask="0x00000800" name="TXBUFE"/>
          <bitfield modes="SPI" caption="RX Buffer Full (cleared by writing US_RCR or US_RNCR)" mask="0x00001000" name="RXBUFF"/>
          <bitfield modes="SPI" caption="NSS Line (Driving CTS Pin) Rising or Falling Edge Event (cleared on read)" mask="0x00080000" name="NSSE"/>
          <bitfield modes="SPI" caption="Image of NSS Line" mask="0x00800000" name="NSS"/>
        </register>
        <register caption="Receive Holding Register" name="US_RHR" offset="0x0018" rw="R" size="4">
          <bitfield caption="Received Character" mask="0x000001FF" name="RXCHR"/>
          <bitfield caption="Received Sync" mask="0x00008000" name="RXSYNH"/>
        </register>
        <register caption="Transmit Holding Register" name="US_THR" offset="0x001C" rw="W" size="4">
          <bitfield caption="Character to be Transmitted" mask="0x000001FF" name="TXCHR"/>
          <bitfield caption="Sync Field to be Transmitted" mask="0x00008000" name="TXSYNH"/>
        </register>
        <register caption="Baud Rate Generator Register" name="US_BRGR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="Clock Divider" mask="0x0000FFFF" name="CD"/>
          <bitfield caption="Fractional Part" mask="0x00070000" name="FP"/>
        </register>
        <register caption="Receiver Time-out Register" name="US_RTOR" offset="0x0024" rw="RW" size="4">
          <bitfield caption="Time-out Value" mask="0x0000FFFF" name="TO"/>
        </register>
        <register caption="Transmitter Timeguard Register" name="US_TTGR" offset="0x0028" rw="RW" size="4">
          <bitfield caption="Timeguard Value" mask="0x000000FF" name="TG"/>
        </register>
        <register caption="Number of Errors Register" name="US_NER" offset="0x0044" rw="R" size="4">
          <bitfield caption="Number of Errors" mask="0x000000FF" name="NB_ERRORS"/>
        </register>
        <register caption="Write Protection Mode Register" name="US_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="US_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="US_WPSR" offset="0x00E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Receive Pointer Register" name="US_RPR" offset="0x100" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register" name="US_RCR" offset="0x104" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Transmit Pointer Register" name="US_TPR" offset="0x108" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0xFFFFFFFF" name="TXPTR"/>
        </register>
        <register caption="Transmit Counter Register" name="US_TCR" offset="0x10C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0x0000FFFF" name="TXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register" name="US_RNPR" offset="0x110" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register" name="US_RNCR" offset="0x114" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transmit Next Pointer Register" name="US_TNPR" offset="0x118" rw="RW" size="4">
          <bitfield caption="Transmit Next Pointer" mask="0xFFFFFFFF" name="TXNPTR"/>
        </register>
        <register caption="Transmit Next Counter Register" name="US_TNCR" offset="0x11C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Next" mask="0x0000FFFF" name="TXNCTR"/>
        </register>
        <register caption="Transfer Control Register" name="US_PTCR" offset="0x120" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register" name="US_PTSR" offset="0x124" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
      </register-group>
      <value-group caption="" name="US_MR__USART_MODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="RS485 mode" name="RS485" value="0x1"/>
        <value caption="Hardware Handshaking" name="HW_HANDSHAKING" value="0x2"/>
        <value caption="SPI master mode" name="SPI_MASTER" value="0xE"/>
        <value caption="SPI Slave mode" name="SPI_SLAVE" value="0xF"/>
      </value-group>
      <value-group caption="" name="US_MR__USCLKS">
        <value caption="Peripheral clock is selected" name="MCK" value="0x0"/>
        <value caption="Peripheral clock divided (DIV=8) is selected" name="DIV" value="0x1"/>
        <value caption="Serial clock (SCK) is selected" name="SCK" value="0x3"/>
      </value-group>
      <value-group caption="" name="US_MR__CHRL">
        <value caption="Character length is 5 bits" name="_5_BIT" value="0x0"/>
        <value caption="Character length is 6 bits" name="_6_BIT" value="0x1"/>
        <value caption="Character length is 7 bits" name="_7_BIT" value="0x2"/>
        <value caption="Character length is 8 bits" name="_8_BIT" value="0x3"/>
      </value-group>
      <value-group caption="" name="US_MR__PAR">
        <value caption="Even parity" name="EVEN" value="0x0"/>
        <value caption="Odd parity" name="ODD" value="0x1"/>
        <value caption="Parity forced to 0 (Space)" name="SPACE" value="0x2"/>
        <value caption="Parity forced to 1 (Mark)" name="MARK" value="0x3"/>
        <value caption="No parity" name="NO" value="0x4"/>
        <value caption="Multidrop mode" name="MULTIDROP" value="0x6"/>
      </value-group>
      <value-group caption="" name="US_MR__NBSTOP">
        <value caption="1 stop bit" name="_1_BIT" value="0x0"/>
        <value caption="1.5 stop bits (SYNC = 0) or reserved (SYNC = 1)" name="_1_5_BIT" value="0x1"/>
        <value caption="2 stop bits" name="_2_BIT" value="0x2"/>
      </value-group>
      <value-group caption="" name="US_MR__CHMODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="Automatic Echo. Receiver input is connected to the TXD pin." name="AUTOMATIC" value="0x1"/>
        <value caption="Local Loopback. Transmitter output is connected to the Receiver Input." name="LOCAL_LOOPBACK" value="0x2"/>
        <value caption="Remote Loopback. RXD pin is internally connected to the TXD pin." name="REMOTE_LOOPBACK" value="0x3"/>
      </value-group>
      <value-group caption="" name="US_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x555341"/>
      </value-group>
    </module>
    <module name="WDT" caption="Watchdog Timer" id="6080" version="H">
      <register-group name="WDT">
        <register caption="Control Register" name="WDT_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Watchdog Restart" mask="0x00000001" name="WDRSTT"/>
          <bitfield caption="Password." mask="0xFF000000" name="KEY" values="WDT_CR__KEY"/>
        </register>
        <register caption="Mode Register" name="WDT_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Watchdog Counter Value" mask="0x00000FFF" name="WDV"/>
          <bitfield caption="Watchdog Fault Interrupt Enable" mask="0x00001000" name="WDFIEN"/>
          <bitfield caption="Watchdog Reset Enable" mask="0x00002000" name="WDRSTEN"/>
          <bitfield caption="Watchdog Reset Processor" mask="0x00004000" name="WDRPROC"/>
          <bitfield caption="Watchdog Disable" mask="0x00008000" name="WDDIS"/>
          <bitfield caption="Watchdog Delta Value" mask="0x0FFF0000" name="WDD"/>
          <bitfield caption="Watchdog Debug Halt" mask="0x10000000" name="WDDBGHLT"/>
          <bitfield caption="Watchdog Idle Halt" mask="0x20000000" name="WDIDLEHLT"/>
        </register>
        <register caption="Status Register" name="WDT_SR" offset="0x08" rw="R" size="4">
          <bitfield caption="Watchdog Underflow" mask="0x00000001" name="WDUNF"/>
          <bitfield caption="Watchdog Error" mask="0x00000002" name="WDERR"/>
        </register>
      </register-group>
      <value-group caption="" name="WDT_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
    </module>
    <module name="FUSES" id="1" version="1">
      <register-group caption="GPNVM Bits" name="GPNVMBITS">
        <register caption="GPNVM Bits" name="GPNVMBITS" offset="0x0" rw="RW" size="1">
          <bitfield caption="Security Bit" mask="0x00000001" name="SECURITY_BIT" rw="R"/>
          <bitfield caption="Boot Mode Selection" mask="0x00000002" name="BOOT_MODE"/>
        </register>
      </register-group>
    </module>
    <module name="LOCKBIT" id="1" version="1">
      <register-group name="LOCKBIT">
        <register caption="Lock Bits Word 0" name="LOCKBIT_WORD0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Lock Region 0" mask="0x00000001" name="LOCK_REGION_0"/>
          <bitfield caption="Lock Region 1" mask="0x00000002" name="LOCK_REGION_1"/>
          <bitfield caption="Lock Region 2" mask="0x00000004" name="LOCK_REGION_2"/>
          <bitfield caption="Lock Region 3" mask="0x00000008" name="LOCK_REGION_3"/>
          <bitfield caption="Lock Region 4" mask="0x00000010" name="LOCK_REGION_4"/>
          <bitfield caption="Lock Region 5" mask="0x00000020" name="LOCK_REGION_5"/>
          <bitfield caption="Lock Region 6" mask="0x00000040" name="LOCK_REGION_6"/>
          <bitfield caption="Lock Region 7" mask="0x00000080" name="LOCK_REGION_7"/>
          <bitfield caption="Lock Region 8" mask="0x00000100" name="LOCK_REGION_8"/>
          <bitfield caption="Lock Region 9" mask="0x00000200" name="LOCK_REGION_9"/>
          <bitfield caption="Lock Region 10" mask="0x00000400" name="LOCK_REGION_10"/>
          <bitfield caption="Lock Region 11" mask="0x00000800" name="LOCK_REGION_11"/>
          <bitfield caption="Lock Region 12" mask="0x00001000" name="LOCK_REGION_12"/>
          <bitfield caption="Lock Region 13" mask="0x00002000" name="LOCK_REGION_13"/>
          <bitfield caption="Lock Region 14" mask="0x00004000" name="LOCK_REGION_14"/>
          <bitfield caption="Lock Region 15" mask="0x00008000" name="LOCK_REGION_15"/>
          <bitfield caption="Lock Region 16" mask="0x00010000" name="LOCK_REGION_16"/>
          <bitfield caption="Lock Region 17" mask="0x00020000" name="LOCK_REGION_17"/>
          <bitfield caption="Lock Region 18" mask="0x00040000" name="LOCK_REGION_18"/>
          <bitfield caption="Lock Region 19" mask="0x00080000" name="LOCK_REGION_19"/>
          <bitfield caption="Lock Region 20" mask="0x00100000" name="LOCK_REGION_20"/>
          <bitfield caption="Lock Region 21" mask="0x00200000" name="LOCK_REGION_21"/>
          <bitfield caption="Lock Region 22" mask="0x00400000" name="LOCK_REGION_22"/>
          <bitfield caption="Lock Region 23" mask="0x00800000" name="LOCK_REGION_23"/>
          <bitfield caption="Lock Region 24" mask="0x01000000" name="LOCK_REGION_24"/>
          <bitfield caption="Lock Region 25" mask="0x02000000" name="LOCK_REGION_25"/>
          <bitfield caption="Lock Region 26" mask="0x04000000" name="LOCK_REGION_26"/>
          <bitfield caption="Lock Region 27" mask="0x08000000" name="LOCK_REGION_27"/>
          <bitfield caption="Lock Region 28" mask="0x10000000" name="LOCK_REGION_28"/>
          <bitfield caption="Lock Region 29" mask="0x20000000" name="LOCK_REGION_29"/>
          <bitfield caption="Lock Region 30" mask="0x40000000" name="LOCK_REGION_30"/>
          <bitfield caption="Lock Region 31" mask="0x80000000" name="LOCK_REGION_31"/>
        </register>
        <register caption="Lock Bits Word 1" name="LOCKBIT_WORD1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Lock Region 32" mask="0x00000001" name="LOCK_REGION_32"/>
          <bitfield caption="Lock Region 33" mask="0x00000002" name="LOCK_REGION_33"/>
          <bitfield caption="Lock Region 34" mask="0x00000004" name="LOCK_REGION_34"/>
          <bitfield caption="Lock Region 35" mask="0x00000008" name="LOCK_REGION_35"/>
          <bitfield caption="Lock Region 36" mask="0x00000010" name="LOCK_REGION_36"/>
          <bitfield caption="Lock Region 37" mask="0x00000020" name="LOCK_REGION_37"/>
          <bitfield caption="Lock Region 38" mask="0x00000040" name="LOCK_REGION_38"/>
          <bitfield caption="Lock Region 39" mask="0x00000080" name="LOCK_REGION_39"/>
          <bitfield caption="Lock Region 40" mask="0x00000100" name="LOCK_REGION_40"/>
          <bitfield caption="Lock Region 41" mask="0x00000200" name="LOCK_REGION_41"/>
          <bitfield caption="Lock Region 42" mask="0x00000400" name="LOCK_REGION_42"/>
          <bitfield caption="Lock Region 43" mask="0x00000800" name="LOCK_REGION_43"/>
          <bitfield caption="Lock Region 44" mask="0x00001000" name="LOCK_REGION_44"/>
          <bitfield caption="Lock Region 45" mask="0x00002000" name="LOCK_REGION_45"/>
          <bitfield caption="Lock Region 46" mask="0x00004000" name="LOCK_REGION_46"/>
          <bitfield caption="Lock Region 47" mask="0x00008000" name="LOCK_REGION_47"/>
          <bitfield caption="Lock Region 48" mask="0x00010000" name="LOCK_REGION_48"/>
          <bitfield caption="Lock Region 49" mask="0x00020000" name="LOCK_REGION_49"/>
          <bitfield caption="Lock Region 50" mask="0x00040000" name="LOCK_REGION_50"/>
          <bitfield caption="Lock Region 51" mask="0x00080000" name="LOCK_REGION_51"/>
          <bitfield caption="Lock Region 52" mask="0x00100000" name="LOCK_REGION_52"/>
          <bitfield caption="Lock Region 53" mask="0x00200000" name="LOCK_REGION_53"/>
          <bitfield caption="Lock Region 54" mask="0x00400000" name="LOCK_REGION_54"/>
          <bitfield caption="Lock Region 55" mask="0x00800000" name="LOCK_REGION_55"/>
          <bitfield caption="Lock Region 56" mask="0x01000000" name="LOCK_REGION_56"/>
          <bitfield caption="Lock Region 57" mask="0x02000000" name="LOCK_REGION_57"/>
          <bitfield caption="Lock Region 58" mask="0x04000000" name="LOCK_REGION_58"/>
          <bitfield caption="Lock Region 59" mask="0x08000000" name="LOCK_REGION_59"/>
          <bitfield caption="Lock Region 60" mask="0x10000000" name="LOCK_REGION_60"/>
          <bitfield caption="Lock Region 61" mask="0x20000000" name="LOCK_REGION_61"/>
          <bitfield caption="Lock Region 62" mask="0x40000000" name="LOCK_REGION_62"/>
          <bitfield caption="Lock Region 63" mask="0x80000000" name="LOCK_REGION_63"/>
        </register>
      </register-group>
    </module>
    <module name="SystemControl" caption="System Control Registers">
      <register-group name="SystemControl" caption="System Control Registers">
        <register offset="0x00000008" size="4" name="ACTLR" initval="0" caption="Auxiliary Control Register,">
          <bitfield mask="0x00000001" name="DISMCYCINT" caption="Disables interruption of multi-cycle instructions."/>
          <bitfield mask="0x00000002" name="DISDEFWBUF" caption="Disables write buffer use during default memory map accesses."/>
          <bitfield mask="0x00000004" name="DISFOLD" caption="Disables folding of IT instructions."/>
        </register>
        <register offset="0x00000d00" size="4" name="CPUID" initval="0x410FC240" caption="CPUID Base Register">
          <bitfield mask="0x0000000f" name="REVISION" caption="Indicates patch release: 0x0 = Patch 0"/>
          <bitfield mask="0x0000fff0" name="PARTNO" caption="Indicates part number"/>
          <bitfield mask="0x00f00000" name="VARIANT" caption="Indicates processor revision: 0x2 = Revision 2"/>
          <bitfield mask="0xff000000" name="IMPLEMENTER" caption="Implementer code"/>
        </register>
        <register offset="0x00000d04" size="4" name="ICSR" initval="0" caption="Interrupt Control and State Register">
          <bitfield mask="0x000001ff" name="VECTACTIVE" caption="Active exception number"/>
          <bitfield mask="0x00000800" name="RETTOBASE" values="RETTOBASE" caption="no description available"/>
          <bitfield mask="0x0003f000" name="VECTPENDING" caption="Exception number of the highest priority pending enabled exception"/>
          <bitfield mask="0x00400000" name="ISRPENDING" caption="no description available"/>
          <bitfield mask="0x00800000" name="ISRPREEMPT" values="ISRPREEMPT" caption="no description available"/>
          <bitfield mask="0x02000000" name="PENDSTCLR" values="PENDSTCLR" caption="no description available"/>
          <bitfield mask="0x04000000" name="PENDSTSET" values="PENDSTSET" caption="no description available"/>
          <bitfield mask="0x08000000" name="PENDSVCLR" values="PENDSVCLR" caption="no description available"/>
          <bitfield mask="0x10000000" name="PENDSVSET" values="PENDSVSET" caption="no description available"/>
          <bitfield mask="0x80000000" name="NMIPENDSET" values="NMIPENDSET" caption="no description available"/>
        </register>
        <register offset="0x00000d08" size="4" name="VTOR" initval="0" caption="Vector Table Offset Register">
          <bitfield mask="0xffffff80" name="TBLOFF" caption="Vector table base offset"/>
        </register>
        <register offset="0x00000d0c" size="4" name="AIRCR" initval="0" caption="Application Interrupt and Reset Control Register">
          <bitfield mask="0x00000001" name="VECTRESET" caption="no description available"/>
          <bitfield mask="0x00000002" name="VECTCLRACTIVE" caption="no description available"/>
          <bitfield mask="0x00000004" name="SYSRESETREQ" values="SYSRESETREQ" caption="no description available"/>
          <bitfield mask="0x00000700" name="PRIGROUP" caption="Interrupt priority grouping field. This field determines the split of group priority from subpriority."/>
          <bitfield mask="0x00008000" name="ENDIANNESS" values="ENDIANNESS" caption="no description available"/>
          <bitfield mask="0xffff0000" name="VECTKEY" caption="Register key"/>
        </register>
        <register offset="0x00000d10" size="4" name="SCR" initval="0" caption="System Control Register">
          <bitfield mask="0x00000002" name="SLEEPONEXIT" values="SLEEPONEXIT" caption="no description available"/>
          <bitfield mask="0x00000004" name="SLEEPDEEP" values="SLEEPDEEP" caption="no description available"/>
          <bitfield mask="0x00000010" name="SEVONPEND" values="SEVONPEND" caption="no description available"/>
        </register>
        <register offset="0x00000d14" size="4" name="CCR" initval="0" caption="Configuration and Control Register">
          <bitfield mask="0x00000001" name="NONBASETHRDENA" values="NONBASETHRDENA" caption="no description available"/>
          <bitfield mask="0x00000002" name="USERSETMPEND" values="USERSETMPEND" caption="Enables unprivileged software access to the STIR"/>
          <bitfield mask="0x00000008" name="UNALIGN_TRP" values="UNALIGN_TRP" caption="Enables unaligned access traps"/>
          <bitfield mask="0x00000010" name="DIV_0_TRP" values="DIV_0_TRP" caption="Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0"/>
          <bitfield mask="0x00000100" name="BFHFNMIGN" values="BFHFNMIGN" caption="Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions."/>
          <bitfield mask="0x00000200" name="STKALIGN" values="STKALIGN" caption="Indicates stack alignment on exception entry"/>
        </register>
        <register offset="0x00000d18" size="4" name="SHPR1" initval="0" caption="System Handler Priority Register 1">
          <bitfield mask="0x000000ff" name="PRI_4" caption="Priority of system handler 4, MemManage"/>
          <bitfield mask="0x0000ff00" name="PRI_5" caption="Priority of system handler 5, BusFault"/>
          <bitfield mask="0x00ff0000" name="PRI_6" caption="Priority of system handler 6, UsageFault"/>
        </register>
        <register offset="0x00000d1c" size="4" name="SHPR2" initval="0" caption="System Handler Priority Register 2">
          <bitfield mask="0xff000000" name="PRI_11" caption="Priority of system handler 11, SVCall"/>
        </register>
        <register offset="0x00000d20" size="4" name="SHPR3" initval="0" caption="System Handler Priority Register 3">
          <bitfield mask="0x00ff0000" name="PRI_14" caption="Priority of system handler 14, PendSV"/>
          <bitfield mask="0xff000000" name="PRI_15" caption="Priority of system handler 15, SysTick exception"/>
        </register>
        <register offset="0x00000d24" size="4" name="SHCSR" initval="0" caption="System Handler Control and State Register">
          <bitfield mask="0x00000001" name="MEMFAULTACT" values="MEMFAULTACT" caption="no description available"/>
          <bitfield mask="0x00000002" name="BUSFAULTACT" values="BUSFAULTACT" caption="no description available"/>
          <bitfield mask="0x00000008" name="USGFAULTACT" values="USGFAULTACT" caption="no description available"/>
          <bitfield mask="0x00000080" name="SVCALLACT" values="SVCALLACT" caption="no description available"/>
          <bitfield mask="0x00000100" name="MONITORACT" values="MONITORACT" caption="no description available"/>
          <bitfield mask="0x00000400" name="PENDSVACT" values="PENDSVACT" caption="no description available"/>
          <bitfield mask="0x00000800" name="SYSTICKACT" values="SYSTICKACT" caption="no description available"/>
          <bitfield mask="0x00001000" name="USGFAULTPENDED" values="USGFAULTPENDED" caption="no description available"/>
          <bitfield mask="0x00002000" name="MEMFAULTPENDED" values="MEMFAULTPENDED" caption="no description available"/>
          <bitfield mask="0x00004000" name="BUSFAULTPENDED" values="BUSFAULTPENDED" caption="no description available"/>
          <bitfield mask="0x00008000" name="SVCALLPENDED" values="SVCALLPENDED" caption="no description available"/>
          <bitfield mask="0x00010000" name="MEMFAULTENA" values="MEMFAULTENA" caption="no description available"/>
          <bitfield mask="0x00020000" name="BUSFAULTENA" values="BUSFAULTENA" caption="no description available"/>
          <bitfield mask="0x00040000" name="USGFAULTENA" values="USGFAULTENA" caption="no description available"/>
        </register>
        <register offset="0x00000d28" size="4" name="CFSR" initval="0" caption="Configurable Fault Status Registers">
          <bitfield mask="0x00000001" name="IACCVIOL" values="IACCVIOL" caption="no description available"/>
          <bitfield mask="0x00000002" name="DACCVIOL" values="DACCVIOL" caption="no description available"/>
          <bitfield mask="0x00000008" name="MUNSTKERR" values="MUNSTKERR" caption="no description available"/>
          <bitfield mask="0x00000010" name="MSTKERR" values="MSTKERR" caption="no description available"/>
          <bitfield mask="0x00000020" name="MLSPERR" values="MLSPERR" caption="no description available"/>
          <bitfield mask="0x00000080" name="MMARVALID" values="MMARVALID" caption="no description available"/>
          <bitfield mask="0x00000100" name="IBUSERR" values="IBUSERR" caption="no description available"/>
          <bitfield mask="0x00000200" name="PRECISERR" values="PRECISERR" caption="no description available"/>
          <bitfield mask="0x00000400" name="IMPRECISERR" values="IMPRECISERR" caption="no description available"/>
          <bitfield mask="0x00000800" name="UNSTKERR" values="UNSTKERR" caption="no description available"/>
          <bitfield mask="0x00001000" name="STKERR" values="STKERR" caption="no description available"/>
          <bitfield mask="0x00002000" name="LSPERR" values="LSPERR" caption="no description available"/>
          <bitfield mask="0x00008000" name="BFARVALID" values="BFARVALID" caption="no description available"/>
          <bitfield mask="0x00010000" name="UNDEFINSTR" values="UNDEFINSTR" caption="no description available"/>
          <bitfield mask="0x00020000" name="INVSTATE" values="INVSTATE" caption="no description available"/>
          <bitfield mask="0x00040000" name="INVPC" values="INVPC" caption="no description available"/>
          <bitfield mask="0x00080000" name="NOCP" values="NOCP" caption="no description available"/>
          <bitfield mask="0x01000000" name="UNALIGNED" values="UNALIGNED" caption="no description available"/>
          <bitfield mask="0x02000000" name="DIVBYZERO" values="DIVBYZERO" caption="no description available"/>
        </register>
        <register offset="0x00000d2c" size="4" name="HFSR" initval="0" caption="HardFault Status register">
          <bitfield mask="0x00000002" name="VECTTBL" values="VECTTBL" caption="no description available"/>
          <bitfield mask="0x40000000" name="FORCED" values="FORCED" caption="no description available"/>
          <bitfield mask="0x80000000" name="DEBUGEVT" caption="no description available"/>
        </register>
        <register offset="0x00000d30" size="4" name="DFSR" initval="0" caption="Debug Fault Status Register">
          <bitfield mask="0x00000001" name="HALTED" values="HALTED" caption="no description available"/>
          <bitfield mask="0x00000002" name="BKPT" values="BKPT" caption="no description available"/>
          <bitfield mask="0x00000004" name="DWTTRAP" values="DWTTRAP" caption="no description available"/>
          <bitfield mask="0x00000008" name="VCATCH" values="VCATCH" caption="no description available"/>
          <bitfield mask="0x00000010" name="EXTERNAL" values="EXTERNAL" caption="no description available"/>
        </register>
        <register offset="0x00000d34" size="4" name="MMFAR" initval="0" caption="MemManage Address Register">
          <bitfield mask="0xffffffff" name="ADDRESS" caption="Address of MemManage fault location"/>
        </register>
        <register offset="0x00000d38" size="4" name="BFAR" initval="0" caption="BusFault Address Register">
          <bitfield mask="0xffffffff" name="ADDRESS" caption="Address of the BusFault location"/>
        </register>
        <register offset="0x00000d3c" size="4" name="AFSR" initval="0" caption="Auxiliary Fault Status Register">
          <bitfield mask="0xffffffff" name="AUXFAULT" caption="Latched version of the AUXFAULT inputs"/>
        </register>
      </register-group>
      <value-group name="RETTOBASE">
        <value value="0" name="VALUE_0" caption="there are preempted active exceptions to execute"/>
        <value value="1" name="VALUE_1" caption="there are no active exceptions, or the currently-executing exception is the only active exception"/>
      </value-group>
      <value-group name="ISRPREEMPT">
        <value value="0" name="VALUE_0" caption="Will not service"/>
        <value value="1" name="VALUE_1" caption="Will service a pending exception"/>
      </value-group>
      <value-group name="PENDSTCLR">
        <value value="0" name="VALUE_0" caption="no effect"/>
        <value value="1" name="VALUE_1" caption="removes the pending state from the SysTick exception"/>
      </value-group>
      <value-group name="PENDSTSET">
        <value value="0" name="VALUE_0" caption="write: no effect; read: SysTick exception is not pending"/>
        <value value="1" name="VALUE_1" caption="write: changes SysTick exception state to pending; read: SysTick exception is pending"/>
      </value-group>
      <value-group name="PENDSVCLR">
        <value value="0" name="VALUE_0" caption="no effect"/>
        <value value="1" name="VALUE_1" caption="removes the pending state from the PendSV exception"/>
      </value-group>
      <value-group name="PENDSVSET">
        <value value="0" name="VALUE_0" caption="write: no effect; read: PendSV exception is not pending"/>
        <value value="1" name="VALUE_1" caption="write: changes PendSV exception state to pending; read: PendSV exception is pending"/>
      </value-group>
      <value-group name="NMIPENDSET">
        <value value="0" name="VALUE_0" caption="write: no effect; read: NMI exception is not pending"/>
        <value value="1" name="VALUE_1" caption="write: changes NMI exception state to pending; read: NMI exception is pending"/>
      </value-group>
      <value-group name="SYSRESETREQ">
        <value value="0" name="VALUE_0" caption="no system reset request"/>
        <value value="1" name="VALUE_1" caption="asserts a signal to the outer system that requests a reset"/>
      </value-group>
      <value-group name="ENDIANNESS">
        <value value="0" name="VALUE_0" caption="Little-endian"/>
        <value value="1" name="VALUE_1" caption="Big-endian"/>
      </value-group>
      <value-group name="SLEEPONEXIT">
        <value value="0" name="VALUE_0" caption="o not sleep when returning to Thread mode"/>
        <value value="1" name="VALUE_1" caption="enter sleep, or deep sleep, on return from an ISR"/>
      </value-group>
      <value-group name="SLEEPDEEP">
        <value value="0" name="VALUE_0" caption="sleep"/>
        <value value="1" name="VALUE_1" caption="deep sleep"/>
      </value-group>
      <value-group name="SEVONPEND">
        <value value="0" name="VALUE_0" caption="only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded"/>
        <value value="1" name="VALUE_1" caption="enabled events and all interrupts, including disabled interrupts, can wakeup the processor"/>
      </value-group>
      <value-group name="NONBASETHRDENA">
        <value value="0" name="VALUE_0" caption="processor can enter Thread mode only when no exception is active"/>
        <value value="1" name="VALUE_1" caption="processor can enter Thread mode from any level under the control of an EXC_RETURN value"/>
      </value-group>
      <value-group name="USERSETMPEND">
        <value value="0" name="VALUE_0" caption="disable"/>
        <value value="1" name="VALUE_1" caption="enable"/>
      </value-group>
      <value-group name="UNALIGN_TRP">
        <value value="0" name="VALUE_0" caption="do not trap unaligned halfword and word accesses"/>
        <value value="1" name="VALUE_1" caption="trap unaligned halfword and word accesses"/>
      </value-group>
      <value-group name="DIV_0_TRP">
        <value value="0" name="VALUE_0" caption="do not trap divide by 0"/>
        <value value="1" name="VALUE_1" caption="trap divide by 0"/>
      </value-group>
      <value-group name="BFHFNMIGN">
        <value value="0" name="VALUE_0" caption="data bus faults caused by load and store instructions cause a lock-up"/>
        <value value="1" name="VALUE_1" caption="handlers running at priority -1 and -2 ignore data bus faults caused by load and store instructions"/>
      </value-group>
      <value-group name="STKALIGN">
        <value value="0" name="VALUE_0" caption="4-byte aligned"/>
        <value value="1" name="VALUE_1" caption="8-byte aligned"/>
      </value-group>
      <value-group name="MEMFAULTACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="BUSFAULTACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="USGFAULTACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="SVCALLACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="MONITORACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="PENDSVACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="SYSTICKACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="USGFAULTPENDED">
        <value value="0" name="VALUE_0" caption="exception is not pending"/>
        <value value="1" name="VALUE_1" caption="exception is pending"/>
      </value-group>
      <value-group name="MEMFAULTPENDED">
        <value value="0" name="VALUE_0" caption="exception is not pending"/>
        <value value="1" name="VALUE_1" caption="exception is pending"/>
      </value-group>
      <value-group name="BUSFAULTPENDED">
        <value value="0" name="VALUE_0" caption="exception is not pending"/>
        <value value="1" name="VALUE_1" caption="exception is pending"/>
      </value-group>
      <value-group name="SVCALLPENDED">
        <value value="0" name="VALUE_0" caption="exception is not pending"/>
        <value value="1" name="VALUE_1" caption="exception is pending"/>
      </value-group>
      <value-group name="MEMFAULTENA">
        <value value="0" name="VALUE_0" caption="disable the exception"/>
        <value value="1" name="VALUE_1" caption="enable the exception"/>
      </value-group>
      <value-group name="BUSFAULTENA">
        <value value="0" name="VALUE_0" caption="disable the exception"/>
        <value value="1" name="VALUE_1" caption="enable the exception"/>
      </value-group>
      <value-group name="USGFAULTENA">
        <value value="0" name="VALUE_0" caption="disable the exception"/>
        <value value="1" name="VALUE_1" caption="enable the exception"/>
      </value-group>
      <value-group name="IACCVIOL">
        <value value="0" name="VALUE_0" caption="no instruction access violation fault"/>
        <value value="1" name="VALUE_1" caption="the processor attempted an instruction fetch from a location that does not permit execution"/>
      </value-group>
      <value-group name="DACCVIOL">
        <value value="0" name="VALUE_0" caption="no data access violation fault"/>
        <value value="1" name="VALUE_1" caption="the processor attempted a load or store at a location that does not permit the operation"/>
      </value-group>
      <value-group name="MUNSTKERR">
        <value value="0" name="VALUE_0" caption="no unstacking fault"/>
        <value value="1" name="VALUE_1" caption="unstack for an exception return has caused one or more access violations"/>
      </value-group>
      <value-group name="MSTKERR">
        <value value="0" name="VALUE_0" caption="no stacking fault"/>
        <value value="1" name="VALUE_1" caption="stacking for an exception entry has caused one or more access violations"/>
      </value-group>
      <value-group name="MLSPERR">
        <value value="0" name="VALUE_0" caption="No MemManage fault occurred during floating-point lazy state preservation"/>
        <value value="1" name="VALUE_1" caption="A MemManage fault occurred during floating-point lazy state preservation"/>
      </value-group>
      <value-group name="MMARVALID">
        <value value="0" name="VALUE_0" caption="value in MMAR is not a valid fault address"/>
        <value value="1" name="VALUE_1" caption="MMAR holds a valid fault address"/>
      </value-group>
      <value-group name="IBUSERR">
        <value value="0" name="VALUE_0" caption="no instruction bus error"/>
        <value value="1" name="VALUE_1" caption="instruction bus error"/>
      </value-group>
      <value-group name="PRECISERR">
        <value value="0" name="VALUE_0" caption="no precise data bus error"/>
        <value value="1" name="VALUE_1" caption="a data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault"/>
      </value-group>
      <value-group name="IMPRECISERR">
        <value value="0" name="VALUE_0" caption="no imprecise data bus error"/>
        <value value="1" name="VALUE_1" caption="a data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error"/>
      </value-group>
      <value-group name="UNSTKERR">
        <value value="0" name="VALUE_0" caption="no unstacking fault"/>
        <value value="1" name="VALUE_1" caption="unstack for an exception return has caused one or more BusFaults"/>
      </value-group>
      <value-group name="STKERR">
        <value value="0" name="VALUE_0" caption="no stacking fault"/>
        <value value="1" name="VALUE_1" caption="stacking for an exception entry has caused one or more BusFaults"/>
      </value-group>
      <value-group name="LSPERR">
        <value value="0" name="VALUE_0" caption="No bus fault occurred during floating-point lazy state preservation"/>
        <value value="1" name="VALUE_1" caption="A bus fault occurred during floating-point lazy state preservation"/>
      </value-group>
      <value-group name="BFARVALID">
        <value value="0" name="VALUE_0" caption="value in BFAR is not a valid fault address"/>
        <value value="1" name="VALUE_1" caption="BFAR holds a valid fault address"/>
      </value-group>
      <value-group name="UNDEFINSTR">
        <value value="0" name="VALUE_0" caption="no undefined instruction UsageFault"/>
        <value value="1" name="VALUE_1" caption="the processor has attempted to execute an undefined instruction"/>
      </value-group>
      <value-group name="INVSTATE">
        <value value="0" name="VALUE_0" caption="no invalid state UsageFault"/>
        <value value="1" name="VALUE_1" caption="the processor has attempted to execute an instruction that makes illegal use of the EPSR"/>
      </value-group>
      <value-group name="INVPC">
        <value value="0" name="VALUE_0" caption="no invalid PC load UsageFault"/>
        <value value="1" name="VALUE_1" caption="the processor has attempted an illegal load of EXC_RETURN to the PC"/>
      </value-group>
      <value-group name="NOCP">
        <value value="0" name="VALUE_0" caption="no UsageFault caused by attempting to access a coprocessor"/>
        <value value="1" name="VALUE_1" caption="the processor has attempted to access a coprocessor"/>
      </value-group>
      <value-group name="UNALIGNED">
        <value value="0" name="VALUE_0" caption="no unaligned access fault, or unaligned access trapping not enabled"/>
        <value value="1" name="VALUE_1" caption="the processor has made an unaligned memory access"/>
      </value-group>
      <value-group name="DIVBYZERO">
        <value value="0" name="VALUE_0" caption="no divide by zero fault, or divide by zero trapping not enabled"/>
        <value value="1" name="VALUE_1" caption="the processor has executed an SDIV or UDIV instruction with a divisor of 0"/>
      </value-group>
      <value-group name="VECTTBL">
        <value value="0" name="VALUE_0" caption="no BusFault on vector table read"/>
        <value value="1" name="VALUE_1" caption="BusFault on vector table read"/>
      </value-group>
      <value-group name="FORCED">
        <value value="0" name="VALUE_0" caption="no forced HardFault"/>
        <value value="1" name="VALUE_1" caption="forced HardFault"/>
      </value-group>
      <value-group name="HALTED">
        <value value="0" name="VALUE_0" caption="No active halt request debug event"/>
        <value value="1" name="VALUE_1" caption="Halt request debug event active"/>
      </value-group>
      <value-group name="BKPT">
        <value value="0" name="VALUE_0" caption="No current breakpoint debug event"/>
        <value value="1" name="VALUE_1" caption="At least one current breakpoint debug event"/>
      </value-group>
      <value-group name="DWTTRAP">
        <value value="0" name="VALUE_0" caption="No current debug events generated by the DWT"/>
        <value value="1" name="VALUE_1" caption="At least one current debug event generated by the DWT"/>
      </value-group>
      <value-group name="VCATCH">
        <value value="0" name="VALUE_0" caption="No Vector catch triggered"/>
        <value value="1" name="VALUE_1" caption="Vector catch triggered"/>
      </value-group>
      <value-group name="EXTERNAL">
        <value value="0" name="VALUE_0" caption="No EDBGRQ debug event"/>
        <value value="1" name="VALUE_1" caption="EDBGRQ debug event"/>
      </value-group>
    </module>
    <module name="SysTick" caption="System timer">
      <register-group name="SysTick" caption="System timer">
        <register offset="0x00000000" size="4" name="CSR" initval="0x4" caption="SysTick Control and Status Register">
          <bitfield mask="0x00000001" name="ENABLE" values="ENABLE" caption="no description available"/>
          <bitfield mask="0x00000002" name="TICKINT" values="TICKINT" caption="no description available"/>
          <bitfield mask="0x00000004" name="CLKSOURCE" values="CLKSOURCE" caption="no description available"/>
          <bitfield mask="0x00010000" name="COUNTFLAG" caption="no description available"/>
        </register>
        <register offset="0x00000004" size="4" name="RVR" initval="0" caption="SysTick Reload Value Register">
          <bitfield mask="0x00ffffff" name="RELOAD" caption="Value to load into the SysTick Current Value Register when the counter reaches 0"/>
        </register>
        <register offset="0x00000008" size="4" name="CVR" initval="0" caption="SysTick Current Value Register">
          <bitfield mask="0x00ffffff" name="CURRENT" caption="Current value at the time the register is accessed"/>
        </register>
        <register offset="0x0000000c" size="4" name="CALIB" initval="0" caption="SysTick Calibration Value Register">
          <bitfield mask="0x00ffffff" name="TENMS" caption="Reload value to use for 10ms timing"/>
          <bitfield mask="0x40000000" name="SKEW" values="SKEW" caption="no description available"/>
          <bitfield mask="0x80000000" name="NOREF" values="NOREF" caption="no description available"/>
        </register>
      </register-group>
      <value-group name="ENABLE">
        <value value="0" name="VALUE_0" caption="counter disabled"/>
        <value value="1" name="VALUE_1" caption="counter enabled"/>
      </value-group>
      <value-group name="TICKINT">
        <value value="0" name="VALUE_0" caption="counting down to 0 does not assert the SysTick exception request"/>
        <value value="1" name="VALUE_1" caption="counting down to 0 asserts the SysTick exception request"/>
      </value-group>
      <value-group name="CLKSOURCE">
        <value value="0" name="VALUE_0" caption="external clock"/>
        <value value="1" name="VALUE_1" caption="processor clock"/>
      </value-group>
      <value-group name="SKEW">
        <value value="0" name="VALUE_0" caption="10ms calibration value is exact"/>
        <value value="1" name="VALUE_1" caption="10ms calibration value is inexact, because of the clock frequency"/>
      </value-group>
      <value-group name="NOREF">
        <value value="0" name="VALUE_0" caption="The reference clock is provided"/>
        <value value="1" name="VALUE_1" caption="The reference clock is not provided"/>
      </value-group>
    </module>
    <module name="NVIC" caption="Nested Vectored Interrupt Controller">
      <register-group name="NVIC" caption="Nested Vectored Interrupt Controller">
        <register offset="0x00000000" size="4" name="NVICISER0" initval="0" caption="Interrupt Set Enable Register n">
          <bitfield mask="0xffffffff" name="SETENA" caption="Interrupt set enable bits"/>
        </register>
        <register offset="0x00000004" size="4" name="NVICISER1" initval="0" caption="Interrupt Set Enable Register n">
          <bitfield mask="0xffffffff" name="SETENA" caption="Interrupt set enable bits"/>
        </register>
        <register offset="0x00000008" size="4" name="NVICISER2" initval="0" caption="Interrupt Set Enable Register n">
          <bitfield mask="0xffffffff" name="SETENA" caption="Interrupt set enable bits"/>
        </register>
        <register offset="0x0000000c" size="4" name="NVICISER3" initval="0" caption="Interrupt Set Enable Register n">
          <bitfield mask="0xffffffff" name="SETENA" caption="Interrupt set enable bits"/>
        </register>
        <register offset="0x00000080" size="4" name="NVICICER0" initval="0" caption="Interrupt Clear Enable Register n">
          <bitfield mask="0xffffffff" name="CLRENA" caption="Interrupt clear-enable bits"/>
        </register>
        <register offset="0x00000084" size="4" name="NVICICER1" initval="0" caption="Interrupt Clear Enable Register n">
          <bitfield mask="0xffffffff" name="CLRENA" caption="Interrupt clear-enable bits"/>
        </register>
        <register offset="0x00000088" size="4" name="NVICICER2" initval="0" caption="Interrupt Clear Enable Register n">
          <bitfield mask="0xffffffff" name="CLRENA" caption="Interrupt clear-enable bits"/>
        </register>
        <register offset="0x0000008c" size="4" name="NVICICER3" initval="0" caption="Interrupt Clear Enable Register n">
          <bitfield mask="0xffffffff" name="CLRENA" caption="Interrupt clear-enable bits"/>
        </register>
        <register offset="0x00000100" size="4" name="NVICISPR0" initval="0" caption="Interrupt Set Pending Register n">
          <bitfield mask="0xffffffff" name="SETPEND" caption="Interrupt set-pending bits"/>
        </register>
        <register offset="0x00000104" size="4" name="NVICISPR1" initval="0" caption="Interrupt Set Pending Register n">
          <bitfield mask="0xffffffff" name="SETPEND" caption="Interrupt set-pending bits"/>
        </register>
        <register offset="0x00000108" size="4" name="NVICISPR2" initval="0" caption="Interrupt Set Pending Register n">
          <bitfield mask="0xffffffff" name="SETPEND" caption="Interrupt set-pending bits"/>
        </register>
        <register offset="0x0000010c" size="4" name="NVICISPR3" initval="0" caption="Interrupt Set Pending Register n">
          <bitfield mask="0xffffffff" name="SETPEND" caption="Interrupt set-pending bits"/>
        </register>
        <register offset="0x00000180" size="4" name="NVICICPR0" initval="0" caption="Interrupt Clear Pending Register n">
          <bitfield mask="0xffffffff" name="CLRPEND" caption="Interrupt clear-pending bits"/>
        </register>
        <register offset="0x00000184" size="4" name="NVICICPR1" initval="0" caption="Interrupt Clear Pending Register n">
          <bitfield mask="0xffffffff" name="CLRPEND" caption="Interrupt clear-pending bits"/>
        </register>
        <register offset="0x00000188" size="4" name="NVICICPR2" initval="0" caption="Interrupt Clear Pending Register n">
          <bitfield mask="0xffffffff" name="CLRPEND" caption="Interrupt clear-pending bits"/>
        </register>
        <register offset="0x0000018c" size="4" name="NVICICPR3" initval="0" caption="Interrupt Clear Pending Register n">
          <bitfield mask="0xffffffff" name="CLRPEND" caption="Interrupt clear-pending bits"/>
        </register>
        <register offset="0x00000200" size="4" name="NVICIABR0" initval="0" caption="Interrupt Active bit Register n">
          <bitfield mask="0xffffffff" name="ACTIVE" caption="Interrupt active flags"/>
        </register>
        <register offset="0x00000204" size="4" name="NVICIABR1" initval="0" caption="Interrupt Active bit Register n">
          <bitfield mask="0xffffffff" name="ACTIVE" caption="Interrupt active flags"/>
        </register>
        <register offset="0x00000208" size="4" name="NVICIABR2" initval="0" caption="Interrupt Active bit Register n">
          <bitfield mask="0xffffffff" name="ACTIVE" caption="Interrupt active flags"/>
        </register>
        <register offset="0x0000020c" size="4" name="NVICIABR3" initval="0" caption="Interrupt Active bit Register n">
          <bitfield mask="0xffffffff" name="ACTIVE" caption="Interrupt active flags"/>
        </register>
        <register offset="0x00000300" size="1" name="NVICIP0" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI0" caption="Priority of interrupt 0"/>
        </register>
        <register offset="0x00000301" size="1" name="NVICIP1" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI1" caption="Priority of interrupt 1"/>
        </register>
        <register offset="0x00000302" size="1" name="NVICIP2" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI2" caption="Priority of interrupt 2"/>
        </register>
        <register offset="0x00000303" size="1" name="NVICIP3" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI3" caption="Priority of interrupt 3"/>
        </register>
        <register offset="0x00000304" size="1" name="NVICIP4" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI4" caption="Priority of interrupt 4"/>
        </register>
        <register offset="0x00000305" size="1" name="NVICIP5" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI5" caption="Priority of interrupt 5"/>
        </register>
        <register offset="0x00000306" size="1" name="NVICIP6" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI6" caption="Priority of interrupt 6"/>
        </register>
        <register offset="0x00000307" size="1" name="NVICIP7" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI7" caption="Priority of interrupt 7"/>
        </register>
        <register offset="0x00000308" size="1" name="NVICIP8" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI8" caption="Priority of interrupt 8"/>
        </register>
        <register offset="0x00000309" size="1" name="NVICIP9" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI9" caption="Priority of interrupt 9"/>
        </register>
        <register offset="0x0000030a" size="1" name="NVICIP10" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI10" caption="Priority of interrupt 10"/>
        </register>
        <register offset="0x0000030b" size="1" name="NVICIP11" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI11" caption="Priority of interrupt 11"/>
        </register>
        <register offset="0x0000030c" size="1" name="NVICIP12" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI12" caption="Priority of interrupt 12"/>
        </register>
        <register offset="0x0000030d" size="1" name="NVICIP13" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI13" caption="Priority of interrupt 13"/>
        </register>
        <register offset="0x0000030e" size="1" name="NVICIP14" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI14" caption="Priority of interrupt 14"/>
        </register>
        <register offset="0x0000030f" size="1" name="NVICIP15" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI15" caption="Priority of interrupt 15"/>
        </register>
        <register offset="0x00000310" size="1" name="NVICIP16" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI16" caption="Priority of interrupt 16"/>
        </register>
        <register offset="0x00000311" size="1" name="NVICIP17" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI17" caption="Priority of interrupt 17"/>
        </register>
        <register offset="0x00000312" size="1" name="NVICIP18" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI18" caption="Priority of interrupt 18"/>
        </register>
        <register offset="0x00000313" size="1" name="NVICIP19" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI19" caption="Priority of interrupt 19"/>
        </register>
        <register offset="0x00000314" size="1" name="NVICIP20" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI20" caption="Priority of interrupt 20"/>
        </register>
        <register offset="0x00000315" size="1" name="NVICIP21" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI21" caption="Priority of interrupt 21"/>
        </register>
        <register offset="0x00000316" size="1" name="NVICIP22" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI22" caption="Priority of interrupt 22"/>
        </register>
        <register offset="0x00000317" size="1" name="NVICIP23" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI23" caption="Priority of interrupt 23"/>
        </register>
        <register offset="0x00000318" size="1" name="NVICIP24" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI24" caption="Priority of interrupt 24"/>
        </register>
        <register offset="0x00000319" size="1" name="NVICIP25" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI25" caption="Priority of interrupt 25"/>
        </register>
        <register offset="0x0000031a" size="1" name="NVICIP26" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI26" caption="Priority of interrupt 26"/>
        </register>
        <register offset="0x0000031b" size="1" name="NVICIP27" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI27" caption="Priority of interrupt 27"/>
        </register>
        <register offset="0x0000031c" size="1" name="NVICIP28" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI28" caption="Priority of interrupt 28"/>
        </register>
        <register offset="0x0000031d" size="1" name="NVICIP29" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI29" caption="Priority of interrupt 29"/>
        </register>
        <register offset="0x0000031e" size="1" name="NVICIP30" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI30" caption="Priority of interrupt 30"/>
        </register>
        <register offset="0x0000031f" size="1" name="NVICIP31" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI31" caption="Priority of interrupt 31"/>
        </register>
        <register offset="0x00000320" size="1" name="NVICIP32" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI32" caption="Priority of interrupt 32"/>
        </register>
        <register offset="0x00000321" size="1" name="NVICIP33" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI33" caption="Priority of interrupt 33"/>
        </register>
        <register offset="0x00000322" size="1" name="NVICIP34" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI34" caption="Priority of interrupt 34"/>
        </register>
        <register offset="0x00000323" size="1" name="NVICIP35" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI35" caption="Priority of interrupt 35"/>
        </register>
        <register offset="0x00000324" size="1" name="NVICIP36" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI36" caption="Priority of interrupt 36"/>
        </register>
        <register offset="0x00000325" size="1" name="NVICIP37" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI37" caption="Priority of interrupt 37"/>
        </register>
        <register offset="0x00000326" size="1" name="NVICIP38" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI38" caption="Priority of interrupt 38"/>
        </register>
        <register offset="0x00000327" size="1" name="NVICIP39" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI39" caption="Priority of interrupt 39"/>
        </register>
        <register offset="0x00000328" size="1" name="NVICIP40" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI40" caption="Priority of interrupt 40"/>
        </register>
        <register offset="0x00000329" size="1" name="NVICIP41" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI41" caption="Priority of interrupt 41"/>
        </register>
        <register offset="0x0000032a" size="1" name="NVICIP42" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI42" caption="Priority of interrupt 42"/>
        </register>
        <register offset="0x0000032b" size="1" name="NVICIP43" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI43" caption="Priority of interrupt 43"/>
        </register>
        <register offset="0x0000032c" size="1" name="NVICIP44" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI44" caption="Priority of interrupt 44"/>
        </register>
        <register offset="0x0000032d" size="1" name="NVICIP45" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI45" caption="Priority of interrupt 45"/>
        </register>
        <register offset="0x0000032e" size="1" name="NVICIP46" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI46" caption="Priority of interrupt 46"/>
        </register>
        <register offset="0x0000032f" size="1" name="NVICIP47" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI47" caption="Priority of interrupt 47"/>
        </register>
        <register offset="0x00000330" size="1" name="NVICIP48" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI48" caption="Priority of interrupt 48"/>
        </register>
        <register offset="0x00000331" size="1" name="NVICIP49" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI49" caption="Priority of interrupt 49"/>
        </register>
        <register offset="0x00000332" size="1" name="NVICIP50" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI50" caption="Priority of interrupt 50"/>
        </register>
        <register offset="0x00000333" size="1" name="NVICIP51" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI51" caption="Priority of interrupt 51"/>
        </register>
        <register offset="0x00000334" size="1" name="NVICIP52" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI52" caption="Priority of interrupt 52"/>
        </register>
        <register offset="0x00000335" size="1" name="NVICIP53" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI53" caption="Priority of interrupt 53"/>
        </register>
        <register offset="0x00000336" size="1" name="NVICIP54" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI54" caption="Priority of interrupt 54"/>
        </register>
        <register offset="0x00000337" size="1" name="NVICIP55" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI55" caption="Priority of interrupt 55"/>
        </register>
        <register offset="0x00000338" size="1" name="NVICIP56" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI56" caption="Priority of interrupt 56"/>
        </register>
        <register offset="0x00000339" size="1" name="NVICIP57" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI57" caption="Priority of interrupt 57"/>
        </register>
        <register offset="0x0000033a" size="1" name="NVICIP58" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI58" caption="Priority of interrupt 58"/>
        </register>
        <register offset="0x0000033b" size="1" name="NVICIP59" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI59" caption="Priority of interrupt 59"/>
        </register>
        <register offset="0x0000033c" size="1" name="NVICIP60" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI60" caption="Priority of interrupt 60"/>
        </register>
        <register offset="0x0000033d" size="1" name="NVICIP61" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI61" caption="Priority of interrupt 61"/>
        </register>
        <register offset="0x0000033e" size="1" name="NVICIP62" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI62" caption="Priority of interrupt 62"/>
        </register>
        <register offset="0x0000033f" size="1" name="NVICIP63" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI63" caption="Priority of interrupt 63"/>
        </register>
        <register offset="0x00000340" size="1" name="NVICIP64" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI64" caption="Priority of interrupt 64"/>
        </register>
        <register offset="0x00000341" size="1" name="NVICIP65" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI65" caption="Priority of interrupt 65"/>
        </register>
        <register offset="0x00000342" size="1" name="NVICIP66" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI66" caption="Priority of interrupt 66"/>
        </register>
        <register offset="0x00000343" size="1" name="NVICIP67" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI67" caption="Priority of interrupt 67"/>
        </register>
        <register offset="0x00000344" size="1" name="NVICIP68" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI68" caption="Priority of interrupt 68"/>
        </register>
        <register offset="0x00000345" size="1" name="NVICIP69" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI69" caption="Priority of interrupt 69"/>
        </register>
        <register offset="0x00000346" size="1" name="NVICIP70" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI70" caption="Priority of interrupt 70"/>
        </register>
        <register offset="0x00000347" size="1" name="NVICIP71" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI71" caption="Priority of interrupt 71"/>
        </register>
        <register offset="0x00000348" size="1" name="NVICIP72" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI72" caption="Priority of interrupt 72"/>
        </register>
        <register offset="0x00000349" size="1" name="NVICIP73" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI73" caption="Priority of interrupt 73"/>
        </register>
        <register offset="0x0000034a" size="1" name="NVICIP74" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI74" caption="Priority of interrupt 74"/>
        </register>
        <register offset="0x0000034b" size="1" name="NVICIP75" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI75" caption="Priority of interrupt 75"/>
        </register>
        <register offset="0x0000034c" size="1" name="NVICIP76" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI76" caption="Priority of interrupt 76"/>
        </register>
        <register offset="0x0000034d" size="1" name="NVICIP77" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI77" caption="Priority of interrupt 77"/>
        </register>
        <register offset="0x0000034e" size="1" name="NVICIP78" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI78" caption="Priority of interrupt 78"/>
        </register>
        <register offset="0x0000034f" size="1" name="NVICIP79" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI79" caption="Priority of interrupt 79"/>
        </register>
        <register offset="0x00000350" size="1" name="NVICIP80" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI80" caption="Priority of interrupt 80"/>
        </register>
        <register offset="0x00000351" size="1" name="NVICIP81" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI81" caption="Priority of interrupt 81"/>
        </register>
        <register offset="0x00000352" size="1" name="NVICIP82" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI82" caption="Priority of interrupt 82"/>
        </register>
        <register offset="0x00000353" size="1" name="NVICIP83" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI83" caption="Priority of interrupt 83"/>
        </register>
        <register offset="0x00000354" size="1" name="NVICIP84" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI84" caption="Priority of interrupt 84"/>
        </register>
        <register offset="0x00000355" size="1" name="NVICIP85" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI85" caption="Priority of interrupt 85"/>
        </register>
        <register offset="0x00000356" size="1" name="NVICIP86" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI86" caption="Priority of interrupt 86"/>
        </register>
        <register offset="0x00000357" size="1" name="NVICIP87" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI87" caption="Priority of interrupt 87"/>
        </register>
        <register offset="0x00000358" size="1" name="NVICIP88" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI88" caption="Priority of interrupt 88"/>
        </register>
        <register offset="0x00000359" size="1" name="NVICIP89" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI89" caption="Priority of interrupt 89"/>
        </register>
        <register offset="0x0000035a" size="1" name="NVICIP90" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI90" caption="Priority of interrupt 90"/>
        </register>
        <register offset="0x0000035b" size="1" name="NVICIP91" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI91" caption="Priority of interrupt 91"/>
        </register>
        <register offset="0x0000035c" size="1" name="NVICIP92" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI92" caption="Priority of interrupt 92"/>
        </register>
        <register offset="0x0000035d" size="1" name="NVICIP93" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI93" caption="Priority of interrupt 93"/>
        </register>
        <register offset="0x0000035e" size="1" name="NVICIP94" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI94" caption="Priority of interrupt 94"/>
        </register>
        <register offset="0x0000035f" size="1" name="NVICIP95" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI95" caption="Priority of interrupt 95"/>
        </register>
        <register offset="0x00000360" size="1" name="NVICIP96" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI96" caption="Priority of interrupt 96"/>
        </register>
        <register offset="0x00000361" size="1" name="NVICIP97" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI97" caption="Priority of interrupt 97"/>
        </register>
        <register offset="0x00000362" size="1" name="NVICIP98" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI98" caption="Priority of interrupt 98"/>
        </register>
        <register offset="0x00000363" size="1" name="NVICIP99" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI99" caption="Priority of interrupt 99"/>
        </register>
        <register offset="0x00000364" size="1" name="NVICIP100" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI100" caption="Priority of interrupt 100"/>
        </register>
        <register offset="0x00000365" size="1" name="NVICIP101" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI101" caption="Priority of interrupt 101"/>
        </register>
        <register offset="0x00000366" size="1" name="NVICIP102" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI102" caption="Priority of interrupt 102"/>
        </register>
        <register offset="0x00000367" size="1" name="NVICIP103" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI103" caption="Priority of interrupt 103"/>
        </register>
        <register offset="0x00000368" size="1" name="NVICIP104" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI104" caption="Priority of interrupt 104"/>
        </register>
        <register offset="0x00000369" size="1" name="NVICIP105" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI105" caption="Priority of interrupt 105"/>
        </register>
        <register offset="0x00000e00" size="4" name="NVICSTIR" initval="0" caption="Software Trigger Interrupt Register">
          <bitfield mask="0x000001ff" name="INTID" caption="Interrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of 0x03 specifies interrupt IRQ3."/>
        </register>
      </register-group>
    </module>
    <module name="MPU" caption="Memory Protection Unit Registers">
      <register-group name="MPU" caption="Memory Protection Unit">
        <register offset="0x00000000" size="4" name="MPU_TYPE" initval="0x00000800" caption="MPU Type Register" rw="R">
          <bitfield mask="0x00000001" name="SEPARATE" caption="Indicates support for unified or separate instruction and date memory maps."/>
          <bitfield mask="0x0000FF00" name="DREGION" caption="Indicates the number of supported MPU instruction regions."/>
          <bitfield mask="0x00FF0000" name="IREGION" caption="Indicates the number of supported MPU data regions."/>
        </register>
        <register offset="0x00000004" size="4" name="MPU_CTRL" initval="0x00000000" caption="MPU Control Register" rw="RW">
          <bitfield mask="0x00000001" name="ENABLE" caption="Enables the MPU"/>
          <bitfield mask="0x00000002" name="HFNMIENA" caption="Enables the operation of MPU during hard fault, NMI, and FAULTMASK handlers."/>
          <bitfield mask="0x00000004" name="PRIVDEFENA" caption="Enables privileged software access to the default memory map."/>
        </register>
        <register offset="0x00000008" size="4" name="MPU_RNR" initval="0x00000000" caption="MPU Region Number Register" rw="RW">
          <bitfield mask="0x000000FF" name="REGION" caption="Indicates the MPU region referenced by the MPU_RBAR and MPU_RASR registers."/>
        </register>
        <register offset="0x0000000C" size="4" name="MPU_RBAR" initval="0x00000000" caption="MPU Region Base Address Register" rw="RW">
          <bitfield mask="0x0000000F" name="REGION" caption="MPU region field."/>
          <bitfield mask="0x00000010" name="VALID" caption="MPU Region Number valid bit."/>
          <bitfield mask="0xFFFFFFE0" name="ADDR" caption="Region base address field."/>
        </register>
        <register offset="0x00000010" size="4" name="MPU_RASR" initval="0x00000000" caption="MPU Region Attribute and Size Register" rw="RW">
          <bitfield mask="0x00000001" name="ENABLE" caption="Region enable bit."/>
          <bitfield mask="0x0000003E" name="SIZE" caption="Specifies the size of the MPU protection region."/>
          <bitfield mask="0x0000FF00" name="SRD" caption="Subregion disable bits."/>
          <bitfield mask="0x00010000" name="B" caption="MPU access permission attributes."/>
          <bitfield mask="0x00020000" name="C" caption="MPU access permission attributes."/>
          <bitfield mask="0x00040000" name="S" caption="Shareable bit."/>
          <bitfield mask="0x00380000" name="TEX" caption="MPU access permission attributes."/>
          <bitfield mask="0x07000000" name="AP" caption="Access permission field."/>
          <bitfield mask="0x10000000" name="XN" caption="Instruction access disable bit."/>
        </register>
      </register-group>
    </module>
    <module name="ICE" caption="In-Circuit Emulator (JTAG/SWD/SWO)"/>
  </modules>
  <pinouts>
    <pinout name="LQFP100">
      <pin position="11" pad="PA0"/>
      <pin position="12" pad="PA1"/>
      <pin position="90" pad="PA2"/>
      <pin position="10" pad="PA3"/>
      <pin position="9" pad="PA4"/>
      <pin position="13" pad="PA5"/>
      <pin position="28" pad="PA6"/>
      <pin position="18" pad="PA7"/>
      <pin position="19" pad="PA8"/>
      <pin position="79" pad="PA9"/>
      <pin position="72" pad="PA10"/>
      <pin position="65" pad="PA11"/>
      <pin position="64" pad="PA12"/>
      <pin position="63" pad="PA13"/>
      <pin position="62" pad="PA14"/>
      <pin position="31" pad="PA15"/>
      <pin position="30" pad="PA16"/>
      <pin position="53" pad="PA17"/>
      <pin position="54" pad="PA18"/>
      <pin position="55" pad="PA19"/>
      <pin position="56" pad="PA20"/>
      <pin position="36" pad="PA21"/>
      <pin position="35" pad="PA22"/>
      <pin position="32" pad="PA23"/>
      <pin position="86" pad="PA24"/>
      <pin position="57" pad="PB0"/>
      <pin position="58" pad="PB1"/>
      <pin position="59" pad="PB2"/>
      <pin position="60" pad="PB3"/>
      <pin position="80" pad="PB5"/>
      <pin position="84" pad="PB6"/>
      <pin position="91" pad="PB4"/>
      <pin position="85" pad="PB7"/>
      <pin position="87" pad="PB8"/>
      <pin position="88" pad="PB9"/>
      <pin position="68" pad="PB10"/>
      <pin position="69" pad="PB11"/>
      <pin position="8" pad="PB12"/>
      <pin position="1" pad="NC"/>
      <pin position="2" pad="NC"/>
      <pin position="3" pad="NC"/>
      <pin position="4" pad="NC"/>
      <pin position="5" pad="VDDIO"/>
      <pin position="6" pad="VDDIO"/>
      <pin position="7" pad="NRST"/>
      <pin position="14" pad="VDDIO"/>
      <pin position="15" pad="VDDCORE"/>
      <pin position="16" pad="VDDCORE"/>
      <pin position="17" pad="TEST"/>
      <pin position="20" pad="GND"/>
      <pin position="21" pad="NC"/>
      <pin position="22" pad="NC"/>
      <pin position="23" pad="NC"/>
      <pin position="24" pad="NC"/>
      <pin position="25" pad="NC"/>
      <pin position="26" pad="NC"/>
      <pin position="27" pad="NC"/>
      <pin position="29" pad="VDDIO"/>
      <pin position="33" pad="NC"/>
      <pin position="34" pad="NC"/>
      <pin position="37" pad="VDDIO"/>
      <pin position="38" pad="VDDIO"/>
      <pin position="39" pad="GND"/>
      <pin position="40" pad="GND"/>
      <pin position="41" pad="GND"/>
      <pin position="42" pad="GND"/>
      <pin position="43" pad="GND"/>
      <pin position="44" pad="VDDOUT"/>
      <pin position="45" pad="VDDOUT"/>
      <pin position="46" pad="VDDIO"/>
      <pin position="47" pad="VDDIO"/>
      <pin position="48" pad="VDDIO"/>
      <pin position="49" pad="NC"/>
      <pin position="50" pad="NC"/>
      <pin position="51" pad="NC"/>
      <pin position="52" pad="NC"/>
      <pin position="61" pad="VDDIO"/>
      <pin position="66" pad="VDDCORE"/>
      <pin position="67" pad="VDDCORE"/>
      <pin position="70" pad="GND"/>
      <pin position="71" pad="GND"/>
      <pin position="73" pad="NC"/>
      <pin position="74" pad="NC"/>
      <pin position="75" pad="NC"/>
      <pin position="76" pad="NC"/>
      <pin position="77" pad="NC"/>
      <pin position="78" pad="NC"/>
      <pin position="81" pad="GND"/>
      <pin position="82" pad="GND"/>
      <pin position="83" pad="GND"/>
      <pin position="89" pad="VDDIO"/>
      <pin position="92" pad="NC"/>
      <pin position="93" pad="JTAGSEL"/>
      <pin position="94" pad="VDDIO"/>
      <pin position="95" pad="VDDIO"/>
      <pin position="96" pad="NC"/>
      <pin position="97" pad="NC"/>
      <pin position="98" pad="NC"/>
      <pin position="99" pad="NC"/>
      <pin position="100" pad="NC"/>
    </pinout>
  </pinouts>
</avr-tools-device-file>
