# QEMU + OpenSBI + å¤šæ ¸ PLIC é‚£ä¸ªå¤§å‘è®°å½•

> å…³é”®è¯ï¼šS æ¨¡å¼å†…æ ¸ã€OpenSBIã€QEMU virtã€PLICã€å¤šæ ¸ã€Boot HART â‰  0

---

## 0. ç°è±¡å›é¡¾

åœ¨æˆ‘ä»¬æŠŠé¡¹ç›®æ”¹æˆå¤šæ ¸ï¼ˆ`CPUS=4`ï¼‰ä¹‹åï¼Œå‡ºç°äº†ä¸€ä¸ªéå¸¸è¯¡å¼‚çš„ç°è±¡ï¼š

- å½“ **Boot HART = 0** æ—¶ï¼š
  - shell èƒ½æ­£å¸¸å¯åŠ¨ï¼›
  - èƒ½ä» stdin è¯»åˆ°é”®ç›˜è¾“å…¥ï¼›
  - UART ä¸­æ–­æ­£å¸¸è§¦å‘ï¼›
  - ä¸€åˆ‡éƒ½å¾ˆä¸æ»‘ã€‚

- å½“ **Boot HART â‰  0**ï¼ˆæ¯”å¦‚ 1/2/3ï¼‰æ—¶ï¼š
  - user_main é‡Œçš„ shell å¯åŠ¨æˆåŠŸï¼›
  - shell ä¸€ç›´å¡åœ¨ `read(stdin)`ï¼Œçœ‹èµ·æ¥å¥½åƒè¾“å…¥è¢«â€œåƒæ‰äº†â€ï¼›
  - `thread_join(shell_tid, &status)` ä¸€ç›´åœ¨ç­‰ï¼›
  - æ•´ä¸ªç³»ç»Ÿåªæœ‰ idle çº¿ç¨‹åœ¨è·‘ï¼›
  - UART è¾“å…¥åœ¨ç»ˆç«¯æ•²å¾—é£èµ·ï¼Œä½† `uart16550_irq_handler()` **ä¸€æ¬¡éƒ½æ²¡è¢«è°ƒç”¨**ã€‚

ç®€å•è¯´ï¼š  
> å•æ ¸æ²¡é—®é¢˜ã€å¤šæ ¸ boot hart = 0 æ²¡é—®é¢˜ã€  
> ä½† **boot hart â‰  0** æ—¶ï¼ŒUART ä¸­æ–­ç›´æ¥æ¶ˆå¤±äº†ã€‚

---

## 1. èƒŒæ™¯ï¼šQEMU virt + OpenSBI + PLIC å¤šæ ¸ç»“æ„

### 1.1 OpenSBI çš„è§’è‰²

- QEMU virt ä¸Šï¼Œæœºå™¨ä¸€å¯åŠ¨æ˜¯ M æ¨¡å¼ï¼ˆM-modeï¼‰ï¼›
- OpenSBI ä½œä¸º M æ¨¡å¼å›ºä»¶ï¼š
  - åˆå§‹åŒ–ç¡¬ä»¶ï¼ˆPLICã€CLINT ç­‰ï¼‰ï¼›
  - æŒ‰ä¸€å®šç­–ç•¥é€‰æ‹©ä¸€ä¸ª hart ä½œä¸º **Boot HART**ï¼›
  - æŠŠè¿™ä¸ª Boot HART åˆ‡åˆ° S æ¨¡å¼ï¼Œè·³åˆ°æˆ‘ä»¬çš„ `_start` / `kernel_main`ï¼›
  - å…¶ä»– hart é€šå¸¸å¤„äº â€œç­‰å¾…è¢« HSM å¯åŠ¨â€ çš„çŠ¶æ€ã€‚

> âœ… **é‡è¦ï¼šBoot HART ä¸ä¿è¯æ˜¯ 0**ï¼Œæ˜¯ OpenSBI æŠ½å¥–å†³å®šçš„ã€‚

### 1.2 QEMU virt ä¸Šçš„ PLIC æ¦‚è§ˆ

- PLIC æ”¯æŒå¤š hartã€å¤š privilege levelï¼›
- **æ¯ä¸ª hart æœ‰ä¸¤ä¸ª context**ï¼š
  - M-mode contextï¼ˆç»™ OpenSBI ç”¨ï¼‰ï¼›
  - S-mode contextï¼ˆç»™æˆ‘ä»¬çš„å†…æ ¸ç”¨ï¼‰ã€‚
- æ¯ä¸ª context æœ‰ï¼š
  - ä¸€ä¸ª enable å¯„å­˜å™¨å—ï¼›
  - ä¸€ä¸ª threshold åç§»ï¼›
  - ä¸€ä¸ª claim/complete åç§»ã€‚

å¯¹ QEMU virt çš„å…¸å‹å¸ƒå±€å¯ä»¥è¿‘ä¼¼ç†è§£ä¸ºï¼š

- enableï¼š  
  `ENABLE_BASE + context_id * 0x80`
- threshold/claimï¼š  
  `CONTEXT_BASE + context_id * 0x1000`
- context æ’åˆ—ï¼š`M0, S0, M1, S1, M2, S2, ...`  
  â†’ **S-mode context çš„ context_id = 2 * hartid + 1**

æˆ‘ä»¬åœ¨ä»£ç é‡Œç”¨çš„æ˜¯â€œhart0 S-mode çš„ offset + strideâ€çš„åŠæ³•ç®—å…¶ä»– hart çš„åç§»ã€‚

---

## 2. å•æ ¸æ—¶ä»£çš„ PLIC å®ç°ï¼ˆè¸©å‘èµ·ç‚¹ï¼‰

ä¸€å¼€å§‹æˆ‘ä»¬æ˜¯åœ¨ **å•æ ¸** æ¨¡å¼ä¸‹å†™çš„ PLIC é©±åŠ¨ï¼š

```c
void plic_init_s_mode(void)
{
  plic_ensure_base();
  if (plic_base == 0) {
    return;  // æ²¡æœ‰ PLICï¼Œæˆ–è€… FDT è§£æå¤±è´¥
  }

  // S-mode threshold = 0ï¼Œå…è®¸æ‰€æœ‰ä¼˜å…ˆçº§çš„ä¸­æ–­
  w32(PLIC_STHRESHOLD_HART0_OFFSET, 0);

  // ä¸€å¼€å§‹å…³æ‰æ‰€æœ‰ S-mode ä½¿èƒ½ï¼Œå…·ä½“è®¾å¤‡è°éœ€è¦ä¸­æ–­è°è‡ªå·±å¼€
  w32(PLIC_SENABLE_HART0_OFFSET, 0);
}

void plic_enable_irq(uint32_t irq)
{
  if (irq >= 32) return;
  plic_ensure_base();
  if (plic_base == 0) return;

  uint32_t en = r32(PLIC_SENABLE_HART0_OFFSET);
  en |= (1u << irq);
  w32(PLIC_SENABLE_HART0_OFFSET, en);
}

uint32_t plic_claim(void)
{
  plic_ensure_base();
  if (plic_base == 0) return 0;

  return r32(PLIC_SCLAIM_HART0_OFFSET);
}

void plic_complete(uint32_t irq)
{
  if (!irq) return;
  plic_ensure_base();
  if (plic_base == 0) return;

  w32(PLIC_SCLAIM_HART0_OFFSET, irq);
}
````

å…³é”®ç‚¹ï¼š

* æ‰€æœ‰åˆå§‹åŒ–å’Œè®¿é—®éƒ½ä½¿ç”¨ **ç¡¬ç¼–ç çš„ hart0 S-mode offset**ï¼š

  * `PLIC_STHRESHOLD_HART0_OFFSET`
  * `PLIC_SENABLE_HART0_OFFSET`
  * `PLIC_SCLAIM_HART0_OFFSET`
* å¯¹äºâ€œå•æ ¸ + Boot HART = 0â€çš„åœºæ™¯ï¼Œè¿™æ ·æ˜¯å®Œå…¨æ²¡é—®é¢˜çš„ã€‚

ç„¶åä¸Šå±‚çš„åˆå§‹åŒ–æ˜¯è¿™æ ·ï¼š

```c
void platform_plic_init(void)
{
  // 1. S-mode PLIC context
  plic_init_s_mode();

  // 2. å¼€ UART0 RTC ä¸­æ–­
  uint32_t uart_irq = uart16550_get_irq();
  platform_register_irq_handler(uart_irq, uart16550_irq_handler, NULL, "uart0");

  /* RTC removed: no RTC IRQ registration */
}

void platform_init(uintptr_t hartid, uintptr_t dtb_pa)
{
  platform_set_dtb(dtb_pa);

  platform_uart_init();
  platform_rtc_init();
  platform_timer_init(hartid);

  platform_irq_table_init();
  platform_plic_init();  // åªåœ¨ primary_main çš„é‚£é¢— hart ä¸Šè°ƒç”¨ä¸€æ¬¡
}
```

---

## 3. å¤šæ ¸ + Boot HART â‰  0 æ—¶å‘ç”Ÿäº†ä»€ä¹ˆï¼Ÿ

è®¾æƒ³ä¸€ä¸ªå…¸å‹æƒ…å†µï¼š
**CPUS=4ï¼ŒBoot HART=1**

1. OpenSBI æŠŠ **hart1** æ‹‰åˆ° S æ¨¡å¼ï¼Œè·³è¿›æˆ‘ä»¬çš„ `_start â†’ kernel_main`ï¼›
2. `primary_main(hartid=1)` é‡Œè°ƒç”¨ï¼š

   ```c
   platform_init(hartid=1, dtb_pa);
   ```
3. `platform_init()` è°ƒç”¨ `platform_plic_init()`ï¼š

   * `plic_init_s_mode()` â†’ **ç¡¬ç¼–ç ä½¿ç”¨ HART0 çš„ S-mode context**ï¼›
   * `platform_register_irq_handler()` â†’ å†…éƒ¨è°ƒç”¨ `plic_set_priority()` å’Œ `plic_enable_irq()`ï¼Œ
     ä¹Ÿéƒ½æ˜¯å†™ **HART0 çš„ S-mode enable å¯„å­˜å™¨**ã€‚

ç»“æœï¼š

* **UART / RTC ä¸­æ–­è¢«è·¯ç”±åˆ°äº†â€œhart0 çš„ S-mode PLIC contextâ€**ï¼›
* ä½†æˆ‘ä»¬çš„ shellã€çº¿ç¨‹ã€timer ç­‰ç­‰å…¨éƒ½è·‘åœ¨ **hart1** ä¸Šï¼›
* `arch_enable_external_interrupts()` æˆ‘ä»¬åªåœ¨ä¸»æ ¸ï¼ˆhart1ï¼‰ä¸Šè°ƒç”¨ï¼Œ
  hart0 çš„ SIE/SEIE æ˜¯å…³çš„ï¼›
* æ‰€ä»¥ï¼š

  * ä¸­æ–­ pending åœ¨ hart0 çš„ S-mode context é‡Œï¼›
  * ä½† hart0 æ—¢æ²¡æœ‰å¼€ S-mode external interruptï¼Œä¹Ÿæ²¡æœ‰è·‘è°ƒåº¦ï¼›
  * `plic_claim()` åœ¨ hart1 ä¸Šè¯»çš„æ˜¯ **hart0 çš„ claim å¯„å­˜å™¨**ï¼ˆç¡¬ç¼–ç  offsetï¼‰ï¼Œ
    è€Œ hart1 çš„ context å…¶ enable/threshold åˆæ²¡é…ç½®ï¼›
  * æœ€ç»ˆè¡¨ç°ä¸ºï¼šä¸­æ–­å½»åº•â€œæ¶ˆå¤±â€ï¼Œshell æ°¸è¿œæ”¶ä¸åˆ° stdinã€‚

è¿™å°±æ˜¯ä¸ºä»€ä¹ˆï¼š

* Boot HART = 0 æ—¶ï¼šä¸€åˆ‡æ­£å¸¸ï¼ˆç¡¬ç¼–ç çš„ hart0 context æ­£å¥½å¯¹ä¸Šï¼‰ï¼›
* Boot HART â‰  0 æ—¶ï¼š

  * shell å¯åŠ¨æˆåŠŸï¼›
  * sleep + join æ­£å¸¸ï¼›
  * ä½† stdin æ°¸è¿œé˜»å¡ï¼Œ`uart16550_irq_handler()` æ ¹æœ¬æ²¡è¢«è°ƒã€‚

---

## 4. æ­£ç¡®çš„å¤šæ ¸ PLIC è®¾è®¡æ€è·¯

**ç›®æ ‡ï¼š**

* ä¸å†å‡è®¾ â€œåªæœ‰ hart0 ç”¨ S-mode PLICâ€ï¼›
* å“ªä¸ª hart è°ƒç”¨ PLIC APIï¼Œå°±æ“ä½œå“ªä¸ª hart çš„ S-mode contextï¼›
* ä¸Šå±‚ API å°½é‡ä¿æŒä¸å˜ï¼ˆ`plic_init_s_mode()` ç­‰æ¥å£ä¸ä¿®æ”¹ï¼‰ã€‚

### 4.1 ç”¨â€œhart0 offset + stride Ã— hartidâ€ç®—å‡º per-hart offset

æˆ‘ä»¬ä¿ç•™åŸæ¥çš„ â€œhart0 S-mode offsetâ€ å®ï¼š

```c
// æ¥è‡ª plic.h ä¸­çš„æ—§å®
#define PLIC_SENABLE_HART0_OFFSET      ...
#define PLIC_STHRESHOLD_HART0_OFFSET   ...
#define PLIC_SCLAIM_HART0_OFFSET       ...
#define PLIC_PRIORITY_OFFSET           ...
```

ç„¶ååœ¨ `plic.c` å†…éƒ¨åŠ å‡ æ®µ helperï¼š

```c
enum {
  PLIC_CONTEXTS_PER_HART          = 2u,      // M + S
  PLIC_ENABLE_PER_CONTEXT_STRIDE  = 0x80u,   // æ¯ä¸ª context çš„ enable å—å¤§å°
  PLIC_CONTEXT_STRIDE             = 0x1000u, // æ¯ä¸ª context çš„ threshold/claim å—å¤§å°
};

static inline uint32_t plic_senable_offset_for_hart(uint32_t hartid)
{
  uint32_t delta_ctx = hartid * PLIC_CONTEXTS_PER_HART;
  return PLIC_SENABLE_HART0_OFFSET +
         delta_ctx * PLIC_ENABLE_PER_CONTEXT_STRIDE;
}

static inline uint32_t plic_sthreshold_offset_for_hart(uint32_t hartid)
{
  uint32_t delta_ctx = hartid * PLIC_CONTEXTS_PER_HART;
  return PLIC_STHRESHOLD_HART0_OFFSET +
         delta_ctx * PLIC_CONTEXT_STRIDE;
}

static inline uint32_t plic_sclaim_offset_for_hart(uint32_t hartid)
{
  uint32_t delta_ctx = hartid * PLIC_CONTEXTS_PER_HART;
  return PLIC_SCLAIM_HART0_OFFSET +
         delta_ctx * PLIC_CONTEXT_STRIDE;
}
```

### 4.2 æŠŠ â€œå½“å‰ hartâ€ å¼•å…¥ PLIC API å†…éƒ¨

åˆ©ç”¨æˆ‘ä»¬å·²æœ‰çš„å‡½æ•°ï¼š

```c
uint32_t cpu_current_hartid(void);
```

æˆ‘ä»¬æŠŠåŸæ¥çš„ PLIC API æ”¹å†™æˆâ€œå¯¹å½“å‰ hart ç”Ÿæ•ˆâ€ã€‚

#### 4.2.1 åˆå§‹åŒ–å½“å‰ hart çš„ S-mode context

```c
void plic_init_s_mode(void)
{
  plic_ensure_base();
  if (plic_base == 0) {
    return;
  }

  uint32_t hartid = cpu_current_hartid();
  uint32_t th_off = plic_sthreshold_offset_for_hart(hartid);
  uint32_t en_off = plic_senable_offset_for_hart(hartid);

  // S-mode threshold = 0ï¼Œå…è®¸æ‰€æœ‰ä¼˜å…ˆçº§çš„ä¸­æ–­
  w32(th_off, 0);

  // ä¸€å¼€å§‹å…³æ‰æ‰€æœ‰ S-mode ä½¿èƒ½ï¼Œå…·ä½“è®¾å¤‡è°éœ€è¦ä¸­æ–­è°è‡ªå·±å¼€
  w32(en_off, 0);
}
```

#### 4.2.2 ä¸ºå½“å‰ hart æ‰“å¼€ / å…³é—­æŸä¸ª IRQ

```c
void plic_enable_irq(uint32_t irq)
{
  if (irq >= 32) return;
  plic_ensure_base();
  if (plic_base == 0) return;

  uint32_t hartid = cpu_current_hartid();
  uint32_t en_off = plic_senable_offset_for_hart(hartid);

  uint32_t en = r32(en_off);
  en |= (1u << irq);
  w32(en_off, en);
}

void plic_disable_irq(uint32_t irq)
{
  if (irq >= 32) return;
  plic_ensure_base();
  if (plic_base == 0) return;

  uint32_t hartid = cpu_current_hartid();
  uint32_t en_off = plic_senable_offset_for_hart(hartid);

  uint32_t en = r32(en_off);
  en &= ~(1u << irq);
  w32(en_off, en);
}
```

#### 4.2.3 claim / complete ä¹Ÿå˜æˆ per-hart

```c
uint32_t plic_claim(void)
{
  plic_ensure_base();
  if (plic_base == 0) return 0;

  uint32_t hartid = cpu_current_hartid();
  uint32_t cl_off = plic_sclaim_offset_for_hart(hartid);

  return r32(cl_off);
}

void plic_complete(uint32_t irq)
{
  if (!irq) return;
  plic_ensure_base();
  if (plic_base == 0) return;

  uint32_t hartid = cpu_current_hartid();
  uint32_t cl_off = plic_sclaim_offset_for_hart(hartid);

  w32(cl_off, irq);
}
```

#### 4.2.4 å…¨å±€ IRQ æ³¨å†Œè¡¨ `platform.c` åŸºæœ¬ä¸ç”¨æ”¹

IRQ handler è¡¨ï¼š

```c
static irq_entry_t s_irq_table[MAX_IRQ];
static irq_stat_t  s_irq_stats[MAX_IRQ];
static const char *s_irq_name[MAX_IRQ];
```

è¿™ä¸€å¥—æ˜¯**å…¨å±€çš„**ï¼Œæ²¡é—®é¢˜ã€‚
ä¸­æ–­å¤„ç†æµç¨‹ï¼š

```c
void platform_handle_s_external(struct trapframe* tf)
{
  (void)tf;
  for (;;) {
    uint32_t irq = plic_claim();  // â† ç°åœ¨æ ¹æ®â€œå½“å‰ hartâ€çš„ context claim
    if (!irq) break;

    // ç»Ÿè®¡ + æŸ¥ handler + è°ƒç”¨ + plic_complete(irq)
  }
}
```

é€»è¾‘ä¿æŒä¸å˜ï¼Œåªæ˜¯ç°åœ¨ claim/complete éƒ½åœ¨å½“å‰ hart çš„ S-mode context ä¸Šè¿›è¡Œã€‚

---

## 5. ä¿®å¤ä¹‹åçš„è¡Œä¸ºå˜åŒ–

æ”¹å®Œä¹‹åï¼š

* æ— è®º OpenSBI æŠŠ **å“ªä¸€ä¸ª hart** é€‰ä¸º Boot HARTï¼š

  * `primary_main` åœ¨é‚£é¢— hart ä¸Šè·‘ï¼›
  * `platform_init()` åœ¨é‚£é¢— hart ä¸Šæ‰§è¡Œï¼›
  * `platform_plic_init()` è°ƒç”¨ `plic_init_s_mode()` / `plic_enable_irq()` æ—¶ï¼Œ
    éƒ½ä¼šé’ˆå¯¹â€œå½“å‰ hartâ€é…ç½® S-mode PLIC contextï¼›
  * `arch_enable_external_interrupts()` ä¹Ÿåœ¨åŒä¸€é¢— hart ä¸Šæ‰“å¼€ S-mode å¤–éƒ¨ä¸­æ–­ã€‚

å› æ­¤ï¼š

* UART/RTC ç­‰ä¸­æ–­ä¹Ÿè¢«è·¯ç”±åˆ°äº†è¿™é¢— hart çš„ S-mode contextï¼›
* shell æ‰€åœ¨çº¿ç¨‹å¯ä»¥æ­£å¸¸æ”¶åˆ° stdinï¼›
* Boot HART=0/1/2/3 çš„è¡Œä¸ºå½»åº•ä¸€è‡´ã€‚

---

## 6. æ€»ç»“ & æ•™è®­

1. **å¤šæ ¸ + PLIC å¿…é¡»æ„è¯†åˆ°â€œper-hart contextâ€**

   * å•æ ¸æ—¶ä»£ç¡¬ç¼–ç  hart0 æ˜¯æ²¡é—®é¢˜çš„ï¼›
   * ä¸€æ—¦ Boot HART å¯ä»¥ä¸æ˜¯ 0ï¼Œæˆ–è€…å¤šä¸ª hart éƒ½è·‘ S-modeï¼Œå°±å¿…é¡»æŒ‰ hart è®¡ç®— offsetã€‚

2. **â€œå½“å‰ hartâ€çš„æ¦‚å¿µè¦è´¯ç©¿é©±åŠ¨å±‚**

   * `plic_init_s_mode()` / `plic_enable_irq()` / `plic_claim()` ç­‰ API æœ€ç»ˆéƒ½è¦åŸºäº `cpu_current_hartid()`ï¼›
   * å¹³å°åˆå§‹åŒ–åªéœ€è¦ä¼  hartid æˆ–åœ¨ CPU init æ—¶è®¾ç½® tp/hartidï¼Œé©±åŠ¨å±‚è‡ªå·±å†³å®šæ€ä¹ˆç”¨ã€‚

3. **bug è¡¨ç°å¾€å¾€åœ¨æ›´ä¸Šå±‚æš´éœ²**

   * è¡¨é¢ä¸Šçœ‹æ˜¯ â€œshell å¡ä½â€ã€â€œstdin é˜»å¡â€ã€â€œåªæœ‰ idle åœ¨è·‘â€ï¼›
   * å®é™…æ ¹å› æ˜¯åœ¨ PLIC åˆå§‹åŒ–å†™æ­» hart0ï¼Œå¯¼è‡´ä¸­æ–­è¢«é€åˆ°é”™è¯¯çš„ context ä¸Šã€‚

4. **ä»¥åç»™è‡ªå·±çš„ checklist**

* å†™ä»»ä½•å’Œä¸­æ–­/å®šæ—¶å™¨/IPC ç›¸å…³çš„ä¸œè¥¿æ—¶ï¼Œé—®è‡ªå·±ï¼š

  * *â€œè¿™ç©æ„åœ¨å¤šæ ¸ä¸‹æ˜¯ per-hart çš„å—ï¼Ÿâ€*
  * *â€œæˆ‘æ˜¯ä¸æ˜¯ä¸å°å¿ƒå†™æ­»äº† hart0ï¼Ÿâ€*

* å¦‚æœå‡ºç°ï¼š

  * å•æ ¸ OKã€å¤šæ ¸æŒ‚ï¼›
  * Boot HART=0 OKã€Boot HARTâ‰ 0 æŒ‚ï¼›
    â†’ å…ˆæ£€æŸ¥ï¼š

    * `mhartid` / hartid çš„ä½¿ç”¨ï¼›
    * PLIC æˆ– CLINT ç­‰æ˜¯å¦ç¡¬ç¼–ç äº† â€œhart0â€ã€‚

---

å†™åˆ°è¿™é‡Œï¼Œè¿™ä¸ªå‘ä»¥åå†è¸©åˆ°ä½ å°±å¯ä»¥ä¸€å·´æŒç³Šè‡ªå·±è„‘é—¨äº†ï¼š

> â€œå•Šï¼Œè¿™ä¸æ˜¯å…¸å‹çš„ **â€˜æ‰€æœ‰ä¸œè¥¿éƒ½å†™åˆ° HART0 ä¸Šâ€™** é‚£ä¸ªå‘å˜›ï¼â€ ğŸ˜‚
