8e2daa45462ceeffd34541eb6b5caae19d7f92ae
Merge pull request #535 from Silabs-ArjanB/ArjanB_per_counter_illegal
diff --git a/rtl/cv32e40p_if_stage.sv b/rtl/cv32e40p_if_stage.sv
index a6377dc..6d96ac8 100644
--- a/rtl/cv32e40p_if_stage.sv
+++ b/rtl/cv32e40p_if_stage.sv
@@ -230,8 +230,8 @@ module cv32e40p_if_stage
     end
   end
 
-  assign if_busy_o       = prefetch_busy;
-  assign perf_imiss_o    = (~fetch_valid) | branch_req;
+  assign if_busy_o    = prefetch_busy;
+  assign perf_imiss_o = !fetch_valid && !branch_req;
 
   // IF-ID pipeline registers, frozen when the ID stage is stalled
   always_ff @(posedge clk, negedge rst_n)