v {xschem version=3.4.7 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
N 1340 -160 1340 -140 {lab=#net1}
N 1420 -130 1420 -100 {lab=vss}
N 1420 -160 1430 -160 {lab=vss}
N 1420 -300 1430 -300 {lab=vss}
N 1420 -210 1420 -190 {lab=#net2}
N 1420 -270 1420 -210 {lab=#net2}
N 1280 -160 1340 -160 {lab=#net1}
N 1340 -160 1380 -160 {lab=#net1}
N 1760 -160 1760 -140 {lab=#net3}
N 1840 -160 1850 -160 {lab=vss}
N 1840 -300 1850 -300 {lab=vss}
N 1840 -210 1840 -190 {lab=#net4}
N 1840 -270 1840 -210 {lab=#net4}
N 1700 -160 1760 -160 {lab=#net3}
N 1760 -160 1800 -160 {lab=#net3}
N 2180 -160 2180 -140 {lab=#net5}
N 2260 -160 2270 -160 {lab=vss}
N 2260 -300 2270 -300 {lab=vss}
N 2260 -210 2260 -190 {lab=#net6}
N 2260 -270 2260 -210 {lab=#net6}
N 2120 -160 2180 -160 {lab=#net5}
N 2180 -160 2220 -160 {lab=#net5}
N 1420 -690 1430 -690 {lab=vdd}
N 1420 -880 1420 -860 {lab=vdd}
N 1420 -800 1420 -720 {lab=#net7}
N 1280 -830 1340 -830 {lab=#net8}
N 1340 -830 1380 -830 {lab=#net8}
N 1330 -850 1330 -830 {lab=#net8}
N 1840 -690 1850 -690 {lab=vdd}
N 1840 -880 1840 -860 {lab=vdd}
N 1840 -800 1840 -720 {lab=#net9}
N 1700 -830 1760 -830 {lab=#net10}
N 1760 -830 1800 -830 {lab=#net10}
N 1750 -850 1750 -830 {lab=#net10}
N 2260 -830 2280 -830 {lab=vdd}
N 2260 -690 2270 -690 {lab=vdd}
N 2260 -880 2260 -860 {lab=vdd}
N 2280 -880 2280 -830 {lab=vdd}
N 2260 -800 2260 -720 {lab=#net11}
N 2120 -830 2180 -830 {lab=#net12}
N 2180 -830 2220 -830 {lab=#net12}
N 2170 -850 2170 -830 {lab=#net12}
N 1420 -660 1420 -620 {lab=#net13}
N 1420 -620 2260 -620 {lab=#net13}
N 2260 -660 2260 -620 {lab=#net13}
N 1420 -370 1420 -330 {lab=#net14}
N 1420 -370 2260 -370 {lab=#net14}
N 2260 -370 2260 -330 {lab=#net14}
N 1840 -370 1840 -330 {lab=#net14}
N 1840 -660 1840 -620 {lab=#net13}
N 2060 -480 2060 -470 {lab=osci}
N 2050 -550 2060 -550 {lab=vdd}
N 2050 -430 2060 -430 {lab=vss}
N 2100 -550 2120 -550 {lab=qnot}
N 2100 -430 2120 -430 {lab=qb}
N 2060 -490 2060 -480 {lab=osci}
N 2060 -520 2060 -490 {lab=osci}
N 2060 -470 2060 -460 {lab=osci}
N 2060 -400 2060 -380 {lab=#net14}
N 2060 -380 2060 -370 {lab=#net14}
N 2060 -620 2060 -580 {lab=#net13}
N 960 -660 960 -330 {lab=gatep}
N 960 -270 960 -190 {lab=#net15}
N 960 -800 960 -720 {lab=#net16}
N 560 -800 560 -190 {lab=vb1}
N 780 -800 780 -190 {lab=vb2}
N 400 -270 400 -190 {lab=#net17}
N 80 -180 120 -180 {lab=#net18}
N 80 -360 80 -180 {lab=#net18}
N 120 -240 120 -220 {lab=vdd}
N 120 -100 120 -80 {lab=vss}
N 80 -140 120 -140 {lab=#net19}
N 180 -130 180 -100 {lab=iref200u}
N 240 -160 360 -160 {lab=gaten}
N 400 -660 400 -330 {lab=#net18}
N 80 -360 400 -360 {lab=#net18}
N 340 -160 340 -100 {lab=gaten}
N 340 -100 900 -100 {lab=gaten}
N 900 -160 900 -100 {lab=gaten}
N 900 -160 920 -160 {lab=gaten}
N 720 -160 740 -160 {lab=gaten}
N 720 -160 720 -100 {lab=gaten}
N 500 -160 520 -160 {lab=vb1}
N 280 -100 280 -60 {lab=vss}
N 280 -60 1160 -60 {lab=vss}
N 1160 -80 1160 -60 {lab=vss}
N 960 -130 960 -60 {lab=vss}
N 960 -160 970 -160 {lab=vss}
N 970 -160 970 -60 {lab=vss}
N 780 -130 780 -60 {lab=vss}
N 780 -160 790 -160 {lab=vss}
N 790 -160 790 -60 {lab=vss}
N 560 -130 560 -60 {lab=vss}
N 560 -160 570 -160 {lab=vss}
N 570 -160 570 -60 {lab=vss}
N 400 -130 400 -60 {lab=vss}
N 400 -160 410 -160 {lab=vss}
N 410 -160 410 -60 {lab=vss}
N 120 -80 120 -60 {lab=vss}
N 120 -60 280 -60 {lab=vss}
N 440 -300 500 -300 {lab=vb1}
N 500 -300 500 -160 {lab=vb1}
N 500 -220 560 -220 {lab=vb1}
N 560 -220 900 -220 {lab=vb1}
N 900 -300 900 -220 {lab=vb1}
N 900 -300 920 -300 {lab=vb1}
N 600 -830 740 -830 {lab=vb2}
N 720 -830 720 -760 {lab=vb2}
N 720 -760 780 -760 {lab=vb2}
N 1160 -950 1160 -910 {lab=vdd}
N 960 -950 1160 -950 {lab=vdd}
N 960 -950 960 -860 {lab=vdd}
N 400 -950 960 -950 {lab=vdd}
N 400 -950 400 -720 {lab=vdd}
N 560 -950 560 -860 {lab=vdd}
N 550 -830 560 -830 {lab=vdd}
N 550 -950 550 -830 {lab=vdd}
N 780 -950 780 -860 {lab=vdd}
N 780 -830 790 -830 {lab=vdd}
N 790 -950 790 -830 {lab=vdd}
N 950 -830 960 -830 {lab=vdd}
N 950 -950 950 -830 {lab=vdd}
N 620 -950 620 -920 {lab=vdd}
N 620 -860 620 -830 {lab=vb2}
N 780 -760 900 -760 {lab=vb2}
N 900 -760 900 -690 {lab=vb2}
N 900 -690 920 -690 {lab=vb2}
N 900 -690 900 -640 {lab=vb2}
N 900 -640 1360 -640 {lab=vb2}
N 1360 -690 1360 -640 {lab=vb2}
N 1360 -690 1380 -690 {lab=vb2}
N 1360 -640 1780 -640 {lab=vb2}
N 1780 -690 1780 -640 {lab=vb2}
N 1780 -690 1800 -690 {lab=vb2}
N 1780 -640 2200 -640 {lab=vb2}
N 2200 -690 2200 -640 {lab=vb2}
N 2200 -690 2220 -690 {lab=vb2}
N 900 -350 900 -300 {lab=vb1}
N 900 -350 2200 -350 {lab=vb1}
N 2200 -350 2200 -300 {lab=vb1}
N 2200 -300 2220 -300 {lab=vb1}
N 1780 -300 1800 -300 {lab=vb1}
N 1780 -350 1780 -300 {lab=vb1}
N 1360 -300 1380 -300 {lab=vb1}
N 1360 -350 1360 -300 {lab=vb1}
N 1160 -60 1580 -60 {lab=vss}
N 1580 -80 1580 -60 {lab=vss}
N 1580 -60 2000 -60 {lab=vss}
N 2000 -80 2000 -60 {lab=vss}
N 1340 -80 1340 -60 {lab=vss}
N 1340 -110 1350 -110 {lab=vss}
N 1350 -110 1350 -60 {lab=vss}
N 1760 -80 1760 -60 {lab=vss}
N 1760 -110 1770 -110 {lab=vss}
N 1770 -110 1770 -60 {lab=vss}
N 1430 -160 1430 -60 {lab=vss}
N 1420 -100 1420 -60 {lab=vss}
N 1840 -130 1840 -60 {lab=vss}
N 1850 -160 1850 -60 {lab=vss}
N 2000 -60 2270 -60 {lab=vss}
N 2270 -160 2270 -60 {lab=vss}
N 2260 -130 2260 -60 {lab=vss}
N 2180 -80 2180 -60 {lab=vss}
N 2180 -110 2190 -110 {lab=vss}
N 2190 -110 2190 -60 {lab=vss}
N 1160 -950 2000 -950 {lab=vdd}
N 2000 -950 2000 -910 {lab=vdd}
N 2000 -950 2280 -950 {lab=vdd}
N 2280 -950 2280 -880 {lab=vdd}
N 2260 -950 2260 -880 {lab=vdd}
N 2170 -950 2170 -910 {lab=vdd}
N 2170 -880 2180 -880 {lab=vdd}
N 2180 -950 2180 -880 {lab=vdd}
N 1750 -950 1750 -910 {lab=vdd}
N 1750 -880 1760 -880 {lab=vdd}
N 1760 -950 1760 -880 {lab=vdd}
N 1840 -950 1840 -880 {lab=vdd}
N 1840 -830 1850 -830 {lab=vdd}
N 1850 -950 1850 -830 {lab=vdd}
N 1420 -830 1430 -830 {lab=vdd}
N 1430 -950 1430 -830 {lab=vdd}
N 1420 -950 1420 -880 {lab=vdd}
N 1330 -950 1330 -910 {lab=vdd}
N 1330 -880 1340 -880 {lab=vdd}
N 1340 -950 1340 -880 {lab=vdd}
N 1160 -750 1160 -720 {lab=vss}
N 1580 -750 1580 -720 {lab=vss}
N 2000 -750 2000 -720 {lab=vss}
N 1160 -270 1160 -240 {lab=vdd}
N 1580 -270 1580 -240 {lab=vdd}
N 2000 -270 2000 -240 {lab=vdd}
N 380 -300 400 -300 {lab=vss}
N 960 -300 980 -300 {lab=vss}
N 960 -690 970 -690 {lab=vdd}
N 1000 -830 1040 -830 {lab=gatep}
N 1040 -830 1040 -600 {lab=gatep}
N 960 -600 1040 -600 {lab=gatep}
N 1090 -830 1120 -830 {lab=gatep}
N 1510 -830 1540 -830 {lab=gatep}
N 1930 -830 1960 -830 {lab=gatep}
N 1090 -160 1120 -160 {lab=gaten}
N 1510 -160 1540 -160 {lab=gaten}
N 1930 -160 1960 -160 {lab=gaten}
N 620 -220 620 -190 {lab=vb1}
N 620 -130 620 -60 {lab=vss}
N 1160 -590 1160 -560 {lab=vdd}
N 1160 -440 1160 -410 {lab=vss}
N 1050 -500 1080 -500 {lab=s0}
N 1260 -500 1290 -500 {lab=s0b}
N 1440 -590 1440 -560 {lab=vdd}
N 1440 -440 1440 -410 {lab=vss}
N 1330 -500 1360 -500 {lab=s1}
N 1540 -500 1570 -500 {lab=s1b}
N 1720 -590 1720 -560 {lab=vdd}
N 1720 -440 1720 -410 {lab=vss}
N 1610 -500 1640 -500 {lab=s2}
N 1820 -500 1850 -500 {lab=s2b}
N 1200 -750 1200 -720 {lab=s0}
N 1620 -750 1620 -720 {lab=s1}
N 2040 -750 2040 -720 {lab=s2}
N 1200 -930 1200 -910 {lab=s0b}
N 1620 -930 1620 -910 {lab=s1b}
N 2040 -930 2040 -910 {lab=s2b}
N 1580 -950 1580 -910 {lab=vdd}
N 1200 -80 1230 -80 {lab=s0}
N 1200 -240 1230 -240 {lab=s0b}
N 1620 -240 1650 -240 {lab=s1b}
N 2040 -240 2070 -240 {lab=s2b}
N 1620 -80 1650 -80 {lab=s1}
N 2040 -80 2070 -80 {lab=s2}
N 2060 -490 2380 -490 {lab=osci}
N 1270 -880 1290 -880 {lab=s0}
N 1690 -880 1710 -880 {lab=s1}
N 2110 -880 2130 -880 {lab=s2}
N 1280 -110 1300 -110 {lab=s0b}
N 1700 -110 1720 -110 {lab=s1b}
N 2120 -110 2140 -110 {lab=s2b}
N 20 -50 20 -30 {lab=vss}
N 20 -140 20 -110 {lab=#net19}
N 20 -140 80 -140 {lab=#net19}
N 3490 -670 3490 -640 {lab=vss}
N 3490 -560 3490 -530 {lab=vdd}
N 3490 -450 3490 -420 {lab=vss}
N 3490 -340 3490 -310 {lab=vdd}
N 3690 -520 3730 -520 {lab=out_comp_high}
N 3690 -460 3730 -460 {lab=out_comp_low}
N 3770 -590 3770 -550 {lab=vdd}
N 3770 -430 3770 -390 {lab=vss}
N 3810 -520 3850 -520 {lab=q}
N 3810 -460 3850 -460 {lab=qb}
N 3120 -1000 3120 -970 {lab=vdd}
N 3120 -820 3120 -800 {lab=GND}
N 3120 -910 3120 -880 {lab=vss}
N 3430 -570 3430 -490 {lab=osci}
N 3430 -570 3450 -570 {lab=osci}
N 3430 -490 3430 -410 {lab=osci}
N 3430 -410 3450 -410 {lab=osci}
N 3690 -600 3690 -520 {lab=out_comp_high}
N 3590 -600 3690 -600 {lab=out_comp_high}
N 3690 -460 3690 -380 {lab=out_comp_low}
N 3590 -380 3690 -380 {lab=out_comp_low}
N 3510 -900 3510 -870 {lab=vdd}
N 3510 -810 3510 -780 {lab=irefn}
N 3590 -900 3590 -870 {lab=irefp}
N 3590 -810 3590 -780 {lab=vss}
N 3550 -580 3550 -550 {lab=irefn}
N 3550 -360 3550 -330 {lab=irefp}
N 2790 -910 2840 -910 {lab=q}
N 3000 -910 3050 -910 {lab=qnot}
N 2890 -850 2890 -820 {lab=vss}
N 2890 -1000 2890 -970 {lab=vdd}
N 3290 -260 3290 -240 {lab=vss}
N 3990 -670 4010 -670 {lab=#net20}
N 3940 -650 3940 -590 {lab=vss}
N 3940 -590 4060 -590 {lab=vss}
N 4060 -610 4060 -590 {lab=vss}
N 3940 -750 3940 -690 {lab=vdd}
N 3940 -750 4060 -750 {lab=vdd}
N 4060 -750 4060 -730 {lab=vdd}
N 4170 -670 4200 -670 {lab=fout}
N 3860 -670 3890 -670 {lab=q}
N 3990 -310 4010 -310 {lab=#net21}
N 3940 -290 3940 -230 {lab=vss}
N 3940 -230 4060 -230 {lab=vss}
N 4060 -250 4060 -230 {lab=vss}
N 3940 -390 3940 -330 {lab=vdd}
N 3940 -390 4060 -390 {lab=vdd}
N 4060 -390 4060 -370 {lab=vdd}
N 4170 -310 4200 -310 {lab=foutb}
N 3860 -310 3890 -310 {lab=qb}
N 3220 -490 3430 -490 {lab=osci}
N 3240 -960 3240 -930 {lab=iref200u}
N 3240 -870 3240 -850 {lab=vss}
N 3290 -460 3290 -350 {lab=vlow}
N 3290 -630 3290 -520 {lab=vhigh}
N 3290 -350 3290 -320 {lab=vlow}
N 3290 -640 3290 -630 {lab=vhigh}
N 3290 -350 3450 -350 {lab=vlow}
N 3290 -630 3450 -630 {lab=vhigh}
N 3290 -740 3290 -700 {lab=vdd}
N 3220 -240 3290 -240 {lab=vss}
N 3010 -240 3220 -240 {lab=vss}
N 2390 -980 2390 -950 {lab=s0}
N 2390 -890 2390 -860 {lab=vss}
N 2450 -980 2450 -950 {lab=s1}
N 2450 -890 2450 -860 {lab=vss}
N 2510 -980 2510 -950 {lab=s2}
N 2510 -890 2510 -860 {lab=vss}
N 2590 -980 2590 -950 {lab=c0}
N 2590 -890 2590 -860 {lab=vss}
N 2650 -980 2650 -950 {lab=c1}
N 2650 -890 2650 -860 {lab=vss}
N 2710 -980 2710 -950 {lab=c2}
N 2710 -890 2710 -860 {lab=vss}
N 2800 -240 3010 -240 {lab=vss}
N 3080 -490 3220 -490 {lab=osci}
N 3020 -370 3040 -370 {lab=vss}
N 3160 -370 3180 -370 {lab=vdd}
N 3120 -690 3120 -670 {lab=vdd}
N 3120 -550 3120 -530 {lab=vss}
N 3020 -610 3040 -610 {lab=c2}
N 3220 -610 3240 -610 {lab=c2b}
N 3040 -330 3060 -330 {lab=c2}
N 3140 -330 3160 -330 {lab=c2b}
N 3100 -490 3100 -480 {lab=osci}
N 3100 -420 3100 -410 {lab=#net22}
N 2810 -370 2830 -370 {lab=vss}
N 2950 -370 2970 -370 {lab=vdd}
N 2830 -330 2850 -330 {lab=c1}
N 2930 -330 2950 -330 {lab=c1b}
N 2890 -420 2890 -410 {lab=#net23}
N 2590 -370 2610 -370 {lab=vss}
N 2730 -370 2750 -370 {lab=vdd}
N 2610 -330 2630 -330 {lab=c0}
N 2710 -330 2730 -330 {lab=c0b}
N 2670 -420 2670 -410 {lab=#net24}
N 2600 -490 3080 -490 {lab=osci}
N 2670 -490 2670 -480 {lab=osci}
N 2890 -490 2890 -480 {lab=osci}
N 2850 -690 2850 -670 {lab=vdd}
N 2850 -550 2850 -530 {lab=vss}
N 2750 -610 2770 -610 {lab=c1}
N 2950 -610 2970 -610 {lab=c1b}
N 2440 -490 2600 -490 {lab=osci}
N 2580 -690 2580 -670 {lab=vdd}
N 2580 -550 2580 -530 {lab=vss}
N 2480 -610 2500 -610 {lab=c0}
N 2680 -610 2700 -610 {lab=c0b}
N 3100 -410 3100 -390 {lab=#net22}
N 3100 -270 3100 -240 {lab=vss}
N 2890 -410 2890 -390 {lab=#net23}
N 2890 -270 2890 -240 {lab=vss}
N 2670 -240 2800 -240 {lab=vss}
N 2670 -270 2670 -240 {lab=vss}
N 2670 -410 2670 -390 {lab=#net24}
N 2380 -490 2440 -490 {lab=osci}
C {libs/xp_core_analog/pass1u05u/pass1u05u.sym} 1200 -160 0 0 {name=x1}
C {symbols/nfet_03v3.sym} 1320 -110 0 0 {name=M25
L=0.5u
W=1u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 1400 -160 0 0 {name=M26
L=0.5u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 1400 -300 0 0 {name=M27
L=0.5u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {lab_wire.sym} 1430 -300 0 1 {name=p9 sig_type=std_logic lab=vss}
C {libs/xp_core_analog/pass1u05u/pass1u05u.sym} 1620 -160 0 0 {name=x2}
C {symbols/nfet_03v3.sym} 1740 -110 0 0 {name=M28
L=0.5u
W=1u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 1820 -160 0 0 {name=M29
L=0.5u
W=8u
nf=1
m=2
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 1820 -300 0 0 {name=M30
L=0.5u
W=8u
nf=1
m=2
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {lab_wire.sym} 1850 -300 0 1 {name=p10 sig_type=std_logic lab=vss}
C {libs/xp_core_analog/pass1u05u/pass1u05u.sym} 2040 -160 0 0 {name=x3}
C {symbols/nfet_03v3.sym} 2160 -110 0 0 {name=M31
L=0.5u
W=1u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 2240 -160 0 0 {name=M32
L=0.5u
W=8u
nf=1
m=4
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 2240 -300 0 0 {name=M33
L=0.5u
W=8u
nf=1
m=4
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {lab_wire.sym} 2270 -300 0 1 {name=p11 sig_type=std_logic lab=vss}
C {symbols/pfet_03v3.sym} 1400 -690 0 0 {name=M34
L=0.5u
W=20u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 1400 -830 0 0 {name=M35
L=0.5u
W=20u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {lab_wire.sym} 1430 -690 0 1 {name=p12 sig_type=std_logic lab=vdd}
C {libs/xp_core_analog/pass1u05u/pass1u05u.sym} 1200 -830 0 0 {name=x4}
C {symbols/pfet_03v3.sym} 1310 -880 0 0 {name=M36
L=0.5u
W=2u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 1820 -690 0 0 {name=M37
L=0.5u
W=20u
nf=1
m=2
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 1820 -830 0 0 {name=M38
L=0.5u
W=20u
nf=1
m=2
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {lab_wire.sym} 1850 -690 0 1 {name=p13 sig_type=std_logic lab=vdd}
C {libs/xp_core_analog/pass1u05u/pass1u05u.sym} 1620 -830 0 0 {name=x5}
C {symbols/pfet_03v3.sym} 1730 -880 0 0 {name=M39
L=0.5u
W=2u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 2240 -690 0 0 {name=M40
L=0.5u
W=20u
nf=1
m=4
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 2240 -830 0 0 {name=M41
L=0.5u
W=20u
nf=1
m=4
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {lab_wire.sym} 2270 -690 0 1 {name=p14 sig_type=std_logic lab=vdd}
C {libs/xp_core_analog/pass1u05u/pass1u05u.sym} 2040 -830 0 0 {name=x7}
C {symbols/pfet_03v3.sym} 2150 -880 0 0 {name=M42
L=0.5u
W=2u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 2080 -430 0 1 {name=M43
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 2080 -550 0 1 {name=M44
L=0.28u
W=20u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {lab_wire.sym} 2050 -430 0 0 {name=p18 sig_type=std_logic lab=vss}
C {lab_wire.sym} 2050 -550 0 0 {name=p19 sig_type=std_logic lab=vdd}
C {symbols/pfet_03v3.sym} 980 -830 0 1 {name=M15
L=0.5u
W=20u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 940 -690 0 0 {name=M16
L=0.5u
W=20u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 940 -160 0 0 {name=M23
L=0.5u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 940 -300 0 0 {name=M24
L=0.5u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 760 -160 0 0 {name=M45
L=0.5u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 760 -830 0 0 {name=M46
L=0.5u
W=5u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 580 -830 0 1 {name=M47
L=0.5u
W=5u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 540 -160 0 0 {name=M48
L=0.5u
W=2u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 380 -160 0 0 {name=M49
L=0.5u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 420 -300 0 1 {name=M50
L=0.5u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {libs/qw_core_analog/OTAforChargePump/OTAforChargePump.sym} 180 -160 0 0 {name=x8}
C {lab_wire.sym} 160 -60 0 1 {name=p7 sig_type=std_logic lab=vss}
C {lab_wire.sym} 120 -230 0 1 {name=p8 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 180 -110 2 0 {name=p21 sig_type=std_logic lab=iref200u}
C {res.sym} 400 -690 0 0 {name=R1
value=46k
footprint=1206
device=resistor
m=1}
C {capa-2.sym} 280 -130 0 0 {name=C1
m=1
value=10p
footprint=1206
device=polarized_capacitor}
C {capa-2.sym} 620 -890 0 0 {name=C5
m=1
value=10p
footprint=1206
device=polarized_capacitor}
C {lab_wire.sym} 680 -830 0 1 {name=p22 sig_type=std_logic lab=vb2}
C {lab_wire.sym} 680 -220 0 1 {name=p23 sig_type=std_logic lab=vb1}
C {lab_wire.sym} 1160 -730 2 1 {name=p24 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1580 -730 2 1 {name=p25 sig_type=std_logic lab=vss}
C {lab_wire.sym} 2000 -730 2 1 {name=p26 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1160 -260 0 0 {name=p31 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1580 -260 0 0 {name=p32 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 2000 -260 0 0 {name=p33 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 390 -300 0 0 {name=p35 sig_type=std_logic lab=vss}
C {lab_wire.sym} 970 -300 0 1 {name=p36 sig_type=std_logic lab=vss}
C {lab_wire.sym} 970 -690 0 1 {name=p37 sig_type=std_logic lab=vdd}
C {libs/xp_core_analog/inv1u05u/inv1u05u.sym} 1160 -500 0 0 {name=x9}
C {lab_wire.sym} 330 -160 0 0 {name=p38 sig_type=std_logic lab=gaten}
C {lab_wire.sym} 1020 -600 0 0 {name=p39 sig_type=std_logic lab=gatep}
C {lab_wire.sym} 1100 -830 0 0 {name=p40 sig_type=std_logic lab=gatep}
C {lab_wire.sym} 1520 -830 0 0 {name=p41 sig_type=std_logic lab=gatep}
C {lab_wire.sym} 1940 -830 0 0 {name=p42 sig_type=std_logic lab=gatep}
C {lab_wire.sym} 1100 -160 0 0 {name=p43 sig_type=std_logic lab=gaten}
C {lab_wire.sym} 1520 -160 0 0 {name=p50 sig_type=std_logic lab=gaten}
C {lab_wire.sym} 1940 -160 0 0 {name=p51 sig_type=std_logic lab=gaten}
C {capa-2.sym} 620 -160 0 0 {name=C6
m=1
value=10p
footprint=1206
device=polarized_capacitor}
C {lab_wire.sym} 1160 -420 2 1 {name=p53 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1160 -580 0 0 {name=p54 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1060 -500 0 0 {name=p56 sig_type=std_logic lab=s0}
C {libs/xp_core_analog/inv1u05u/inv1u05u.sym} 1440 -500 0 0 {name=x10}
C {lab_wire.sym} 1440 -420 2 1 {name=p57 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1440 -580 0 0 {name=p58 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1340 -500 0 0 {name=p59 sig_type=std_logic lab=s1}
C {libs/xp_core_analog/inv1u05u/inv1u05u.sym} 1720 -500 0 0 {name=x11}
C {lab_wire.sym} 1720 -420 2 1 {name=p61 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1720 -580 0 0 {name=p62 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1620 -500 0 0 {name=p66 sig_type=std_logic lab=s2}
C {lab_wire.sym} 1280 -500 0 1 {name=p67 sig_type=std_logic lab=s0b}
C {lab_wire.sym} 1560 -500 0 1 {name=p68 sig_type=std_logic lab=s1b}
C {lab_wire.sym} 1840 -500 0 1 {name=p69 sig_type=std_logic lab=s2b}
C {lab_wire.sym} 1200 -730 3 0 {name=p70 sig_type=std_logic lab=s0}
C {lab_wire.sym} 1620 -730 3 0 {name=p71 sig_type=std_logic lab=s1}
C {lab_wire.sym} 2040 -730 3 0 {name=p72 sig_type=std_logic lab=s2}
C {lab_wire.sym} 1200 -920 3 1 {name=p73 sig_type=std_logic lab=s0b}
C {lab_wire.sym} 1620 -920 3 1 {name=p74 sig_type=std_logic lab=s1b}
C {lab_wire.sym} 2040 -920 3 1 {name=p75 sig_type=std_logic lab=s2b}
C {lab_wire.sym} 1220 -80 0 1 {name=p76 sig_type=std_logic lab=s0}
C {lab_wire.sym} 1220 -240 0 1 {name=p77 sig_type=std_logic lab=s0b}
C {lab_wire.sym} 1640 -240 0 1 {name=p79 sig_type=std_logic lab=s1b}
C {lab_wire.sym} 2060 -240 0 1 {name=p80 sig_type=std_logic lab=s2b}
C {lab_wire.sym} 1640 -80 0 1 {name=p81 sig_type=std_logic lab=s1}
C {lab_wire.sym} 2060 -80 0 1 {name=p82 sig_type=std_logic lab=s2}
C {lab_wire.sym} 1280 -880 0 0 {name=p83 sig_type=std_logic lab=s0}
C {lab_wire.sym} 1700 -880 0 0 {name=p84 sig_type=std_logic lab=s1}
C {lab_wire.sym} 2120 -880 0 0 {name=p85 sig_type=std_logic lab=s2}
C {lab_wire.sym} 1290 -110 0 0 {name=p86 sig_type=std_logic lab=s0b}
C {lab_wire.sym} 1710 -110 0 0 {name=p87 sig_type=std_logic lab=s1b}
C {lab_wire.sym} 2130 -110 0 0 {name=p88 sig_type=std_logic lab=s2b}
C {lab_wire.sym} 440 -950 0 1 {name=p1 sig_type=std_logic lab=vdd}
C {devices/code_shown.sym} 2210 -1320 0 0 {name=Simulation only_toplevel=false value="

.param VDD = 3.3
.param Vtune = 1
.param s0 = 3.3 s1 = 0 s2 = 0 c0 = 0 c1 = 0 c2 = 3.3
.param VIN=1
*V6 net3 0 \{Vtune\}

.control
save all

tran 10p 200n


write PCP0817_tb.raw
.endc
"}
C {devices/code_shown.sym} 2200 -1510 0 0 {name=MODELS1 only_toplevel=true
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice typical
.lib $::180MCU_MODELS/sm141064.ngspice cap_mim
.lib $::180MCU_MODELS/sm141064.ngspice res_typical
.lib $::180MCU_MODELS/sm141064.ngspice moscap_typical
.lib $::180MCU_MODELS/sm141064.ngspice mimcap_typical
* .lib $::180MCU_MODELS/sm141064.ngspice res_statistical
"}
C {vsource.sym} 20 -80 0 0 {name=V6 value=\{Vtune\} savecurrent=false}
C {lab_wire.sym} 20 -40 2 1 {name=p17 sig_type=std_logic lab=vss}
C {lab_wire.sym} 3490 -540 2 0 {name=p30 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 3490 -320 2 0 {name=p46 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 3490 -440 0 1 {name=p47 sig_type=std_logic lab=vss}
C {lab_wire.sym} 3490 -660 0 1 {name=p48 sig_type=std_logic lab=vss}
C {lab_wire.sym} 3400 -350 0 0 {name=p49 sig_type=std_logic lab=vlow}
C {lab_wire.sym} 3400 -630 0 0 {name=p52 sig_type=std_logic lab=vhigh}
C {lab_wire.sym} 3770 -580 0 0 {name=p55 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 3770 -400 2 1 {name=p60 sig_type=std_logic lab=vss}
C {lab_wire.sym} 3840 -520 0 1 {name=p65 sig_type=std_logic lab=q}
C {lab_wire.sym} 3840 -460 0 1 {name=p89 sig_type=std_logic lab=qb}
C {vsource.sym} 3120 -940 0 0 {name=V9 value=\{VDD\} savecurrent=false}
C {vsource.sym} 3120 -850 0 0 {name=V10 value=0 savecurrent=false}
C {gnd.sym} 3120 -800 0 0 {name=l1 lab=GND}
C {lab_wire.sym} 3120 -990 0 0 {name=p90 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 3120 -900 0 0 {name=p91 sig_type=std_logic lab=vss}
C {lab_wire.sym} 3390 -490 0 0 {name=p92 sig_type=std_logic lab=osci}
C {isource.sym} 3510 -840 0 0 {name=I1 value=200u}
C {isource.sym} 3590 -840 0 0 {name=I2 value=200u}
C {lab_wire.sym} 3510 -890 0 0 {name=p93 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 3510 -790 2 1 {name=p94 sig_type=std_logic lab=irefn}
C {lab_wire.sym} 3550 -560 2 0 {name=p95 sig_type=std_logic lab=irefn}
C {lab_wire.sym} 3590 -890 0 0 {name=p96 sig_type=std_logic lab=irefp}
C {lab_wire.sym} 3590 -790 2 1 {name=p97 sig_type=std_logic lab=vss}
C {lab_wire.sym} 3550 -340 2 0 {name=p98 sig_type=std_logic lab=irefp}
C {lab_wire.sym} 2890 -990 0 0 {name=p99 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 2890 -830 2 1 {name=p100 sig_type=std_logic lab=vss}
C {lab_wire.sym} 2800 -910 0 0 {name=p101 sig_type=std_logic lab=q}
C {lab_wire.sym} 3040 -910 0 0 {name=p102 sig_type=std_logic lab=qnot}
C {res.sym} 3290 -290 0 0 {name=R3
value=8k
footprint=1206
device=resistor
m=1}
C {res.sym} 3290 -490 0 0 {name=R4
value=16k
footprint=1206
device=resistor
m=1}
C {res.sym} 3290 -670 0 0 {name=R5
value=8k
footprint=1206
device=resistor
m=1}
C {lab_wire.sym} 4000 -750 0 0 {name=p103 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 4000 -390 0 0 {name=p104 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 4000 -590 2 1 {name=p105 sig_type=std_logic lab=vss}
C {lab_wire.sym} 4000 -230 2 1 {name=p106 sig_type=std_logic lab=vss}
C {lab_wire.sym} 3870 -670 0 0 {name=p107 sig_type=std_logic lab=q}
C {lab_wire.sym} 3870 -310 0 0 {name=p108 sig_type=std_logic lab=qb}
C {lab_wire.sym} 4190 -670 0 1 {name=p109 sig_type=std_logic lab=fout}
C {lab_wire.sym} 4190 -310 0 1 {name=p110 sig_type=std_logic lab=foutb}
C {libs/qw_core_analog/SRlatch.sym} 3770 -490 0 0 {name=x6}
C {libs/qw_core_analog/PMOScomparator.sym} 3510 -380 2 1 {name=x12}
C {libs/qw_core_analog/NMOScomparator.sym} 3510 -600 2 1 {name=x13}
C {libs/qw_core_analog/INV.sym} 2900 -780 0 0 {name=x14}
C {libs/qw_core_analog/schmitt_trigger.sym} 3930 -670 0 0 {name=x15}
C {libs/qw_core_analog/schmitt_trigger.sym} 3930 -310 0 0 {name=x16}
C {libs/qw_core_analog/INV.sym} 4070 -540 0 0 {name=x17}
C {libs/qw_core_analog/INV.sym} 4070 -180 0 0 {name=x18}
C {isource.sym} 3240 -900 0 0 {name=I3 value=200u}
C {lab_wire.sym} 3240 -950 0 1 {name=p111 sig_type=std_logic lab=iref200u}
C {lab_wire.sym} 3650 -600 0 0 {name=p112 sig_type=std_logic lab=out_comp_high}
C {lab_wire.sym} 3660 -380 0 0 {name=p113 sig_type=std_logic lab=out_comp_low}
C {noconn.sym} 4200 -670 0 1 {name=l2}
C {lab_wire.sym} 3290 -730 0 0 {name=p115 sig_type=std_logic lab=vdd}
C {vsource.sym} 2390 -920 0 0 {name=V12 value=\{s0\} savecurrent=false}
C {lab_wire.sym} 2390 -970 0 0 {name=p120 sig_type=std_logic lab=s0}
C {lab_wire.sym} 2390 -870 2 1 {name=p121 sig_type=std_logic lab=vss}
C {vsource.sym} 2450 -920 0 0 {name=V13 value=\{s1\} savecurrent=false}
C {lab_wire.sym} 2450 -970 0 0 {name=p122 sig_type=std_logic lab=s1}
C {lab_wire.sym} 2450 -870 2 1 {name=p123 sig_type=std_logic lab=vss}
C {vsource.sym} 2510 -920 0 0 {name=V14 value=\{s2\} savecurrent=false}
C {lab_wire.sym} 2510 -970 0 0 {name=p124 sig_type=std_logic lab=s2}
C {lab_wire.sym} 2510 -870 2 1 {name=p125 sig_type=std_logic lab=vss}
C {lab_wire.sym} 2810 -240 0 0 {name=p126 sig_type=std_logic lab=vss}
C {lab_wire.sym} 2110 -430 0 1 {name=p127 sig_type=std_logic lab=qb}
C {lab_wire.sym} 2110 -550 0 1 {name=p128 sig_type=std_logic lab=qnot}
C {vsource.sym} 2590 -920 0 0 {name=V15 value=\{c0\} savecurrent=false}
C {lab_wire.sym} 2590 -970 0 0 {name=p129 sig_type=std_logic lab=c0}
C {lab_wire.sym} 2590 -870 2 1 {name=p130 sig_type=std_logic lab=vss}
C {vsource.sym} 2650 -920 0 0 {name=V16 value=\{c1\} savecurrent=false}
C {lab_wire.sym} 2650 -970 0 0 {name=p131 sig_type=std_logic lab=c1}
C {lab_wire.sym} 2650 -870 2 1 {name=p132 sig_type=std_logic lab=vss}
C {vsource.sym} 2710 -920 0 0 {name=V17 value=\{c2\} savecurrent=false}
C {lab_wire.sym} 2710 -970 0 0 {name=p133 sig_type=std_logic lab=c2}
C {lab_wire.sym} 2710 -870 2 1 {name=p134 sig_type=std_logic lab=vss}
C {capa-2.sym} 3100 -450 0 0 {name=C3 gnd=0 value=1p m=1}
C {lab_wire.sym} 3170 -370 0 1 {name=p135 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 3030 -370 0 0 {name=p136 sig_type=std_logic lab=vss}
C {libs/xp_core_analog/inv1u05u/inv1u05u.sym} 3120 -610 0 0 {name=x19}
C {lab_wire.sym} 3120 -540 2 1 {name=p137 sig_type=std_logic lab=vss}
C {lab_wire.sym} 3120 -680 0 0 {name=p138 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 3030 -610 0 0 {name=p139 sig_type=std_logic lab=c2}
C {lab_wire.sym} 3230 -610 0 1 {name=p140 sig_type=std_logic lab=c2b}
C {lab_wire.sym} 3050 -330 0 0 {name=p141 sig_type=std_logic lab=c2}
C {lab_wire.sym} 3150 -330 0 1 {name=p142 sig_type=std_logic lab=c2b}
C {lab_wire.sym} 3240 -860 2 1 {name=p143 sig_type=std_logic lab=vss}
C {capa-2.sym} 2890 -450 0 0 {name=C2 gnd=0 value=200f m=1}
C {lab_wire.sym} 2960 -370 0 1 {name=p144 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 2820 -370 0 0 {name=p145 sig_type=std_logic lab=vss}
C {lab_wire.sym} 2840 -330 0 0 {name=p146 sig_type=std_logic lab=c1}
C {lab_wire.sym} 2940 -330 0 1 {name=p147 sig_type=std_logic lab=c1b}
C {capa-2.sym} 2670 -450 0 0 {name=C4 gnd=0 value=40f m=1}
C {lab_wire.sym} 2740 -370 0 1 {name=p148 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 2600 -370 0 0 {name=p149 sig_type=std_logic lab=vss}
C {lab_wire.sym} 2620 -330 0 0 {name=p150 sig_type=std_logic lab=c0}
C {lab_wire.sym} 2720 -330 0 1 {name=p151 sig_type=std_logic lab=c0b}
C {libs/xp_core_analog/inv1u05u/inv1u05u.sym} 2850 -610 0 0 {name=x21}
C {lab_wire.sym} 2850 -540 2 1 {name=p152 sig_type=std_logic lab=vss}
C {lab_wire.sym} 2850 -680 0 0 {name=p153 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 2760 -610 0 0 {name=p154 sig_type=std_logic lab=c1}
C {lab_wire.sym} 2960 -610 0 1 {name=p155 sig_type=std_logic lab=c1b}
C {libs/xp_core_analog/inv1u05u/inv1u05u.sym} 2580 -610 0 0 {name=x22}
C {lab_wire.sym} 2580 -540 2 1 {name=p156 sig_type=std_logic lab=vss}
C {lab_wire.sym} 2580 -680 0 0 {name=p157 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 2490 -610 0 0 {name=p158 sig_type=std_logic lab=c0}
C {lab_wire.sym} 2690 -610 0 1 {name=p159 sig_type=std_logic lab=c0b}
C {TG/TG.sym} 3100 -330 1 0 {name=x23}
C {TG/TG.sym} 2890 -330 1 0 {name=x24}
C {TG/TG.sym} 2670 -330 1 0 {name=x25}
