module mux2to1(a,b,s,y);
  input a,b,s;
  output reg y;
  
  always@(*)
    begin
      if(s)
        y = b;
      else
        y = a;
    end
endmodule


module mux4to1(a,b,c,d,s0,s1,y);
  input a,b,c,d,s0,s1;
  output y;
  
  wire w1,w2;
  
  mux2to1 a(.a(a),
            .b(b),
            .s(s0),
            .y);
  mux2to1 b(a,b,s,y);
  mux2to1 c(a,b,s,y);

