{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 11:27:46 2018 " "Info: Processing started: Tue Apr 10 11:27:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off liu -c liu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off liu -c liu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../11503/addr32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../11503/addr32.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr32 " "Info: Found entity 1: addr32" {  } { { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../11503/dac7513.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../11503/dac7513.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac7513 " "Info: Found entity 1: dac7513" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../11503/dff32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../11503/dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Info: Found entity 1: dff32" {  } { { "../11503/dff32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dff32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../11503/liuliu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../11503/liuliu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 liuliu " "Info: Found entity 1: liuliu" {  } { { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../11503/sin_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../11503/sin_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_rom " "Info: Found entity 1: sin_rom" {  } { { "../11503/sin_rom.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/sin_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Info: Found entity 1: cnt" {  } { { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 pad " "Info: Found entity 2: pad" {  } { { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Info: Found entity 1: mux21" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mux12 " "Info: Found entity 2: mux12" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file other.v" { { "Info" "ISGN_ENTITY_NAME" "1 other " "Info: Found entity 1: other" {  } { { "other.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/other.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "H:/11503/liuliu.bdf " "Warning: Can't analyze file -- file H:/11503/liuliu.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "result unpacked addr32.v(5) " "Critical Warning (10226): Verilog HDL Port Declaration warning at addr32.v(5): port declaration for \"result\" declares unpacked dimensions but the data type declaration does not" {  } { { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 5 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "result addr32.v(4) " "Info (10151): Verilog HDL Declaration information at addr32.v(4): \"result\" is declared here" {  } { { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 4 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "result packed addr32.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at addr32.v(5): data type declaration for \"result\" declares packed dimensions but the port declaration declaration does not" {  } { { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "liuliu " "Info: Elaborating entity \"liuliu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac7513 dac7513:inst1 " "Info: Elaborating entity \"dac7513\" for hierarchy \"dac7513:inst1\"" {  } { { "../11503/liuliu.bdf" "inst1" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 744 2208 2368 840 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac7513.v(15) " "Warning (10230): Verilog HDL assignment warning at dac7513.v(15): truncated value with size 32 to match size of target (5)" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dac7513.v(26) " "Warning (10230): Verilog HDL assignment warning at dac7513.v(26): truncated value with size 32 to match size of target (10)" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac7513.v(36) " "Warning (10230): Verilog HDL assignment warning at dac7513.v(36): truncated value with size 32 to match size of target (5)" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:inst10 " "Info: Elaborating entity \"mux21\" for hierarchy \"mux21:inst10\"" {  } { { "../11503/liuliu.bdf" "inst10" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 632 2048 2232 728 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_rom sin_rom:inst3 " "Info: Elaborating entity \"sin_rom\" for hierarchy \"sin_rom:inst3\"" {  } { { "../11503/liuliu.bdf" "inst3" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 512 1992 2144 608 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sin_rom:inst3\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"sin_rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "../11503/sin_rom.v" "altsyncram_component" { Text "C:/Documents and Settings/Administrator/桌面/11503/sin_rom.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sin_rom:inst3\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"sin_rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "../11503/sin_rom.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/sin_rom.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin_rom:inst3\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"sin_rom:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin.mif " "Info: Parameter \"init_file\" = \"sin.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Info: Parameter \"width_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../11503/sin_rom.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/sin_rom.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jk71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jk71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jk71 " "Info: Found entity 1: altsyncram_jk71" {  } { { "db/altsyncram_jk71.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/db/altsyncram_jk71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jk71 sin_rom:inst3\|altsyncram:altsyncram_component\|altsyncram_jk71:auto_generated " "Info: Elaborating entity \"altsyncram_jk71\" for hierarchy \"sin_rom:inst3\|altsyncram:altsyncram_component\|altsyncram_jk71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux12 mux12:inst5 " "Info: Elaborating entity \"mux12\" for hierarchy \"mux12:inst5\"" {  } { { "../11503/liuliu.bdf" "inst5" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 800 1800 1960 896 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataa mux21.v(20) " "Warning (10240): Verilog HDL Always Construct warning at mux21.v(20): inferring latch(es) for variable \"dataa\", which holds its previous value in one or more paths through the always construct" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datab mux21.v(20) " "Warning (10240): Verilog HDL Always Construct warning at mux21.v(20): inferring latch(es) for variable \"datab\", which holds its previous value in one or more paths through the always construct" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datab\[0\] mux21.v(20) " "Info (10041): Inferred latch for \"datab\[0\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datab\[1\] mux21.v(20) " "Info (10041): Inferred latch for \"datab\[1\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datab\[2\] mux21.v(20) " "Info (10041): Inferred latch for \"datab\[2\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datab\[3\] mux21.v(20) " "Info (10041): Inferred latch for \"datab\[3\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datab\[4\] mux21.v(20) " "Info (10041): Inferred latch for \"datab\[4\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datab\[5\] mux21.v(20) " "Info (10041): Inferred latch for \"datab\[5\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datab\[6\] mux21.v(20) " "Info (10041): Inferred latch for \"datab\[6\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datab\[7\] mux21.v(20) " "Info (10041): Inferred latch for \"datab\[7\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datab\[8\] mux21.v(20) " "Info (10041): Inferred latch for \"datab\[8\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datab\[9\] mux21.v(20) " "Info (10041): Inferred latch for \"datab\[9\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataa\[0\] mux21.v(20) " "Info (10041): Inferred latch for \"dataa\[0\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataa\[1\] mux21.v(20) " "Info (10041): Inferred latch for \"dataa\[1\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataa\[2\] mux21.v(20) " "Info (10041): Inferred latch for \"dataa\[2\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataa\[3\] mux21.v(20) " "Info (10041): Inferred latch for \"dataa\[3\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataa\[4\] mux21.v(20) " "Info (10041): Inferred latch for \"dataa\[4\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataa\[5\] mux21.v(20) " "Info (10041): Inferred latch for \"dataa\[5\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataa\[6\] mux21.v(20) " "Info (10041): Inferred latch for \"dataa\[6\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataa\[7\] mux21.v(20) " "Info (10041): Inferred latch for \"dataa\[7\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataa\[8\] mux21.v(20) " "Info (10041): Inferred latch for \"dataa\[8\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataa\[9\] mux21.v(20) " "Info (10041): Inferred latch for \"dataa\[9\]\" at mux21.v(20)" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pad pad:inst8 " "Info: Elaborating entity \"pad\" for hierarchy \"pad:inst8\"" {  } { { "../11503/liuliu.bdf" "inst8" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 840 1632 1784 936 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff32 dff32:inst2 " "Info: Elaborating entity \"dff32\" for hierarchy \"dff32:inst2\"" {  } { { "../11503/liuliu.bdf" "inst2" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 632 1816 1960 728 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr32 addr32:inst " "Info: Elaborating entity \"addr32\" for hierarchy \"addr32:inst\"" {  } { { "../11503/liuliu.bdf" "inst" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 584 1592 1768 680 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cnt:inst4 " "Info: Elaborating entity \"cnt\" for hierarchy \"cnt:inst4\"" {  } { { "../11503/liuliu.bdf" "inst4" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 848 1472 1584 944 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cnt.v(6) " "Warning (10230): Verilog HDL assignment warning at cnt.v(6): truncated value with size 32 to match size of target (10)" {  } { { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "other other:inst6 " "Info: Elaborating entity \"other\" for hierarchy \"other:inst6\"" {  } { { "../11503/liuliu.bdf" "inst6" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 824 2016 2168 920 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram other:inst6\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"other:inst6\|altsyncram:altsyncram_component\"" {  } { { "other.v" "altsyncram_component" { Text "C:/Documents and Settings/Administrator/桌面/gg/other.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "other:inst6\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"other:inst6\|altsyncram:altsyncram_component\"" {  } { { "other.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/other.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "other:inst6\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"other:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file other.mif " "Info: Parameter \"init_file\" = \"other.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Info: Parameter \"width_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "other.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/other.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_br71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_br71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_br71 " "Info: Found entity 1: altsyncram_br71" {  } { { "db/altsyncram_br71.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/db/altsyncram_br71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_br71 other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated " "Info: Elaborating entity \"altsyncram_br71\" for hierarchy \"other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "214 " "Info: Implemented 214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Info: Implemented 176 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info: Implemented 24 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 11:27:47 2018 " "Info: Processing ended: Tue Apr 10 11:27:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 11:27:48 2018 " "Info: Processing started: Tue Apr 10 11:27:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off liu -c liu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off liu -c liu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "liu EP2C35F672C8 " "Info: Selected device EP2C35F672C8 for design \"liu\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Info: Device EP2C35F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Info: Device EP2C50F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Info: Device EP2C50F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C8 " "Info: Device EP2C70F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Info: Device EP2C70F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN A13 (CLK9, LVDSCLK4p, Input)) " "Info: Automatically promoted node clk (placed in PIN A13 (CLK9, LVDSCLK4p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac7513:inst1\|clk1m " "Info: Destination node dac7513:inst1\|clk1m" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac7513:inst1|clk1m } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sel (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node sel (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux21:inst10\|dataout\[3\]~12 " "Info: Destination node mux21:inst10\|dataout\[3\]~12" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux21:inst10|dataout[3]~12 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux21:inst10\|dataout\[2\]~13 " "Info: Destination node mux21:inst10\|dataout\[2\]~13" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux21:inst10|dataout[2]~13 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux21:inst10\|dataout\[4\]~14 " "Info: Destination node mux21:inst10\|dataout\[4\]~14" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux21:inst10|dataout[4]~14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux21:inst10\|dataout\[1\]~15 " "Info: Destination node mux21:inst10\|dataout\[1\]~15" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux21:inst10|dataout[1]~15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux21:inst10\|dataout\[6\]~16 " "Info: Destination node mux21:inst10\|dataout\[6\]~16" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux21:inst10|dataout[6]~16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux21:inst10\|dataout\[7\]~17 " "Info: Destination node mux21:inst10\|dataout\[7\]~17" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux21:inst10|dataout[7]~17 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux21:inst10\|dataout\[8\]~18 " "Info: Destination node mux21:inst10\|dataout\[8\]~18" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux21:inst10|dataout[8]~18 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux21:inst10\|dataout\[5\]~19 " "Info: Destination node mux21:inst10\|dataout\[5\]~19" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux21:inst10|dataout[5]~19 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac7513:inst1\|Mux0~14 " "Info: Destination node dac7513:inst1\|Mux0~14" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 37 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac7513:inst1|Mux0~14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac7513:inst1\|Mux0~15 " "Info: Destination node dac7513:inst1\|Mux0~15" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 37 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac7513:inst1|Mux0~15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { sel } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel" } } } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 784 1312 1480 800 "sel" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pin (placed in PIN N26 (CLK5, LVDSCLK2n, Input)) " "Info: Automatically promoted node pin (placed in PIN N26 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { pin } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin" } } } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 944 1248 1416 960 "pin" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dac7513:inst1\|clk1m  " "Info: Automatically promoted node dac7513:inst1\|clk1m " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac7513:inst1\|clk1m~0 " "Info: Destination node dac7513:inst1\|clk1m~0" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac7513:inst1|clk1m~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dacclk " "Info: Destination node dacclk" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { dacclk } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dacclk" } } } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 760 2384 2560 776 "dacclk" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dacclk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac7513:inst1|clk1m } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.672 ns memory register " "Info: Estimated most critical path is memory to register delay of 9.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|ram_block1a8~porta_address_reg9 1 MEM M4K_X26_Y11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y11; Fanout = 1; MEM Node = 'other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|ram_block1a8~porta_address_reg9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a8~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_br71.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/db/altsyncram_br71.tdf" 194 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|q_a\[8\] 2 MEM M4K_X26_Y11 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X26_Y11; Fanout = 1; MEM Node = 'other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|q_a\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a8~porta_address_reg9 other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|q_a[8] } "NODE_NAME" } } { "db/altsyncram_br71.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/db/altsyncram_br71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(0.650 ns) 6.320 ns mux21:inst10\|dataout\[8\]~18 3 COMB LAB_X51_Y11 1 " "Info: 3: + IC(1.909 ns) + CELL(0.650 ns) = 6.320 ns; Loc. = LAB_X51_Y11; Fanout = 1; COMB Node = 'mux21:inst10\|dataout\[8\]~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|q_a[8] mux21:inst10|dataout[8]~18 } "NODE_NAME" } } { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 7.132 ns dac7513:inst1\|Mux0~11 4 COMB LAB_X51_Y11 1 " "Info: 4: + IC(0.606 ns) + CELL(0.206 ns) = 7.132 ns; Loc. = LAB_X51_Y11; Fanout = 1; COMB Node = 'dac7513:inst1\|Mux0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { mux21:inst10|dataout[8]~18 dac7513:inst1|Mux0~11 } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.366 ns) 7.940 ns dac7513:inst1\|Mux0~12 5 COMB LAB_X51_Y11 1 " "Info: 5: + IC(0.442 ns) + CELL(0.366 ns) = 7.940 ns; Loc. = LAB_X51_Y11; Fanout = 1; COMB Node = 'dac7513:inst1\|Mux0~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { dac7513:inst1|Mux0~11 dac7513:inst1|Mux0~12 } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 8.752 ns dac7513:inst1\|Mux0~13 6 COMB LAB_X51_Y11 1 " "Info: 6: + IC(0.442 ns) + CELL(0.370 ns) = 8.752 ns; Loc. = LAB_X51_Y11; Fanout = 1; COMB Node = 'dac7513:inst1\|Mux0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { dac7513:inst1|Mux0~12 dac7513:inst1|Mux0~13 } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.651 ns) 9.564 ns dac7513:inst1\|Mux0~21 7 COMB LAB_X51_Y11 1 " "Info: 7: + IC(0.161 ns) + CELL(0.651 ns) = 9.564 ns; Loc. = LAB_X51_Y11; Fanout = 1; COMB Node = 'dac7513:inst1\|Mux0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { dac7513:inst1|Mux0~13 dac7513:inst1|Mux0~21 } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.672 ns dac7513:inst1\|dacdout 8 REG LAB_X51_Y11 1 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 9.672 ns; Loc. = LAB_X51_Y11; Fanout = 1; REG Node = 'dac7513:inst1\|dacdout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { dac7513:inst1|Mux0~21 dac7513:inst1|dacdout } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.112 ns ( 63.19 % ) " "Info: Total cell delay = 6.112 ns ( 63.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.560 ns ( 36.81 % ) " "Info: Total interconnect delay = 3.560 ns ( 36.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.672 ns" { other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a8~porta_address_reg9 other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|q_a[8] mux21:inst10|dataout[8]~18 dac7513:inst1|Mux0~11 dac7513:inst1|Mux0~12 dac7513:inst1|Mux0~13 dac7513:inst1|Mux0~21 dac7513:inst1|dacdout } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "3 " "Warning: Found 3 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dacclk 0 " "Info: Pin \"dacclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "daccs 0 " "Info: Pin \"daccs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dacdout 0 " "Info: Pin \"dacdout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 11:27:52 2018 " "Info: Processing ended: Tue Apr 10 11:27:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 11:27:53 2018 " "Info: Processing started: Tue Apr 10 11:27:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off liu -c liu " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off liu -c liu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 11:27:55 2018 " "Info: Processing ended: Tue Apr 10 11:27:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 11:27:56 2018 " "Info: Processing started: Tue Apr 10 11:27:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off liu -c liu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off liu -c liu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[0\] " "Warning: Node \"mux12:inst5\|datab\[0\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[1\] " "Warning: Node \"mux12:inst5\|datab\[1\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[2\] " "Warning: Node \"mux12:inst5\|datab\[2\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[3\] " "Warning: Node \"mux12:inst5\|datab\[3\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[4\] " "Warning: Node \"mux12:inst5\|datab\[4\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[5\] " "Warning: Node \"mux12:inst5\|datab\[5\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[6\] " "Warning: Node \"mux12:inst5\|datab\[6\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[7\] " "Warning: Node \"mux12:inst5\|datab\[7\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[8\] " "Warning: Node \"mux12:inst5\|datab\[8\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[9\] " "Warning: Node \"mux12:inst5\|datab\[9\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[0\] " "Warning: Node \"mux12:inst5\|dataa\[0\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[1\] " "Warning: Node \"mux12:inst5\|dataa\[1\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[2\] " "Warning: Node \"mux12:inst5\|dataa\[2\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[3\] " "Warning: Node \"mux12:inst5\|dataa\[3\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[4\] " "Warning: Node \"mux12:inst5\|dataa\[4\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[5\] " "Warning: Node \"mux12:inst5\|dataa\[5\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[6\] " "Warning: Node \"mux12:inst5\|dataa\[6\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[7\] " "Warning: Node \"mux12:inst5\|dataa\[7\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[8\] " "Warning: Node \"mux12:inst5\|dataa\[8\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[9\] " "Warning: Node \"mux12:inst5\|dataa\[9\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pin " "Info: Assuming node \"pin\" is an undefined clock" {  } { { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 944 1248 1416 960 "pin" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sel " "Info: Assuming node \"sel\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 784 1312 1480 800 "sel" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "dac7513:inst1\|clk1m " "Info: Detected ripple clock \"dac7513:inst1\|clk1m\" as buffer" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dac7513:inst1\|clk1m" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|ram_block1a5~porta_address_reg0 register dac7513:inst1\|dacdout 72.38 MHz 13.816 ns Internal " "Info: Clock \"clk\" has Internal fmax of 72.38 MHz between source memory \"other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|ram_block1a5~porta_address_reg0\" and destination register \"dac7513:inst1\|dacdout\" (period= 13.816 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.243 ns + Longest memory register " "Info: + Longest memory to register delay is 9.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|ram_block1a5~porta_address_reg0 1 MEM M4K_X26_Y11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y11; Fanout = 4; MEM Node = 'other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|ram_block1a5~porta_address_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_br71.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/db/altsyncram_br71.tdf" 134 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|q_a\[5\] 2 MEM M4K_X26_Y11 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X26_Y11; Fanout = 1; MEM Node = 'other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|q_a\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_br71.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/db/altsyncram_br71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.728 ns) + CELL(0.206 ns) 6.695 ns mux21:inst10\|dataout\[5\]~19 3 COMB LCCOMB_X50_Y11_N16 1 " "Info: 3: + IC(2.728 ns) + CELL(0.206 ns) = 6.695 ns; Loc. = LCCOMB_X50_Y11_N16; Fanout = 1; COMB Node = 'mux21:inst10\|dataout\[5\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|q_a[5] mux21:inst10|dataout[5]~19 } "NODE_NAME" } } { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.624 ns) 7.991 ns dac7513:inst1\|Mux0~12 4 COMB LCCOMB_X51_Y11_N0 1 " "Info: 4: + IC(0.672 ns) + CELL(0.624 ns) = 7.991 ns; Loc. = LCCOMB_X51_Y11_N0; Fanout = 1; COMB Node = 'dac7513:inst1\|Mux0~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { mux21:inst10|dataout[5]~19 dac7513:inst1|Mux0~12 } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 8.565 ns dac7513:inst1\|Mux0~13 5 COMB LCCOMB_X51_Y11_N18 1 " "Info: 5: + IC(0.368 ns) + CELL(0.206 ns) = 8.565 ns; Loc. = LCCOMB_X51_Y11_N18; Fanout = 1; COMB Node = 'dac7513:inst1\|Mux0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { dac7513:inst1|Mux0~12 dac7513:inst1|Mux0~13 } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 9.135 ns dac7513:inst1\|Mux0~21 6 COMB LCCOMB_X51_Y11_N24 1 " "Info: 6: + IC(0.364 ns) + CELL(0.206 ns) = 9.135 ns; Loc. = LCCOMB_X51_Y11_N24; Fanout = 1; COMB Node = 'dac7513:inst1\|Mux0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { dac7513:inst1|Mux0~13 dac7513:inst1|Mux0~21 } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.243 ns dac7513:inst1\|dacdout 7 REG LCFF_X51_Y11_N25 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 9.243 ns; Loc. = LCFF_X51_Y11_N25; Fanout = 1; REG Node = 'dac7513:inst1\|dacdout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { dac7513:inst1|Mux0~21 dac7513:inst1|dacdout } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.111 ns ( 55.30 % ) " "Info: Total cell delay = 5.111 ns ( 55.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.132 ns ( 44.70 % ) " "Info: Total interconnect delay = 4.132 ns ( 44.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.243 ns" { other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|q_a[5] mux21:inst10|dataout[5]~19 dac7513:inst1|Mux0~12 dac7513:inst1|Mux0~13 dac7513:inst1|Mux0~21 dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.243 ns" { other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 {} other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|q_a[5] {} mux21:inst10|dataout[5]~19 {} dac7513:inst1|Mux0~12 {} dac7513:inst1|Mux0~13 {} dac7513:inst1|Mux0~21 {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 2.728ns 0.672ns 0.368ns 0.364ns 0.000ns } { 0.000ns 3.761ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.555 ns - Smallest " "Info: - Smallest clock skew is 2.555 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.829 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.970 ns) 3.001 ns dac7513:inst1\|clk1m 2 REG LCFF_X31_Y35_N23 3 " "Info: 2: + IC(0.921 ns) + CELL(0.970 ns) = 3.001 ns; Loc. = LCFF_X31_Y35_N23; Fanout = 3; REG Node = 'dac7513:inst1\|clk1m'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { clk dac7513:inst1|clk1m } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.000 ns) 4.012 ns dac7513:inst1\|clk1m~clkctrl 3 COMB CLKCTRL_G9 6 " "Info: 3: + IC(1.011 ns) + CELL(0.000 ns) = 4.012 ns; Loc. = CLKCTRL_G9; Fanout = 6; COMB Node = 'dac7513:inst1\|clk1m~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.666 ns) 5.829 ns dac7513:inst1\|dacdout 4 REG LCFF_X51_Y11_N25 1 " "Info: 4: + IC(1.151 ns) + CELL(0.666 ns) = 5.829 ns; Loc. = LCFF_X51_Y11_N25; Fanout = 1; REG Node = 'dac7513:inst1\|dacdout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 47.11 % ) " "Info: Total cell delay = 2.746 ns ( 47.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.083 ns ( 52.89 % ) " "Info: Total interconnect delay = 3.083 ns ( 52.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.151ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.274 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 3.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.342 ns clk~clkctrl 2 COMB CLKCTRL_G10 140 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.342 ns; Loc. = CLKCTRL_G10; Fanout = 140; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.835 ns) 3.274 ns other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|ram_block1a5~porta_address_reg0 3 MEM M4K_X26_Y11 4 " "Info: 3: + IC(1.097 ns) + CELL(0.835 ns) = 3.274 ns; Loc. = M4K_X26_Y11; Fanout = 4; MEM Node = 'other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|ram_block1a5~porta_address_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { clk~clkctrl other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_br71.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/db/altsyncram_br71.tdf" 134 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.945 ns ( 59.41 % ) " "Info: Total cell delay = 1.945 ns ( 59.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.329 ns ( 40.59 % ) " "Info: Total interconnect delay = 1.329 ns ( 40.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.274 ns" { clk clk~clkctrl other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.274 ns" { clk {} clk~combout {} clk~clkctrl {} other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 {} } { 0.000ns 0.000ns 0.232ns 1.097ns } { 0.000ns 1.110ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.151ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.274 ns" { clk clk~clkctrl other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.274 ns" { clk {} clk~combout {} clk~clkctrl {} other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 {} } { 0.000ns 0.000ns 0.232ns 1.097ns } { 0.000ns 1.110ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_br71.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/db/altsyncram_br71.tdf" 134 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_br71.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/db/altsyncram_br71.tdf" 134 2 0 } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.243 ns" { other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|q_a[5] mux21:inst10|dataout[5]~19 dac7513:inst1|Mux0~12 dac7513:inst1|Mux0~13 dac7513:inst1|Mux0~21 dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.243 ns" { other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 {} other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|q_a[5] {} mux21:inst10|dataout[5]~19 {} dac7513:inst1|Mux0~12 {} dac7513:inst1|Mux0~13 {} dac7513:inst1|Mux0~21 {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 2.728ns 0.672ns 0.368ns 0.364ns 0.000ns } { 0.000ns 3.761ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.151ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.274 ns" { clk clk~clkctrl other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.274 ns" { clk {} clk~combout {} clk~clkctrl {} other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 {} } { 0.000ns 0.000ns 0.232ns 1.097ns } { 0.000ns 1.110ns 0.000ns 0.835ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pin register cnt:inst4\|dout\[0\] register cnt:inst4\|dout\[9\] 336.93 MHz 2.968 ns Internal " "Info: Clock \"pin\" has Internal fmax of 336.93 MHz between source register \"cnt:inst4\|dout\[0\]\" and destination register \"cnt:inst4\|dout\[9\]\" (period= 2.968 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.704 ns + Longest register register " "Info: + Longest register to register delay is 2.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt:inst4\|dout\[0\] 1 REG LCFF_X44_Y13_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y13_N19; Fanout = 5; REG Node = 'cnt:inst4\|dout\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt:inst4|dout[0] } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.621 ns) 1.384 ns cnt:inst4\|dout\[1\]~10 2 COMB LCCOMB_X44_Y13_N0 2 " "Info: 2: + IC(0.763 ns) + CELL(0.621 ns) = 1.384 ns; Loc. = LCCOMB_X44_Y13_N0; Fanout = 2; COMB Node = 'cnt:inst4\|dout\[1\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { cnt:inst4|dout[0] cnt:inst4|dout[1]~10 } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.470 ns cnt:inst4\|dout\[2\]~12 3 COMB LCCOMB_X44_Y13_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.470 ns; Loc. = LCCOMB_X44_Y13_N2; Fanout = 2; COMB Node = 'cnt:inst4\|dout\[2\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt:inst4|dout[1]~10 cnt:inst4|dout[2]~12 } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.556 ns cnt:inst4\|dout\[3\]~14 4 COMB LCCOMB_X44_Y13_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.556 ns; Loc. = LCCOMB_X44_Y13_N4; Fanout = 2; COMB Node = 'cnt:inst4\|dout\[3\]~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt:inst4|dout[2]~12 cnt:inst4|dout[3]~14 } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.642 ns cnt:inst4\|dout\[4\]~16 5 COMB LCCOMB_X44_Y13_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.642 ns; Loc. = LCCOMB_X44_Y13_N6; Fanout = 2; COMB Node = 'cnt:inst4\|dout\[4\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt:inst4|dout[3]~14 cnt:inst4|dout[4]~16 } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.728 ns cnt:inst4\|dout\[5\]~18 6 COMB LCCOMB_X44_Y13_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.728 ns; Loc. = LCCOMB_X44_Y13_N8; Fanout = 2; COMB Node = 'cnt:inst4\|dout\[5\]~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt:inst4|dout[4]~16 cnt:inst4|dout[5]~18 } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.814 ns cnt:inst4\|dout\[6\]~20 7 COMB LCCOMB_X44_Y13_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.814 ns; Loc. = LCCOMB_X44_Y13_N10; Fanout = 2; COMB Node = 'cnt:inst4\|dout\[6\]~20'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt:inst4|dout[5]~18 cnt:inst4|dout[6]~20 } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.900 ns cnt:inst4\|dout\[7\]~22 8 COMB LCCOMB_X44_Y13_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.900 ns; Loc. = LCCOMB_X44_Y13_N12; Fanout = 2; COMB Node = 'cnt:inst4\|dout\[7\]~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt:inst4|dout[6]~20 cnt:inst4|dout[7]~22 } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.090 ns cnt:inst4\|dout\[8\]~24 9 COMB LCCOMB_X44_Y13_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.090 ns; Loc. = LCCOMB_X44_Y13_N14; Fanout = 1; COMB Node = 'cnt:inst4\|dout\[8\]~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cnt:inst4|dout[7]~22 cnt:inst4|dout[8]~24 } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.596 ns cnt:inst4\|dout\[9\]~25 10 COMB LCCOMB_X44_Y13_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 2.596 ns; Loc. = LCCOMB_X44_Y13_N16; Fanout = 1; COMB Node = 'cnt:inst4\|dout\[9\]~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cnt:inst4|dout[8]~24 cnt:inst4|dout[9]~25 } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.704 ns cnt:inst4\|dout\[9\] 11 REG LCFF_X44_Y13_N17 2 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 2.704 ns; Loc. = LCFF_X44_Y13_N17; Fanout = 2; REG Node = 'cnt:inst4\|dout\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt:inst4|dout[9]~25 cnt:inst4|dout[9] } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.941 ns ( 71.78 % ) " "Info: Total cell delay = 1.941 ns ( 71.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.763 ns ( 28.22 % ) " "Info: Total interconnect delay = 0.763 ns ( 28.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.704 ns" { cnt:inst4|dout[0] cnt:inst4|dout[1]~10 cnt:inst4|dout[2]~12 cnt:inst4|dout[3]~14 cnt:inst4|dout[4]~16 cnt:inst4|dout[5]~18 cnt:inst4|dout[6]~20 cnt:inst4|dout[7]~22 cnt:inst4|dout[8]~24 cnt:inst4|dout[9]~25 cnt:inst4|dout[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.704 ns" { cnt:inst4|dout[0] {} cnt:inst4|dout[1]~10 {} cnt:inst4|dout[2]~12 {} cnt:inst4|dout[3]~14 {} cnt:inst4|dout[4]~16 {} cnt:inst4|dout[5]~18 {} cnt:inst4|dout[6]~20 {} cnt:inst4|dout[7]~22 {} cnt:inst4|dout[8]~24 {} cnt:inst4|dout[9]~25 {} cnt:inst4|dout[9] {} } { 0.000ns 0.763ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin destination 3.203 ns + Shortest register " "Info: + Shortest clock path from clock \"pin\" to destination register is 3.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns pin 1 CLK PIN_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_N26; Fanout = 1; CLK Node = 'pin'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 944 1248 1416 960 "pin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns pin~clkctrl 2 COMB CLKCTRL_G5 10 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G5; Fanout = 10; COMB Node = 'pin~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { pin pin~clkctrl } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 944 1248 1416 960 "pin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.666 ns) 3.203 ns cnt:inst4\|dout\[9\] 3 REG LCFF_X44_Y13_N17 2 " "Info: 3: + IC(1.188 ns) + CELL(0.666 ns) = 3.203 ns; Loc. = LCFF_X44_Y13_N17; Fanout = 2; REG Node = 'cnt:inst4\|dout\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { pin~clkctrl cnt:inst4|dout[9] } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.45 % ) " "Info: Total cell delay = 1.776 ns ( 55.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.427 ns ( 44.55 % ) " "Info: Total interconnect delay = 1.427 ns ( 44.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { pin pin~clkctrl cnt:inst4|dout[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { pin {} pin~combout {} pin~clkctrl {} cnt:inst4|dout[9] {} } { 0.000ns 0.000ns 0.239ns 1.188ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin source 3.203 ns - Longest register " "Info: - Longest clock path from clock \"pin\" to source register is 3.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns pin 1 CLK PIN_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_N26; Fanout = 1; CLK Node = 'pin'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 944 1248 1416 960 "pin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns pin~clkctrl 2 COMB CLKCTRL_G5 10 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G5; Fanout = 10; COMB Node = 'pin~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { pin pin~clkctrl } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 944 1248 1416 960 "pin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.666 ns) 3.203 ns cnt:inst4\|dout\[0\] 3 REG LCFF_X44_Y13_N19 5 " "Info: 3: + IC(1.188 ns) + CELL(0.666 ns) = 3.203 ns; Loc. = LCFF_X44_Y13_N19; Fanout = 5; REG Node = 'cnt:inst4\|dout\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { pin~clkctrl cnt:inst4|dout[0] } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.45 % ) " "Info: Total cell delay = 1.776 ns ( 55.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.427 ns ( 44.55 % ) " "Info: Total interconnect delay = 1.427 ns ( 44.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { pin pin~clkctrl cnt:inst4|dout[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { pin {} pin~combout {} pin~clkctrl {} cnt:inst4|dout[0] {} } { 0.000ns 0.000ns 0.239ns 1.188ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { pin pin~clkctrl cnt:inst4|dout[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { pin {} pin~combout {} pin~clkctrl {} cnt:inst4|dout[9] {} } { 0.000ns 0.000ns 0.239ns 1.188ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { pin pin~clkctrl cnt:inst4|dout[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { pin {} pin~combout {} pin~clkctrl {} cnt:inst4|dout[0] {} } { 0.000ns 0.000ns 0.239ns 1.188ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.704 ns" { cnt:inst4|dout[0] cnt:inst4|dout[1]~10 cnt:inst4|dout[2]~12 cnt:inst4|dout[3]~14 cnt:inst4|dout[4]~16 cnt:inst4|dout[5]~18 cnt:inst4|dout[6]~20 cnt:inst4|dout[7]~22 cnt:inst4|dout[8]~24 cnt:inst4|dout[9]~25 cnt:inst4|dout[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.704 ns" { cnt:inst4|dout[0] {} cnt:inst4|dout[1]~10 {} cnt:inst4|dout[2]~12 {} cnt:inst4|dout[3]~14 {} cnt:inst4|dout[4]~16 {} cnt:inst4|dout[5]~18 {} cnt:inst4|dout[6]~20 {} cnt:inst4|dout[7]~22 {} cnt:inst4|dout[8]~24 {} cnt:inst4|dout[9]~25 {} cnt:inst4|dout[9] {} } { 0.000ns 0.763ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { pin pin~clkctrl cnt:inst4|dout[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { pin {} pin~combout {} pin~clkctrl {} cnt:inst4|dout[9] {} } { 0.000ns 0.000ns 0.239ns 1.188ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { pin pin~clkctrl cnt:inst4|dout[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { pin {} pin~combout {} pin~clkctrl {} cnt:inst4|dout[0] {} } { 0.000ns 0.000ns 0.239ns 1.188ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "dac7513:inst1\|clk25k dac7513:inst1\|cnt2\[3\] clk 1.745 ns " "Info: Found hold time violation between source  pin or register \"dac7513:inst1\|clk25k\" and destination pin or register \"dac7513:inst1\|cnt2\[3\]\" for clock \"clk\" (Hold time is 1.745 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.670 ns + Largest " "Info: + Largest clock skew is 2.670 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.838 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.970 ns) 3.001 ns dac7513:inst1\|clk1m 2 REG LCFF_X31_Y35_N23 3 " "Info: 2: + IC(0.921 ns) + CELL(0.970 ns) = 3.001 ns; Loc. = LCFF_X31_Y35_N23; Fanout = 3; REG Node = 'dac7513:inst1\|clk1m'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { clk dac7513:inst1|clk1m } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.000 ns) 4.012 ns dac7513:inst1\|clk1m~clkctrl 3 COMB CLKCTRL_G9 6 " "Info: 3: + IC(1.011 ns) + CELL(0.000 ns) = 4.012 ns; Loc. = CLKCTRL_G9; Fanout = 6; COMB Node = 'dac7513:inst1\|clk1m~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.666 ns) 5.838 ns dac7513:inst1\|cnt2\[3\] 4 REG LCFF_X49_Y11_N19 2 " "Info: 4: + IC(1.160 ns) + CELL(0.666 ns) = 5.838 ns; Loc. = LCFF_X49_Y11_N19; Fanout = 2; REG Node = 'dac7513:inst1\|cnt2\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { dac7513:inst1|clk1m~clkctrl dac7513:inst1|cnt2[3] } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 47.04 % ) " "Info: Total cell delay = 2.746 ns ( 47.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.092 ns ( 52.96 % ) " "Info: Total interconnect delay = 3.092 ns ( 52.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.838 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|cnt2[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.838 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|cnt2[3] {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.160ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.168 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.342 ns clk~clkctrl 2 COMB CLKCTRL_G10 140 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.342 ns; Loc. = CLKCTRL_G10; Fanout = 140; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.666 ns) 3.168 ns dac7513:inst1\|clk25k 3 REG LCFF_X49_Y11_N25 10 " "Info: 3: + IC(1.160 ns) + CELL(0.666 ns) = 3.168 ns; Loc. = LCFF_X49_Y11_N25; Fanout = 10; REG Node = 'dac7513:inst1\|clk25k'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { clk~clkctrl dac7513:inst1|clk25k } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 56.06 % ) " "Info: Total cell delay = 1.776 ns ( 56.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 43.94 % ) " "Info: Total interconnect delay = 1.392 ns ( 43.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.168 ns" { clk clk~clkctrl dac7513:inst1|clk25k } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.168 ns" { clk {} clk~combout {} clk~clkctrl {} dac7513:inst1|clk25k {} } { 0.000ns 0.000ns 0.232ns 1.160ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.838 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|cnt2[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.838 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|cnt2[3] {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.160ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.168 ns" { clk clk~clkctrl dac7513:inst1|clk25k } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.168 ns" { clk {} clk~combout {} clk~clkctrl {} dac7513:inst1|clk25k {} } { 0.000ns 0.000ns 0.232ns 1.160ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.927 ns - Shortest register register " "Info: - Shortest register to register delay is 0.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dac7513:inst1\|clk25k 1 REG LCFF_X49_Y11_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y11_N25; Fanout = 10; REG Node = 'dac7513:inst1\|clk25k'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac7513:inst1|clk25k } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.370 ns) 0.819 ns dac7513:inst1\|Add2~14 2 COMB LCCOMB_X49_Y11_N18 2 " "Info: 2: + IC(0.449 ns) + CELL(0.370 ns) = 0.819 ns; Loc. = LCCOMB_X49_Y11_N18; Fanout = 2; COMB Node = 'dac7513:inst1\|Add2~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { dac7513:inst1|clk25k dac7513:inst1|Add2~14 } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.927 ns dac7513:inst1\|cnt2\[3\] 3 REG LCFF_X49_Y11_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.927 ns; Loc. = LCFF_X49_Y11_N19; Fanout = 2; REG Node = 'dac7513:inst1\|cnt2\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { dac7513:inst1|Add2~14 dac7513:inst1|cnt2[3] } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 51.56 % ) " "Info: Total cell delay = 0.478 ns ( 51.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.449 ns ( 48.44 % ) " "Info: Total interconnect delay = 0.449 ns ( 48.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dac7513:inst1|clk25k dac7513:inst1|Add2~14 dac7513:inst1|cnt2[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.927 ns" { dac7513:inst1|clk25k {} dac7513:inst1|Add2~14 {} dac7513:inst1|cnt2[3] {} } { 0.000ns 0.449ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 24 -1 0 } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 34 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.838 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|cnt2[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.838 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|cnt2[3] {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.160ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.168 ns" { clk clk~clkctrl dac7513:inst1|clk25k } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.168 ns" { clk {} clk~combout {} clk~clkctrl {} dac7513:inst1|clk25k {} } { 0.000ns 0.000ns 0.232ns 1.160ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dac7513:inst1|clk25k dac7513:inst1|Add2~14 dac7513:inst1|cnt2[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.927 ns" { dac7513:inst1|clk25k {} dac7513:inst1|Add2~14 {} dac7513:inst1|cnt2[3] {} } { 0.000ns 0.449ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "addr32:inst\|result\[31\] B\[10\] clk 3.348 ns register " "Info: tsu for register \"addr32:inst\|result\[31\]\" (data pin = \"B\[10\]\", clock pin = \"clk\") is 3.348 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.566 ns + Longest pin register " "Info: + Longest pin to register delay is 6.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns B\[10\] 1 PIN PIN_AD13 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_AD13; Fanout = 2; PIN Node = 'B\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[10] } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 760 1408 1576 776 "B\[17..10\]" "" } { 752 1576 1620 768 "B\[17..10\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.318 ns) + CELL(0.621 ns) 4.039 ns addr32:inst\|result\[10\]~52 2 COMB LCCOMB_X42_Y14_N20 2 " "Info: 2: + IC(2.318 ns) + CELL(0.621 ns) = 4.039 ns; Loc. = LCCOMB_X42_Y14_N20; Fanout = 2; COMB Node = 'addr32:inst\|result\[10\]~52'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { B[10] addr32:inst|result[10]~52 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.125 ns addr32:inst\|result\[11\]~54 3 COMB LCCOMB_X42_Y14_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 4.125 ns; Loc. = LCCOMB_X42_Y14_N22; Fanout = 2; COMB Node = 'addr32:inst\|result\[11\]~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[10]~52 addr32:inst|result[11]~54 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.211 ns addr32:inst\|result\[12\]~56 4 COMB LCCOMB_X42_Y14_N24 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 4.211 ns; Loc. = LCCOMB_X42_Y14_N24; Fanout = 2; COMB Node = 'addr32:inst\|result\[12\]~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[11]~54 addr32:inst|result[12]~56 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.297 ns addr32:inst\|result\[13\]~58 5 COMB LCCOMB_X42_Y14_N26 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 4.297 ns; Loc. = LCCOMB_X42_Y14_N26; Fanout = 2; COMB Node = 'addr32:inst\|result\[13\]~58'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[12]~56 addr32:inst|result[13]~58 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.383 ns addr32:inst\|result\[14\]~60 6 COMB LCCOMB_X42_Y14_N28 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.383 ns; Loc. = LCCOMB_X42_Y14_N28; Fanout = 2; COMB Node = 'addr32:inst\|result\[14\]~60'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[13]~58 addr32:inst|result[14]~60 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 4.558 ns addr32:inst\|result\[15\]~62 7 COMB LCCOMB_X42_Y14_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.175 ns) = 4.558 ns; Loc. = LCCOMB_X42_Y14_N30; Fanout = 2; COMB Node = 'addr32:inst\|result\[15\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { addr32:inst|result[14]~60 addr32:inst|result[15]~62 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.644 ns addr32:inst\|result\[16\]~64 8 COMB LCCOMB_X42_Y13_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.644 ns; Loc. = LCCOMB_X42_Y13_N0; Fanout = 2; COMB Node = 'addr32:inst\|result\[16\]~64'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[15]~62 addr32:inst|result[16]~64 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.730 ns addr32:inst\|result\[17\]~66 9 COMB LCCOMB_X42_Y13_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.730 ns; Loc. = LCCOMB_X42_Y13_N2; Fanout = 2; COMB Node = 'addr32:inst\|result\[17\]~66'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[16]~64 addr32:inst|result[17]~66 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.816 ns addr32:inst\|result\[18\]~68 10 COMB LCCOMB_X42_Y13_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.816 ns; Loc. = LCCOMB_X42_Y13_N4; Fanout = 2; COMB Node = 'addr32:inst\|result\[18\]~68'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[17]~66 addr32:inst|result[18]~68 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.902 ns addr32:inst\|result\[19\]~70 11 COMB LCCOMB_X42_Y13_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.902 ns; Loc. = LCCOMB_X42_Y13_N6; Fanout = 2; COMB Node = 'addr32:inst\|result\[19\]~70'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[18]~68 addr32:inst|result[19]~70 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.988 ns addr32:inst\|result\[20\]~72 12 COMB LCCOMB_X42_Y13_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.988 ns; Loc. = LCCOMB_X42_Y13_N8; Fanout = 2; COMB Node = 'addr32:inst\|result\[20\]~72'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[19]~70 addr32:inst|result[20]~72 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.074 ns addr32:inst\|result\[21\]~74 13 COMB LCCOMB_X42_Y13_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 5.074 ns; Loc. = LCCOMB_X42_Y13_N10; Fanout = 2; COMB Node = 'addr32:inst\|result\[21\]~74'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[20]~72 addr32:inst|result[21]~74 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.160 ns addr32:inst\|result\[22\]~76 14 COMB LCCOMB_X42_Y13_N12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 5.160 ns; Loc. = LCCOMB_X42_Y13_N12; Fanout = 2; COMB Node = 'addr32:inst\|result\[22\]~76'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[21]~74 addr32:inst|result[22]~76 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 5.350 ns addr32:inst\|result\[23\]~78 15 COMB LCCOMB_X42_Y13_N14 2 " "Info: 15: + IC(0.000 ns) + CELL(0.190 ns) = 5.350 ns; Loc. = LCCOMB_X42_Y13_N14; Fanout = 2; COMB Node = 'addr32:inst\|result\[23\]~78'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { addr32:inst|result[22]~76 addr32:inst|result[23]~78 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.436 ns addr32:inst\|result\[24\]~80 16 COMB LCCOMB_X42_Y13_N16 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 5.436 ns; Loc. = LCCOMB_X42_Y13_N16; Fanout = 2; COMB Node = 'addr32:inst\|result\[24\]~80'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[23]~78 addr32:inst|result[24]~80 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.522 ns addr32:inst\|result\[25\]~82 17 COMB LCCOMB_X42_Y13_N18 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 5.522 ns; Loc. = LCCOMB_X42_Y13_N18; Fanout = 2; COMB Node = 'addr32:inst\|result\[25\]~82'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[24]~80 addr32:inst|result[25]~82 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.608 ns addr32:inst\|result\[26\]~84 18 COMB LCCOMB_X42_Y13_N20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 5.608 ns; Loc. = LCCOMB_X42_Y13_N20; Fanout = 2; COMB Node = 'addr32:inst\|result\[26\]~84'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[25]~82 addr32:inst|result[26]~84 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.694 ns addr32:inst\|result\[27\]~86 19 COMB LCCOMB_X42_Y13_N22 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 5.694 ns; Loc. = LCCOMB_X42_Y13_N22; Fanout = 2; COMB Node = 'addr32:inst\|result\[27\]~86'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[26]~84 addr32:inst|result[27]~86 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.780 ns addr32:inst\|result\[28\]~88 20 COMB LCCOMB_X42_Y13_N24 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 5.780 ns; Loc. = LCCOMB_X42_Y13_N24; Fanout = 2; COMB Node = 'addr32:inst\|result\[28\]~88'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[27]~86 addr32:inst|result[28]~88 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.866 ns addr32:inst\|result\[29\]~90 21 COMB LCCOMB_X42_Y13_N26 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 5.866 ns; Loc. = LCCOMB_X42_Y13_N26; Fanout = 2; COMB Node = 'addr32:inst\|result\[29\]~90'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[28]~88 addr32:inst|result[29]~90 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.952 ns addr32:inst\|result\[30\]~92 22 COMB LCCOMB_X42_Y13_N28 1 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 5.952 ns; Loc. = LCCOMB_X42_Y13_N28; Fanout = 1; COMB Node = 'addr32:inst\|result\[30\]~92'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[29]~90 addr32:inst|result[30]~92 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.458 ns addr32:inst\|result\[31\]~93 23 COMB LCCOMB_X42_Y13_N30 1 " "Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 6.458 ns; Loc. = LCCOMB_X42_Y13_N30; Fanout = 1; COMB Node = 'addr32:inst\|result\[31\]~93'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { addr32:inst|result[30]~92 addr32:inst|result[31]~93 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.566 ns addr32:inst\|result\[31\] 24 REG LCFF_X42_Y13_N31 1 " "Info: 24: + IC(0.000 ns) + CELL(0.108 ns) = 6.566 ns; Loc. = LCFF_X42_Y13_N31; Fanout = 1; REG Node = 'addr32:inst\|result\[31\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { addr32:inst|result[31]~93 addr32:inst|result[31] } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.248 ns ( 64.70 % ) " "Info: Total cell delay = 4.248 ns ( 64.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.318 ns ( 35.30 % ) " "Info: Total interconnect delay = 2.318 ns ( 35.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { B[10] addr32:inst|result[10]~52 addr32:inst|result[11]~54 addr32:inst|result[12]~56 addr32:inst|result[13]~58 addr32:inst|result[14]~60 addr32:inst|result[15]~62 addr32:inst|result[16]~64 addr32:inst|result[17]~66 addr32:inst|result[18]~68 addr32:inst|result[19]~70 addr32:inst|result[20]~72 addr32:inst|result[21]~74 addr32:inst|result[22]~76 addr32:inst|result[23]~78 addr32:inst|result[24]~80 addr32:inst|result[25]~82 addr32:inst|result[26]~84 addr32:inst|result[27]~86 addr32:inst|result[28]~88 addr32:inst|result[29]~90 addr32:inst|result[30]~92 addr32:inst|result[31]~93 addr32:inst|result[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { B[10] {} B[10]~combout {} addr32:inst|result[10]~52 {} addr32:inst|result[11]~54 {} addr32:inst|result[12]~56 {} addr32:inst|result[13]~58 {} addr32:inst|result[14]~60 {} addr32:inst|result[15]~62 {} addr32:inst|result[16]~64 {} addr32:inst|result[17]~66 {} addr32:inst|result[18]~68 {} addr32:inst|result[19]~70 {} addr32:inst|result[20]~72 {} addr32:inst|result[21]~74 {} addr32:inst|result[22]~76 {} addr32:inst|result[23]~78 {} addr32:inst|result[24]~80 {} addr32:inst|result[25]~82 {} addr32:inst|result[26]~84 {} addr32:inst|result[27]~86 {} addr32:inst|result[28]~88 {} addr32:inst|result[29]~90 {} addr32:inst|result[30]~92 {} addr32:inst|result[31]~93 {} addr32:inst|result[31] {} } { 0.000ns 0.000ns 2.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.100ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.178 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.342 ns clk~clkctrl 2 COMB CLKCTRL_G10 140 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.342 ns; Loc. = CLKCTRL_G10; Fanout = 140; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.666 ns) 3.178 ns addr32:inst\|result\[31\] 3 REG LCFF_X42_Y13_N31 1 " "Info: 3: + IC(1.170 ns) + CELL(0.666 ns) = 3.178 ns; Loc. = LCFF_X42_Y13_N31; Fanout = 1; REG Node = 'addr32:inst\|result\[31\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { clk~clkctrl addr32:inst|result[31] } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.88 % ) " "Info: Total cell delay = 1.776 ns ( 55.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.402 ns ( 44.12 % ) " "Info: Total interconnect delay = 1.402 ns ( 44.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk clk~clkctrl addr32:inst|result[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~combout {} clk~clkctrl {} addr32:inst|result[31] {} } { 0.000ns 0.000ns 0.232ns 1.170ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { B[10] addr32:inst|result[10]~52 addr32:inst|result[11]~54 addr32:inst|result[12]~56 addr32:inst|result[13]~58 addr32:inst|result[14]~60 addr32:inst|result[15]~62 addr32:inst|result[16]~64 addr32:inst|result[17]~66 addr32:inst|result[18]~68 addr32:inst|result[19]~70 addr32:inst|result[20]~72 addr32:inst|result[21]~74 addr32:inst|result[22]~76 addr32:inst|result[23]~78 addr32:inst|result[24]~80 addr32:inst|result[25]~82 addr32:inst|result[26]~84 addr32:inst|result[27]~86 addr32:inst|result[28]~88 addr32:inst|result[29]~90 addr32:inst|result[30]~92 addr32:inst|result[31]~93 addr32:inst|result[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { B[10] {} B[10]~combout {} addr32:inst|result[10]~52 {} addr32:inst|result[11]~54 {} addr32:inst|result[12]~56 {} addr32:inst|result[13]~58 {} addr32:inst|result[14]~60 {} addr32:inst|result[15]~62 {} addr32:inst|result[16]~64 {} addr32:inst|result[17]~66 {} addr32:inst|result[18]~68 {} addr32:inst|result[19]~70 {} addr32:inst|result[20]~72 {} addr32:inst|result[21]~74 {} addr32:inst|result[22]~76 {} addr32:inst|result[23]~78 {} addr32:inst|result[24]~80 {} addr32:inst|result[25]~82 {} addr32:inst|result[26]~84 {} addr32:inst|result[27]~86 {} addr32:inst|result[28]~88 {} addr32:inst|result[29]~90 {} addr32:inst|result[30]~92 {} addr32:inst|result[31]~93 {} addr32:inst|result[31] {} } { 0.000ns 0.000ns 2.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.100ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk clk~clkctrl addr32:inst|result[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~combout {} clk~clkctrl {} addr32:inst|result[31] {} } { 0.000ns 0.000ns 0.232ns 1.170ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dacdout dac7513:inst1\|dacdout 13.262 ns register " "Info: tco from clock \"clk\" to destination pin \"dacdout\" through register \"dac7513:inst1\|dacdout\" is 13.262 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.829 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.970 ns) 3.001 ns dac7513:inst1\|clk1m 2 REG LCFF_X31_Y35_N23 3 " "Info: 2: + IC(0.921 ns) + CELL(0.970 ns) = 3.001 ns; Loc. = LCFF_X31_Y35_N23; Fanout = 3; REG Node = 'dac7513:inst1\|clk1m'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { clk dac7513:inst1|clk1m } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.000 ns) 4.012 ns dac7513:inst1\|clk1m~clkctrl 3 COMB CLKCTRL_G9 6 " "Info: 3: + IC(1.011 ns) + CELL(0.000 ns) = 4.012 ns; Loc. = CLKCTRL_G9; Fanout = 6; COMB Node = 'dac7513:inst1\|clk1m~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.666 ns) 5.829 ns dac7513:inst1\|dacdout 4 REG LCFF_X51_Y11_N25 1 " "Info: 4: + IC(1.151 ns) + CELL(0.666 ns) = 5.829 ns; Loc. = LCFF_X51_Y11_N25; Fanout = 1; REG Node = 'dac7513:inst1\|dacdout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 47.11 % ) " "Info: Total cell delay = 2.746 ns ( 47.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.083 ns ( 52.89 % ) " "Info: Total interconnect delay = 3.083 ns ( 52.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.151ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.129 ns + Longest register pin " "Info: + Longest register to pin delay is 7.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dac7513:inst1\|dacdout 1 REG LCFF_X51_Y11_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y11_N25; Fanout = 1; REG Node = 'dac7513:inst1\|dacdout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac7513:inst1|dacdout } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.063 ns) + CELL(3.066 ns) 7.129 ns dacdout 2 PIN PIN_P9 0 " "Info: 2: + IC(4.063 ns) + CELL(3.066 ns) = 7.129 ns; Loc. = PIN_P9; Fanout = 0; PIN Node = 'dacdout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { dac7513:inst1|dacdout dacdout } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 800 2384 2560 816 "dacdout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 43.01 % ) " "Info: Total cell delay = 3.066 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.063 ns ( 56.99 % ) " "Info: Total interconnect delay = 4.063 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { dac7513:inst1|dacdout dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.129 ns" { dac7513:inst1|dacdout {} dacdout {} } { 0.000ns 4.063ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.151ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { dac7513:inst1|dacdout dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.129 ns" { dac7513:inst1|dacdout {} dacdout {} } { 0.000ns 4.063ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dac7513:inst1\|dacdout sel clk 0.486 ns register " "Info: th for register \"dac7513:inst1\|dacdout\" (data pin = \"sel\", clock pin = \"clk\") is 0.486 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.829 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.970 ns) 3.001 ns dac7513:inst1\|clk1m 2 REG LCFF_X31_Y35_N23 3 " "Info: 2: + IC(0.921 ns) + CELL(0.970 ns) = 3.001 ns; Loc. = LCFF_X31_Y35_N23; Fanout = 3; REG Node = 'dac7513:inst1\|clk1m'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { clk dac7513:inst1|clk1m } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.000 ns) 4.012 ns dac7513:inst1\|clk1m~clkctrl 3 COMB CLKCTRL_G9 6 " "Info: 3: + IC(1.011 ns) + CELL(0.000 ns) = 4.012 ns; Loc. = CLKCTRL_G9; Fanout = 6; COMB Node = 'dac7513:inst1\|clk1m~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.666 ns) 5.829 ns dac7513:inst1\|dacdout 4 REG LCFF_X51_Y11_N25 1 " "Info: 4: + IC(1.151 ns) + CELL(0.666 ns) = 5.829 ns; Loc. = LCFF_X51_Y11_N25; Fanout = 1; REG Node = 'dac7513:inst1\|dacdout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 47.11 % ) " "Info: Total cell delay = 2.746 ns ( 47.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.083 ns ( 52.89 % ) " "Info: Total interconnect delay = 3.083 ns ( 52.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.151ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.649 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns sel 1 CLK PIN_N25 13 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_N25; Fanout = 13; CLK Node = 'sel'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 784 1312 1480 800 "sel" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(0.589 ns) 3.735 ns dac7513:inst1\|Mux0~19 2 COMB LCCOMB_X50_Y11_N20 1 " "Info: 2: + IC(2.036 ns) + CELL(0.589 ns) = 3.735 ns; Loc. = LCCOMB_X50_Y11_N20; Fanout = 1; COMB Node = 'dac7513:inst1\|Mux0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { sel dac7513:inst1|Mux0~19 } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.370 ns) 4.797 ns dac7513:inst1\|Mux0~20 3 COMB LCCOMB_X51_Y11_N4 1 " "Info: 3: + IC(0.692 ns) + CELL(0.370 ns) = 4.797 ns; Loc. = LCCOMB_X51_Y11_N4; Fanout = 1; COMB Node = 'dac7513:inst1\|Mux0~20'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { dac7513:inst1|Mux0~19 dac7513:inst1|Mux0~20 } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.366 ns) 5.541 ns dac7513:inst1\|Mux0~21 4 COMB LCCOMB_X51_Y11_N24 1 " "Info: 4: + IC(0.378 ns) + CELL(0.366 ns) = 5.541 ns; Loc. = LCCOMB_X51_Y11_N24; Fanout = 1; COMB Node = 'dac7513:inst1\|Mux0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { dac7513:inst1|Mux0~20 dac7513:inst1|Mux0~21 } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.649 ns dac7513:inst1\|dacdout 5 REG LCFF_X51_Y11_N25 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 5.649 ns; Loc. = LCFF_X51_Y11_N25; Fanout = 1; REG Node = 'dac7513:inst1\|dacdout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { dac7513:inst1|Mux0~21 dac7513:inst1|dacdout } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.543 ns ( 45.02 % ) " "Info: Total cell delay = 2.543 ns ( 45.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.106 ns ( 54.98 % ) " "Info: Total interconnect delay = 3.106 ns ( 54.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.649 ns" { sel dac7513:inst1|Mux0~19 dac7513:inst1|Mux0~20 dac7513:inst1|Mux0~21 dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.649 ns" { sel {} sel~combout {} dac7513:inst1|Mux0~19 {} dac7513:inst1|Mux0~20 {} dac7513:inst1|Mux0~21 {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 2.036ns 0.692ns 0.378ns 0.000ns } { 0.000ns 1.110ns 0.589ns 0.370ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.151ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.649 ns" { sel dac7513:inst1|Mux0~19 dac7513:inst1|Mux0~20 dac7513:inst1|Mux0~21 dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.649 ns" { sel {} sel~combout {} dac7513:inst1|Mux0~19 {} dac7513:inst1|Mux0~20 {} dac7513:inst1|Mux0~21 {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 2.036ns 0.692ns 0.378ns 0.000ns } { 0.000ns 1.110ns 0.589ns 0.370ns 0.366ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 24 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 11:27:56 2018 " "Info: Processing ended: Tue Apr 10 11:27:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Info: Quartus II Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
