// lock-wrong-type-nested-fail.pdl
pipe test3(input: uint<32>)[rf: int<32>[5]<c,s>] {
    uint<5> rs1 = input{0:4};
    uint<5> rs2 = input{5:9};
    start(rf);
    acquire(rf[rs2], W);
    end(rf);
    int<32> arg2 = 1<32> + rf[rs2];
    release(rf[rs2]);
}

circuit {
    rf = regfile(int<32>, 5);
}