<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="axi_vip_pkg" />
            <top_module name="glbl" />
            <top_module name="ipif_pkg" />
            <top_module name="lib_pkg" />
            <top_module name="sim" />
            <top_module name="std" />
            <top_module name="xil_common_vip_pkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="455.600 ns"></ZoomStartTime>
      <ZoomEndTime time="502.963 ns"></ZoomEndTime>
      <Cursor1Time time="462.100 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="401"></NameColumnWidth>
      <ValueColumnWidth column_width="132"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="5" />
   <wvobject type="logic" fp_name="/sim/dut/TOP_i/reset">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group86">
      <obj_property name="label">TOP</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="logic" fp_name="/sim/dut/TOP_i/uart_txd">
         <obj_property name="ElementShortName">uart_txd</obj_property>
         <obj_property name="ObjectShortName">uart_txd</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim/dut/TOP_i/leds_tri_o">
         <obj_property name="ElementShortName">leds_tri_o[5:0]</obj_property>
         <obj_property name="ObjectShortName">leds_tri_o[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim/dut/TOP_i/switches_tri_i">
         <obj_property name="ElementShortName">switches_tri_i[1:0]</obj_property>
         <obj_property name="ObjectShortName">switches_tri_i[1:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group130">
      <obj_property name="label">RVCPU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/clock">
         <obj_property name="ElementShortName">clock</obj_property>
         <obj_property name="ObjectShortName">clock</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/reset">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/io_master">
         <obj_property name="ElementShortName">io_master</obj_property>
         <obj_property name="ObjectShortName">io_master</obj_property>
      </wvobject>
      <wvobject type="group" fp_name="group188">
         <obj_property name="label">IFU</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/IFU/io_jump">
            <obj_property name="ElementShortName">io_jump</obj_property>
            <obj_property name="ObjectShortName">io_jump</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/IFU/pc">
            <obj_property name="ElementShortName">pc[31:0]</obj_property>
            <obj_property name="ObjectShortName">pc[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/IFU/io_nextPC">
            <obj_property name="ElementShortName">io_nextPC[31:0]</obj_property>
            <obj_property name="ObjectShortName">io_nextPC[31:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group192">
         <obj_property name="label">ICache</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/ICache/io_in_valid">
            <obj_property name="ElementShortName">io_in_valid</obj_property>
            <obj_property name="ObjectShortName">io_in_valid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/ICache/io_out_valid">
            <obj_property name="ElementShortName">io_out_valid</obj_property>
            <obj_property name="ObjectShortName">io_out_valid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/ICache/io_out_ready">
            <obj_property name="ElementShortName">io_out_ready</obj_property>
            <obj_property name="ObjectShortName">io_out_ready</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/ICache/state">
            <obj_property name="ElementShortName">state[1:0]</obj_property>
            <obj_property name="ObjectShortName">state[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/ICache/io_in_bits_pc">
            <obj_property name="ElementShortName">io_in_bits_pc[31:0]</obj_property>
            <obj_property name="ObjectShortName">io_in_bits_pc[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/ICache/io_out_bits_instruction">
            <obj_property name="ElementShortName">io_out_bits_instruction[31:0]</obj_property>
            <obj_property name="ObjectShortName">io_out_bits_instruction[31:0]</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group198">
            <obj_property name="label">AXI</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/ICache/io_master_arvalid">
               <obj_property name="ElementShortName">io_master_arvalid</obj_property>
               <obj_property name="ObjectShortName">io_master_arvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/ICache/io_master_arready">
               <obj_property name="ElementShortName">io_master_arready</obj_property>
               <obj_property name="ObjectShortName">io_master_arready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/ICache/io_master_araddr">
               <obj_property name="ElementShortName">io_master_araddr[31:0]</obj_property>
               <obj_property name="ObjectShortName">io_master_araddr[31:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/ICache/io_master_rvalid">
               <obj_property name="ElementShortName">io_master_rvalid</obj_property>
               <obj_property name="ObjectShortName">io_master_rvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/ICache/io_master_rready">
               <obj_property name="ElementShortName">io_master_rready</obj_property>
               <obj_property name="ObjectShortName">io_master_rready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/ICache/io_master_rlast">
               <obj_property name="ElementShortName">io_master_rlast</obj_property>
               <obj_property name="ObjectShortName">io_master_rlast</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/ICache/io_master_rdata">
               <obj_property name="ElementShortName">io_master_rdata[31:0]</obj_property>
               <obj_property name="ObjectShortName">io_master_rdata[31:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/ICache/io_master_rresp">
               <obj_property name="ElementShortName">io_master_rresp[1:0]</obj_property>
               <obj_property name="ObjectShortName">io_master_rresp[1:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group207">
            <obj_property name="label">State</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/ICache/cacheBlocksValid_0_0">
               <obj_property name="ElementShortName">cacheBlocksValid_0_0</obj_property>
               <obj_property name="ObjectShortName">cacheBlocksValid_0_0</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/ICache/cacheBlocksTag_0_0">
               <obj_property name="ElementShortName">cacheBlocksTag_0_0[25:0]</obj_property>
               <obj_property name="ObjectShortName">cacheBlocksTag_0_0[25:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/ICache/cacheBlocksValid_1_0">
               <obj_property name="ElementShortName">cacheBlocksValid_1_0</obj_property>
               <obj_property name="ObjectShortName">cacheBlocksValid_1_0</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/ICache/cacheBlocksTag_1_0">
               <obj_property name="ElementShortName">cacheBlocksTag_1_0[25:0]</obj_property>
               <obj_property name="ObjectShortName">cacheBlocksTag_1_0[25:0]</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group213">
         <obj_property name="label">IDU</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/IDU/io_in_valid">
            <obj_property name="ElementShortName">io_in_valid</obj_property>
            <obj_property name="ObjectShortName">io_in_valid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/IDU/io_out_valid">
            <obj_property name="ElementShortName">io_out_valid</obj_property>
            <obj_property name="ObjectShortName">io_out_valid</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group216">
         <obj_property name="label">EXU</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/EXU/io_in_valid">
            <obj_property name="ElementShortName">io_in_valid</obj_property>
            <obj_property name="ObjectShortName">io_in_valid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/EXU/io_out_valid">
            <obj_property name="ElementShortName">io_out_valid</obj_property>
            <obj_property name="ObjectShortName">io_out_valid</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group219">
         <obj_property name="label">LSU</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/LSU/io_in_valid">
            <obj_property name="ElementShortName">io_in_valid</obj_property>
            <obj_property name="ObjectShortName">io_in_valid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/LSU/io_out_valid">
            <obj_property name="ElementShortName">io_out_valid</obj_property>
            <obj_property name="ObjectShortName">io_out_valid</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group222">
            <obj_property name="label">AXI</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/LSU/io_master_awvalid">
               <obj_property name="ElementShortName">io_master_awvalid</obj_property>
               <obj_property name="ObjectShortName">io_master_awvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/LSU/io_master_awready">
               <obj_property name="ElementShortName">io_master_awready</obj_property>
               <obj_property name="ObjectShortName">io_master_awready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/LSU/io_master_awaddr">
               <obj_property name="ElementShortName">io_master_awaddr[31:0]</obj_property>
               <obj_property name="ObjectShortName">io_master_awaddr[31:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/LSU/io_master_wvalid">
               <obj_property name="ElementShortName">io_master_wvalid</obj_property>
               <obj_property name="ObjectShortName">io_master_wvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/LSU/io_master_wready">
               <obj_property name="ElementShortName">io_master_wready</obj_property>
               <obj_property name="ObjectShortName">io_master_wready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/LSU/io_master_wdata">
               <obj_property name="ElementShortName">io_master_wdata[31:0]</obj_property>
               <obj_property name="ObjectShortName">io_master_wdata[31:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/LSU/io_master_wstrb">
               <obj_property name="ElementShortName">io_master_wstrb[3:0]</obj_property>
               <obj_property name="ObjectShortName">io_master_wstrb[3:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/LSU/io_master_bvalid">
               <obj_property name="ElementShortName">io_master_bvalid</obj_property>
               <obj_property name="ObjectShortName">io_master_bvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/LSU/io_master_bready">
               <obj_property name="ElementShortName">io_master_bready</obj_property>
               <obj_property name="ObjectShortName">io_master_bready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/LSU/io_master_bresp">
               <obj_property name="ElementShortName">io_master_bresp[1:0]</obj_property>
               <obj_property name="ObjectShortName">io_master_bresp[1:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/LSU/io_master_arvalid">
               <obj_property name="ElementShortName">io_master_arvalid</obj_property>
               <obj_property name="ObjectShortName">io_master_arvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/LSU/io_master_arready">
               <obj_property name="ElementShortName">io_master_arready</obj_property>
               <obj_property name="ObjectShortName">io_master_arready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/LSU/io_master_araddr">
               <obj_property name="ElementShortName">io_master_araddr[31:0]</obj_property>
               <obj_property name="ObjectShortName">io_master_araddr[31:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/LSU/io_master_rvalid">
               <obj_property name="ElementShortName">io_master_rvalid</obj_property>
               <obj_property name="ObjectShortName">io_master_rvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/LSU/io_master_rready">
               <obj_property name="ElementShortName">io_master_rready</obj_property>
               <obj_property name="ObjectShortName">io_master_rready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/LSU/io_master_rdata">
               <obj_property name="ElementShortName">io_master_rdata[31:0]</obj_property>
               <obj_property name="ObjectShortName">io_master_rdata[31:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/LSU/io_master_rresp">
               <obj_property name="ElementShortName">io_master_rresp[1:0]</obj_property>
               <obj_property name="ObjectShortName">io_master_rresp[1:0]</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group240">
         <obj_property name="label">WBU</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/WBU/io_in_valid">
            <obj_property name="ElementShortName">io_in_valid</obj_property>
            <obj_property name="ObjectShortName">io_in_valid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/WBU/io_out_valid">
            <obj_property name="ElementShortName">io_out_valid</obj_property>
            <obj_property name="ObjectShortName">io_out_valid</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group243">
         <obj_property name="label">CLINT</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/CLINT/mtime">
            <obj_property name="ElementShortName">mtime[63:0]</obj_property>
            <obj_property name="ObjectShortName">mtime[63:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/CLINT/io_arvalid">
            <obj_property name="ElementShortName">io_arvalid</obj_property>
            <obj_property name="ObjectShortName">io_arvalid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/CLINT/io_arready">
            <obj_property name="ElementShortName">io_arready</obj_property>
            <obj_property name="ObjectShortName">io_arready</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/CLINT/io_araddr">
            <obj_property name="ElementShortName">io_araddr[31:0]</obj_property>
            <obj_property name="ObjectShortName">io_araddr[31:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/CLINT/io_rvalid">
            <obj_property name="ElementShortName">io_rvalid</obj_property>
            <obj_property name="ObjectShortName">io_rvalid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/CLINT/io_rready">
            <obj_property name="ElementShortName">io_rready</obj_property>
            <obj_property name="ObjectShortName">io_rready</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/CLINT/io_rlast">
            <obj_property name="ElementShortName">io_rlast</obj_property>
            <obj_property name="ObjectShortName">io_rlast</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/CLINT/io_rdata">
            <obj_property name="ElementShortName">io_rdata[31:0]</obj_property>
            <obj_property name="ObjectShortName">io_rdata[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/CLINT/io_rresp">
            <obj_property name="ElementShortName">io_rresp[1:0]</obj_property>
            <obj_property name="ObjectShortName">io_rresp[1:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group253">
         <obj_property name="label">RegFile</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/io_in_ra1">
            <obj_property name="ElementShortName">io_in_ra1[3:0]</obj_property>
            <obj_property name="ObjectShortName">io_in_ra1[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/io_out_rd1">
            <obj_property name="ElementShortName">io_out_rd1[31:0]</obj_property>
            <obj_property name="ObjectShortName">io_out_rd1[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/io_in_ra2">
            <obj_property name="ElementShortName">io_in_ra2[3:0]</obj_property>
            <obj_property name="ObjectShortName">io_in_ra2[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/io_out_rd2">
            <obj_property name="ElementShortName">io_out_rd2[31:0]</obj_property>
            <obj_property name="ObjectShortName">io_out_rd2[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/io_in_wa">
            <obj_property name="ElementShortName">io_in_wa[3:0]</obj_property>
            <obj_property name="ObjectShortName">io_in_wa[3:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/io_in_we">
            <obj_property name="ElementShortName">io_in_we</obj_property>
            <obj_property name="ObjectShortName">io_in_we</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/io_in_wd">
            <obj_property name="ElementShortName">io_in_wd[31:0]</obj_property>
            <obj_property name="ObjectShortName">io_in_wd[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/reg_1">
            <obj_property name="ElementShortName">reg_1[31:0]</obj_property>
            <obj_property name="ObjectShortName">reg_1[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/reg_2">
            <obj_property name="ElementShortName">reg_2[31:0]</obj_property>
            <obj_property name="ObjectShortName">reg_2[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/reg_3">
            <obj_property name="ElementShortName">reg_3[31:0]</obj_property>
            <obj_property name="ObjectShortName">reg_3[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/reg_4">
            <obj_property name="ElementShortName">reg_4[31:0]</obj_property>
            <obj_property name="ObjectShortName">reg_4[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/reg_5">
            <obj_property name="ElementShortName">reg_5[31:0]</obj_property>
            <obj_property name="ObjectShortName">reg_5[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/reg_6">
            <obj_property name="ElementShortName">reg_6[31:0]</obj_property>
            <obj_property name="ObjectShortName">reg_6[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/reg_7">
            <obj_property name="ElementShortName">reg_7[31:0]</obj_property>
            <obj_property name="ObjectShortName">reg_7[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/reg_8">
            <obj_property name="ElementShortName">reg_8[31:0]</obj_property>
            <obj_property name="ObjectShortName">reg_8[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/reg_9">
            <obj_property name="ElementShortName">reg_9[31:0]</obj_property>
            <obj_property name="ObjectShortName">reg_9[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/reg_10">
            <obj_property name="ElementShortName">reg_10[31:0]</obj_property>
            <obj_property name="ObjectShortName">reg_10[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/reg_11">
            <obj_property name="ElementShortName">reg_11[31:0]</obj_property>
            <obj_property name="ObjectShortName">reg_11[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/reg_12">
            <obj_property name="ElementShortName">reg_12[31:0]</obj_property>
            <obj_property name="ObjectShortName">reg_12[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/reg_13">
            <obj_property name="ElementShortName">reg_13[31:0]</obj_property>
            <obj_property name="ObjectShortName">reg_13[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/reg_14">
            <obj_property name="ElementShortName">reg_14[31:0]</obj_property>
            <obj_property name="ObjectShortName">reg_14[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/sim/dut/TOP_i/FPGA_RVCPU/inst/FPGA_RVCPU_I/RegFile/reg_15">
            <obj_property name="ElementShortName">reg_15[31:0]</obj_property>
            <obj_property name="ObjectShortName">reg_15[31:0]</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group276">
      <obj_property name="label">UART</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="logic" fp_name="/sim/dut/TOP_i/axi_uartlite/rx">
         <obj_property name="ElementShortName">rx</obj_property>
         <obj_property name="ObjectShortName">rx</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim/dut/TOP_i/axi_uartlite/tx">
         <obj_property name="ElementShortName">tx</obj_property>
         <obj_property name="ObjectShortName">tx</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim/dut/TOP_i/axi_uartlite/interrupt">
         <obj_property name="ElementShortName">interrupt</obj_property>
         <obj_property name="ObjectShortName">interrupt</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/sim/dut/TOP_i/axi_uartlite/S_AXI">
         <obj_property name="ElementShortName">S_AXI</obj_property>
         <obj_property name="ObjectShortName">S_AXI</obj_property>
         <obj_property name="children_use_element_short_name">true</obj_property>
         <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
         <obj_property name="EnumTransactionColorTable">0=blank 1=#D399FF 2=pink</obj_property>
         <obj_property name="EnumTransactionValueTable">0=blank;1=Read;2=Write;3=Read/Write</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
         <obj_property name="CustomSignalColor">turquoise</obj_property>
         <obj_property name="Render_Data">/sim/dut/TOP_i/axi_uartlite/S_AXI.readWriteSummary</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         <obj_property name="CellHeight">36</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group277">
      <obj_property name="label">BRAM</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="protoinst" fp_name="/sim/dut/TOP_i/bram/s_axi">
         <obj_property name="ElementShortName">s_axi</obj_property>
         <obj_property name="ObjectShortName">s_axi</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
