__clk_get	,	F_6
of_clk_add_provider	,	F_26
mmc_output_clk	,	V_47
clk_register	,	F_24
data	,	V_29
sunxi_factors_register	,	F_4
DIV_ROUND_UP	,	F_2
sun4i_a10_mmc_phase_setup	,	F_19
mmc_clk_ops	,	V_41
clk_init_data	,	V_37
degrees	,	V_32
hw	,	V_17
u32	,	T_1
reg	,	V_28
of_clk_src_simple_get	,	V_46
sun4i_a10_get_mod0_factors	,	F_1
calcm	,	V_7
DIV_ROUND_CLOSEST	,	F_13
lock	,	V_34
calcp	,	V_8
mmc_rate	,	V_22
GENMASK	,	F_16
mmc_set_phase	,	F_14
mmc_get_phase	,	F_8
phase	,	V_21
init	,	V_38
clk	,	V_13
offset	,	V_30
clk_get_parent	,	F_11
sun4i_a10_mod0_lock	,	V_12
sun4i_a10_mmc_sample_setup	,	F_30
mmc_parent_rate	,	V_23
sun4i_a10_mod0_data	,	V_11
clk_get_rate	,	F_12
node	,	V_10
mmc_parent	,	V_19
spin_unlock_irqrestore	,	F_18
mmc_div	,	V_25
of_clk_get_parent_name	,	F_20
delay	,	V_27
ops	,	V_40
spin_lock_irqsave	,	F_15
sun4i_a10_mmc_output_setup	,	F_29
name	,	V_44
of_property_read_string	,	F_23
GFP_KERNEL	,	V_42
"clock-output-names"	,	L_1
mbus	,	V_14
iounmap	,	F_27
mmc	,	V_18
kfree	,	F_28
err_unmap	,	V_45
freq	,	V_1
flags	,	V_33
sun4i_a10_mod0_setup	,	F_3
device_node	,	V_9
mmc_phase_data	,	V_35
parent_rate	,	V_2
sun5i_a13_mbus_setup	,	F_5
to_mmc_phase	,	F_9
err_free	,	V_43
kmalloc	,	F_21
u16	,	T_4
value	,	V_26
clk_prepare_enable	,	F_7
mmc_sample_clk	,	V_48
clk_hw	,	V_16
u8	,	T_2
readl	,	F_10
writel	,	F_17
k	,	V_4
m	,	V_5
n	,	V_3
num_parents	,	V_39
p	,	V_6
EINVAL	,	V_31
parent_names	,	V_36
__init	,	T_3
sun5i_a13_mbus_lock	,	V_15
of_iomap	,	F_22
step	,	V_24
mmc_phase	,	V_20
IS_ERR	,	F_25
