// Seed: 550505496
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(negedge id_3 - "" < id_2 or posedge !id_3) force id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_7 = 1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_7,
      id_3,
      id_7,
      id_1,
      id_2,
      id_5
  );
  always @(1 or 1) begin : LABEL_0
    id_4 <= 1;
    $display;
  end
endmodule
