
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-1NBCJI9

Implementation : synthesis

# Written on Sun Jul 10 21:18:06 2022

##### DESIGN INFO #######################################################

Top View:                "soundchip"
Constraint File(s):      "C:\Users\Constantin\Documents\VHDLSoundchip\designer\soundchip\synthesis.fdc"




##### SUMMARY ############################################################

Found 2 issues in 2 out of 4 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                          Ending                                            |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT         |     20.000           |     No paths         |     No paths         |     No paths                         
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT         OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT         |     20.000           |     No paths         |     No paths         |     No paths                         
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT         FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT         FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT         SPI_SLAVE|DOUT_VLD_inferred_clock                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SPI_SLAVE|DOUT_VLD_inferred_clock                 |     No paths         |     No paths         |     Diff grp         |     No paths                         
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
SPI_SLAVE|DOUT_VLD_inferred_clock                 FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     |     No paths         |     No paths         |     No paths         |     Diff grp                         
===============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:DEVRST_N
p:dac_out_left
p:dac_out_right
p:spi_miso
p:spi_mosi
p:spi_sck
p:spi_ss


Inapplicable constraints
************************

create_generated_clock -name FCCC_C0_0/FCCC_C0_0/GL0 -multiply_by 4 -divide_by 2 -source [get_pins { FCCC_C0_0.FCCC_C0_0.CCC_INST.RCOSC_25_50MHZ }] [get_pins { FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0 }]
	@E:BN544:"c:/users/constantin/documents/vhdlsoundchip/designer/soundchip/synthesis.fdc":8:0:8:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
create_generated_clock -name FCCC_C0_0/FCCC_C0_0/GL1 -multiply_by 4 -divide_by 40 -source [get_pins { FCCC_C0_0.FCCC_C0_0.CCC_INST.RCOSC_25_50MHZ }] [get_pins { FCCC_C0_0.FCCC_C0_0.CCC_INST.GL1 }]
	@E:BN544:"c:/users/constantin/documents/vhdlsoundchip/designer/soundchip/synthesis.fdc":9:0:9:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology

Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
