$date
	Sun Apr 18 00:20:26 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tristate_TB $end
$var wire 1 ! out $end
$var reg 1 " en $end
$var reg 1 # in $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
z!
$end
#5000
z!
1#
#10000
z!
0#
#15000
z!
1#
#20000
0#
0!
1"
#25000
1!
1#
#30000
0!
0#
#35000
1!
1#
#40000
0#
z!
0"
#45000
z!
1#
#50000
z!
0#
#55000
z!
1#
#60000
z!
0#
