INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/RISC-V/RISC-V.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/RISC-V/RISC-V.srcs/sim_1/new/tb_PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PC
WARNING: [VRFC 10-3824] variable 'testcases_passed' must explicitly be declared as automatic or static [C:/Users/hassa/RISC-V/RISC-V.srcs/sim_1/new/tb_PC.sv:95]
WARNING: [VRFC 10-3824] variable 'total_testcases' must explicitly be declared as automatic or static [C:/Users/hassa/RISC-V/RISC-V.srcs/sim_1/new/tb_PC.sv:96]
