

================================================================
== Vivado HLS Report for 'C_drain_IO_L1_out'
================================================================
* Date:           Sat Sep 14 23:31:26 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.272 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1697|     1697| 8.485 us | 8.485 us |  1697|  1697|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     1696|     1696|       106|          -|          -|    16|    no    |
        | + Loop 1.1      |       64|       64|         2|          1|          1|    64|    yes   |
        | + Loop 1.2      |       38|       38|        19|          -|          -|     2|    no    |
        |  ++ Loop 1.2.1  |       16|       16|         2|          1|          1|    16|    yes   |
        |  ++ Loop 1.2.2  |       16|       16|         2|          1|          1|    16|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      174|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        4|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      305|    -|
|Register             |        -|      -|       76|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        4|      0|       76|      479|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                      Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_V_U  |C_drain_IO_L1_out_boundary_wrapper135_local_C_V  |        4|  0|   0|    0|    16|  128|     1|         2048|
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                 |        4|  0|   0|    0|    16|  128|     1|         2048|
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_539_p2                |     +    |      0|  0|   6|           6|           6|
    |add_ln849_fu_321_p2                |     +    |      0|  0|   7|           7|           1|
    |add_ln885_fu_489_p2                |     +    |      0|  0|   6|           5|           1|
    |add_ln899_fu_477_p2                |     +    |      0|  0|   6|           5|           1|
    |add_ln953_fu_309_p2                |     +    |      0|  0|   6|           5|           1|
    |c4_V_fu_459_p2                     |     +    |      0|  0|   3|           2|           1|
    |c5_V_fu_495_p2                     |     +    |      0|  0|   6|           4|           1|
    |c6_V_1_fu_550_p2                   |     +    |      0|  0|   3|           2|           1|
    |c6_V_fu_327_p2                     |     +    |      0|  0|   6|           1|           4|
    |c7_V_fu_380_p2                     |     +    |      0|  0|   6|           4|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln849_fu_315_p2               |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln851_fu_333_p2               |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln879_fu_465_p2               |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln882_fu_453_p2               |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln885_fu_483_p2               |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln887_fu_501_p2               |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln899_fu_471_p2               |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln953_fu_303_p2               |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state8_pp1_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |select_ln1371_3_fu_347_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln1371_fu_339_p3            |  select  |      0|  0|   4|           1|           1|
    |select_ln544_4_fu_515_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln544_fu_507_p3             |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 174|          92|          81|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1             |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1             |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1             |  15|          3|    1|          3|
    |ap_phi_mux_p_044_0_i_phi_fu_285_p4  |   9|          2|    4|          8|
    |ap_phi_mux_p_062_0_i_phi_fu_178_p4  |   9|          2|    4|          8|
    |ap_phi_mux_v1_V_phi_fu_199_p8       |  15|          3|   32|         96|
    |ap_phi_mux_v2_V_13_phi_fu_225_p8    |  15|          3|   32|         96|
    |ap_phi_mux_v2_V_14_phi_fu_212_p8    |  15|          3|   32|         96|
    |ap_phi_mux_v2_V_phi_fu_238_p8       |  15|          3|   32|         96|
    |fifo_C_drain_in_V_V_blk_n           |   9|          2|    1|          2|
    |fifo_C_drain_local_in_V_blk_n       |   9|          2|    1|          2|
    |fifo_C_drain_out_V_V_blk_n          |   9|          2|    1|          2|
    |fifo_C_drain_out_V_V_din            |  15|          3|  128|        384|
    |indvar_flatten13_reg_259            |   9|          2|    5|         10|
    |indvar_flatten20_reg_152            |   9|          2|    5|         10|
    |indvar_flatten6_reg_270             |   9|          2|    5|         10|
    |indvar_flatten_reg_163              |   9|          2|    7|         14|
    |local_C_V_address0                  |  15|          3|    4|         12|
    |p_044_0_i_reg_281                   |   9|          2|    4|          8|
    |p_062_0_i_reg_174                   |   9|          2|    4|          8|
    |p_068_0_i_reg_292                   |   9|          2|    2|          4|
    |p_075_0_i_reg_248                   |   9|          2|    2|          4|
    |p_076_0_i_reg_185                   |   9|          2|    4|          8|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 305|         64|  313|        896|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |add_ln953_reg_560         |  5|   0|    5|          0|
    |ap_CS_fsm                 |  8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |  1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |  1|   0|    1|          0|
    |c4_V_reg_598              |  2|   0|    2|          0|
    |icmp_ln849_reg_565        |  1|   0|    1|          0|
    |icmp_ln885_reg_616        |  1|   0|    1|          0|
    |icmp_ln899_reg_607        |  1|   0|    1|          0|
    |indvar_flatten13_reg_259  |  5|   0|    5|          0|
    |indvar_flatten20_reg_152  |  5|   0|    5|          0|
    |indvar_flatten6_reg_270   |  5|   0|    5|          0|
    |indvar_flatten_reg_163    |  7|   0|    7|          0|
    |local_C_V_addr_reg_583    |  4|   0|    4|          0|
    |p_044_0_i_reg_281         |  4|   0|    4|          0|
    |p_062_0_i_reg_174         |  4|   0|    4|          0|
    |p_068_0_i_reg_292         |  2|   0|    2|          0|
    |p_075_0_i_reg_248         |  2|   0|    2|          0|
    |p_076_0_i_reg_185         |  4|   0|    4|          0|
    |select_ln1371_3_reg_574   |  4|   0|    4|          0|
    |select_ln544_4_reg_625    |  4|   0|    4|          0|
    |trunc_ln1371_reg_579      |  2|   0|    2|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 76|   0|   76|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |    C_drain_IO_L1_out    | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |    C_drain_IO_L1_out    | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |    C_drain_IO_L1_out    | return value |
|ap_done                          | out |    1| ap_ctrl_hs |    C_drain_IO_L1_out    | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |    C_drain_IO_L1_out    | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |    C_drain_IO_L1_out    | return value |
|fifo_C_drain_in_V_V_dout         |  in |  128|   ap_fifo  |   fifo_C_drain_in_V_V   |    pointer   |
|fifo_C_drain_in_V_V_empty_n      |  in |    1|   ap_fifo  |   fifo_C_drain_in_V_V   |    pointer   |
|fifo_C_drain_in_V_V_read         | out |    1|   ap_fifo  |   fifo_C_drain_in_V_V   |    pointer   |
|fifo_C_drain_out_V_V_din         | out |  128|   ap_fifo  |   fifo_C_drain_out_V_V  |    pointer   |
|fifo_C_drain_out_V_V_full_n      |  in |    1|   ap_fifo  |   fifo_C_drain_out_V_V  |    pointer   |
|fifo_C_drain_out_V_V_write       | out |    1|   ap_fifo  |   fifo_C_drain_out_V_V  |    pointer   |
|fifo_C_drain_local_in_V_dout     |  in |   32|   ap_fifo  | fifo_C_drain_local_in_V |    pointer   |
|fifo_C_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  | fifo_C_drain_local_in_V |    pointer   |
|fifo_C_drain_local_in_V_read     | out |    1|   ap_fifo  | fifo_C_drain_local_in_V |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------+--------------+

