aag 2029 179 239 1 1611
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360 1
362 891
364 899
366 907
368 915
370 923
372 931
374 939
376 947
378 959
380 967
382 975
384 983
386 991
388 999
390 1007
392 1015
394 1023
396 1031
398 1039
400 1047
402 1055
404 1063
406 1071
408 1079
410 1087
412 1095
414 1103
416 1111
418 1119
420 1127
422 1135
424 1143
426 1151
428 1159
430 1167
432 1175
434 1183
436 1191
438 1199
440 1207
442 1215
444 1223
446 1231
448 1239
450 1247
452 1255
454 1263
456 1271
458 1295
460 1303
462 1311
464 1319
466 1327
468 1335
470 1343
472 1351
474 1359
476 1367
478 1375
480 1383
482 1391
484 1399
486 1407
488 1415
490 1423
492 1431
494 1439
496 1447
498 1455
500 1463
502 1471
504 1479
506 1565
508 1585
510 1592
512 1607
514 1615
516 1623
518 1631
520 1639
522 1647
524 1655
526 1663
528 1671
530 1679
532 1687
534 1695
536 1703
538 1711
540 1719
542 1727
544 1735
546 1743
548 1751
550 1759
552 1767
554 1775
556 1783
558 1791
560 1817
562 1827
564 1837
566 1847
568 1857
570 1867
572 1877
574 1887
576 30
578 18
580 1913
582 1923
584 1933
586 1943
588 1953
590 1963
592 1973
594 1983
596 2239
598 2251
600 2257
602 2263
604 2269
606 2275
608 2281
610 2287
612 2293
614 2299
616 2307
618 2315
620 2323
622 2331
624 2339
626 2347
628 2355
630 2363
632 3405
634 3425
636 3435
638 3443
640 3449
642 3455
644 3461
646 3467
648 3473
650 3479
652 3485
654 3491
656 3497
658 3503
660 3509
662 3515
664 3521
666 3527
668 3533
670 3539
672 3545
674 3551
676 3557
678 3563
680 3569
682 3575
684 3581
686 3587
688 3593
690 3599
692 3605
694 3611
696 3617
698 3623
700 3629
702 3635
704 3641
706 3647
708 3653
710 3659
712 3665
714 3671
716 3677
718 3683
720 3689
722 3695
724 3701
726 3707
728 3713
730 3719
732 3725
734 3731
736 24
738 3734
740 3742
742 3763
744 3769
746 3775
748 3781
750 3787
752 3793
754 3799
756 3805
758 3811
760 3817
762 3823
764 3829
766 3835
768 3841
770 3847
772 3853
774 3873
776 3879
778 3885
780 3891
782 3897
784 3903
786 3909
788 3915
790 3921
792 3927
794 3933
796 3939
798 3945
800 3951
802 3957
804 3963
806 3969
808 3975
810 3981
812 3987
814 3993
816 3999
818 4005
820 4011
822 4017
824 4023
826 4029
828 4035
830 4041
832 4047
834 4053
836 4059
845
838 339 337
840 839 340
842 740 360
844 843 841
846 337 335
848 846 339
850 848 341
852 247 245
854 852 249
856 854 250
858 856 253
860 858 255
862 860 257
864 862 259
866 864 850
868 4 3
870 868 7
872 870 9
874 872 11
876 874 13
878 876 15
880 878 17
882 880 866
884 882 18
886 362 360
888 886 883
890 889 885
892 882 20
894 364 360
896 894 883
898 897 893
900 882 22
902 366 360
904 902 883
906 905 901
908 882 24
910 368 360
912 910 883
914 913 909
916 882 26
918 370 360
920 918 883
922 921 917
924 882 28
926 372 360
928 926 883
930 929 925
932 882 30
934 374 360
936 934 883
938 937 933
940 882 32
942 376 360
944 942 883
946 945 941
948 846 338
950 948 341
952 950 178
954 378 360
956 954 951
958 957 953
960 950 180
962 380 360
964 962 951
966 965 961
968 950 182
970 382 360
972 970 951
974 973 969
976 950 184
978 384 360
980 978 951
982 981 977
984 950 186
986 386 360
988 986 951
990 989 985
992 950 188
994 388 360
996 994 951
998 997 993
1000 950 190
1002 390 360
1004 1002 951
1006 1005 1001
1008 950 192
1010 392 360
1012 1010 951
1014 1013 1009
1016 950 34
1018 394 360
1020 1018 951
1022 1021 1017
1024 950 36
1026 396 360
1028 1026 951
1030 1029 1025
1032 950 38
1034 398 360
1036 1034 951
1038 1037 1033
1040 950 40
1042 400 360
1044 1042 951
1046 1045 1041
1048 950 42
1050 402 360
1052 1050 951
1054 1053 1049
1056 950 44
1058 404 360
1060 1058 951
1062 1061 1057
1064 950 46
1066 406 360
1068 1066 951
1070 1069 1065
1072 950 48
1074 408 360
1076 1074 951
1078 1077 1073
1080 950 50
1082 410 360
1084 1082 951
1086 1085 1081
1088 950 52
1090 412 360
1092 1090 951
1094 1093 1089
1096 950 54
1098 414 360
1100 1098 951
1102 1101 1097
1104 950 56
1106 416 360
1108 1106 951
1110 1109 1105
1112 950 58
1114 418 360
1116 1114 951
1118 1117 1113
1120 950 60
1122 420 360
1124 1122 951
1126 1125 1121
1128 950 62
1130 422 360
1132 1130 951
1134 1133 1129
1136 950 64
1138 424 360
1140 1138 951
1142 1141 1137
1144 950 66
1146 426 360
1148 1146 951
1150 1149 1145
1152 950 68
1154 428 360
1156 1154 951
1158 1157 1153
1160 950 70
1162 430 360
1164 1162 951
1166 1165 1161
1168 950 72
1170 432 360
1172 1170 951
1174 1173 1169
1176 950 74
1178 434 360
1180 1178 951
1182 1181 1177
1184 950 76
1186 436 360
1188 1186 951
1190 1189 1185
1192 950 78
1194 438 360
1196 1194 951
1198 1197 1193
1200 950 80
1202 440 360
1204 1202 951
1206 1205 1201
1208 950 82
1210 442 360
1212 1210 951
1214 1213 1209
1216 950 84
1218 444 360
1220 1218 951
1222 1221 1217
1224 950 86
1226 446 360
1228 1226 951
1230 1229 1225
1232 950 88
1234 448 360
1236 1234 951
1238 1237 1233
1240 950 90
1242 450 360
1244 1242 951
1246 1245 1241
1248 950 92
1250 452 360
1252 1250 951
1254 1253 1249
1256 950 94
1258 454 360
1260 1258 951
1262 1261 1257
1264 950 96
1266 456 360
1268 1266 951
1270 1269 1265
1272 5 2
1274 1272 7
1276 1274 9
1278 1276 11
1280 1278 13
1282 1280 15
1284 1282 17
1286 1284 866
1288 1286 18
1290 458 360
1292 1290 1287
1294 1293 1289
1296 1286 20
1298 460 360
1300 1298 1287
1302 1301 1297
1304 1286 22
1306 462 360
1308 1306 1287
1310 1309 1305
1312 1286 24
1314 464 360
1316 1314 1287
1318 1317 1313
1320 1286 26
1322 466 360
1324 1322 1287
1326 1325 1321
1328 1286 28
1330 468 360
1332 1330 1287
1334 1333 1329
1336 1286 30
1338 470 360
1340 1338 1287
1342 1341 1337
1344 1286 32
1346 472 360
1348 1346 1287
1350 1349 1345
1352 950 282
1354 474 360
1356 1354 951
1358 1357 1353
1360 950 284
1362 476 360
1364 1362 951
1366 1365 1361
1368 950 286
1370 478 360
1372 1370 951
1374 1373 1369
1376 950 288
1378 480 360
1380 1378 951
1382 1381 1377
1384 950 290
1386 482 360
1388 1386 951
1390 1389 1385
1392 950 292
1394 484 360
1396 1394 951
1398 1397 1393
1400 950 294
1402 486 360
1404 1402 951
1406 1405 1401
1408 950 296
1410 488 360
1412 1410 951
1414 1413 1409
1416 950 194
1418 490 360
1420 1418 951
1422 1421 1417
1424 950 196
1426 492 360
1428 1426 951
1430 1429 1425
1432 950 198
1434 494 360
1436 1434 951
1438 1437 1433
1440 950 200
1442 496 360
1444 1442 951
1446 1445 1441
1448 950 202
1450 498 360
1452 1450 951
1454 1453 1449
1456 950 204
1458 500 360
1460 1458 951
1462 1461 1457
1464 950 206
1466 502 360
1468 1466 951
1470 1469 1465
1472 950 208
1474 504 360
1476 1474 951
1478 1477 1473
1480 337 334
1482 1480 339
1484 1482 340
1486 510 360
1488 506 360
1490 508 360
1492 1491 1489
1494 1492 1487
1496 1494 1484
1498 1298 1291
1500 1498 1307
1502 1500 1315
1504 1502 1323
1506 1504 1331
1508 1506 1339
1510 1508 1347
1512 1510 1496
1514 1298 1290
1516 1514 1307
1518 1516 1315
1520 1518 1323
1522 1520 1331
1524 1522 1339
1526 1524 1347
1528 1526 1496
1530 1491 1488
1532 1530 1487
1534 1532 1484
1536 1534 332
1538 1490 1488
1540 1538 1487
1542 1484 260
1544 1542 1540
1546 1545 1537
1548 1546 1529
1550 1548 1488
1552 919 911
1554 1552 927
1556 1554 934
1558 1528 943
1560 1558 1556
1562 1561 1551
1564 1562 1513
1566 1508 1346
1568 1566 1496
1570 1490 1489
1572 1570 1487
1574 1572 342
1576 1574 1484
1578 1577 1490
1580 1578 1548
1582 1581 1561
1584 1582 1569
1586 1542 1492
1588 1587 1486
1590 1589 1529
1592 1591 1561
1594 336 335
1596 1594 339
1598 1596 341
1600 1598 298
1602 512 360
1604 1602 1599
1606 1605 1601
1608 1598 300
1610 514 360
1612 1610 1599
1614 1613 1609
1616 1598 302
1618 516 360
1620 1618 1599
1622 1621 1617
1624 1598 304
1626 518 360
1628 1626 1599
1630 1629 1625
1632 1598 306
1634 520 360
1636 1634 1599
1638 1637 1633
1640 1598 308
1642 522 360
1644 1642 1599
1646 1645 1641
1648 1598 310
1650 524 360
1652 1650 1599
1654 1653 1649
1656 1598 312
1658 526 360
1660 1658 1599
1662 1661 1657
1664 1598 314
1666 528 360
1668 1666 1599
1670 1669 1665
1672 1598 316
1674 530 360
1676 1674 1599
1678 1677 1673
1680 1598 318
1682 532 360
1684 1682 1599
1686 1685 1681
1688 1598 320
1690 534 360
1692 1690 1599
1694 1693 1689
1696 1598 322
1698 536 360
1700 1698 1599
1702 1701 1697
1704 1598 324
1706 538 360
1708 1706 1599
1710 1709 1705
1712 1598 326
1714 540 360
1716 1714 1599
1718 1717 1713
1720 1598 328
1722 542 360
1724 1722 1599
1726 1725 1721
1728 950 228
1730 544 360
1732 1730 951
1734 1733 1729
1736 950 230
1738 546 360
1740 1738 951
1742 1741 1737
1744 950 232
1746 548 360
1748 1746 951
1750 1749 1745
1752 950 234
1754 550 360
1756 1754 951
1758 1757 1753
1760 950 236
1762 552 360
1764 1762 951
1766 1765 1761
1768 950 238
1770 554 360
1772 1770 951
1774 1773 1769
1776 950 240
1778 556 360
1780 1778 951
1782 1781 1777
1784 950 242
1786 558 360
1788 1786 951
1790 1789 1785
1792 4 2
1794 1792 7
1796 1794 9
1798 1796 11
1800 1798 13
1802 1800 15
1804 1802 17
1806 1804 866
1808 806 360
1810 1808 1806
1812 560 360
1814 1812 1807
1816 1815 1811
1818 808 360
1820 1818 1806
1822 562 360
1824 1822 1807
1826 1825 1821
1828 810 360
1830 1828 1806
1832 564 360
1834 1832 1807
1836 1835 1831
1838 812 360
1840 1838 1806
1842 566 360
1844 1842 1807
1846 1845 1841
1848 814 360
1850 1848 1806
1852 568 360
1854 1852 1807
1856 1855 1851
1858 816 360
1860 1858 1806
1862 570 360
1864 1862 1807
1866 1865 1861
1868 818 360
1870 1868 1806
1872 572 360
1874 1872 1807
1876 1875 1871
1878 820 360
1880 1878 1806
1882 574 360
1884 1882 1807
1886 1885 1881
1888 5 3
1890 1888 6
1892 1890 9
1894 1892 11
1896 1894 13
1898 1896 15
1900 1898 17
1902 1900 866
1904 822 360
1906 1904 1902
1908 580 360
1910 1908 1903
1912 1911 1907
1914 824 360
1916 1914 1902
1918 582 360
1920 1918 1903
1922 1921 1917
1924 826 360
1926 1924 1902
1928 584 360
1930 1928 1903
1932 1931 1927
1934 828 360
1936 1934 1902
1938 586 360
1940 1938 1903
1942 1941 1937
1944 830 360
1946 1944 1902
1948 588 360
1950 1948 1903
1952 1951 1947
1954 832 360
1956 1954 1902
1958 590 360
1960 1958 1903
1962 1961 1957
1964 834 360
1966 1964 1902
1968 592 360
1970 1968 1903
1972 1971 1967
1974 836 360
1976 1974 1902
1978 594 360
1980 1978 1903
1982 1981 1977
1984 246 245
1986 1984 249
1988 1986 251
1990 1988 253
1992 1990 255
1994 1992 257
1996 1994 259
1998 1996 850
2000 1888 7
2002 2000 9
2004 2002 11
2006 2004 13
2008 2006 15
2010 2008 17
2012 2010 1998
2014 578 360
2016 2015 18
2018 596 360
2020 2018 2017
2022 2020 2012
2024 598 360
2026 2024 2018
2028 2026 330
2030 2029 2018
2032 2024 2019
2034 1658 943
2036 1659 942
2038 2037 2035
2040 1650 935
2042 1651 934
2044 2043 2041
2046 1642 927
2048 1643 926
2050 2049 2047
2052 1634 919
2054 1635 918
2056 2055 2053
2058 1626 911
2060 1627 910
2062 2061 2059
2064 1618 903
2066 1619 902
2068 2067 2065
2070 1602 887
2072 1603 886
2074 2073 2071
2076 1610 895
2078 1611 894
2080 2079 2077
2082 2080 2074
2084 2082 2068
2086 2084 2062
2088 2086 2056
2090 2088 2050
2092 2090 2044
2094 2092 2038
2096 750 360
2098 744 360
2100 736 360
2102 756 360
2104 754 360
2106 2105 2103
2108 2106 2101
2110 752 360
2112 748 360
2114 2113 2110
2116 746 360
2118 742 360
2120 2118 2116
2122 2120 2114
2124 2122 2108
2126 2104 2102
2128 2126 2100
2130 2112 2111
2132 2119 2117
2134 2132 2130
2136 2134 2128
2138 2137 2125
2140 2139 2099
2142 2140 2097
2144 2142 2094
2146 614 360
2148 2147 1722
2150 2146 1723
2152 2151 2149
2154 612 360
2156 2155 1714
2158 2154 1715
2160 2159 2157
2162 610 360
2164 2163 1706
2166 2162 1707
2168 2167 2165
2170 608 360
2172 2171 1698
2174 2170 1699
2176 2175 2173
2178 606 360
2180 2179 1690
2182 2178 1691
2184 2183 2181
2186 604 360
2188 2187 1682
2190 2186 1683
2192 2191 2189
2194 600 360
2196 2195 1666
2198 2194 1667
2200 2199 2197
2202 602 360
2204 2203 1674
2206 2202 1675
2208 2207 2205
2210 2208 2200
2212 2210 2192
2214 2212 2184
2216 2214 2176
2218 2216 2168
2220 2218 2160
2222 2220 2152
2224 2222 2144
2226 576 360
2228 2226 2224
2230 2228 226
2232 2230 2032
2234 2233 2031
2236 2235 2013
2238 2237 2023
2240 2025 2017
2242 2241 2012
2244 2029 2026
2246 2245 2033
2248 2247 2013
2250 2249 2243
2252 886 882
2254 2194 883
2256 2255 2253
2258 894 882
2260 2202 883
2262 2261 2259
2264 902 882
2266 2186 883
2268 2267 2265
2270 910 882
2272 2178 883
2274 2273 2271
2276 918 882
2278 2170 883
2280 2279 2277
2282 926 882
2284 2162 883
2286 2285 2283
2288 934 882
2290 2154 883
2292 2291 2289
2294 942 882
2296 2146 883
2298 2297 2295
2300 950 344
2302 616 360
2304 2302 951
2306 2305 2301
2308 950 346
2310 618 360
2312 2310 951
2314 2313 2309
2316 950 348
2318 620 360
2320 2318 951
2322 2321 2317
2324 950 350
2326 622 360
2328 2326 951
2330 2329 2325
2332 950 352
2334 624 360
2336 2334 951
2338 2337 2333
2340 950 354
2342 626 360
2344 2342 951
2346 2345 2341
2348 950 356
2350 628 360
2352 2350 951
2354 2353 2349
2356 950 358
2358 630 360
2360 2358 951
2362 2361 2357
2364 638 360
2366 636 360
2368 632 360
2370 634 360
2372 2371 2369
2374 2372 2367
2376 2374 2365
2378 336 334
2380 2378 339
2382 2380 341
2384 2382 2376
2386 2370 2368
2388 2386 2367
2390 2388 2365
2392 2390 950
2394 2392 281
2396 2372 2366
2398 2396 2365
2400 2398 2028
2402 1878 1475
2404 1879 1474
2406 2405 2403
2408 1868 1467
2410 1869 1466
2412 2411 2409
2414 1858 1459
2416 1859 1458
2418 2417 2415
2420 1848 1451
2422 1849 1450
2424 2423 2421
2426 1838 1443
2428 1839 1442
2430 2429 2427
2432 1828 1435
2434 1829 1434
2436 2435 2433
2438 1808 1419
2440 1809 1418
2442 2441 2439
2444 1818 1427
2446 1819 1426
2448 2447 2445
2450 2448 2442
2452 2450 2436
2454 2452 2430
2456 2454 2424
2458 2456 2418
2460 2458 2412
2462 2460 2406
2464 772 360
2466 2465 1882
2468 2464 1883
2470 2469 2467
2472 770 360
2474 2473 1872
2476 2472 1873
2478 2477 2475
2480 768 360
2482 2481 1862
2484 2480 1863
2486 2485 2483
2488 766 360
2490 2489 1852
2492 2488 1853
2494 2493 2491
2496 764 360
2498 2497 1842
2500 2496 1843
2502 2501 2499
2504 762 360
2506 2505 1832
2508 2504 1833
2510 2509 2507
2512 758 360
2514 2513 1812
2516 2512 1813
2518 2517 2515
2520 760 360
2522 2521 1822
2524 2520 1823
2526 2525 2523
2528 2526 2518
2530 2528 2510
2532 2530 2502
2534 2532 2494
2536 2534 2486
2538 2536 2478
2540 2538 2470
2542 2540 2462
2544 2359 1974
2546 2358 1975
2548 2547 2545
2550 2351 1964
2552 2350 1965
2554 2553 2551
2556 2343 1954
2558 2342 1955
2560 2559 2557
2562 2335 1944
2564 2334 1945
2566 2565 2563
2568 2327 1934
2570 2326 1935
2572 2571 2569
2574 2319 1924
2576 2318 1925
2578 2577 2575
2580 2303 1904
2582 2302 1905
2584 2583 2581
2586 2311 1914
2588 2310 1915
2590 2589 2587
2592 2590 2584
2594 2592 2578
2596 2594 2572
2598 2596 2566
2600 2598 2560
2602 2600 2554
2604 2602 2548
2606 2604 2542
2608 1978 1011
2610 1979 1010
2612 2611 2609
2614 1968 1003
2616 1969 1002
2618 2617 2615
2620 1958 995
2622 1959 994
2624 2623 2621
2626 1948 987
2628 1949 986
2630 2629 2627
2632 1938 979
2634 1939 978
2636 2635 2633
2638 1928 971
2640 1929 970
2642 2641 2639
2644 1908 955
2646 1909 954
2648 2647 2645
2650 1918 963
2652 1919 962
2654 2653 2651
2656 2654 2648
2658 2656 2642
2660 2658 2636
2662 2660 2630
2664 2662 2624
2666 2664 2618
2668 2666 2612
2670 2668 2606
2672 788 360
2674 734 360
2676 2675 2672
2678 2674 2673
2680 2679 2677
2682 786 360
2684 732 360
2686 2685 2682
2688 2684 2683
2690 2689 2687
2692 784 360
2694 730 360
2696 2695 2692
2698 2694 2693
2700 2699 2697
2702 782 360
2704 728 360
2706 2705 2702
2708 2704 2703
2710 2709 2707
2712 780 360
2714 726 360
2716 2715 2712
2718 2714 2713
2720 2719 2717
2722 778 360
2724 724 360
2726 2725 2722
2728 2724 2723
2730 2729 2727
2732 774 360
2734 720 360
2736 2735 2732
2738 2734 2733
2740 2739 2737
2742 776 360
2744 722 360
2746 2745 2742
2748 2744 2743
2750 2749 2747
2752 2750 2740
2754 2752 2730
2756 2754 2720
2758 2756 2710
2760 2758 2700
2762 2760 2690
2764 2762 2680
2766 2764 2670
2768 804 360
2770 2768 1787
2772 2769 1786
2774 2773 2771
2776 802 360
2778 2776 1779
2780 2777 1778
2782 2781 2779
2784 800 360
2786 2784 1771
2788 2785 1770
2790 2789 2787
2792 798 360
2794 2792 1763
2796 2793 1762
2798 2797 2795
2800 796 360
2802 2800 1755
2804 2801 1754
2806 2805 2803
2808 794 360
2810 2808 1747
2812 2809 1746
2814 2813 2811
2816 790 360
2818 2816 1731
2820 2817 1730
2822 2821 2819
2824 792 360
2826 2824 1739
2828 2825 1738
2830 2829 2827
2832 2830 2822
2834 2832 2814
2836 2834 2806
2838 2836 2798
2840 2838 2790
2842 2840 2782
2844 2842 2774
2846 2844 2766
2848 1411 942
2850 1410 943
2852 2851 2849
2854 1403 934
2856 1402 935
2858 2857 2855
2860 1395 926
2862 1394 927
2864 2863 2861
2866 1387 918
2868 1386 919
2870 2869 2867
2872 1379 910
2874 1378 911
2876 2875 2873
2878 1371 902
2880 1370 903
2882 2881 2879
2884 1355 886
2886 1354 887
2888 2887 2885
2890 1363 894
2892 1362 895
2894 2893 2891
2896 2894 2888
2898 2896 2882
2900 2898 2876
2902 2900 2870
2904 2902 2864
2906 2904 2858
2908 2906 2852
2910 2908 2846
2912 718 360
2914 2913 2146
2916 2912 2147
2918 2917 2915
2920 716 360
2922 2921 2154
2924 2920 2155
2926 2925 2923
2928 714 360
2930 2929 2162
2932 2928 2163
2934 2933 2931
2936 712 360
2938 2937 2170
2940 2936 2171
2942 2941 2939
2944 710 360
2946 2945 2178
2948 2944 2179
2950 2949 2947
2952 708 360
2954 2953 2186
2956 2952 2187
2958 2957 2955
2960 704 360
2962 2961 2194
2964 2960 2195
2966 2965 2963
2968 706 360
2970 2969 2202
2972 2968 2203
2974 2973 2971
2976 2974 2966
2978 2976 2958
2980 2978 2950
2982 2980 2942
2984 2982 2934
2986 2984 2926
2988 2986 2918
2990 2988 2910
2992 702 360
2994 2992 1267
2996 2993 1266
2998 2997 2995
3000 700 360
3002 3000 1259
3004 3001 1258
3006 3005 3003
3008 698 360
3010 3008 1251
3012 3009 1250
3014 3013 3011
3016 696 360
3018 3016 1243
3020 3017 1242
3022 3021 3019
3024 694 360
3026 3024 1235
3028 3025 1234
3030 3029 3027
3032 692 360
3034 3032 1227
3036 3033 1226
3038 3037 3035
3040 690 360
3042 3040 1219
3044 3041 1218
3046 3045 3043
3048 688 360
3050 3048 1211
3052 3049 1210
3054 3053 3051
3056 686 360
3058 3056 1203
3060 3057 1202
3062 3061 3059
3064 684 360
3066 3064 1195
3068 3065 1194
3070 3069 3067
3072 682 360
3074 3072 1187
3076 3073 1186
3078 3077 3075
3080 680 360
3082 3080 1179
3084 3081 1178
3086 3085 3083
3088 678 360
3090 3088 1171
3092 3089 1170
3094 3093 3091
3096 676 360
3098 3096 1163
3100 3097 1162
3102 3101 3099
3104 674 360
3106 3104 1155
3108 3105 1154
3110 3109 3107
3112 672 360
3114 3112 1147
3116 3113 1146
3118 3117 3115
3120 670 360
3122 3120 1139
3124 3121 1138
3126 3125 3123
3128 668 360
3130 3128 1131
3132 3129 1130
3134 3133 3131
3136 666 360
3138 3136 1123
3140 3137 1122
3142 3141 3139
3144 664 360
3146 3144 1115
3148 3145 1114
3150 3149 3147
3152 662 360
3154 3152 1107
3156 3153 1106
3158 3157 3155
3160 660 360
3162 3160 1099
3164 3161 1098
3166 3165 3163
3168 658 360
3170 3168 1091
3172 3169 1090
3174 3173 3171
3176 656 360
3178 3176 1083
3180 3177 1082
3182 3181 3179
3184 654 360
3186 3184 1075
3188 3185 1074
3190 3189 3187
3192 652 360
3194 3192 1067
3196 3193 1066
3198 3197 3195
3200 650 360
3202 3200 1059
3204 3201 1058
3206 3205 3203
3208 648 360
3210 3208 1051
3212 3209 1050
3214 3213 3211
3216 646 360
3218 3216 1043
3220 3217 1042
3222 3221 3219
3224 644 360
3226 3224 1035
3228 3225 1034
3230 3229 3227
3232 640 360
3234 3232 1019
3236 3233 1018
3238 3237 3235
3240 642 360
3242 3240 1027
3244 3241 1026
3246 3245 3243
3248 3246 3238
3250 3248 3230
3252 3250 3222
3254 3252 3214
3256 3254 3206
3258 3256 3198
3260 3258 3190
3262 3260 3182
3264 3262 3174
3266 3264 3166
3268 3266 3158
3270 3268 3150
3272 3270 3142
3274 3272 3134
3276 3274 3126
3278 3276 3118
3280 3278 3110
3282 3280 3102
3284 3282 3094
3286 3284 3086
3288 3286 3078
3290 3288 3070
3292 3290 3062
3294 3292 3054
3296 3294 3046
3298 3296 3038
3300 3298 3030
3302 3300 3022
3304 3302 3014
3306 3304 3006
3308 3306 2998
3310 3308 2990
3312 3310 2101
3314 3313 2400
3316 3314 1484
3318 2400 263
3320 3318 1484
3322 2371 2368
3324 3322 2366
3326 3324 2365
3328 3326 2028
3330 3310 2100
3332 3331 3328
3334 3332 1484
3336 3328 262
3338 3336 1484
3340 2370 2369
3342 3340 2366
3344 3342 2365
3346 1480 338
3348 3346 341
3350 3348 3344
3352 2386 2366
3354 3352 2365
3356 1594 338
3358 3356 341
3360 3358 3354
3362 2374 2364
3364 2378 338
3366 3364 341
3368 3366 3362
3370 3369 3361
3372 3370 3351
3374 3372 2369
3376 3375 3339
3378 3376 3335
3380 3379 3321
3382 3381 3317
3384 3382 2395
3386 3340 2367
3388 3386 2365
3390 3388 1486
3392 3390 1586
3394 3393 3385
3396 3322 2367
3398 3396 2365
3400 3398 1576
3402 3401 3395
3404 3403 2385
3406 3396 2364
3408 848 340
3410 3408 3406
3412 3411 2371
3414 3412 3372
3416 3414 3335
3418 2400 1484
3420 3419 3416
3422 3421 2393
3424 3423 3401
3426 3372 2366
3428 3328 1484
3430 3429 3426
3432 3430 3317
3434 3433 2393
3436 3411 2364
3438 3436 3372
3440 3439 3429
3442 3440 3317
3444 1598 114
3446 3232 1599
3448 3447 3445
3450 1598 116
3452 3240 1599
3454 3453 3451
3456 1598 118
3458 3224 1599
3460 3459 3457
3462 1598 120
3464 3216 1599
3466 3465 3463
3468 1598 122
3470 3208 1599
3472 3471 3469
3474 1598 124
3476 3200 1599
3478 3477 3475
3480 1598 126
3482 3192 1599
3484 3483 3481
3486 1598 128
3488 3184 1599
3490 3489 3487
3492 1598 130
3494 3176 1599
3496 3495 3493
3498 1598 132
3500 3168 1599
3502 3501 3499
3504 1598 134
3506 3160 1599
3508 3507 3505
3510 1598 136
3512 3152 1599
3514 3513 3511
3516 1598 138
3518 3144 1599
3520 3519 3517
3522 1598 140
3524 3136 1599
3526 3525 3523
3528 1598 142
3530 3128 1599
3532 3531 3529
3534 1598 144
3536 3120 1599
3538 3537 3535
3540 1598 146
3542 3112 1599
3544 3543 3541
3546 1598 148
3548 3104 1599
3550 3549 3547
3552 1598 150
3554 3096 1599
3556 3555 3553
3558 1598 152
3560 3088 1599
3562 3561 3559
3564 1598 154
3566 3080 1599
3568 3567 3565
3570 1598 156
3572 3072 1599
3574 3573 3571
3576 1598 158
3578 3064 1599
3580 3579 3577
3582 1598 160
3584 3056 1599
3586 3585 3583
3588 1598 162
3590 3048 1599
3592 3591 3589
3594 1598 164
3596 3040 1599
3598 3597 3595
3600 1598 166
3602 3032 1599
3604 3603 3601
3606 1598 168
3608 3024 1599
3610 3609 3607
3612 1598 170
3614 3016 1599
3616 3615 3613
3618 1598 172
3620 3008 1599
3622 3621 3619
3624 1598 174
3626 3000 1599
3628 3627 3625
3630 1598 176
3632 2992 1599
3634 3633 3631
3636 950 264
3638 2960 951
3640 3639 3637
3642 950 266
3644 2968 951
3646 3645 3643
3648 950 268
3650 2952 951
3652 3651 3649
3654 950 270
3656 2944 951
3658 3657 3655
3660 950 272
3662 2936 951
3664 3663 3661
3666 950 274
3668 2928 951
3670 3669 3667
3672 950 276
3674 2920 951
3676 3675 3673
3678 950 278
3680 2912 951
3682 3681 3679
3684 950 210
3686 2734 951
3688 3687 3685
3690 950 212
3692 2744 951
3694 3693 3691
3696 950 214
3698 2724 951
3700 3699 3697
3702 950 216
3704 2714 951
3706 3705 3703
3708 950 218
3710 2704 951
3712 3711 3709
3714 950 220
3716 2694 951
3718 3717 3715
3720 950 222
3722 2684 951
3724 3723 3721
3726 950 224
3728 2674 951
3730 3729 3727
3732 738 360
3734 3733 2391
3736 3732 843
3738 3733 842
3740 3739 3737
3742 3741 2391
3744 1792 6
3746 3744 9
3748 3746 11
3750 3748 13
3752 3750 15
3754 3752 17
3756 3754 866
3758 3756 18
3760 3757 2118
3762 3761 3759
3764 3756 20
3766 3757 2098
3768 3767 3765
3770 3756 22
3772 3757 2116
3774 3773 3771
3776 3756 24
3778 3757 2112
3780 3779 3777
3782 3756 26
3784 3757 2096
3786 3785 3783
3788 3756 28
3790 3757 2110
3792 3791 3789
3794 3756 30
3796 3757 2104
3798 3797 3795
3800 3756 32
3802 3757 2102
3804 3803 3801
3806 950 98
3808 2512 951
3810 3809 3807
3812 950 100
3814 2520 951
3816 3815 3813
3818 950 102
3820 2504 951
3822 3821 3819
3824 950 104
3826 2496 951
3828 3827 3825
3830 950 106
3832 2488 951
3834 3833 3831
3836 950 108
3838 2480 951
3840 3839 3837
3842 950 110
3844 2472 951
3846 3845 3843
3848 950 112
3850 2464 951
3852 3851 3849
3854 1272 6
3856 3854 9
3858 3856 11
3860 3858 13
3862 3860 15
3864 3862 17
3866 3864 866
3868 3866 18
3870 3867 2732
3872 3871 3869
3874 3866 20
3876 3867 2742
3878 3877 3875
3880 3866 22
3882 3867 2722
3884 3883 3881
3886 3866 24
3888 3867 2712
3890 3889 3887
3892 3866 26
3894 3867 2702
3896 3895 3893
3898 3866 28
3900 3867 2692
3902 3901 3899
3904 3866 30
3906 3867 2682
3908 3907 3905
3910 3866 32
3912 3867 2672
3914 3913 3911
3916 3866 2732
3918 3867 2816
3920 3919 3917
3922 3866 2742
3924 3867 2824
3926 3925 3923
3928 3866 2722
3930 3867 2808
3932 3931 3929
3934 3866 2712
3936 3867 2800
3938 3937 3935
3940 3866 2702
3942 3867 2792
3944 3943 3941
3946 3866 2692
3948 3867 2784
3950 3949 3947
3952 3866 2682
3954 3867 2776
3956 3955 3953
3958 3866 2672
3960 3867 2768
3962 3961 3959
3964 1806 18
3966 1808 1807
3968 3967 3965
3970 1806 20
3972 1818 1807
3974 3973 3971
3976 1806 22
3978 1828 1807
3980 3979 3977
3982 1806 24
3984 1838 1807
3986 3985 3983
3988 1806 26
3990 1848 1807
3992 3991 3989
3994 1806 28
3996 1858 1807
3998 3997 3995
4000 1806 30
4002 1868 1807
4004 4003 4001
4006 1806 32
4008 1878 1807
4010 4009 4007
4012 1902 18
4014 1904 1903
4016 4015 4013
4018 1902 20
4020 1914 1903
4022 4021 4019
4024 1902 22
4026 1924 1903
4028 4027 4025
4030 1902 24
4032 1934 1903
4034 4033 4031
4036 1902 26
4038 1944 1903
4040 4039 4037
4042 1902 28
4044 1954 1903
4046 4045 4043
4048 1902 30
4050 1964 1903
4052 4051 4049
4054 1902 32
4056 1974 1903
4058 4057 4055
i0 controllable_addr_abs<0>
i1 controllable_addr_abs<1>
i2 controllable_addr_abs<2>
i3 controllable_addr_abs<3>
i4 controllable_addr_abs<4>
i5 controllable_addr_abs<5>
i6 controllable_addr_abs<6>
i7 controllable_addr_abs<7>
i8 controllable_write8_val_abs<0>
i9 controllable_write8_val_abs<1>
i10 controllable_write8_val_abs<2>
i11 controllable_write8_val_abs<3>
i12 controllable_write8_val_abs<4>
i13 controllable_write8_val_abs<5>
i14 controllable_write8_val_abs<6>
i15 controllable_write8_val_abs<7>
i16 i_reqBuf_abs<0>
i17 i_reqBuf_abs<1>
i18 i_reqBuf_abs<2>
i19 i_reqBuf_abs<3>
i20 i_reqBuf_abs<4>
i21 i_reqBuf_abs<5>
i22 i_reqBuf_abs<6>
i23 i_reqBuf_abs<7>
i24 i_reqBuf_abs<8>
i25 i_reqBuf_abs<9>
i26 i_reqBuf_abs<10>
i27 i_reqBuf_abs<11>
i28 i_reqBuf_abs<12>
i29 i_reqBuf_abs<13>
i30 i_reqBuf_abs<14>
i31 i_reqBuf_abs<15>
i32 i_reqBuf_abs<16>
i33 i_reqBuf_abs<17>
i34 i_reqBuf_abs<18>
i35 i_reqBuf_abs<19>
i36 i_reqBuf_abs<20>
i37 i_reqBuf_abs<21>
i38 i_reqBuf_abs<22>
i39 i_reqBuf_abs<23>
i40 i_reqBuf_abs<24>
i41 i_reqBuf_abs<25>
i42 i_reqBuf_abs<26>
i43 i_reqBuf_abs<27>
i44 i_reqBuf_abs<28>
i45 i_reqBuf_abs<29>
i46 i_reqBuf_abs<30>
i47 i_reqBuf_abs<31>
i48 i_reqLBA1_abs<0>
i49 i_reqLBA1_abs<1>
i50 i_reqLBA1_abs<2>
i51 i_reqLBA1_abs<3>
i52 i_reqLBA1_abs<4>
i53 i_reqLBA1_abs<5>
i54 i_reqLBA1_abs<6>
i55 i_reqLBA1_abs<7>
i56 controllable_fillPrdAddr_abs<0>
i57 controllable_fillPrdAddr_abs<1>
i58 controllable_fillPrdAddr_abs<2>
i59 controllable_fillPrdAddr_abs<3>
i60 controllable_fillPrdAddr_abs<4>
i61 controllable_fillPrdAddr_abs<5>
i62 controllable_fillPrdAddr_abs<6>
i63 controllable_fillPrdAddr_abs<7>
i64 controllable_fillPrdAddr_abs<8>
i65 controllable_fillPrdAddr_abs<9>
i66 controllable_fillPrdAddr_abs<10>
i67 controllable_fillPrdAddr_abs<11>
i68 controllable_fillPrdAddr_abs<12>
i69 controllable_fillPrdAddr_abs<13>
i70 controllable_fillPrdAddr_abs<14>
i71 controllable_fillPrdAddr_abs<15>
i72 controllable_fillPrdAddr_abs<16>
i73 controllable_fillPrdAddr_abs<17>
i74 controllable_fillPrdAddr_abs<18>
i75 controllable_fillPrdAddr_abs<19>
i76 controllable_fillPrdAddr_abs<20>
i77 controllable_fillPrdAddr_abs<21>
i78 controllable_fillPrdAddr_abs<22>
i79 controllable_fillPrdAddr_abs<23>
i80 controllable_fillPrdAddr_abs<24>
i81 controllable_fillPrdAddr_abs<25>
i82 controllable_fillPrdAddr_abs<26>
i83 controllable_fillPrdAddr_abs<27>
i84 controllable_fillPrdAddr_abs<28>
i85 controllable_fillPrdAddr_abs<29>
i86 controllable_fillPrdAddr_abs<30>
i87 controllable_fillPrdAddr_abs<31>
i88 i_reqLBA3_abs<0>
i89 i_reqLBA3_abs<1>
i90 i_reqLBA3_abs<2>
i91 i_reqLBA3_abs<3>
i92 i_reqLBA3_abs<4>
i93 i_reqLBA3_abs<5>
i94 i_reqLBA3_abs<6>
i95 i_reqLBA3_abs<7>
i96 i_reqLBA0_abs<0>
i97 i_reqLBA0_abs<1>
i98 i_reqLBA0_abs<2>
i99 i_reqLBA0_abs<3>
i100 i_reqLBA0_abs<4>
i101 i_reqLBA0_abs<5>
i102 i_reqLBA0_abs<6>
i103 i_reqLBA0_abs<7>
i104 i_reqLBA4_abs<0>
i105 i_reqLBA4_abs<1>
i106 i_reqLBA4_abs<2>
i107 i_reqLBA4_abs<3>
i108 i_reqLBA4_abs<4>
i109 i_reqLBA4_abs<5>
i110 i_reqLBA4_abs<6>
i111 i_reqLBA4_abs<7>
i112 controllable_dmaStartClass_conc
i113 i_reqLBA5_abs<0>
i114 i_reqLBA5_abs<1>
i115 i_reqLBA5_abs<2>
i116 i_reqLBA5_abs<3>
i117 i_reqLBA5_abs<4>
i118 i_reqLBA5_abs<5>
i119 i_reqLBA5_abs<6>
i120 i_reqLBA5_abs<7>
i121 controllable_bank_abs<0>
i122 controllable_bank_abs<1>
i123 controllable_bank_abs<2>
i124 controllable_bank_abs<3>
i125 controllable_bank_abs<4>
i126 controllable_bank_abs<5>
i127 controllable_bank_abs<6>
i128 controllable_bank_abs<7>
i129 controllable_featXFRClass_conc
i130 i_transSuccess_conc
i131 i_reqSect1_abs<0>
i132 i_reqSect1_abs<1>
i133 i_reqSect1_abs<2>
i134 i_reqSect1_abs<3>
i135 i_reqSect1_abs<4>
i136 i_reqSect1_abs<5>
i137 i_reqSect1_abs<6>
i138 i_reqSect1_abs<7>
i139 i_osReqType_conc
i140 i_reqSect0_abs<0>
i141 i_reqSect0_abs<1>
i142 i_reqSect0_abs<2>
i143 i_reqSect0_abs<3>
i144 i_reqSect0_abs<4>
i145 i_reqSect0_abs<5>
i146 i_reqSect0_abs<6>
i147 i_reqSect0_abs<7>
i148 controllable_fillPrdNSect_abs<0>
i149 controllable_fillPrdNSect_abs<1>
i150 controllable_fillPrdNSect_abs<2>
i151 controllable_fillPrdNSect_abs<3>
i152 controllable_fillPrdNSect_abs<4>
i153 controllable_fillPrdNSect_abs<5>
i154 controllable_fillPrdNSect_abs<6>
i155 controllable_fillPrdNSect_abs<7>
i156 controllable_fillPrdNSect_abs<8>
i157 controllable_fillPrdNSect_abs<9>
i158 controllable_fillPrdNSect_abs<10>
i159 controllable_fillPrdNSect_abs<11>
i160 controllable_fillPrdNSect_abs<12>
i161 controllable_fillPrdNSect_abs<13>
i162 controllable_fillPrdNSect_abs<14>
i163 controllable_fillPrdNSect_abs<15>
i164 controllable_busMasterClass_conc
i165 controllable_featWCClass_conc
i166 controllable_tag_conc<0>
i167 controllable_tag_conc<1>
i168 controllable_tag_conc<2>
i169 controllable_tag_conc<3>
i170 controllable_featNWCClass_conc
i171 i_reqLBA2_abs<0>
i172 i_reqLBA2_abs<1>
i173 i_reqLBA2_abs<2>
i174 i_reqLBA2_abs<3>
i175 i_reqLBA2_abs<4>
i176 i_reqLBA2_abs<5>
i177 i_reqLBA2_abs<6>
i178 i_reqLBA2_abs<7>
l0 n361
l1 state_regSectors0_abs<0>_out
l2 state_regSectors0_abs<1>_out
l3 state_regSectors0_abs<2>_out
l4 state_regSectors0_abs<3>_out
l5 state_regSectors0_abs<4>_out
l6 state_regSectors0_abs<5>_out
l7 state_regSectors0_abs<6>_out
l8 state_regSectors0_abs<7>_out
l9 state_os_lba3_abs<0>_out
l10 state_os_lba3_abs<1>_out
l11 state_os_lba3_abs<2>_out
l12 state_os_lba3_abs<3>_out
l13 state_os_lba3_abs<4>_out
l14 state_os_lba3_abs<5>_out
l15 state_os_lba3_abs<6>_out
l16 state_os_lba3_abs<7>_out
l17 state_os_buf_abs<0>_out
l18 state_os_buf_abs<1>_out
l19 state_os_buf_abs<2>_out
l20 state_os_buf_abs<3>_out
l21 state_os_buf_abs<4>_out
l22 state_os_buf_abs<5>_out
l23 state_os_buf_abs<6>_out
l24 state_os_buf_abs<7>_out
l25 state_os_buf_abs<8>_out
l26 state_os_buf_abs<9>_out
l27 state_os_buf_abs<10>_out
l28 state_os_buf_abs<11>_out
l29 state_os_buf_abs<12>_out
l30 state_os_buf_abs<13>_out
l31 state_os_buf_abs<14>_out
l32 state_os_buf_abs<15>_out
l33 state_os_buf_abs<16>_out
l34 state_os_buf_abs<17>_out
l35 state_os_buf_abs<18>_out
l36 state_os_buf_abs<19>_out
l37 state_os_buf_abs<20>_out
l38 state_os_buf_abs<21>_out
l39 state_os_buf_abs<22>_out
l40 state_os_buf_abs<23>_out
l41 state_os_buf_abs<24>_out
l42 state_os_buf_abs<25>_out
l43 state_os_buf_abs<26>_out
l44 state_os_buf_abs<27>_out
l45 state_os_buf_abs<28>_out
l46 state_os_buf_abs<29>_out
l47 state_os_buf_abs<30>_out
l48 state_os_buf_abs<31>_out
l49 state_regFeature0_abs<0>_out
l50 state_regFeature0_abs<1>_out
l51 state_regFeature0_abs<2>_out
l52 state_regFeature0_abs<3>_out
l53 state_regFeature0_abs<4>_out
l54 state_regFeature0_abs<5>_out
l55 state_regFeature0_abs<6>_out
l56 state_regFeature0_abs<7>_out
l57 state_os_sect0_abs<0>_out
l58 state_os_sect0_abs<1>_out
l59 state_os_sect0_abs<2>_out
l60 state_os_sect0_abs<3>_out
l61 state_os_sect0_abs<4>_out
l62 state_os_sect0_abs<5>_out
l63 state_os_sect0_abs<6>_out
l64 state_os_sect0_abs<7>_out
l65 state_os_lba0_abs<0>_out
l66 state_os_lba0_abs<1>_out
l67 state_os_lba0_abs<2>_out
l68 state_os_lba0_abs<3>_out
l69 state_os_lba0_abs<4>_out
l70 state_os_lba0_abs<5>_out
l71 state_os_lba0_abs<6>_out
l72 state_os_lba0_abs<7>_out
l73 state_setFeatState_conc<0>_out
l74 state_setFeatState_conc<1>_out
l75 state_setFeatState_conc<2>_out
l76 state_bufSectors_abs<0>_out
l77 state_bufSectors_abs<1>_out
l78 state_bufSectors_abs<2>_out
l79 state_bufSectors_abs<3>_out
l80 state_bufSectors_abs<4>_out
l81 state_bufSectors_abs<5>_out
l82 state_bufSectors_abs<6>_out
l83 state_bufSectors_abs<7>_out
l84 state_bufSectors_abs<8>_out
l85 state_bufSectors_abs<9>_out
l86 state_bufSectors_abs<10>_out
l87 state_bufSectors_abs<11>_out
l88 state_bufSectors_abs<12>_out
l89 state_bufSectors_abs<13>_out
l90 state_bufSectors_abs<14>_out
l91 state_bufSectors_abs<15>_out
l92 state_os_lba5_abs<0>_out
l93 state_os_lba5_abs<1>_out
l94 state_os_lba5_abs<2>_out
l95 state_os_lba5_abs<3>_out
l96 state_os_lba5_abs<4>_out
l97 state_os_lba5_abs<5>_out
l98 state_os_lba5_abs<6>_out
l99 state_os_lba5_abs<7>_out
l100 state_regLBALow1_abs<0>_out
l101 state_regLBALow1_abs<1>_out
l102 state_regLBALow1_abs<2>_out
l103 state_regLBALow1_abs<3>_out
l104 state_regLBALow1_abs<4>_out
l105 state_regLBALow1_abs<5>_out
l106 state_regLBALow1_abs<6>_out
l107 state_regLBALow1_abs<7>_out
l108 state_regDev_LBA_abs_out
l109 state_regBMCommand_Start_abs_out
l110 state_regLBAMid1_abs<0>_out
l111 state_regLBAMid1_abs<1>_out
l112 state_regLBAMid1_abs<2>_out
l113 state_regLBAMid1_abs<3>_out
l114 state_regLBAMid1_abs<4>_out
l115 state_regLBAMid1_abs<5>_out
l116 state_regLBAMid1_abs<6>_out
l117 state_regLBAMid1_abs<7>_out
l118 state_stDMACmd_conc<0>_out
l119 state_stDMACmd_conc<1>_out
l120 state_regSectors1_abs<0>_out
l121 state_regSectors1_abs<1>_out
l122 state_regSectors1_abs<2>_out
l123 state_regSectors1_abs<3>_out
l124 state_regSectors1_abs<4>_out
l125 state_regSectors1_abs<5>_out
l126 state_regSectors1_abs<6>_out
l127 state_regSectors1_abs<7>_out
l128 state_os_lba2_abs<0>_out
l129 state_os_lba2_abs<1>_out
l130 state_os_lba2_abs<2>_out
l131 state_os_lba2_abs<3>_out
l132 state_os_lba2_abs<4>_out
l133 state_os_lba2_abs<5>_out
l134 state_os_lba2_abs<6>_out
l135 state_os_lba2_abs<7>_out
l136 state_osState_conc<0>_out
l137 state_osState_conc<1>_out
l138 state_osState_conc<2>_out
l139 state_osState_conc<3>_out
l140 state_bufAddr_abs<0>_out
l141 state_bufAddr_abs<1>_out
l142 state_bufAddr_abs<2>_out
l143 state_bufAddr_abs<3>_out
l144 state_bufAddr_abs<4>_out
l145 state_bufAddr_abs<5>_out
l146 state_bufAddr_abs<6>_out
l147 state_bufAddr_abs<7>_out
l148 state_bufAddr_abs<8>_out
l149 state_bufAddr_abs<9>_out
l150 state_bufAddr_abs<10>_out
l151 state_bufAddr_abs<11>_out
l152 state_bufAddr_abs<12>_out
l153 state_bufAddr_abs<13>_out
l154 state_bufAddr_abs<14>_out
l155 state_bufAddr_abs<15>_out
l156 state_bufAddr_abs<16>_out
l157 state_bufAddr_abs<17>_out
l158 state_bufAddr_abs<18>_out
l159 state_bufAddr_abs<19>_out
l160 state_bufAddr_abs<20>_out
l161 state_bufAddr_abs<21>_out
l162 state_bufAddr_abs<22>_out
l163 state_bufAddr_abs<23>_out
l164 state_bufAddr_abs<24>_out
l165 state_bufAddr_abs<25>_out
l166 state_bufAddr_abs<26>_out
l167 state_bufAddr_abs<27>_out
l168 state_bufAddr_abs<28>_out
l169 state_bufAddr_abs<29>_out
l170 state_bufAddr_abs<30>_out
l171 state_bufAddr_abs<31>_out
l172 state_os_sect1_abs<0>_out
l173 state_os_sect1_abs<1>_out
l174 state_os_sect1_abs<2>_out
l175 state_os_sect1_abs<3>_out
l176 state_os_sect1_abs<4>_out
l177 state_os_sect1_abs<5>_out
l178 state_os_sect1_abs<6>_out
l179 state_os_sect1_abs<7>_out
l180 state_os_lba4_abs<0>_out
l181 state_os_lba4_abs<1>_out
l182 state_os_lba4_abs<2>_out
l183 state_os_lba4_abs<3>_out
l184 state_os_lba4_abs<4>_out
l185 state_os_lba4_abs<5>_out
l186 state_os_lba4_abs<6>_out
l187 state_os_lba4_abs<7>_out
l188 state_regBMCommand_RW_abs_out
l189 fair_cnt<0>_out
l190 fair_cnt<1>_out
l191 state_regCommand_abs<0>_out
l192 state_regCommand_abs<1>_out
l193 state_regCommand_abs<2>_out
l194 state_regCommand_abs<3>_out
l195 state_regCommand_abs<4>_out
l196 state_regCommand_abs<5>_out
l197 state_regCommand_abs<6>_out
l198 state_regCommand_abs<7>_out
l199 state_os_lba1_abs<0>_out
l200 state_os_lba1_abs<1>_out
l201 state_os_lba1_abs<2>_out
l202 state_os_lba1_abs<3>_out
l203 state_os_lba1_abs<4>_out
l204 state_os_lba1_abs<5>_out
l205 state_os_lba1_abs<6>_out
l206 state_os_lba1_abs<7>_out
l207 state_regLBAHigh0_abs<0>_out
l208 state_regLBAHigh0_abs<1>_out
l209 state_regLBAHigh0_abs<2>_out
l210 state_regLBAHigh0_abs<3>_out
l211 state_regLBAHigh0_abs<4>_out
l212 state_regLBAHigh0_abs<5>_out
l213 state_regLBAHigh0_abs<6>_out
l214 state_regLBAHigh0_abs<7>_out
l215 state_regLBAHigh1_abs<0>_out
l216 state_regLBAHigh1_abs<1>_out
l217 state_regLBAHigh1_abs<2>_out
l218 state_regLBAHigh1_abs<3>_out
l219 state_regLBAHigh1_abs<4>_out
l220 state_regLBAHigh1_abs<5>_out
l221 state_regLBAHigh1_abs<6>_out
l222 state_regLBAHigh1_abs<7>_out
l223 state_regLBALow0_abs<0>_out
l224 state_regLBALow0_abs<1>_out
l225 state_regLBALow0_abs<2>_out
l226 state_regLBALow0_abs<3>_out
l227 state_regLBALow0_abs<4>_out
l228 state_regLBALow0_abs<5>_out
l229 state_regLBALow0_abs<6>_out
l230 state_regLBALow0_abs<7>_out
l231 state_regLBAMid0_abs<0>_out
l232 state_regLBAMid0_abs<1>_out
l233 state_regLBAMid0_abs<2>_out
l234 state_regLBAMid0_abs<3>_out
l235 state_regLBAMid0_abs<4>_out
l236 state_regLBAMid0_abs<5>_out
l237 state_regLBAMid0_abs<6>_out
l238 state_regLBAMid0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:21 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_b2.v   ---gives--> driver_b2.mv
> abc -c "read_blif_mv driver_b2.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s driver_b2y.aig"   ---gives--> driver_b2y.aig
> aigtoaig driver_b2y.aig driver_b2y.aag   ---gives--> driver_b2y.aag (this file)
Content of driver_b2.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [1:0] state_stDMACmd_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [1:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [1:0] next_state_stDMACmd_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;

assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 2) || controllable_tag_conc >= 10;

initial
 begin
  state_stDMACmd_conc = `wait_bm_ready;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regCommand_abs = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
STATUS : unrealizable
SOLVED_BY : 2/3 [2015-pre-classification]
SOLVED_IN : 0.619763 [2015-pre-classification]
#.
