<stg><name>unusual_mm2s_hls</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="2" to="3">
<condition id="49">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="2">
<condition id="50">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="4">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="4" to="5">
<condition id="37">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="4" to="6">
<condition id="42">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="5" to="4">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="6" to="8">
<condition id="51">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="6" to="7">
<condition id="53">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="7" to="6">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iteration), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_s_V_data), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_s_V_last_V), !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_s_V_data), !map !21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_s_V_last_V), !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @unusual_mm2s_hls_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %iteration_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %iteration)

]]></node>
<StgValue><ssdm name="iteration_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="64">
<![CDATA[
:7  %innerBRAM = alloca [100 x i32], align 16

]]></node>
<StgValue><ssdm name="innerBRAM"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="64">
<![CDATA[
:8  %acc = alloca i32, align 4

]]></node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i32* %output_s_V_data, i1* %output_s_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %input_s_V_data, i1* %input_s_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %iteration, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %i = phi i31 [ 0, %0 ], [ %i_1, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="31">
<![CDATA[
:1  %i_cast = zext i31 %i to i32

]]></node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp = icmp slt i32 %i_cast, %iteration_read

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %i_1 = add i31 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %2, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
:3  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %input_s_V_data, i1* %input_s_V_last_V)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="33">
<![CDATA[
:4  %tmp_data = extractvalue { i32, i1 } %empty, 0

]]></node>
<StgValue><ssdm name="tmp_data"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="31">
<![CDATA[
:5  %tmp_2 = zext i31 %i to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %innerBRAM_addr = getelementptr inbounds [100 x i32]* %innerBRAM, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="innerBRAM_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:7  store i32 %tmp_data, i32* %innerBRAM_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str4, i32 %tmp_3)

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store volatile i32 0, i32* %acc, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %i1 = phi i31 [ 0, %3 ], [ %i_2, %5 ]

]]></node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="31">
<![CDATA[
:1  %i1_cast = zext i31 %i1 to i32

]]></node>
<StgValue><ssdm name="i1_cast"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_4 = icmp slt i32 %i1_cast, %iteration_read

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %i_2 = add i31 %i1, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_4, label %5, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="31">
<![CDATA[
:1  %tmp_5 = zext i31 %i1 to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %innerBRAM_addr_1 = getelementptr inbounds [100 x i32]* %innerBRAM, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="innerBRAM_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="7">
<![CDATA[
:3  %innerBRAM_load = load i32* %innerBRAM_addr_1, align 4

]]></node>
<StgValue><ssdm name="innerBRAM_load"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp_8 = add nsw i32 %iteration_read, -1

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="7">
<![CDATA[
:3  %innerBRAM_load = load i32* %innerBRAM_addr_1, align 4

]]></node>
<StgValue><ssdm name="innerBRAM_load"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32">
<![CDATA[
:4  %acc_load = load volatile i32* %acc, align 4

]]></node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %acc_1 = add nsw i32 %innerBRAM_load, %acc_load

]]></node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store volatile i32 %acc_1, i32* %acc, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader:0  %i2 = phi i31 [ %i_3, %6 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="31">
<![CDATA[
.preheader:1  %i2_cast = zext i31 %i2 to i32

]]></node>
<StgValue><ssdm name="i2_cast"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %tmp_9 = icmp slt i32 %i2_cast, %iteration_read

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:3  %i_3 = add i31 %i2, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_9, label %6, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="31">
<![CDATA[
:3  %tmp_s = zext i31 %i2 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %innerBRAM_addr_2 = getelementptr inbounds [100 x i32]* %innerBRAM, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="innerBRAM_addr_2"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="7">
<![CDATA[
:5  %tmp_data_1 = load i32* %innerBRAM_addr_2, align 4

]]></node>
<StgValue><ssdm name="tmp_data_1"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_last_V = icmp eq i32 %i2_cast, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str6)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="7">
<![CDATA[
:5  %tmp_data_1 = load i32* %innerBRAM_addr_2, align 4

]]></node>
<StgValue><ssdm name="tmp_data_1"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
:7  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %output_s_V_data, i1* %output_s_V_last_V, i32 %tmp_data_1, i1 %tmp_last_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str6, i32 %tmp_7)

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="92" name="iteration" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="iteration"/></StgValue>
</port>
<port id="93" name="input_s_V_data" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_s_V_data"/></StgValue>
</port>
<port id="94" name="input_s_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_s_V_last_V"/></StgValue>
</port>
<port id="95" name="output_s_V_data" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_s_V_data"/></StgValue>
</port>
<port id="96" name="output_s_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_s_V_last_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="98" from="_ssdm_op_SpecBitsMap" to="stg_9" fromId="97" toId="9">
</dataflow>
<dataflow id="99" from="iteration" to="stg_9" fromId="92" toId="9">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecBitsMap" to="stg_10" fromId="97" toId="10">
</dataflow>
<dataflow id="101" from="input_s_V_data" to="stg_10" fromId="93" toId="10">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecBitsMap" to="stg_11" fromId="97" toId="11">
</dataflow>
<dataflow id="103" from="input_s_V_last_V" to="stg_11" fromId="94" toId="11">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecBitsMap" to="stg_12" fromId="97" toId="12">
</dataflow>
<dataflow id="105" from="output_s_V_data" to="stg_12" fromId="95" toId="12">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecBitsMap" to="stg_13" fromId="97" toId="13">
</dataflow>
<dataflow id="107" from="output_s_V_last_V" to="stg_13" fromId="96" toId="13">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecTopModule" to="stg_14" fromId="108" toId="14">
</dataflow>
<dataflow id="111" from="unusual_mm2s_hls_str" to="stg_14" fromId="110" toId="14">
</dataflow>
<dataflow id="113" from="_ssdm_op_Read.s_axilite.i32" to="iteration_read" fromId="112" toId="15">
</dataflow>
<dataflow id="114" from="iteration" to="iteration_read" fromId="92" toId="15">
</dataflow>
<dataflow id="116" from="stg_115" to="innerBRAM" fromId="115" toId="16">
</dataflow>
<dataflow id="117" from="stg_115" to="acc" fromId="115" toId="17">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecInterface" to="stg_18" fromId="118" toId="18">
</dataflow>
<dataflow id="120" from="output_s_V_data" to="stg_18" fromId="95" toId="18">
</dataflow>
<dataflow id="121" from="output_s_V_last_V" to="stg_18" fromId="96" toId="18">
</dataflow>
<dataflow id="123" from="p_str" to="stg_18" fromId="122" toId="18">
</dataflow>
<dataflow id="125" from="stg_124" to="stg_18" fromId="124" toId="18">
</dataflow>
<dataflow id="126" from="stg_124" to="stg_18" fromId="124" toId="18">
</dataflow>
<dataflow id="127" from="stg_124" to="stg_18" fromId="124" toId="18">
</dataflow>
<dataflow id="128" from="stg_124" to="stg_18" fromId="124" toId="18">
</dataflow>
<dataflow id="130" from="p_str1" to="stg_18" fromId="129" toId="18">
</dataflow>
<dataflow id="131" from="p_str1" to="stg_18" fromId="129" toId="18">
</dataflow>
<dataflow id="132" from="p_str1" to="stg_18" fromId="129" toId="18">
</dataflow>
<dataflow id="133" from="p_str1" to="stg_18" fromId="129" toId="18">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecInterface" to="stg_19" fromId="118" toId="19">
</dataflow>
<dataflow id="135" from="input_s_V_data" to="stg_19" fromId="93" toId="19">
</dataflow>
<dataflow id="136" from="input_s_V_last_V" to="stg_19" fromId="94" toId="19">
</dataflow>
<dataflow id="137" from="p_str" to="stg_19" fromId="122" toId="19">
</dataflow>
<dataflow id="138" from="stg_124" to="stg_19" fromId="124" toId="19">
</dataflow>
<dataflow id="139" from="stg_124" to="stg_19" fromId="124" toId="19">
</dataflow>
<dataflow id="140" from="stg_124" to="stg_19" fromId="124" toId="19">
</dataflow>
<dataflow id="141" from="stg_124" to="stg_19" fromId="124" toId="19">
</dataflow>
<dataflow id="142" from="p_str1" to="stg_19" fromId="129" toId="19">
</dataflow>
<dataflow id="143" from="p_str1" to="stg_19" fromId="129" toId="19">
</dataflow>
<dataflow id="144" from="p_str1" to="stg_19" fromId="129" toId="19">
</dataflow>
<dataflow id="145" from="p_str1" to="stg_19" fromId="129" toId="19">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecInterface" to="stg_20" fromId="118" toId="20">
</dataflow>
<dataflow id="147" from="iteration" to="stg_20" fromId="92" toId="20">
</dataflow>
<dataflow id="149" from="p_str2" to="stg_20" fromId="148" toId="20">
</dataflow>
<dataflow id="150" from="stg_124" to="stg_20" fromId="124" toId="20">
</dataflow>
<dataflow id="151" from="stg_124" to="stg_20" fromId="124" toId="20">
</dataflow>
<dataflow id="152" from="stg_124" to="stg_20" fromId="124" toId="20">
</dataflow>
<dataflow id="153" from="stg_124" to="stg_20" fromId="124" toId="20">
</dataflow>
<dataflow id="155" from="p_str3" to="stg_20" fromId="154" toId="20">
</dataflow>
<dataflow id="156" from="p_str1" to="stg_20" fromId="129" toId="20">
</dataflow>
<dataflow id="157" from="p_str1" to="stg_20" fromId="129" toId="20">
</dataflow>
<dataflow id="158" from="p_str1" to="stg_20" fromId="129" toId="20">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecInterface" to="stg_21" fromId="118" toId="21">
</dataflow>
<dataflow id="160" from="stg_124" to="stg_21" fromId="124" toId="21">
</dataflow>
<dataflow id="161" from="p_str2" to="stg_21" fromId="148" toId="21">
</dataflow>
<dataflow id="162" from="stg_124" to="stg_21" fromId="124" toId="21">
</dataflow>
<dataflow id="163" from="stg_124" to="stg_21" fromId="124" toId="21">
</dataflow>
<dataflow id="164" from="stg_124" to="stg_21" fromId="124" toId="21">
</dataflow>
<dataflow id="165" from="stg_124" to="stg_21" fromId="124" toId="21">
</dataflow>
<dataflow id="166" from="p_str3" to="stg_21" fromId="154" toId="21">
</dataflow>
<dataflow id="167" from="p_str1" to="stg_21" fromId="129" toId="21">
</dataflow>
<dataflow id="168" from="p_str1" to="stg_21" fromId="129" toId="21">
</dataflow>
<dataflow id="169" from="p_str1" to="stg_21" fromId="129" toId="21">
</dataflow>
<dataflow id="171" from="stg_170" to="i" fromId="170" toId="23">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="172" from="stg_22" to="i" fromId="22" toId="23">
</dataflow>
<dataflow id="173" from="i_1" to="i" fromId="26" toId="23">
<BackEdge/>
<condition id="63">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="174" from="stg_37" to="i" fromId="37" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="175" from="i" to="i_cast" fromId="23" toId="24">
</dataflow>
<dataflow id="176" from="i_cast" to="tmp" fromId="24" toId="25">
</dataflow>
<dataflow id="177" from="iteration_read" to="tmp" fromId="15" toId="25">
</dataflow>
<dataflow id="178" from="i" to="i_1" fromId="23" toId="26">
</dataflow>
<dataflow id="180" from="stg_179" to="i_1" fromId="179" toId="26">
</dataflow>
<dataflow id="181" from="tmp" to="stg_27" fromId="25" toId="27">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecLoopName" to="stg_28" fromId="182" toId="28">
</dataflow>
<dataflow id="185" from="p_str4" to="stg_28" fromId="184" toId="28">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecRegionBegin" to="tmp_3" fromId="186" toId="29">
</dataflow>
<dataflow id="188" from="p_str4" to="tmp_3" fromId="184" toId="29">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecPipeline" to="stg_30" fromId="189" toId="30">
</dataflow>
<dataflow id="192" from="stg_191" to="stg_30" fromId="191" toId="30">
</dataflow>
<dataflow id="193" from="stg_191" to="stg_30" fromId="191" toId="30">
</dataflow>
<dataflow id="194" from="stg_191" to="stg_30" fromId="191" toId="30">
</dataflow>
<dataflow id="195" from="stg_124" to="stg_30" fromId="124" toId="30">
</dataflow>
<dataflow id="196" from="p_str1" to="stg_30" fromId="129" toId="30">
</dataflow>
<dataflow id="198" from="_ssdm_op_Read.axis.volatile.i32P.i1P" to="empty" fromId="197" toId="31">
</dataflow>
<dataflow id="199" from="input_s_V_data" to="empty" fromId="93" toId="31">
</dataflow>
<dataflow id="200" from="input_s_V_last_V" to="empty" fromId="94" toId="31">
</dataflow>
<dataflow id="201" from="empty" to="tmp_data" fromId="31" toId="32">
</dataflow>
<dataflow id="202" from="i" to="tmp_2" fromId="23" toId="33">
</dataflow>
<dataflow id="203" from="innerBRAM" to="innerBRAM_addr" fromId="16" toId="34">
</dataflow>
<dataflow id="205" from="stg_204" to="innerBRAM_addr" fromId="204" toId="34">
</dataflow>
<dataflow id="206" from="tmp_2" to="innerBRAM_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="207" from="tmp_data" to="stg_35" fromId="32" toId="35">
</dataflow>
<dataflow id="208" from="innerBRAM_addr" to="stg_35" fromId="34" toId="35">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecRegionEnd" to="empty_3" fromId="209" toId="36">
</dataflow>
<dataflow id="211" from="p_str4" to="empty_3" fromId="184" toId="36">
</dataflow>
<dataflow id="212" from="tmp_3" to="empty_3" fromId="29" toId="36">
</dataflow>
<dataflow id="213" from="stg_124" to="stg_38" fromId="124" toId="38">
</dataflow>
<dataflow id="214" from="acc" to="stg_38" fromId="17" toId="38">
</dataflow>
<dataflow id="215" from="stg_170" to="i1" fromId="170" toId="40">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="216" from="stg_39" to="i1" fromId="39" toId="40">
</dataflow>
<dataflow id="217" from="i_2" to="i1" fromId="43" toId="40">
<BackEdge/>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="218" from="stg_55" to="i1" fromId="55" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="219" from="i1" to="i1_cast" fromId="40" toId="41">
</dataflow>
<dataflow id="220" from="i1_cast" to="tmp_4" fromId="41" toId="42">
</dataflow>
<dataflow id="221" from="iteration_read" to="tmp_4" fromId="15" toId="42">
</dataflow>
<dataflow id="222" from="i1" to="i_2" fromId="40" toId="43">
</dataflow>
<dataflow id="223" from="stg_179" to="i_2" fromId="179" toId="43">
</dataflow>
<dataflow id="224" from="tmp_4" to="stg_44" fromId="42" toId="44">
</dataflow>
<dataflow id="225" from="i1" to="tmp_5" fromId="40" toId="45">
</dataflow>
<dataflow id="226" from="innerBRAM" to="innerBRAM_addr_1" fromId="16" toId="46">
</dataflow>
<dataflow id="227" from="stg_204" to="innerBRAM_addr_1" fromId="204" toId="46">
</dataflow>
<dataflow id="228" from="tmp_5" to="innerBRAM_addr_1" fromId="45" toId="46">
</dataflow>
<dataflow id="229" from="innerBRAM_addr_1" to="innerBRAM_load" fromId="46" toId="47">
</dataflow>
<dataflow id="230" from="iteration_read" to="tmp_8" fromId="15" toId="48">
</dataflow>
<dataflow id="232" from="stg_231" to="tmp_8" fromId="231" toId="48">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecLoopName" to="stg_50" fromId="182" toId="50">
</dataflow>
<dataflow id="235" from="p_str5" to="stg_50" fromId="234" toId="50">
</dataflow>
<dataflow id="236" from="innerBRAM_addr_1" to="innerBRAM_load" fromId="46" toId="51">
</dataflow>
<dataflow id="237" from="acc" to="acc_load" fromId="17" toId="52">
</dataflow>
<dataflow id="238" from="innerBRAM_load" to="acc_1" fromId="51" toId="53">
</dataflow>
<dataflow id="239" from="acc_load" to="acc_1" fromId="52" toId="53">
</dataflow>
<dataflow id="240" from="acc_1" to="stg_54" fromId="53" toId="54">
</dataflow>
<dataflow id="241" from="acc" to="stg_54" fromId="17" toId="54">
</dataflow>
<dataflow id="242" from="i_3" to="i2" fromId="59" toId="56">
<BackEdge/>
<condition id="66">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="243" from="stg_71" to="i2" fromId="71" toId="56">
<BackEdge/>
</dataflow>
<dataflow id="244" from="stg_170" to="i2" fromId="170" toId="56">
<condition id="67">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="245" from="stg_49" to="i2" fromId="49" toId="56">
</dataflow>
<dataflow id="246" from="i2" to="i2_cast" fromId="56" toId="57">
</dataflow>
<dataflow id="247" from="i2_cast" to="tmp_9" fromId="57" toId="58">
</dataflow>
<dataflow id="248" from="iteration_read" to="tmp_9" fromId="15" toId="58">
</dataflow>
<dataflow id="249" from="i2" to="i_3" fromId="56" toId="59">
</dataflow>
<dataflow id="250" from="stg_179" to="i_3" fromId="179" toId="59">
</dataflow>
<dataflow id="251" from="tmp_9" to="stg_60" fromId="58" toId="60">
</dataflow>
<dataflow id="252" from="i2" to="tmp_s" fromId="56" toId="61">
</dataflow>
<dataflow id="253" from="innerBRAM" to="innerBRAM_addr_2" fromId="16" toId="62">
</dataflow>
<dataflow id="254" from="stg_204" to="innerBRAM_addr_2" fromId="204" toId="62">
</dataflow>
<dataflow id="255" from="tmp_s" to="innerBRAM_addr_2" fromId="61" toId="62">
</dataflow>
<dataflow id="256" from="innerBRAM_addr_2" to="tmp_data_1" fromId="62" toId="63">
</dataflow>
<dataflow id="257" from="i2_cast" to="tmp_last_V" fromId="57" toId="64">
</dataflow>
<dataflow id="258" from="tmp_8" to="tmp_last_V" fromId="48" toId="64">
</dataflow>
<dataflow id="259" from="_ssdm_op_SpecLoopName" to="stg_65" fromId="182" toId="65">
</dataflow>
<dataflow id="261" from="p_str6" to="stg_65" fromId="260" toId="65">
</dataflow>
<dataflow id="262" from="_ssdm_op_SpecRegionBegin" to="tmp_7" fromId="186" toId="66">
</dataflow>
<dataflow id="263" from="p_str6" to="tmp_7" fromId="260" toId="66">
</dataflow>
<dataflow id="264" from="_ssdm_op_SpecPipeline" to="stg_67" fromId="189" toId="67">
</dataflow>
<dataflow id="265" from="stg_191" to="stg_67" fromId="191" toId="67">
</dataflow>
<dataflow id="266" from="stg_191" to="stg_67" fromId="191" toId="67">
</dataflow>
<dataflow id="267" from="stg_191" to="stg_67" fromId="191" toId="67">
</dataflow>
<dataflow id="268" from="stg_124" to="stg_67" fromId="124" toId="67">
</dataflow>
<dataflow id="269" from="p_str1" to="stg_67" fromId="129" toId="67">
</dataflow>
<dataflow id="270" from="innerBRAM_addr_2" to="tmp_data_1" fromId="62" toId="68">
</dataflow>
<dataflow id="272" from="_ssdm_op_Write.axis.volatile.i32P.i1P" to="stg_69" fromId="271" toId="69">
</dataflow>
<dataflow id="273" from="output_s_V_data" to="stg_69" fromId="95" toId="69">
</dataflow>
<dataflow id="274" from="output_s_V_last_V" to="stg_69" fromId="96" toId="69">
</dataflow>
<dataflow id="275" from="tmp_data_1" to="stg_69" fromId="68" toId="69">
</dataflow>
<dataflow id="276" from="tmp_last_V" to="stg_69" fromId="64" toId="69">
</dataflow>
<dataflow id="277" from="_ssdm_op_SpecRegionEnd" to="empty_4" fromId="209" toId="70">
</dataflow>
<dataflow id="278" from="p_str6" to="empty_4" fromId="260" toId="70">
</dataflow>
<dataflow id="279" from="tmp_7" to="empty_4" fromId="66" toId="70">
</dataflow>
<dataflow id="280" from="tmp" to="stg_2" fromId="25" toId="2">
</dataflow>
<dataflow id="281" from="tmp_4" to="stg_4" fromId="42" toId="4">
</dataflow>
<dataflow id="282" from="tmp_9" to="stg_6" fromId="58" toId="6">
</dataflow>
<dataflow id="283" from="tmp_9" to="stg_7" fromId="58" toId="7">
</dataflow>
<dataflow id="284" from="tmp_4" to="stg_6" fromId="42" toId="6">
</dataflow>
<dataflow id="285" from="tmp_4" to="stg_7" fromId="42" toId="7">
</dataflow>
</dataflows>


</stg>
