# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../BFISA.ip_user_files/bd/sd_buffer/ip/sd_buffer_axi_bram_ctrl_0_0/sim/sd_buffer_axi_bram_ctrl_0_0.vhd" \
"../../../../BFISA.ip_user_files/bd/sd_buffer/ip/sd_buffer_axi_bram_ctrl_0_1/sim/sd_buffer_axi_bram_ctrl_0_1.vhd" \
"../../../../BFISA.ip_user_files/bd/sd_buffer/sim/sd_buffer.vhd" \
"../../../../BFISA.srcs/sources_1/imports/VHDL/debounce.vhd" \
"../../../../BFISA.srcs/sources_1/new/debounce_pulse_gen.vhd" \
"../../../../BFISA.srcs/sources_1/new/sdc_cont_axi_converter.vhd" \
"../../../../BFISA.srcs/sources_1/new/sdc_controller_axi.vhd" \
"../../../../BFISA.srcs/sources_1/new/sd_axi_tester_sm.vhd" \
"../../../../BFISA.srcs/sources_1/new/sd_axi_tester.vhd" \
"../../../../BFISA.srcs/sim_2/imports/Jim/sd_axi_tester_tb.vhd" \

# Do not sort compile order
nosort
