// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="MatchEngineTop_L3,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.452750,HLS_SYN_LAT=112,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1577,HLS_SYN_LUT=4350,HLS_VERSION=2020_1}" *)

module MatchEngineTop_L3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bx_V,
        bx_o_V,
        bx_o_V_ap_vld,
        inputStubData_dataarray_data_V_address0,
        inputStubData_dataarray_data_V_ce0,
        inputStubData_dataarray_data_V_q0,
        inputStubData_nentries_0_V_0,
        inputStubData_nentries_0_V_1,
        inputStubData_nentries_0_V_2,
        inputStubData_nentries_0_V_3,
        inputStubData_nentries_0_V_4,
        inputStubData_nentries_0_V_5,
        inputStubData_nentries_0_V_6,
        inputStubData_nentries_0_V_7,
        inputStubData_nentries_1_V_0,
        inputStubData_nentries_1_V_1,
        inputStubData_nentries_1_V_2,
        inputStubData_nentries_1_V_3,
        inputStubData_nentries_1_V_4,
        inputStubData_nentries_1_V_5,
        inputStubData_nentries_1_V_6,
        inputStubData_nentries_1_V_7,
        inputStubData_nentries_2_V_0,
        inputStubData_nentries_2_V_1,
        inputStubData_nentries_2_V_2,
        inputStubData_nentries_2_V_3,
        inputStubData_nentries_2_V_4,
        inputStubData_nentries_2_V_5,
        inputStubData_nentries_2_V_6,
        inputStubData_nentries_2_V_7,
        inputStubData_nentries_3_V_0,
        inputStubData_nentries_3_V_1,
        inputStubData_nentries_3_V_2,
        inputStubData_nentries_3_V_3,
        inputStubData_nentries_3_V_4,
        inputStubData_nentries_3_V_5,
        inputStubData_nentries_3_V_6,
        inputStubData_nentries_3_V_7,
        inputStubData_nentries_4_V_0,
        inputStubData_nentries_4_V_1,
        inputStubData_nentries_4_V_2,
        inputStubData_nentries_4_V_3,
        inputStubData_nentries_4_V_4,
        inputStubData_nentries_4_V_5,
        inputStubData_nentries_4_V_6,
        inputStubData_nentries_4_V_7,
        inputStubData_nentries_5_V_0,
        inputStubData_nentries_5_V_1,
        inputStubData_nentries_5_V_2,
        inputStubData_nentries_5_V_3,
        inputStubData_nentries_5_V_4,
        inputStubData_nentries_5_V_5,
        inputStubData_nentries_5_V_6,
        inputStubData_nentries_5_V_7,
        inputStubData_nentries_6_V_0,
        inputStubData_nentries_6_V_1,
        inputStubData_nentries_6_V_2,
        inputStubData_nentries_6_V_3,
        inputStubData_nentries_6_V_4,
        inputStubData_nentries_6_V_5,
        inputStubData_nentries_6_V_6,
        inputStubData_nentries_6_V_7,
        inputStubData_nentries_7_V_0,
        inputStubData_nentries_7_V_1,
        inputStubData_nentries_7_V_2,
        inputStubData_nentries_7_V_3,
        inputStubData_nentries_7_V_4,
        inputStubData_nentries_7_V_5,
        inputStubData_nentries_7_V_6,
        inputStubData_nentries_7_V_7,
        inputProjectionData_dataarray_data_V_address0,
        inputProjectionData_dataarray_data_V_ce0,
        inputProjectionData_dataarray_data_V_q0,
        inputProjectionData_nentries_0_V,
        inputProjectionData_nentries_1_V,
        outputCandidateMatch_dataarray_data_V_address0,
        outputCandidateMatch_dataarray_data_V_ce0,
        outputCandidateMatch_dataarray_data_V_we0,
        outputCandidateMatch_dataarray_data_V_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] bx_V;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;
output  [9:0] inputStubData_dataarray_data_V_address0;
output   inputStubData_dataarray_data_V_ce0;
input  [15:0] inputStubData_dataarray_data_V_q0;
input  [4:0] inputStubData_nentries_0_V_0;
input  [4:0] inputStubData_nentries_0_V_1;
input  [4:0] inputStubData_nentries_0_V_2;
input  [4:0] inputStubData_nentries_0_V_3;
input  [4:0] inputStubData_nentries_0_V_4;
input  [4:0] inputStubData_nentries_0_V_5;
input  [4:0] inputStubData_nentries_0_V_6;
input  [4:0] inputStubData_nentries_0_V_7;
input  [4:0] inputStubData_nentries_1_V_0;
input  [4:0] inputStubData_nentries_1_V_1;
input  [4:0] inputStubData_nentries_1_V_2;
input  [4:0] inputStubData_nentries_1_V_3;
input  [4:0] inputStubData_nentries_1_V_4;
input  [4:0] inputStubData_nentries_1_V_5;
input  [4:0] inputStubData_nentries_1_V_6;
input  [4:0] inputStubData_nentries_1_V_7;
input  [4:0] inputStubData_nentries_2_V_0;
input  [4:0] inputStubData_nentries_2_V_1;
input  [4:0] inputStubData_nentries_2_V_2;
input  [4:0] inputStubData_nentries_2_V_3;
input  [4:0] inputStubData_nentries_2_V_4;
input  [4:0] inputStubData_nentries_2_V_5;
input  [4:0] inputStubData_nentries_2_V_6;
input  [4:0] inputStubData_nentries_2_V_7;
input  [4:0] inputStubData_nentries_3_V_0;
input  [4:0] inputStubData_nentries_3_V_1;
input  [4:0] inputStubData_nentries_3_V_2;
input  [4:0] inputStubData_nentries_3_V_3;
input  [4:0] inputStubData_nentries_3_V_4;
input  [4:0] inputStubData_nentries_3_V_5;
input  [4:0] inputStubData_nentries_3_V_6;
input  [4:0] inputStubData_nentries_3_V_7;
input  [4:0] inputStubData_nentries_4_V_0;
input  [4:0] inputStubData_nentries_4_V_1;
input  [4:0] inputStubData_nentries_4_V_2;
input  [4:0] inputStubData_nentries_4_V_3;
input  [4:0] inputStubData_nentries_4_V_4;
input  [4:0] inputStubData_nentries_4_V_5;
input  [4:0] inputStubData_nentries_4_V_6;
input  [4:0] inputStubData_nentries_4_V_7;
input  [4:0] inputStubData_nentries_5_V_0;
input  [4:0] inputStubData_nentries_5_V_1;
input  [4:0] inputStubData_nentries_5_V_2;
input  [4:0] inputStubData_nentries_5_V_3;
input  [4:0] inputStubData_nentries_5_V_4;
input  [4:0] inputStubData_nentries_5_V_5;
input  [4:0] inputStubData_nentries_5_V_6;
input  [4:0] inputStubData_nentries_5_V_7;
input  [4:0] inputStubData_nentries_6_V_0;
input  [4:0] inputStubData_nentries_6_V_1;
input  [4:0] inputStubData_nentries_6_V_2;
input  [4:0] inputStubData_nentries_6_V_3;
input  [4:0] inputStubData_nentries_6_V_4;
input  [4:0] inputStubData_nentries_6_V_5;
input  [4:0] inputStubData_nentries_6_V_6;
input  [4:0] inputStubData_nentries_6_V_7;
input  [4:0] inputStubData_nentries_7_V_0;
input  [4:0] inputStubData_nentries_7_V_1;
input  [4:0] inputStubData_nentries_7_V_2;
input  [4:0] inputStubData_nentries_7_V_3;
input  [4:0] inputStubData_nentries_7_V_4;
input  [4:0] inputStubData_nentries_7_V_5;
input  [4:0] inputStubData_nentries_7_V_6;
input  [4:0] inputStubData_nentries_7_V_7;
output  [7:0] inputProjectionData_dataarray_data_V_address0;
output   inputProjectionData_dataarray_data_V_ce0;
input  [23:0] inputProjectionData_dataarray_data_V_q0;
input  [6:0] inputProjectionData_nentries_0_V;
input  [6:0] inputProjectionData_nentries_1_V;
output  [7:0] outputCandidateMatch_dataarray_data_V_address0;
output   outputCandidateMatch_dataarray_data_V_ce0;
output   outputCandidateMatch_dataarray_data_V_we0;
output  [13:0] outputCandidateMatch_dataarray_data_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg inputStubData_dataarray_data_V_ce0;
reg inputProjectionData_dataarray_data_V_ce0;
reg outputCandidateMatch_dataarray_data_V_ce0;
reg outputCandidateMatch_dataarray_data_V_we0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln143_fu_1064_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
reg    bx_o_V_1_ack_in;
reg    ap_block_state7_pp0_stage0_iter5;
reg    ap_enable_reg_pp0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] bx_o_V_1_data_reg;
reg    bx_o_V_1_vld_reg;
reg    bx_o_V_1_vld_in;
wire   [7:0] table1_address0;
reg    table1_ce0;
wire   [0:0] table1_q0;
reg   [0:0] do_init_reg_815;
reg   [6:0] nproj_V_rewind_reg_831;
reg   [0:0] p_rewind_reg_845;
reg   [2:0] bx_V22_rewind_reg_859;
reg   [0:0] moreProjectionsAvailable_0_i13_rewind_reg_873;
reg   [6:0] t_V_412_reg_888;
reg   [6:0] iprojectiontmp_V10_reg_902;
reg   [6:0] nproj_V_phi_reg_917;
reg   [0:0] p_phi_reg_929;
reg   [0:0] p_phi_reg_929_pp0_iter1_reg;
reg   [0:0] p_phi_reg_929_pp0_iter2_reg;
reg   [0:0] p_phi_reg_929_pp0_iter3_reg;
reg   [0:0] p_phi_reg_929_pp0_iter4_reg;
reg   [2:0] bx_V22_phi_reg_941;
reg   [2:0] bx_V22_phi_reg_941_pp0_iter1_reg;
reg   [2:0] bx_V22_phi_reg_941_pp0_iter2_reg;
reg   [2:0] bx_V22_phi_reg_941_pp0_iter3_reg;
reg   [2:0] head_writeindex_tmp_V9_reg_955;
reg   [2:0] head_writeindex_tmp_V9_reg_955_pp0_iter2_reg;
reg   [6:0] t_V_311_reg_980;
wire   [0:0] moreProjectionsAvailable_fu_1034_p2;
reg   [0:0] ap_phi_mux_do_init_phi_fu_819_p6;
reg   [4:0] inputStubData_nentries_0_V_0_read_reg_2770;
reg   [4:0] inputStubData_nentries_0_V_0_read_reg_2770_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_0_V_1_read_reg_2776;
reg   [4:0] inputStubData_nentries_0_V_1_read_reg_2776_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_0_V_2_read_reg_2782;
reg   [4:0] inputStubData_nentries_0_V_2_read_reg_2782_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_0_V_3_read_reg_2788;
reg   [4:0] inputStubData_nentries_0_V_3_read_reg_2788_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_0_V_4_read_reg_2794;
reg   [4:0] inputStubData_nentries_0_V_4_read_reg_2794_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_0_V_5_read_reg_2800;
reg   [4:0] inputStubData_nentries_0_V_5_read_reg_2800_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_0_V_6_read_reg_2806;
reg   [4:0] inputStubData_nentries_0_V_6_read_reg_2806_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_0_V_7_read_reg_2812;
reg   [4:0] inputStubData_nentries_0_V_7_read_reg_2812_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_1_V_0_read_reg_2818;
reg   [4:0] inputStubData_nentries_1_V_0_read_reg_2818_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_1_V_1_read_reg_2824;
reg   [4:0] inputStubData_nentries_1_V_1_read_reg_2824_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_1_V_2_read_reg_2830;
reg   [4:0] inputStubData_nentries_1_V_2_read_reg_2830_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_1_V_3_read_reg_2836;
reg   [4:0] inputStubData_nentries_1_V_3_read_reg_2836_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_1_V_4_read_reg_2842;
reg   [4:0] inputStubData_nentries_1_V_4_read_reg_2842_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_1_V_5_read_reg_2848;
reg   [4:0] inputStubData_nentries_1_V_5_read_reg_2848_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_1_V_6_read_reg_2854;
reg   [4:0] inputStubData_nentries_1_V_6_read_reg_2854_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_1_V_7_read_reg_2860;
reg   [4:0] inputStubData_nentries_1_V_7_read_reg_2860_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_2_V_0_read_reg_2866;
reg   [4:0] inputStubData_nentries_2_V_0_read_reg_2866_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_2_V_1_read_reg_2872;
reg   [4:0] inputStubData_nentries_2_V_1_read_reg_2872_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_2_V_2_read_reg_2878;
reg   [4:0] inputStubData_nentries_2_V_2_read_reg_2878_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_2_V_3_read_reg_2884;
reg   [4:0] inputStubData_nentries_2_V_3_read_reg_2884_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_2_V_4_read_reg_2890;
reg   [4:0] inputStubData_nentries_2_V_4_read_reg_2890_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_2_V_5_read_reg_2896;
reg   [4:0] inputStubData_nentries_2_V_5_read_reg_2896_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_2_V_6_read_reg_2902;
reg   [4:0] inputStubData_nentries_2_V_6_read_reg_2902_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_2_V_7_read_reg_2908;
reg   [4:0] inputStubData_nentries_2_V_7_read_reg_2908_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_3_V_0_read_reg_2914;
reg   [4:0] inputStubData_nentries_3_V_0_read_reg_2914_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_3_V_1_read_reg_2920;
reg   [4:0] inputStubData_nentries_3_V_1_read_reg_2920_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_3_V_2_read_reg_2926;
reg   [4:0] inputStubData_nentries_3_V_2_read_reg_2926_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_3_V_3_read_reg_2932;
reg   [4:0] inputStubData_nentries_3_V_3_read_reg_2932_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_3_V_4_read_reg_2938;
reg   [4:0] inputStubData_nentries_3_V_4_read_reg_2938_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_3_V_5_read_reg_2944;
reg   [4:0] inputStubData_nentries_3_V_5_read_reg_2944_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_3_V_6_read_reg_2950;
reg   [4:0] inputStubData_nentries_3_V_6_read_reg_2950_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_3_V_7_read_reg_2956;
reg   [4:0] inputStubData_nentries_3_V_7_read_reg_2956_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_4_V_0_read_reg_2962;
reg   [4:0] inputStubData_nentries_4_V_0_read_reg_2962_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_4_V_1_read_reg_2968;
reg   [4:0] inputStubData_nentries_4_V_1_read_reg_2968_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_4_V_2_read_reg_2974;
reg   [4:0] inputStubData_nentries_4_V_2_read_reg_2974_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_4_V_3_read_reg_2980;
reg   [4:0] inputStubData_nentries_4_V_3_read_reg_2980_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_4_V_4_read_reg_2986;
reg   [4:0] inputStubData_nentries_4_V_4_read_reg_2986_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_4_V_5_read_reg_2992;
reg   [4:0] inputStubData_nentries_4_V_5_read_reg_2992_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_4_V_6_read_reg_2998;
reg   [4:0] inputStubData_nentries_4_V_6_read_reg_2998_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_4_V_7_read_reg_3004;
reg   [4:0] inputStubData_nentries_4_V_7_read_reg_3004_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_5_V_0_read_reg_3010;
reg   [4:0] inputStubData_nentries_5_V_0_read_reg_3010_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_5_V_1_read_reg_3016;
reg   [4:0] inputStubData_nentries_5_V_1_read_reg_3016_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_5_V_2_read_reg_3022;
reg   [4:0] inputStubData_nentries_5_V_2_read_reg_3022_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_5_V_3_read_reg_3028;
reg   [4:0] inputStubData_nentries_5_V_3_read_reg_3028_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_5_V_4_read_reg_3034;
reg   [4:0] inputStubData_nentries_5_V_4_read_reg_3034_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_5_V_5_read_reg_3040;
reg   [4:0] inputStubData_nentries_5_V_5_read_reg_3040_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_5_V_6_read_reg_3046;
reg   [4:0] inputStubData_nentries_5_V_6_read_reg_3046_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_5_V_7_read_reg_3052;
reg   [4:0] inputStubData_nentries_5_V_7_read_reg_3052_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_6_V_0_read_reg_3058;
reg   [4:0] inputStubData_nentries_6_V_0_read_reg_3058_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_6_V_1_read_reg_3064;
reg   [4:0] inputStubData_nentries_6_V_1_read_reg_3064_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_6_V_2_read_reg_3070;
reg   [4:0] inputStubData_nentries_6_V_2_read_reg_3070_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_6_V_3_read_reg_3076;
reg   [4:0] inputStubData_nentries_6_V_3_read_reg_3076_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_6_V_4_read_reg_3082;
reg   [4:0] inputStubData_nentries_6_V_4_read_reg_3082_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_6_V_5_read_reg_3088;
reg   [4:0] inputStubData_nentries_6_V_5_read_reg_3088_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_6_V_6_read_reg_3094;
reg   [4:0] inputStubData_nentries_6_V_6_read_reg_3094_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_6_V_7_read_reg_3100;
reg   [4:0] inputStubData_nentries_6_V_7_read_reg_3100_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_7_V_0_read_reg_3106;
reg   [4:0] inputStubData_nentries_7_V_0_read_reg_3106_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_7_V_1_read_reg_3112;
reg   [4:0] inputStubData_nentries_7_V_1_read_reg_3112_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_7_V_2_read_reg_3118;
reg   [4:0] inputStubData_nentries_7_V_2_read_reg_3118_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_7_V_3_read_reg_3124;
reg   [4:0] inputStubData_nentries_7_V_3_read_reg_3124_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_7_V_4_read_reg_3130;
reg   [4:0] inputStubData_nentries_7_V_4_read_reg_3130_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_7_V_5_read_reg_3136;
reg   [4:0] inputStubData_nentries_7_V_5_read_reg_3136_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_7_V_6_read_reg_3142;
reg   [4:0] inputStubData_nentries_7_V_6_read_reg_3142_pp0_iter1_reg;
reg   [4:0] inputStubData_nentries_7_V_7_read_reg_3148;
reg   [4:0] inputStubData_nentries_7_V_7_read_reg_3148_pp0_iter1_reg;
wire   [6:0] t_V_3_fu_1058_p2;
reg   [6:0] t_V_3_reg_3154;
reg   [0:0] icmp_ln143_reg_3159;
reg   [0:0] icmp_ln143_reg_3159_pp0_iter1_reg;
reg   [0:0] icmp_ln143_reg_3159_pp0_iter2_reg;
reg   [0:0] icmp_ln143_reg_3159_pp0_iter3_reg;
reg   [0:0] icmp_ln143_reg_3159_pp0_iter4_reg;
reg   [2:0] t_V_1_reg_3163;
reg   [2:0] t_V_1_reg_3163_pp0_iter2_reg;
wire   [0:0] or_ln162_fu_1109_p2;
reg   [0:0] or_ln162_reg_3177;
reg   [0:0] or_ln162_reg_3177_pp0_iter2_reg;
wire   [6:0] iprojectiontmp_V_fu_1127_p3;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] moreProjectionsAvailable_2_fu_1135_p3;
reg   [31:0] projectionBuffer_7_V_1_load_reg_3200;
reg   [31:0] projectionBuffer_7_V_15_load_reg_3219;
reg   [31:0] projectionBuffer_7_V_22_load_reg_3238;
reg   [31:0] projectionBuffer_7_V_28_load_reg_3256;
reg   [31:0] projectionBuffer_7_V_33_load_reg_3273;
reg   [31:0] projectionBuffer_7_V_37_load_reg_3289;
reg   [31:0] projectionBuffer_7_V_40_load_reg_3304;
reg   [31:0] projectionBuffer_7_V_50_load_reg_3318;
wire   [0:0] bufferNotEmpty_fu_1167_p2;
reg   [0:0] bufferNotEmpty_reg_3331;
reg   [0:0] bufferNotEmpty_reg_3331_pp0_iter3_reg;
reg   [0:0] bufferNotEmpty_reg_3331_pp0_iter4_reg;
reg   [23:0] projectiondatatmp_data_V_reg_3335;
wire   [2:0] zbinfirst_V_fu_1172_p4;
reg   [2:0] zbinfirst_V_reg_3341;
wire   [2:0] zbinlast_V_fu_1194_p2;
reg   [2:0] zbinlast_V_reg_3346;
wire   [0:0] savefirst_fu_1364_p2;
reg   [0:0] savefirst_reg_3351;
wire   [0:0] savelast_fu_1376_p2;
reg   [0:0] savelast_reg_3363;
wire   [3:0] trunc_ln312_fu_1382_p1;
reg   [3:0] trunc_ln312_reg_3375;
wire   [2:0] head_writeindex_tmp_last_V_fu_1390_p2;
reg   [2:0] head_writeindex_tmp_last_V_reg_3380;
wire   [3:0] trunc_ln312_1_fu_1396_p1;
reg   [3:0] trunc_ln312_1_reg_3391;
wire   [2:0] head_writeindex_tmp_V_fu_1410_p3;
reg    ap_enable_reg_pp0_iter2;
wire   [0:0] trunc_ln681_fu_2368_p1;
reg   [0:0] trunc_ln681_reg_3409;
reg   [6:0] projindex_V_reg_3414;
reg   [6:0] projindex_V_reg_3414_pp0_iter4_reg;
reg   [3:0] projfinez_V_reg_3419;
reg   [2:0] projfinephi_V_reg_3425;
reg   [4:0] projrinv_V_reg_3430;
reg   [0:0] isPSseed_reg_3435;
reg   [6:0] stubindex_V_reg_3440;
wire   [0:0] pass_fu_2607_p3;
reg   [0:0] pass_reg_3445;
wire   [0:0] icmp_ln246_fu_2620_p2;
reg   [0:0] icmp_ln246_reg_3449;
wire   [0:0] or_ln255_fu_2650_p2;
reg   [0:0] or_ln255_reg_3453;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0;
reg   [6:0] ap_phi_mux_nproj_V_rewind_phi_fu_835_p6;
reg   [0:0] ap_phi_mux_p_rewind_phi_fu_849_p6;
reg   [2:0] ap_phi_mux_bx_V22_rewind_phi_fu_863_p6;
reg   [0:0] ap_phi_mux_moreProjectionsAvailable_0_i13_rewind_phi_fu_877_p6;
reg   [6:0] ap_phi_mux_t_V_412_phi_fu_892_p6;
reg   [6:0] ap_phi_mux_iprojectiontmp_V10_phi_fu_906_p6;
wire   [6:0] nproj_V_fu_1025_p3;
wire   [6:0] ap_phi_reg_pp0_iter0_nproj_V_phi_reg_917;
reg   [0:0] ap_phi_mux_p_phi_phi_fu_933_p4;
wire   [0:0] trunc_ln209_fu_1020_p1;
wire   [0:0] ap_phi_reg_pp0_iter0_p_phi_reg_929;
wire   [2:0] ap_phi_reg_pp0_iter0_bx_V22_phi_reg_941;
reg   [2:0] ap_phi_mux_head_writeindex_tmp_V9_phi_fu_959_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_moreProjectionsAvailable_0_i13_reg_970;
reg   [0:0] ap_phi_reg_pp0_iter1_moreProjectionsAvailable_0_i13_reg_970;
reg   [6:0] ap_phi_mux_t_V_phi_fu_998_p10;
wire   [6:0] ncmatch_V_fu_2688_p2;
wire   [6:0] ap_phi_reg_pp0_iter5_t_V_reg_994;
wire   [63:0] zext_ln42_fu_1053_p1;
wire   [63:0] zext_ln53_fu_1538_p1;
wire   [63:0] zext_ln560_fu_2663_p1;
wire   [63:0] zext_ln321_fu_2683_p1;
reg   [31:0] projectionBuffer_7_V_1_fu_314;
wire   [31:0] projectionBuffer_7_V_190_fu_2267_p3;
reg   [31:0] ap_sig_allocacmp_projectionBuffer_7_V_1_load;
reg   [31:0] projectionBuffer_7_V_15_fu_318;
wire   [31:0] projectionBuffer_7_V_191_fu_2273_p3;
reg   [31:0] ap_sig_allocacmp_projectionBuffer_7_V_15_load;
reg   [31:0] projectionBuffer_7_V_22_fu_322;
wire   [31:0] projectionBuffer_7_V_193_fu_2279_p3;
reg   [31:0] ap_sig_allocacmp_projectionBuffer_7_V_22_load;
reg   [31:0] projectionBuffer_7_V_28_fu_326;
wire   [31:0] projectionBuffer_7_V_194_fu_2285_p3;
reg   [31:0] ap_sig_allocacmp_projectionBuffer_7_V_28_load;
reg   [31:0] projectionBuffer_7_V_33_fu_330;
wire   [31:0] projectionBuffer_7_V_195_fu_2291_p3;
reg   [31:0] ap_sig_allocacmp_projectionBuffer_7_V_33_load;
reg   [31:0] projectionBuffer_7_V_37_fu_334;
wire   [31:0] projectionBuffer_7_V_196_fu_2297_p3;
reg   [31:0] ap_sig_allocacmp_projectionBuffer_7_V_37_load;
reg   [31:0] projectionBuffer_7_V_40_fu_338;
wire   [31:0] projectionBuffer_7_V_197_fu_2303_p3;
reg   [31:0] ap_sig_allocacmp_projectionBuffer_7_V_40_load;
reg   [31:0] projectionBuffer_7_V_50_fu_342;
wire   [31:0] projectionBuffer_7_V_198_fu_2309_p3;
reg   [31:0] ap_sig_allocacmp_projectionBuffer_7_V_50_load;
reg   [2:0] tail_readindex_V_fu_346;
wire   [2:0] tail_readindex_V_1_fu_1507_p2;
wire   [0:0] icmp_ln891_fu_1496_p2;
reg   [2:0] ap_sig_allocacmp_t_V_1;
reg   [3:0] istub_V_fu_350;
wire   [3:0] istub_V_1_fu_1517_p2;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] tmp_4_fu_1045_p3;
wire   [2:0] head_writeindexplus_V_fu_1073_p2;
wire   [2:0] head_writeindexplusplus_V_fu_1079_p2;
wire   [0:0] phitmp_i_fu_1091_p2;
wire   [0:0] xor_ln162_fu_1097_p2;
wire   [0:0] or_ln162_1_fu_1103_p2;
wire   [0:0] icmp_ln883_fu_1085_p2;
wire   [6:0] iprojection_V_fu_1115_p2;
wire   [0:0] moreProjectionsAvailable_1_fu_1121_p2;
wire   [0:0] tmp_3_fu_1182_p3;
wire   [2:0] zext_ln209_1_fu_1190_p1;
wire   [5:0] tmp_1_fu_1200_p3;
wire   [6:0] nstubfirst_V_fu_1212_p65;
wire   [5:0] tmp_2_fu_1282_p3;
wire   [6:0] nstublast_V_fu_1294_p65;
wire   [4:0] nstubfirst_V_fu_1212_p66;
wire   [4:0] nstublast_V_fu_1294_p66;
wire   [0:0] icmp_ln177_fu_1370_p2;
wire   [2:0] zext_ln209_fu_1386_p1;
wire   [2:0] zext_ln209_2_fu_1400_p1;
wire   [2:0] head_writeindex_V_fu_1404_p2;
wire   [31:0] qdata_V1_fu_1420_p10;
wire   [31:0] qdata_V2_fu_1451_p10;
wire   [4:0] zext_ln215_fu_1482_p1;
wire   [3:0] nstubs_V_fu_1441_p4;
wire   [4:0] ret_V_1_fu_1486_p2;
wire   [4:0] zext_ln891_fu_1492_p1;
wire   [2:0] zbin_V_fu_1472_p4;
wire   [9:0] tmp_5_fu_1528_p4;
wire   [0:0] icmp_ln321_fu_1552_p2;
wire   [31:0] projectionBuffer_7_V_192_fu_1543_p5;
wire   [0:0] icmp_ln321_1_fu_1565_p2;
wire   [31:0] projectionBuffer_7_V_fu_1558_p3;
wire   [0:0] icmp_ln321_2_fu_1578_p2;
wire   [31:0] projectionBuffer_7_V_104_fu_1571_p3;
wire   [0:0] icmp_ln321_3_fu_1591_p2;
wire   [31:0] projectionBuffer_7_V_105_fu_1584_p3;
wire   [0:0] icmp_ln321_4_fu_1604_p2;
wire   [31:0] projectionBuffer_7_V_106_fu_1597_p3;
wire   [0:0] icmp_ln321_5_fu_1617_p2;
wire   [31:0] projectionBuffer_7_V_107_fu_1610_p3;
wire   [0:0] icmp_ln321_6_fu_1630_p2;
wire   [31:0] projectionBuffer_7_V_108_fu_1623_p3;
wire   [31:0] projectionBuffer_7_V_110_fu_1643_p3;
wire   [31:0] projectionBuffer_7_V_111_fu_1650_p3;
wire   [31:0] projectionBuffer_7_V_112_fu_1657_p3;
wire   [31:0] projectionBuffer_7_V_113_fu_1664_p3;
wire   [31:0] projectionBuffer_7_V_114_fu_1671_p3;
wire   [31:0] projectionBuffer_7_V_115_fu_1678_p3;
wire   [31:0] projectionBuffer_7_V_117_fu_1692_p3;
wire   [31:0] projectionBuffer_7_V_118_fu_1699_p3;
wire   [31:0] projectionBuffer_7_V_119_fu_1706_p3;
wire   [31:0] projectionBuffer_7_V_120_fu_1713_p3;
wire   [31:0] projectionBuffer_7_V_121_fu_1720_p3;
wire   [31:0] projectionBuffer_7_V_123_fu_1734_p3;
wire   [31:0] projectionBuffer_7_V_124_fu_1741_p3;
wire   [31:0] projectionBuffer_7_V_125_fu_1748_p3;
wire   [31:0] projectionBuffer_7_V_126_fu_1755_p3;
wire   [31:0] projectionBuffer_7_V_128_fu_1769_p3;
wire   [31:0] projectionBuffer_7_V_129_fu_1776_p3;
wire   [31:0] projectionBuffer_7_V_130_fu_1783_p3;
wire   [31:0] projectionBuffer_7_V_132_fu_1797_p3;
wire   [31:0] projectionBuffer_7_V_133_fu_1804_p3;
wire   [31:0] projectionBuffer_7_V_135_fu_1818_p3;
wire   [31:0] projectionBuffer_7_V_109_fu_1636_p3;
wire   [31:0] projectionBuffer_7_V_116_fu_1685_p3;
wire   [31:0] projectionBuffer_7_V_122_fu_1727_p3;
wire   [31:0] projectionBuffer_7_V_127_fu_1762_p3;
wire   [31:0] projectionBuffer_7_V_131_fu_1790_p3;
wire   [31:0] projectionBuffer_7_V_134_fu_1811_p3;
wire   [31:0] projectionBuffer_7_V_136_fu_1825_p3;
wire   [31:0] projectionBuffer_7_V_137_fu_1832_p3;
wire   [0:0] icmp_ln321_7_fu_1896_p2;
wire   [31:0] projectionBuffer_7_V_138_fu_1839_p3;
wire   [31:0] projectionBuffer_7_V_199_fu_1887_p5;
wire   [0:0] icmp_ln321_8_fu_1909_p2;
wire   [31:0] projectionBuffer_7_V_147_fu_1901_p3;
wire   [0:0] icmp_ln321_9_fu_1922_p2;
wire   [31:0] projectionBuffer_7_V_148_fu_1914_p3;
wire   [0:0] icmp_ln321_10_fu_1935_p2;
wire   [31:0] projectionBuffer_7_V_149_fu_1927_p3;
wire   [0:0] icmp_ln321_11_fu_1948_p2;
wire   [31:0] projectionBuffer_7_V_150_fu_1940_p3;
wire   [0:0] icmp_ln321_12_fu_1961_p2;
wire   [31:0] projectionBuffer_7_V_151_fu_1953_p3;
wire   [0:0] icmp_ln321_13_fu_1974_p2;
wire   [31:0] projectionBuffer_7_V_152_fu_1966_p3;
wire   [31:0] projectionBuffer_7_V_139_fu_1845_p3;
wire   [31:0] projectionBuffer_7_V_154_fu_1987_p3;
wire   [31:0] projectionBuffer_7_V_155_fu_1995_p3;
wire   [31:0] projectionBuffer_7_V_156_fu_2003_p3;
wire   [31:0] projectionBuffer_7_V_157_fu_2011_p3;
wire   [31:0] projectionBuffer_7_V_158_fu_2019_p3;
wire   [31:0] projectionBuffer_7_V_159_fu_2027_p3;
wire   [31:0] projectionBuffer_7_V_140_fu_1851_p3;
wire   [31:0] projectionBuffer_7_V_161_fu_2043_p3;
wire   [31:0] projectionBuffer_7_V_162_fu_2051_p3;
wire   [31:0] projectionBuffer_7_V_163_fu_2059_p3;
wire   [31:0] projectionBuffer_7_V_164_fu_2067_p3;
wire   [31:0] projectionBuffer_7_V_165_fu_2075_p3;
wire   [31:0] projectionBuffer_7_V_141_fu_1857_p3;
wire   [31:0] projectionBuffer_7_V_167_fu_2091_p3;
wire   [31:0] projectionBuffer_7_V_168_fu_2099_p3;
wire   [31:0] projectionBuffer_7_V_169_fu_2107_p3;
wire   [31:0] projectionBuffer_7_V_170_fu_2115_p3;
wire   [31:0] projectionBuffer_7_V_142_fu_1863_p3;
wire   [31:0] projectionBuffer_7_V_172_fu_2131_p3;
wire   [31:0] projectionBuffer_7_V_173_fu_2139_p3;
wire   [31:0] projectionBuffer_7_V_174_fu_2147_p3;
wire   [31:0] projectionBuffer_7_V_143_fu_1869_p3;
wire   [31:0] projectionBuffer_7_V_176_fu_2163_p3;
wire   [31:0] projectionBuffer_7_V_177_fu_2171_p3;
wire   [31:0] projectionBuffer_7_V_144_fu_1875_p3;
wire   [31:0] projectionBuffer_7_V_179_fu_2187_p3;
wire   [31:0] projectionBuffer_7_V_145_fu_1881_p3;
wire   [31:0] projectionBuffer_7_V_153_fu_1979_p3;
wire   [31:0] projectionBuffer_7_V_160_fu_2035_p3;
wire   [31:0] projectionBuffer_7_V_166_fu_2083_p3;
wire   [31:0] projectionBuffer_7_V_171_fu_2123_p3;
wire   [31:0] projectionBuffer_7_V_175_fu_2155_p3;
wire   [31:0] projectionBuffer_7_V_178_fu_2179_p3;
wire   [31:0] projectionBuffer_7_V_180_fu_2195_p3;
wire   [31:0] projectionBuffer_7_V_181_fu_2203_p3;
wire   [31:0] projectionBuffer_7_V_182_fu_2211_p3;
wire   [31:0] projectionBuffer_7_V_183_fu_2218_p3;
wire   [31:0] projectionBuffer_7_V_184_fu_2225_p3;
wire   [31:0] projectionBuffer_7_V_185_fu_2232_p3;
wire   [31:0] projectionBuffer_7_V_186_fu_2239_p3;
wire   [31:0] projectionBuffer_7_V_187_fu_2246_p3;
wire   [31:0] projectionBuffer_7_V_188_fu_2253_p3;
wire   [31:0] projectionBuffer_7_V_189_fu_2260_p3;
wire   [31:0] qdata_V_fu_2355_p10;
wire   [31:0] qdata_V3_fu_2372_p10;
wire   [31:0] qdata_V4_fu_2395_p10;
wire   [31:0] qdata_V5_fu_2418_p10;
wire   [31:0] qdata_V6_fu_2441_p10;
wire   [31:0] qdata_V7_fu_2464_p10;
wire   [3:0] projfinezadj_V_1_fu_2522_p2;
wire  signed [4:0] sext_ln68_fu_2527_p1;
wire   [4:0] projfinezadj_V_fu_2519_p1;
wire   [2:0] stubfinez_V_fu_2495_p1;
wire   [4:0] zext_ln68_fu_2538_p1;
wire   [4:0] projfinezadj_V_2_fu_2531_p3;
wire   [2:0] stubfinephi_V_fu_2499_p4;
wire   [3:0] lhs_V_fu_2548_p1;
wire   [3:0] rhs_V_fu_2551_p1;
wire   [4:0] idz_V_fu_2542_p2;
wire   [3:0] tmp_8_fu_2567_p4;
wire   [0:0] icmp_ln891_1_fu_2561_p2;
wire   [0:0] icmp_ln899_fu_2577_p2;
wire   [0:0] icmp_ln891_2_fu_2589_p2;
wire   [0:0] icmp_ln899_1_fu_2595_p2;
wire   [0:0] and_ln242_fu_2583_p2;
wire   [0:0] and_ln243_fu_2601_p2;
wire   [3:0] ret_V_fu_2555_p2;
wire   [3:0] add_ln246_fu_2614_p2;
wire   [0:0] icmp_ln255_1_fu_2632_p2;
wire   [0:0] icmp_ln255_fu_2626_p2;
wire   [0:0] and_ln255_fu_2638_p2;
wire   [0:0] xor_ln255_fu_2644_p2;
wire   [2:0] stubbend_V_fu_2509_p4;
wire   [7:0] p_Result_s_fu_2656_p3;
wire   [7:0] tmp_6_fu_2675_p3;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_602;
reg    ap_condition_49;
reg    ap_condition_1907;
reg    ap_condition_1911;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 bx_o_V_1_data_reg = 3'd0;
#0 bx_o_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

MatchEngineTop_L3_table1 #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
table1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(table1_address0),
    .ce0(table1_ce0),
    .q0(table1_q0)
);

MatchEngineTop_L3_mux_647_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 5 ),
    .din9_WIDTH( 5 ),
    .din10_WIDTH( 5 ),
    .din11_WIDTH( 5 ),
    .din12_WIDTH( 5 ),
    .din13_WIDTH( 5 ),
    .din14_WIDTH( 5 ),
    .din15_WIDTH( 5 ),
    .din16_WIDTH( 5 ),
    .din17_WIDTH( 5 ),
    .din18_WIDTH( 5 ),
    .din19_WIDTH( 5 ),
    .din20_WIDTH( 5 ),
    .din21_WIDTH( 5 ),
    .din22_WIDTH( 5 ),
    .din23_WIDTH( 5 ),
    .din24_WIDTH( 5 ),
    .din25_WIDTH( 5 ),
    .din26_WIDTH( 5 ),
    .din27_WIDTH( 5 ),
    .din28_WIDTH( 5 ),
    .din29_WIDTH( 5 ),
    .din30_WIDTH( 5 ),
    .din31_WIDTH( 5 ),
    .din32_WIDTH( 5 ),
    .din33_WIDTH( 5 ),
    .din34_WIDTH( 5 ),
    .din35_WIDTH( 5 ),
    .din36_WIDTH( 5 ),
    .din37_WIDTH( 5 ),
    .din38_WIDTH( 5 ),
    .din39_WIDTH( 5 ),
    .din40_WIDTH( 5 ),
    .din41_WIDTH( 5 ),
    .din42_WIDTH( 5 ),
    .din43_WIDTH( 5 ),
    .din44_WIDTH( 5 ),
    .din45_WIDTH( 5 ),
    .din46_WIDTH( 5 ),
    .din47_WIDTH( 5 ),
    .din48_WIDTH( 5 ),
    .din49_WIDTH( 5 ),
    .din50_WIDTH( 5 ),
    .din51_WIDTH( 5 ),
    .din52_WIDTH( 5 ),
    .din53_WIDTH( 5 ),
    .din54_WIDTH( 5 ),
    .din55_WIDTH( 5 ),
    .din56_WIDTH( 5 ),
    .din57_WIDTH( 5 ),
    .din58_WIDTH( 5 ),
    .din59_WIDTH( 5 ),
    .din60_WIDTH( 5 ),
    .din61_WIDTH( 5 ),
    .din62_WIDTH( 5 ),
    .din63_WIDTH( 5 ),
    .din64_WIDTH( 7 ),
    .dout_WIDTH( 5 ))
MatchEngineTop_L3_mux_647_5_1_1_U1(
    .din0(inputStubData_nentries_0_V_0_read_reg_2770_pp0_iter1_reg),
    .din1(inputStubData_nentries_0_V_1_read_reg_2776_pp0_iter1_reg),
    .din2(inputStubData_nentries_0_V_2_read_reg_2782_pp0_iter1_reg),
    .din3(inputStubData_nentries_0_V_3_read_reg_2788_pp0_iter1_reg),
    .din4(inputStubData_nentries_0_V_4_read_reg_2794_pp0_iter1_reg),
    .din5(inputStubData_nentries_0_V_5_read_reg_2800_pp0_iter1_reg),
    .din6(inputStubData_nentries_0_V_6_read_reg_2806_pp0_iter1_reg),
    .din7(inputStubData_nentries_0_V_7_read_reg_2812_pp0_iter1_reg),
    .din8(inputStubData_nentries_1_V_0_read_reg_2818_pp0_iter1_reg),
    .din9(inputStubData_nentries_1_V_1_read_reg_2824_pp0_iter1_reg),
    .din10(inputStubData_nentries_1_V_2_read_reg_2830_pp0_iter1_reg),
    .din11(inputStubData_nentries_1_V_3_read_reg_2836_pp0_iter1_reg),
    .din12(inputStubData_nentries_1_V_4_read_reg_2842_pp0_iter1_reg),
    .din13(inputStubData_nentries_1_V_5_read_reg_2848_pp0_iter1_reg),
    .din14(inputStubData_nentries_1_V_6_read_reg_2854_pp0_iter1_reg),
    .din15(inputStubData_nentries_1_V_7_read_reg_2860_pp0_iter1_reg),
    .din16(inputStubData_nentries_2_V_0_read_reg_2866_pp0_iter1_reg),
    .din17(inputStubData_nentries_2_V_1_read_reg_2872_pp0_iter1_reg),
    .din18(inputStubData_nentries_2_V_2_read_reg_2878_pp0_iter1_reg),
    .din19(inputStubData_nentries_2_V_3_read_reg_2884_pp0_iter1_reg),
    .din20(inputStubData_nentries_2_V_4_read_reg_2890_pp0_iter1_reg),
    .din21(inputStubData_nentries_2_V_5_read_reg_2896_pp0_iter1_reg),
    .din22(inputStubData_nentries_2_V_6_read_reg_2902_pp0_iter1_reg),
    .din23(inputStubData_nentries_2_V_7_read_reg_2908_pp0_iter1_reg),
    .din24(inputStubData_nentries_3_V_0_read_reg_2914_pp0_iter1_reg),
    .din25(inputStubData_nentries_3_V_1_read_reg_2920_pp0_iter1_reg),
    .din26(inputStubData_nentries_3_V_2_read_reg_2926_pp0_iter1_reg),
    .din27(inputStubData_nentries_3_V_3_read_reg_2932_pp0_iter1_reg),
    .din28(inputStubData_nentries_3_V_4_read_reg_2938_pp0_iter1_reg),
    .din29(inputStubData_nentries_3_V_5_read_reg_2944_pp0_iter1_reg),
    .din30(inputStubData_nentries_3_V_6_read_reg_2950_pp0_iter1_reg),
    .din31(inputStubData_nentries_3_V_7_read_reg_2956_pp0_iter1_reg),
    .din32(inputStubData_nentries_4_V_0_read_reg_2962_pp0_iter1_reg),
    .din33(inputStubData_nentries_4_V_1_read_reg_2968_pp0_iter1_reg),
    .din34(inputStubData_nentries_4_V_2_read_reg_2974_pp0_iter1_reg),
    .din35(inputStubData_nentries_4_V_3_read_reg_2980_pp0_iter1_reg),
    .din36(inputStubData_nentries_4_V_4_read_reg_2986_pp0_iter1_reg),
    .din37(inputStubData_nentries_4_V_5_read_reg_2992_pp0_iter1_reg),
    .din38(inputStubData_nentries_4_V_6_read_reg_2998_pp0_iter1_reg),
    .din39(inputStubData_nentries_4_V_7_read_reg_3004_pp0_iter1_reg),
    .din40(inputStubData_nentries_5_V_0_read_reg_3010_pp0_iter1_reg),
    .din41(inputStubData_nentries_5_V_1_read_reg_3016_pp0_iter1_reg),
    .din42(inputStubData_nentries_5_V_2_read_reg_3022_pp0_iter1_reg),
    .din43(inputStubData_nentries_5_V_3_read_reg_3028_pp0_iter1_reg),
    .din44(inputStubData_nentries_5_V_4_read_reg_3034_pp0_iter1_reg),
    .din45(inputStubData_nentries_5_V_5_read_reg_3040_pp0_iter1_reg),
    .din46(inputStubData_nentries_5_V_6_read_reg_3046_pp0_iter1_reg),
    .din47(inputStubData_nentries_5_V_7_read_reg_3052_pp0_iter1_reg),
    .din48(inputStubData_nentries_6_V_0_read_reg_3058_pp0_iter1_reg),
    .din49(inputStubData_nentries_6_V_1_read_reg_3064_pp0_iter1_reg),
    .din50(inputStubData_nentries_6_V_2_read_reg_3070_pp0_iter1_reg),
    .din51(inputStubData_nentries_6_V_3_read_reg_3076_pp0_iter1_reg),
    .din52(inputStubData_nentries_6_V_4_read_reg_3082_pp0_iter1_reg),
    .din53(inputStubData_nentries_6_V_5_read_reg_3088_pp0_iter1_reg),
    .din54(inputStubData_nentries_6_V_6_read_reg_3094_pp0_iter1_reg),
    .din55(inputStubData_nentries_6_V_7_read_reg_3100_pp0_iter1_reg),
    .din56(inputStubData_nentries_7_V_0_read_reg_3106_pp0_iter1_reg),
    .din57(inputStubData_nentries_7_V_1_read_reg_3112_pp0_iter1_reg),
    .din58(inputStubData_nentries_7_V_2_read_reg_3118_pp0_iter1_reg),
    .din59(inputStubData_nentries_7_V_3_read_reg_3124_pp0_iter1_reg),
    .din60(inputStubData_nentries_7_V_4_read_reg_3130_pp0_iter1_reg),
    .din61(inputStubData_nentries_7_V_5_read_reg_3136_pp0_iter1_reg),
    .din62(inputStubData_nentries_7_V_6_read_reg_3142_pp0_iter1_reg),
    .din63(inputStubData_nentries_7_V_7_read_reg_3148_pp0_iter1_reg),
    .din64(nstubfirst_V_fu_1212_p65),
    .dout(nstubfirst_V_fu_1212_p66)
);

MatchEngineTop_L3_mux_647_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 5 ),
    .din9_WIDTH( 5 ),
    .din10_WIDTH( 5 ),
    .din11_WIDTH( 5 ),
    .din12_WIDTH( 5 ),
    .din13_WIDTH( 5 ),
    .din14_WIDTH( 5 ),
    .din15_WIDTH( 5 ),
    .din16_WIDTH( 5 ),
    .din17_WIDTH( 5 ),
    .din18_WIDTH( 5 ),
    .din19_WIDTH( 5 ),
    .din20_WIDTH( 5 ),
    .din21_WIDTH( 5 ),
    .din22_WIDTH( 5 ),
    .din23_WIDTH( 5 ),
    .din24_WIDTH( 5 ),
    .din25_WIDTH( 5 ),
    .din26_WIDTH( 5 ),
    .din27_WIDTH( 5 ),
    .din28_WIDTH( 5 ),
    .din29_WIDTH( 5 ),
    .din30_WIDTH( 5 ),
    .din31_WIDTH( 5 ),
    .din32_WIDTH( 5 ),
    .din33_WIDTH( 5 ),
    .din34_WIDTH( 5 ),
    .din35_WIDTH( 5 ),
    .din36_WIDTH( 5 ),
    .din37_WIDTH( 5 ),
    .din38_WIDTH( 5 ),
    .din39_WIDTH( 5 ),
    .din40_WIDTH( 5 ),
    .din41_WIDTH( 5 ),
    .din42_WIDTH( 5 ),
    .din43_WIDTH( 5 ),
    .din44_WIDTH( 5 ),
    .din45_WIDTH( 5 ),
    .din46_WIDTH( 5 ),
    .din47_WIDTH( 5 ),
    .din48_WIDTH( 5 ),
    .din49_WIDTH( 5 ),
    .din50_WIDTH( 5 ),
    .din51_WIDTH( 5 ),
    .din52_WIDTH( 5 ),
    .din53_WIDTH( 5 ),
    .din54_WIDTH( 5 ),
    .din55_WIDTH( 5 ),
    .din56_WIDTH( 5 ),
    .din57_WIDTH( 5 ),
    .din58_WIDTH( 5 ),
    .din59_WIDTH( 5 ),
    .din60_WIDTH( 5 ),
    .din61_WIDTH( 5 ),
    .din62_WIDTH( 5 ),
    .din63_WIDTH( 5 ),
    .din64_WIDTH( 7 ),
    .dout_WIDTH( 5 ))
MatchEngineTop_L3_mux_647_5_1_1_U2(
    .din0(inputStubData_nentries_0_V_0_read_reg_2770_pp0_iter1_reg),
    .din1(inputStubData_nentries_0_V_1_read_reg_2776_pp0_iter1_reg),
    .din2(inputStubData_nentries_0_V_2_read_reg_2782_pp0_iter1_reg),
    .din3(inputStubData_nentries_0_V_3_read_reg_2788_pp0_iter1_reg),
    .din4(inputStubData_nentries_0_V_4_read_reg_2794_pp0_iter1_reg),
    .din5(inputStubData_nentries_0_V_5_read_reg_2800_pp0_iter1_reg),
    .din6(inputStubData_nentries_0_V_6_read_reg_2806_pp0_iter1_reg),
    .din7(inputStubData_nentries_0_V_7_read_reg_2812_pp0_iter1_reg),
    .din8(inputStubData_nentries_1_V_0_read_reg_2818_pp0_iter1_reg),
    .din9(inputStubData_nentries_1_V_1_read_reg_2824_pp0_iter1_reg),
    .din10(inputStubData_nentries_1_V_2_read_reg_2830_pp0_iter1_reg),
    .din11(inputStubData_nentries_1_V_3_read_reg_2836_pp0_iter1_reg),
    .din12(inputStubData_nentries_1_V_4_read_reg_2842_pp0_iter1_reg),
    .din13(inputStubData_nentries_1_V_5_read_reg_2848_pp0_iter1_reg),
    .din14(inputStubData_nentries_1_V_6_read_reg_2854_pp0_iter1_reg),
    .din15(inputStubData_nentries_1_V_7_read_reg_2860_pp0_iter1_reg),
    .din16(inputStubData_nentries_2_V_0_read_reg_2866_pp0_iter1_reg),
    .din17(inputStubData_nentries_2_V_1_read_reg_2872_pp0_iter1_reg),
    .din18(inputStubData_nentries_2_V_2_read_reg_2878_pp0_iter1_reg),
    .din19(inputStubData_nentries_2_V_3_read_reg_2884_pp0_iter1_reg),
    .din20(inputStubData_nentries_2_V_4_read_reg_2890_pp0_iter1_reg),
    .din21(inputStubData_nentries_2_V_5_read_reg_2896_pp0_iter1_reg),
    .din22(inputStubData_nentries_2_V_6_read_reg_2902_pp0_iter1_reg),
    .din23(inputStubData_nentries_2_V_7_read_reg_2908_pp0_iter1_reg),
    .din24(inputStubData_nentries_3_V_0_read_reg_2914_pp0_iter1_reg),
    .din25(inputStubData_nentries_3_V_1_read_reg_2920_pp0_iter1_reg),
    .din26(inputStubData_nentries_3_V_2_read_reg_2926_pp0_iter1_reg),
    .din27(inputStubData_nentries_3_V_3_read_reg_2932_pp0_iter1_reg),
    .din28(inputStubData_nentries_3_V_4_read_reg_2938_pp0_iter1_reg),
    .din29(inputStubData_nentries_3_V_5_read_reg_2944_pp0_iter1_reg),
    .din30(inputStubData_nentries_3_V_6_read_reg_2950_pp0_iter1_reg),
    .din31(inputStubData_nentries_3_V_7_read_reg_2956_pp0_iter1_reg),
    .din32(inputStubData_nentries_4_V_0_read_reg_2962_pp0_iter1_reg),
    .din33(inputStubData_nentries_4_V_1_read_reg_2968_pp0_iter1_reg),
    .din34(inputStubData_nentries_4_V_2_read_reg_2974_pp0_iter1_reg),
    .din35(inputStubData_nentries_4_V_3_read_reg_2980_pp0_iter1_reg),
    .din36(inputStubData_nentries_4_V_4_read_reg_2986_pp0_iter1_reg),
    .din37(inputStubData_nentries_4_V_5_read_reg_2992_pp0_iter1_reg),
    .din38(inputStubData_nentries_4_V_6_read_reg_2998_pp0_iter1_reg),
    .din39(inputStubData_nentries_4_V_7_read_reg_3004_pp0_iter1_reg),
    .din40(inputStubData_nentries_5_V_0_read_reg_3010_pp0_iter1_reg),
    .din41(inputStubData_nentries_5_V_1_read_reg_3016_pp0_iter1_reg),
    .din42(inputStubData_nentries_5_V_2_read_reg_3022_pp0_iter1_reg),
    .din43(inputStubData_nentries_5_V_3_read_reg_3028_pp0_iter1_reg),
    .din44(inputStubData_nentries_5_V_4_read_reg_3034_pp0_iter1_reg),
    .din45(inputStubData_nentries_5_V_5_read_reg_3040_pp0_iter1_reg),
    .din46(inputStubData_nentries_5_V_6_read_reg_3046_pp0_iter1_reg),
    .din47(inputStubData_nentries_5_V_7_read_reg_3052_pp0_iter1_reg),
    .din48(inputStubData_nentries_6_V_0_read_reg_3058_pp0_iter1_reg),
    .din49(inputStubData_nentries_6_V_1_read_reg_3064_pp0_iter1_reg),
    .din50(inputStubData_nentries_6_V_2_read_reg_3070_pp0_iter1_reg),
    .din51(inputStubData_nentries_6_V_3_read_reg_3076_pp0_iter1_reg),
    .din52(inputStubData_nentries_6_V_4_read_reg_3082_pp0_iter1_reg),
    .din53(inputStubData_nentries_6_V_5_read_reg_3088_pp0_iter1_reg),
    .din54(inputStubData_nentries_6_V_6_read_reg_3094_pp0_iter1_reg),
    .din55(inputStubData_nentries_6_V_7_read_reg_3100_pp0_iter1_reg),
    .din56(inputStubData_nentries_7_V_0_read_reg_3106_pp0_iter1_reg),
    .din57(inputStubData_nentries_7_V_1_read_reg_3112_pp0_iter1_reg),
    .din58(inputStubData_nentries_7_V_2_read_reg_3118_pp0_iter1_reg),
    .din59(inputStubData_nentries_7_V_3_read_reg_3124_pp0_iter1_reg),
    .din60(inputStubData_nentries_7_V_4_read_reg_3130_pp0_iter1_reg),
    .din61(inputStubData_nentries_7_V_5_read_reg_3136_pp0_iter1_reg),
    .din62(inputStubData_nentries_7_V_6_read_reg_3142_pp0_iter1_reg),
    .din63(inputStubData_nentries_7_V_7_read_reg_3148_pp0_iter1_reg),
    .din64(nstublast_V_fu_1294_p65),
    .dout(nstublast_V_fu_1294_p66)
);

MatchEngineTop_L3_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
MatchEngineTop_L3_mux_83_32_1_1_U3(
    .din0(ap_sig_allocacmp_projectionBuffer_7_V_50_load),
    .din1(ap_sig_allocacmp_projectionBuffer_7_V_40_load),
    .din2(ap_sig_allocacmp_projectionBuffer_7_V_37_load),
    .din3(ap_sig_allocacmp_projectionBuffer_7_V_33_load),
    .din4(ap_sig_allocacmp_projectionBuffer_7_V_28_load),
    .din5(ap_sig_allocacmp_projectionBuffer_7_V_22_load),
    .din6(ap_sig_allocacmp_projectionBuffer_7_V_15_load),
    .din7(ap_sig_allocacmp_projectionBuffer_7_V_1_load),
    .din8(t_V_1_reg_3163),
    .dout(qdata_V1_fu_1420_p10)
);

MatchEngineTop_L3_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
MatchEngineTop_L3_mux_83_32_1_1_U4(
    .din0(ap_sig_allocacmp_projectionBuffer_7_V_50_load),
    .din1(ap_sig_allocacmp_projectionBuffer_7_V_40_load),
    .din2(ap_sig_allocacmp_projectionBuffer_7_V_37_load),
    .din3(ap_sig_allocacmp_projectionBuffer_7_V_33_load),
    .din4(ap_sig_allocacmp_projectionBuffer_7_V_28_load),
    .din5(ap_sig_allocacmp_projectionBuffer_7_V_22_load),
    .din6(ap_sig_allocacmp_projectionBuffer_7_V_15_load),
    .din7(ap_sig_allocacmp_projectionBuffer_7_V_1_load),
    .din8(t_V_1_reg_3163),
    .dout(qdata_V2_fu_1451_p10)
);

MatchEngineTop_L3_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
MatchEngineTop_L3_mux_83_32_1_1_U5(
    .din0(projectionBuffer_7_V_50_load_reg_3318),
    .din1(projectionBuffer_7_V_40_load_reg_3304),
    .din2(projectionBuffer_7_V_37_load_reg_3289),
    .din3(projectionBuffer_7_V_33_load_reg_3273),
    .din4(projectionBuffer_7_V_28_load_reg_3256),
    .din5(projectionBuffer_7_V_22_load_reg_3238),
    .din6(projectionBuffer_7_V_15_load_reg_3219),
    .din7(projectionBuffer_7_V_1_load_reg_3200),
    .din8(t_V_1_reg_3163_pp0_iter2_reg),
    .dout(qdata_V_fu_2355_p10)
);

MatchEngineTop_L3_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
MatchEngineTop_L3_mux_83_32_1_1_U6(
    .din0(projectionBuffer_7_V_50_load_reg_3318),
    .din1(projectionBuffer_7_V_40_load_reg_3304),
    .din2(projectionBuffer_7_V_37_load_reg_3289),
    .din3(projectionBuffer_7_V_33_load_reg_3273),
    .din4(projectionBuffer_7_V_28_load_reg_3256),
    .din5(projectionBuffer_7_V_22_load_reg_3238),
    .din6(projectionBuffer_7_V_15_load_reg_3219),
    .din7(projectionBuffer_7_V_1_load_reg_3200),
    .din8(t_V_1_reg_3163_pp0_iter2_reg),
    .dout(qdata_V3_fu_2372_p10)
);

MatchEngineTop_L3_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
MatchEngineTop_L3_mux_83_32_1_1_U7(
    .din0(projectionBuffer_7_V_50_load_reg_3318),
    .din1(projectionBuffer_7_V_40_load_reg_3304),
    .din2(projectionBuffer_7_V_37_load_reg_3289),
    .din3(projectionBuffer_7_V_33_load_reg_3273),
    .din4(projectionBuffer_7_V_28_load_reg_3256),
    .din5(projectionBuffer_7_V_22_load_reg_3238),
    .din6(projectionBuffer_7_V_15_load_reg_3219),
    .din7(projectionBuffer_7_V_1_load_reg_3200),
    .din8(t_V_1_reg_3163_pp0_iter2_reg),
    .dout(qdata_V4_fu_2395_p10)
);

MatchEngineTop_L3_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
MatchEngineTop_L3_mux_83_32_1_1_U8(
    .din0(projectionBuffer_7_V_50_load_reg_3318),
    .din1(projectionBuffer_7_V_40_load_reg_3304),
    .din2(projectionBuffer_7_V_37_load_reg_3289),
    .din3(projectionBuffer_7_V_33_load_reg_3273),
    .din4(projectionBuffer_7_V_28_load_reg_3256),
    .din5(projectionBuffer_7_V_22_load_reg_3238),
    .din6(projectionBuffer_7_V_15_load_reg_3219),
    .din7(projectionBuffer_7_V_1_load_reg_3200),
    .din8(t_V_1_reg_3163_pp0_iter2_reg),
    .dout(qdata_V5_fu_2418_p10)
);

MatchEngineTop_L3_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
MatchEngineTop_L3_mux_83_32_1_1_U9(
    .din0(projectionBuffer_7_V_50_load_reg_3318),
    .din1(projectionBuffer_7_V_40_load_reg_3304),
    .din2(projectionBuffer_7_V_37_load_reg_3289),
    .din3(projectionBuffer_7_V_33_load_reg_3273),
    .din4(projectionBuffer_7_V_28_load_reg_3256),
    .din5(projectionBuffer_7_V_22_load_reg_3238),
    .din6(projectionBuffer_7_V_15_load_reg_3219),
    .din7(projectionBuffer_7_V_1_load_reg_3200),
    .din8(t_V_1_reg_3163_pp0_iter2_reg),
    .dout(qdata_V6_fu_2441_p10)
);

MatchEngineTop_L3_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
MatchEngineTop_L3_mux_83_32_1_1_U10(
    .din0(projectionBuffer_7_V_50_load_reg_3318),
    .din1(projectionBuffer_7_V_40_load_reg_3304),
    .din2(projectionBuffer_7_V_37_load_reg_3289),
    .din3(projectionBuffer_7_V_33_load_reg_3273),
    .din4(projectionBuffer_7_V_28_load_reg_3256),
    .din5(projectionBuffer_7_V_22_load_reg_3238),
    .din6(projectionBuffer_7_V_15_load_reg_3219),
    .din7(projectionBuffer_7_V_1_load_reg_3200),
    .din8(t_V_1_reg_3163_pp0_iter2_reg),
    .dout(qdata_V7_fu_2464_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_819_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_moreProjectionsAvailable_0_i13_reg_970 <= ap_phi_mux_moreProjectionsAvailable_0_i13_rewind_phi_fu_877_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_819_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_moreProjectionsAvailable_0_i13_reg_970 <= moreProjectionsAvailable_fu_1034_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_moreProjectionsAvailable_0_i13_reg_970 <= ap_phi_reg_pp0_iter0_moreProjectionsAvailable_0_i13_reg_970;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_819_p6 == 1'd0)) begin
            bx_V22_phi_reg_941 <= ap_phi_mux_bx_V22_rewind_phi_fu_863_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_819_p6 == 1'd1)) begin
            bx_V22_phi_reg_941 <= bx_V;
        end else if ((1'b1 == 1'b1)) begin
            bx_V22_phi_reg_941 <= ap_phi_reg_pp0_iter0_bx_V22_phi_reg_941;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b1;
    end else if (((bx_o_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln143_reg_3159 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_815 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln143_reg_3159 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_815 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln143_reg_3159_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        head_writeindex_tmp_V9_reg_955 <= head_writeindex_tmp_V_fu_1410_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln143_reg_3159_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        head_writeindex_tmp_V9_reg_955 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln143_reg_3159 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iprojectiontmp_V10_reg_902 <= iprojectiontmp_V_fu_1127_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln143_reg_3159 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        iprojectiontmp_V10_reg_902 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((bufferNotEmpty_fu_1167_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln891_fu_1496_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        istub_V_fu_350 <= istub_V_1_fu_1517_p2;
    end else if ((((icmp_ln891_fu_1496_p2 == 1'd0) & (bufferNotEmpty_fu_1167_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_do_init_phi_fu_819_p6 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        istub_V_fu_350 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_819_p6 == 1'd0)) begin
            nproj_V_phi_reg_917 <= ap_phi_mux_nproj_V_rewind_phi_fu_835_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_819_p6 == 1'd1)) begin
            nproj_V_phi_reg_917 <= nproj_V_fu_1025_p3;
        end else if ((1'b1 == 1'b1)) begin
            nproj_V_phi_reg_917 <= ap_phi_reg_pp0_iter0_nproj_V_phi_reg_917;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_819_p6 == 1'd0)) begin
            p_phi_reg_929 <= ap_phi_mux_p_rewind_phi_fu_849_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_819_p6 == 1'd1)) begin
            p_phi_reg_929 <= trunc_ln209_fu_1020_p1;
        end else if ((1'b1 == 1'b1)) begin
            p_phi_reg_929 <= ap_phi_reg_pp0_iter0_p_phi_reg_929;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln143_reg_3159_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        t_V_311_reg_980 <= ap_phi_mux_t_V_phi_fu_998_p10;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln143_reg_3159_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_311_reg_980 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln143_reg_3159 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_412_reg_888 <= t_V_3_reg_3154;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln143_reg_3159 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_412_reg_888 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1911)) begin
            tail_readindex_V_fu_346 <= tail_readindex_V_1_fu_1507_p2;
        end else if ((1'b1 == ap_condition_1907)) begin
            tail_readindex_V_fu_346 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        bufferNotEmpty_reg_3331 <= bufferNotEmpty_fu_1167_p2;
        bufferNotEmpty_reg_3331_pp0_iter3_reg <= bufferNotEmpty_reg_3331;
        bufferNotEmpty_reg_3331_pp0_iter4_reg <= bufferNotEmpty_reg_3331_pp0_iter3_reg;
        bx_V22_phi_reg_941_pp0_iter2_reg <= bx_V22_phi_reg_941_pp0_iter1_reg;
        bx_V22_phi_reg_941_pp0_iter3_reg <= bx_V22_phi_reg_941_pp0_iter2_reg;
        head_writeindex_tmp_V9_reg_955_pp0_iter2_reg <= head_writeindex_tmp_V9_reg_955;
        head_writeindex_tmp_last_V_reg_3380 <= head_writeindex_tmp_last_V_fu_1390_p2;
        icmp_ln143_reg_3159_pp0_iter2_reg <= icmp_ln143_reg_3159_pp0_iter1_reg;
        icmp_ln143_reg_3159_pp0_iter3_reg <= icmp_ln143_reg_3159_pp0_iter2_reg;
        icmp_ln143_reg_3159_pp0_iter4_reg <= icmp_ln143_reg_3159_pp0_iter3_reg;
        or_ln162_reg_3177_pp0_iter2_reg <= or_ln162_reg_3177;
        p_phi_reg_929_pp0_iter2_reg <= p_phi_reg_929_pp0_iter1_reg;
        p_phi_reg_929_pp0_iter3_reg <= p_phi_reg_929_pp0_iter2_reg;
        p_phi_reg_929_pp0_iter4_reg <= p_phi_reg_929_pp0_iter3_reg;
        projectionBuffer_7_V_15_load_reg_3219 <= ap_sig_allocacmp_projectionBuffer_7_V_15_load;
        projectionBuffer_7_V_1_load_reg_3200 <= ap_sig_allocacmp_projectionBuffer_7_V_1_load;
        projectionBuffer_7_V_22_load_reg_3238 <= ap_sig_allocacmp_projectionBuffer_7_V_22_load;
        projectionBuffer_7_V_28_load_reg_3256 <= ap_sig_allocacmp_projectionBuffer_7_V_28_load;
        projectionBuffer_7_V_33_load_reg_3273 <= ap_sig_allocacmp_projectionBuffer_7_V_33_load;
        projectionBuffer_7_V_37_load_reg_3289 <= ap_sig_allocacmp_projectionBuffer_7_V_37_load;
        projectionBuffer_7_V_40_load_reg_3304 <= ap_sig_allocacmp_projectionBuffer_7_V_40_load;
        projectionBuffer_7_V_50_load_reg_3318 <= ap_sig_allocacmp_projectionBuffer_7_V_50_load;
        projectiondatatmp_data_V_reg_3335 <= inputProjectionData_dataarray_data_V_q0;
        projindex_V_reg_3414_pp0_iter4_reg <= projindex_V_reg_3414;
        savefirst_reg_3351 <= savefirst_fu_1364_p2;
        savelast_reg_3363 <= savelast_fu_1376_p2;
        t_V_1_reg_3163_pp0_iter2_reg <= t_V_1_reg_3163;
        trunc_ln312_1_reg_3391 <= trunc_ln312_1_fu_1396_p1;
        trunc_ln312_reg_3375 <= trunc_ln312_fu_1382_p1;
        zbinfirst_V_reg_3341 <= {{inputProjectionData_dataarray_data_V_q0[16:14]}};
        zbinlast_V_reg_3346 <= zbinlast_V_fu_1194_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bx_V22_phi_reg_941_pp0_iter1_reg <= bx_V22_phi_reg_941;
        icmp_ln143_reg_3159 <= icmp_ln143_fu_1064_p2;
        icmp_ln143_reg_3159_pp0_iter1_reg <= icmp_ln143_reg_3159;
        inputStubData_nentries_0_V_0_read_reg_2770 <= inputStubData_nentries_0_V_0;
        inputStubData_nentries_0_V_0_read_reg_2770_pp0_iter1_reg <= inputStubData_nentries_0_V_0_read_reg_2770;
        inputStubData_nentries_0_V_1_read_reg_2776 <= inputStubData_nentries_0_V_1;
        inputStubData_nentries_0_V_1_read_reg_2776_pp0_iter1_reg <= inputStubData_nentries_0_V_1_read_reg_2776;
        inputStubData_nentries_0_V_2_read_reg_2782 <= inputStubData_nentries_0_V_2;
        inputStubData_nentries_0_V_2_read_reg_2782_pp0_iter1_reg <= inputStubData_nentries_0_V_2_read_reg_2782;
        inputStubData_nentries_0_V_3_read_reg_2788 <= inputStubData_nentries_0_V_3;
        inputStubData_nentries_0_V_3_read_reg_2788_pp0_iter1_reg <= inputStubData_nentries_0_V_3_read_reg_2788;
        inputStubData_nentries_0_V_4_read_reg_2794 <= inputStubData_nentries_0_V_4;
        inputStubData_nentries_0_V_4_read_reg_2794_pp0_iter1_reg <= inputStubData_nentries_0_V_4_read_reg_2794;
        inputStubData_nentries_0_V_5_read_reg_2800 <= inputStubData_nentries_0_V_5;
        inputStubData_nentries_0_V_5_read_reg_2800_pp0_iter1_reg <= inputStubData_nentries_0_V_5_read_reg_2800;
        inputStubData_nentries_0_V_6_read_reg_2806 <= inputStubData_nentries_0_V_6;
        inputStubData_nentries_0_V_6_read_reg_2806_pp0_iter1_reg <= inputStubData_nentries_0_V_6_read_reg_2806;
        inputStubData_nentries_0_V_7_read_reg_2812 <= inputStubData_nentries_0_V_7;
        inputStubData_nentries_0_V_7_read_reg_2812_pp0_iter1_reg <= inputStubData_nentries_0_V_7_read_reg_2812;
        inputStubData_nentries_1_V_0_read_reg_2818 <= inputStubData_nentries_1_V_0;
        inputStubData_nentries_1_V_0_read_reg_2818_pp0_iter1_reg <= inputStubData_nentries_1_V_0_read_reg_2818;
        inputStubData_nentries_1_V_1_read_reg_2824 <= inputStubData_nentries_1_V_1;
        inputStubData_nentries_1_V_1_read_reg_2824_pp0_iter1_reg <= inputStubData_nentries_1_V_1_read_reg_2824;
        inputStubData_nentries_1_V_2_read_reg_2830 <= inputStubData_nentries_1_V_2;
        inputStubData_nentries_1_V_2_read_reg_2830_pp0_iter1_reg <= inputStubData_nentries_1_V_2_read_reg_2830;
        inputStubData_nentries_1_V_3_read_reg_2836 <= inputStubData_nentries_1_V_3;
        inputStubData_nentries_1_V_3_read_reg_2836_pp0_iter1_reg <= inputStubData_nentries_1_V_3_read_reg_2836;
        inputStubData_nentries_1_V_4_read_reg_2842 <= inputStubData_nentries_1_V_4;
        inputStubData_nentries_1_V_4_read_reg_2842_pp0_iter1_reg <= inputStubData_nentries_1_V_4_read_reg_2842;
        inputStubData_nentries_1_V_5_read_reg_2848 <= inputStubData_nentries_1_V_5;
        inputStubData_nentries_1_V_5_read_reg_2848_pp0_iter1_reg <= inputStubData_nentries_1_V_5_read_reg_2848;
        inputStubData_nentries_1_V_6_read_reg_2854 <= inputStubData_nentries_1_V_6;
        inputStubData_nentries_1_V_6_read_reg_2854_pp0_iter1_reg <= inputStubData_nentries_1_V_6_read_reg_2854;
        inputStubData_nentries_1_V_7_read_reg_2860 <= inputStubData_nentries_1_V_7;
        inputStubData_nentries_1_V_7_read_reg_2860_pp0_iter1_reg <= inputStubData_nentries_1_V_7_read_reg_2860;
        inputStubData_nentries_2_V_0_read_reg_2866 <= inputStubData_nentries_2_V_0;
        inputStubData_nentries_2_V_0_read_reg_2866_pp0_iter1_reg <= inputStubData_nentries_2_V_0_read_reg_2866;
        inputStubData_nentries_2_V_1_read_reg_2872 <= inputStubData_nentries_2_V_1;
        inputStubData_nentries_2_V_1_read_reg_2872_pp0_iter1_reg <= inputStubData_nentries_2_V_1_read_reg_2872;
        inputStubData_nentries_2_V_2_read_reg_2878 <= inputStubData_nentries_2_V_2;
        inputStubData_nentries_2_V_2_read_reg_2878_pp0_iter1_reg <= inputStubData_nentries_2_V_2_read_reg_2878;
        inputStubData_nentries_2_V_3_read_reg_2884 <= inputStubData_nentries_2_V_3;
        inputStubData_nentries_2_V_3_read_reg_2884_pp0_iter1_reg <= inputStubData_nentries_2_V_3_read_reg_2884;
        inputStubData_nentries_2_V_4_read_reg_2890 <= inputStubData_nentries_2_V_4;
        inputStubData_nentries_2_V_4_read_reg_2890_pp0_iter1_reg <= inputStubData_nentries_2_V_4_read_reg_2890;
        inputStubData_nentries_2_V_5_read_reg_2896 <= inputStubData_nentries_2_V_5;
        inputStubData_nentries_2_V_5_read_reg_2896_pp0_iter1_reg <= inputStubData_nentries_2_V_5_read_reg_2896;
        inputStubData_nentries_2_V_6_read_reg_2902 <= inputStubData_nentries_2_V_6;
        inputStubData_nentries_2_V_6_read_reg_2902_pp0_iter1_reg <= inputStubData_nentries_2_V_6_read_reg_2902;
        inputStubData_nentries_2_V_7_read_reg_2908 <= inputStubData_nentries_2_V_7;
        inputStubData_nentries_2_V_7_read_reg_2908_pp0_iter1_reg <= inputStubData_nentries_2_V_7_read_reg_2908;
        inputStubData_nentries_3_V_0_read_reg_2914 <= inputStubData_nentries_3_V_0;
        inputStubData_nentries_3_V_0_read_reg_2914_pp0_iter1_reg <= inputStubData_nentries_3_V_0_read_reg_2914;
        inputStubData_nentries_3_V_1_read_reg_2920 <= inputStubData_nentries_3_V_1;
        inputStubData_nentries_3_V_1_read_reg_2920_pp0_iter1_reg <= inputStubData_nentries_3_V_1_read_reg_2920;
        inputStubData_nentries_3_V_2_read_reg_2926 <= inputStubData_nentries_3_V_2;
        inputStubData_nentries_3_V_2_read_reg_2926_pp0_iter1_reg <= inputStubData_nentries_3_V_2_read_reg_2926;
        inputStubData_nentries_3_V_3_read_reg_2932 <= inputStubData_nentries_3_V_3;
        inputStubData_nentries_3_V_3_read_reg_2932_pp0_iter1_reg <= inputStubData_nentries_3_V_3_read_reg_2932;
        inputStubData_nentries_3_V_4_read_reg_2938 <= inputStubData_nentries_3_V_4;
        inputStubData_nentries_3_V_4_read_reg_2938_pp0_iter1_reg <= inputStubData_nentries_3_V_4_read_reg_2938;
        inputStubData_nentries_3_V_5_read_reg_2944 <= inputStubData_nentries_3_V_5;
        inputStubData_nentries_3_V_5_read_reg_2944_pp0_iter1_reg <= inputStubData_nentries_3_V_5_read_reg_2944;
        inputStubData_nentries_3_V_6_read_reg_2950 <= inputStubData_nentries_3_V_6;
        inputStubData_nentries_3_V_6_read_reg_2950_pp0_iter1_reg <= inputStubData_nentries_3_V_6_read_reg_2950;
        inputStubData_nentries_3_V_7_read_reg_2956 <= inputStubData_nentries_3_V_7;
        inputStubData_nentries_3_V_7_read_reg_2956_pp0_iter1_reg <= inputStubData_nentries_3_V_7_read_reg_2956;
        inputStubData_nentries_4_V_0_read_reg_2962 <= inputStubData_nentries_4_V_0;
        inputStubData_nentries_4_V_0_read_reg_2962_pp0_iter1_reg <= inputStubData_nentries_4_V_0_read_reg_2962;
        inputStubData_nentries_4_V_1_read_reg_2968 <= inputStubData_nentries_4_V_1;
        inputStubData_nentries_4_V_1_read_reg_2968_pp0_iter1_reg <= inputStubData_nentries_4_V_1_read_reg_2968;
        inputStubData_nentries_4_V_2_read_reg_2974 <= inputStubData_nentries_4_V_2;
        inputStubData_nentries_4_V_2_read_reg_2974_pp0_iter1_reg <= inputStubData_nentries_4_V_2_read_reg_2974;
        inputStubData_nentries_4_V_3_read_reg_2980 <= inputStubData_nentries_4_V_3;
        inputStubData_nentries_4_V_3_read_reg_2980_pp0_iter1_reg <= inputStubData_nentries_4_V_3_read_reg_2980;
        inputStubData_nentries_4_V_4_read_reg_2986 <= inputStubData_nentries_4_V_4;
        inputStubData_nentries_4_V_4_read_reg_2986_pp0_iter1_reg <= inputStubData_nentries_4_V_4_read_reg_2986;
        inputStubData_nentries_4_V_5_read_reg_2992 <= inputStubData_nentries_4_V_5;
        inputStubData_nentries_4_V_5_read_reg_2992_pp0_iter1_reg <= inputStubData_nentries_4_V_5_read_reg_2992;
        inputStubData_nentries_4_V_6_read_reg_2998 <= inputStubData_nentries_4_V_6;
        inputStubData_nentries_4_V_6_read_reg_2998_pp0_iter1_reg <= inputStubData_nentries_4_V_6_read_reg_2998;
        inputStubData_nentries_4_V_7_read_reg_3004 <= inputStubData_nentries_4_V_7;
        inputStubData_nentries_4_V_7_read_reg_3004_pp0_iter1_reg <= inputStubData_nentries_4_V_7_read_reg_3004;
        inputStubData_nentries_5_V_0_read_reg_3010 <= inputStubData_nentries_5_V_0;
        inputStubData_nentries_5_V_0_read_reg_3010_pp0_iter1_reg <= inputStubData_nentries_5_V_0_read_reg_3010;
        inputStubData_nentries_5_V_1_read_reg_3016 <= inputStubData_nentries_5_V_1;
        inputStubData_nentries_5_V_1_read_reg_3016_pp0_iter1_reg <= inputStubData_nentries_5_V_1_read_reg_3016;
        inputStubData_nentries_5_V_2_read_reg_3022 <= inputStubData_nentries_5_V_2;
        inputStubData_nentries_5_V_2_read_reg_3022_pp0_iter1_reg <= inputStubData_nentries_5_V_2_read_reg_3022;
        inputStubData_nentries_5_V_3_read_reg_3028 <= inputStubData_nentries_5_V_3;
        inputStubData_nentries_5_V_3_read_reg_3028_pp0_iter1_reg <= inputStubData_nentries_5_V_3_read_reg_3028;
        inputStubData_nentries_5_V_4_read_reg_3034 <= inputStubData_nentries_5_V_4;
        inputStubData_nentries_5_V_4_read_reg_3034_pp0_iter1_reg <= inputStubData_nentries_5_V_4_read_reg_3034;
        inputStubData_nentries_5_V_5_read_reg_3040 <= inputStubData_nentries_5_V_5;
        inputStubData_nentries_5_V_5_read_reg_3040_pp0_iter1_reg <= inputStubData_nentries_5_V_5_read_reg_3040;
        inputStubData_nentries_5_V_6_read_reg_3046 <= inputStubData_nentries_5_V_6;
        inputStubData_nentries_5_V_6_read_reg_3046_pp0_iter1_reg <= inputStubData_nentries_5_V_6_read_reg_3046;
        inputStubData_nentries_5_V_7_read_reg_3052 <= inputStubData_nentries_5_V_7;
        inputStubData_nentries_5_V_7_read_reg_3052_pp0_iter1_reg <= inputStubData_nentries_5_V_7_read_reg_3052;
        inputStubData_nentries_6_V_0_read_reg_3058 <= inputStubData_nentries_6_V_0;
        inputStubData_nentries_6_V_0_read_reg_3058_pp0_iter1_reg <= inputStubData_nentries_6_V_0_read_reg_3058;
        inputStubData_nentries_6_V_1_read_reg_3064 <= inputStubData_nentries_6_V_1;
        inputStubData_nentries_6_V_1_read_reg_3064_pp0_iter1_reg <= inputStubData_nentries_6_V_1_read_reg_3064;
        inputStubData_nentries_6_V_2_read_reg_3070 <= inputStubData_nentries_6_V_2;
        inputStubData_nentries_6_V_2_read_reg_3070_pp0_iter1_reg <= inputStubData_nentries_6_V_2_read_reg_3070;
        inputStubData_nentries_6_V_3_read_reg_3076 <= inputStubData_nentries_6_V_3;
        inputStubData_nentries_6_V_3_read_reg_3076_pp0_iter1_reg <= inputStubData_nentries_6_V_3_read_reg_3076;
        inputStubData_nentries_6_V_4_read_reg_3082 <= inputStubData_nentries_6_V_4;
        inputStubData_nentries_6_V_4_read_reg_3082_pp0_iter1_reg <= inputStubData_nentries_6_V_4_read_reg_3082;
        inputStubData_nentries_6_V_5_read_reg_3088 <= inputStubData_nentries_6_V_5;
        inputStubData_nentries_6_V_5_read_reg_3088_pp0_iter1_reg <= inputStubData_nentries_6_V_5_read_reg_3088;
        inputStubData_nentries_6_V_6_read_reg_3094 <= inputStubData_nentries_6_V_6;
        inputStubData_nentries_6_V_6_read_reg_3094_pp0_iter1_reg <= inputStubData_nentries_6_V_6_read_reg_3094;
        inputStubData_nentries_6_V_7_read_reg_3100 <= inputStubData_nentries_6_V_7;
        inputStubData_nentries_6_V_7_read_reg_3100_pp0_iter1_reg <= inputStubData_nentries_6_V_7_read_reg_3100;
        inputStubData_nentries_7_V_0_read_reg_3106 <= inputStubData_nentries_7_V_0;
        inputStubData_nentries_7_V_0_read_reg_3106_pp0_iter1_reg <= inputStubData_nentries_7_V_0_read_reg_3106;
        inputStubData_nentries_7_V_1_read_reg_3112 <= inputStubData_nentries_7_V_1;
        inputStubData_nentries_7_V_1_read_reg_3112_pp0_iter1_reg <= inputStubData_nentries_7_V_1_read_reg_3112;
        inputStubData_nentries_7_V_2_read_reg_3118 <= inputStubData_nentries_7_V_2;
        inputStubData_nentries_7_V_2_read_reg_3118_pp0_iter1_reg <= inputStubData_nentries_7_V_2_read_reg_3118;
        inputStubData_nentries_7_V_3_read_reg_3124 <= inputStubData_nentries_7_V_3;
        inputStubData_nentries_7_V_3_read_reg_3124_pp0_iter1_reg <= inputStubData_nentries_7_V_3_read_reg_3124;
        inputStubData_nentries_7_V_4_read_reg_3130 <= inputStubData_nentries_7_V_4;
        inputStubData_nentries_7_V_4_read_reg_3130_pp0_iter1_reg <= inputStubData_nentries_7_V_4_read_reg_3130;
        inputStubData_nentries_7_V_5_read_reg_3136 <= inputStubData_nentries_7_V_5;
        inputStubData_nentries_7_V_5_read_reg_3136_pp0_iter1_reg <= inputStubData_nentries_7_V_5_read_reg_3136;
        inputStubData_nentries_7_V_6_read_reg_3142 <= inputStubData_nentries_7_V_6;
        inputStubData_nentries_7_V_6_read_reg_3142_pp0_iter1_reg <= inputStubData_nentries_7_V_6_read_reg_3142;
        inputStubData_nentries_7_V_7_read_reg_3148 <= inputStubData_nentries_7_V_7;
        inputStubData_nentries_7_V_7_read_reg_3148_pp0_iter1_reg <= inputStubData_nentries_7_V_7_read_reg_3148;
        or_ln162_reg_3177 <= or_ln162_fu_1109_p2;
        p_phi_reg_929_pp0_iter1_reg <= p_phi_reg_929;
        t_V_1_reg_3163 <= ap_sig_allocacmp_t_V_1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln143_reg_3159 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bx_V22_rewind_reg_859 <= bx_V22_phi_reg_941;
        moreProjectionsAvailable_0_i13_rewind_reg_873 <= moreProjectionsAvailable_2_fu_1135_p3;
        nproj_V_rewind_reg_831 <= nproj_V_phi_reg_917;
        p_rewind_reg_845 <= p_phi_reg_929;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (bx_o_V_1_vld_in == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_data_reg <= bx_V22_phi_reg_941_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((bufferNotEmpty_reg_3331_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln246_reg_3449 <= icmp_ln246_fu_2620_p2;
        pass_reg_3445 <= pass_fu_2607_p3;
        stubindex_V_reg_3440 <= {{inputStubData_dataarray_data_V_q0[15:9]}};
    end
end

always @ (posedge ap_clk) begin
    if (((bufferNotEmpty_reg_3331 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        isPSseed_reg_3435 <= qdata_V7_fu_2464_p10[32'd4];
        projfinephi_V_reg_3425 <= {{qdata_V5_fu_2418_p10[12:10]}};
        projfinez_V_reg_3419 <= {{qdata_V4_fu_2395_p10[16:13]}};
        projindex_V_reg_3414 <= {{qdata_V3_fu_2372_p10[27:21]}};
        projrinv_V_reg_3430 <= {{qdata_V6_fu_2441_p10[9:5]}};
        trunc_ln681_reg_3409 <= trunc_ln681_fu_2368_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((bufferNotEmpty_reg_3331_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln246_fu_2620_p2 == 1'd1))) begin
        or_ln255_reg_3453 <= or_ln255_fu_2650_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        projectionBuffer_7_V_15_fu_318 <= projectionBuffer_7_V_191_fu_2273_p3;
        projectionBuffer_7_V_1_fu_314 <= projectionBuffer_7_V_190_fu_2267_p3;
        projectionBuffer_7_V_22_fu_322 <= projectionBuffer_7_V_193_fu_2279_p3;
        projectionBuffer_7_V_28_fu_326 <= projectionBuffer_7_V_194_fu_2285_p3;
        projectionBuffer_7_V_33_fu_330 <= projectionBuffer_7_V_195_fu_2291_p3;
        projectionBuffer_7_V_37_fu_334 <= projectionBuffer_7_V_196_fu_2297_p3;
        projectionBuffer_7_V_40_fu_338 <= projectionBuffer_7_V_197_fu_2303_p3;
        projectionBuffer_7_V_50_fu_342 <= projectionBuffer_7_V_198_fu_2309_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_3_reg_3154 <= t_V_3_fu_1058_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln143_reg_3159_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln143_reg_3159 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_bx_V22_rewind_phi_fu_863_p6 = bx_V22_phi_reg_941;
    end else begin
        ap_phi_mux_bx_V22_rewind_phi_fu_863_p6 = bx_V22_rewind_reg_859;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_602)) begin
        if ((icmp_ln143_reg_3159 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_819_p6 = 1'd1;
        end else if ((icmp_ln143_reg_3159 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_819_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_819_p6 = do_init_reg_815;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_819_p6 = do_init_reg_815;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln143_reg_3159_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_head_writeindex_tmp_V9_phi_fu_959_p6 = 3'd0;
        end else if ((icmp_ln143_reg_3159_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_head_writeindex_tmp_V9_phi_fu_959_p6 = head_writeindex_tmp_V_fu_1410_p3;
        end else begin
            ap_phi_mux_head_writeindex_tmp_V9_phi_fu_959_p6 = head_writeindex_tmp_V9_reg_955;
        end
    end else begin
        ap_phi_mux_head_writeindex_tmp_V9_phi_fu_959_p6 = head_writeindex_tmp_V9_reg_955;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_602)) begin
        if ((icmp_ln143_reg_3159 == 1'd1)) begin
            ap_phi_mux_iprojectiontmp_V10_phi_fu_906_p6 = 7'd0;
        end else if ((icmp_ln143_reg_3159 == 1'd0)) begin
            ap_phi_mux_iprojectiontmp_V10_phi_fu_906_p6 = iprojectiontmp_V_fu_1127_p3;
        end else begin
            ap_phi_mux_iprojectiontmp_V10_phi_fu_906_p6 = iprojectiontmp_V10_reg_902;
        end
    end else begin
        ap_phi_mux_iprojectiontmp_V10_phi_fu_906_p6 = iprojectiontmp_V10_reg_902;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln143_reg_3159 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_moreProjectionsAvailable_0_i13_rewind_phi_fu_877_p6 = moreProjectionsAvailable_2_fu_1135_p3;
    end else begin
        ap_phi_mux_moreProjectionsAvailable_0_i13_rewind_phi_fu_877_p6 = moreProjectionsAvailable_0_i13_rewind_reg_873;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln143_reg_3159 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_nproj_V_rewind_phi_fu_835_p6 = nproj_V_phi_reg_917;
    end else begin
        ap_phi_mux_nproj_V_rewind_phi_fu_835_p6 = nproj_V_rewind_reg_831;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_819_p6 == 1'd0)) begin
        ap_phi_mux_p_phi_phi_fu_933_p4 = ap_phi_mux_p_rewind_phi_fu_849_p6;
    end else if ((ap_phi_mux_do_init_phi_fu_819_p6 == 1'd1)) begin
        ap_phi_mux_p_phi_phi_fu_933_p4 = trunc_ln209_fu_1020_p1;
    end else begin
        ap_phi_mux_p_phi_phi_fu_933_p4 = ap_phi_reg_pp0_iter0_p_phi_reg_929;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln143_reg_3159 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_rewind_phi_fu_849_p6 = p_phi_reg_929;
    end else begin
        ap_phi_mux_p_rewind_phi_fu_849_p6 = p_rewind_reg_845;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_602)) begin
        if ((icmp_ln143_reg_3159 == 1'd1)) begin
            ap_phi_mux_t_V_412_phi_fu_892_p6 = 7'd0;
        end else if ((icmp_ln143_reg_3159 == 1'd0)) begin
            ap_phi_mux_t_V_412_phi_fu_892_p6 = t_V_3_reg_3154;
        end else begin
            ap_phi_mux_t_V_412_phi_fu_892_p6 = t_V_412_reg_888;
        end
    end else begin
        ap_phi_mux_t_V_412_phi_fu_892_p6 = t_V_412_reg_888;
    end
end

always @ (*) begin
    if (((bufferNotEmpty_reg_3331_pp0_iter4_reg == 1'd1) | ((icmp_ln246_reg_3449 == 1'd0) & (pass_reg_3445 == 1'd0) & (bufferNotEmpty_reg_3331_pp0_iter4_reg == 1'd0)) | ((icmp_ln246_reg_3449 == 1'd0) & (bufferNotEmpty_reg_3331_pp0_iter4_reg == 1'd0) & (pass_reg_3445 == 1'd1) & (table1_q0 == 1'd0)) | ((bufferNotEmpty_reg_3331_pp0_iter4_reg == 1'd0) & (or_ln255_reg_3453 == 1'd1) & (icmp_ln246_reg_3449 == 1'd1)) | ((or_ln255_reg_3453 == 1'd0) & (bufferNotEmpty_reg_3331_pp0_iter4_reg == 1'd0) & (icmp_ln246_reg_3449 == 1'd1) & (table1_q0 == 1'd0)))) begin
        ap_phi_mux_t_V_phi_fu_998_p10 = t_V_311_reg_980;
    end else if ((((icmp_ln246_reg_3449 == 1'd0) & (bufferNotEmpty_reg_3331_pp0_iter4_reg == 1'd0) & (pass_reg_3445 == 1'd1) & (table1_q0 == 1'd1)) | ((or_ln255_reg_3453 == 1'd0) & (bufferNotEmpty_reg_3331_pp0_iter4_reg == 1'd0) & (icmp_ln246_reg_3449 == 1'd1) & (table1_q0 == 1'd1)))) begin
        ap_phi_mux_t_V_phi_fu_998_p10 = ncmatch_V_fu_2688_p2;
    end else begin
        ap_phi_mux_t_V_phi_fu_998_p10 = ap_phi_reg_pp0_iter5_t_V_reg_994;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln143_fu_1064_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_projectionBuffer_7_V_15_load = projectionBuffer_7_V_191_fu_2273_p3;
    end else begin
        ap_sig_allocacmp_projectionBuffer_7_V_15_load = projectionBuffer_7_V_15_fu_318;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_projectionBuffer_7_V_1_load = projectionBuffer_7_V_190_fu_2267_p3;
    end else begin
        ap_sig_allocacmp_projectionBuffer_7_V_1_load = projectionBuffer_7_V_1_fu_314;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_projectionBuffer_7_V_22_load = projectionBuffer_7_V_193_fu_2279_p3;
    end else begin
        ap_sig_allocacmp_projectionBuffer_7_V_22_load = projectionBuffer_7_V_22_fu_322;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_projectionBuffer_7_V_28_load = projectionBuffer_7_V_194_fu_2285_p3;
    end else begin
        ap_sig_allocacmp_projectionBuffer_7_V_28_load = projectionBuffer_7_V_28_fu_326;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_projectionBuffer_7_V_33_load = projectionBuffer_7_V_195_fu_2291_p3;
    end else begin
        ap_sig_allocacmp_projectionBuffer_7_V_33_load = projectionBuffer_7_V_33_fu_330;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_projectionBuffer_7_V_37_load = projectionBuffer_7_V_196_fu_2297_p3;
    end else begin
        ap_sig_allocacmp_projectionBuffer_7_V_37_load = projectionBuffer_7_V_37_fu_334;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_projectionBuffer_7_V_40_load = projectionBuffer_7_V_197_fu_2303_p3;
    end else begin
        ap_sig_allocacmp_projectionBuffer_7_V_40_load = projectionBuffer_7_V_40_fu_338;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_projectionBuffer_7_V_50_load = projectionBuffer_7_V_198_fu_2309_p3;
    end else begin
        ap_sig_allocacmp_projectionBuffer_7_V_50_load = projectionBuffer_7_V_50_fu_342;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln891_fu_1496_p2 == 1'd0) & (bufferNotEmpty_fu_1167_p2 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_t_V_1 = tail_readindex_V_1_fu_1507_p2;
    end else begin
        ap_sig_allocacmp_t_V_1 = tail_readindex_V_fu_346;
    end
end

always @ (*) begin
    if (((bx_o_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_ack_in = 1'b1;
    end else begin
        bx_o_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln143_reg_3159_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        bx_o_V_1_vld_in = 1'b1;
    end else begin
        bx_o_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputProjectionData_dataarray_data_V_ce0 = 1'b1;
    end else begin
        inputProjectionData_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        inputStubData_dataarray_data_V_ce0 = 1'b1;
    end else begin
        inputStubData_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        outputCandidateMatch_dataarray_data_V_ce0 = 1'b1;
    end else begin
        outputCandidateMatch_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((icmp_ln246_reg_3449 == 1'd0) & (bufferNotEmpty_reg_3331_pp0_iter4_reg == 1'd0) & (pass_reg_3445 == 1'd1) & (table1_q0 == 1'd1)) | ((or_ln255_reg_3453 == 1'd0) & (bufferNotEmpty_reg_3331_pp0_iter4_reg == 1'd0) & (icmp_ln246_reg_3449 == 1'd1) & (table1_q0 == 1'd1))))) begin
        outputCandidateMatch_dataarray_data_V_we0 = 1'b1;
    end else begin
        outputCandidateMatch_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        table1_ce0 = 1'b1;
    end else begin
        table1_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln246_fu_2614_p2 = ($signed(4'd13) + $signed(ret_V_fu_2555_p2));

assign and_ln242_fu_2583_p2 = (icmp_ln899_fu_2577_p2 & icmp_ln891_1_fu_2561_p2);

assign and_ln243_fu_2601_p2 = (icmp_ln899_1_fu_2595_p2 & icmp_ln891_2_fu_2589_p2);

assign and_ln255_fu_2638_p2 = (icmp_ln255_fu_2626_p2 & icmp_ln255_1_fu_2632_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter5 = (bx_o_V_1_ack_in == 1'b0);
end

always @ (*) begin
    ap_condition_1907 = ((ap_phi_mux_do_init_phi_fu_819_p6 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1911 = ((icmp_ln891_fu_1496_p2 == 1'd0) & (bufferNotEmpty_fu_1167_p2 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_49 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_602 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_bx_V22_phi_reg_941 = 'bx;

assign ap_phi_reg_pp0_iter0_moreProjectionsAvailable_0_i13_reg_970 = 'bx;

assign ap_phi_reg_pp0_iter0_nproj_V_phi_reg_917 = 'bx;

assign ap_phi_reg_pp0_iter0_p_phi_reg_929 = 'bx;

assign ap_phi_reg_pp0_iter5_t_V_reg_994 = 'bx;

assign bufferNotEmpty_fu_1167_p2 = ((head_writeindex_tmp_V9_reg_955 == t_V_1_reg_3163) ? 1'b1 : 1'b0);

assign bx_o_V = bx_o_V_1_data_reg;

assign bx_o_V_ap_vld = bx_o_V_1_vld_reg;

assign head_writeindex_V_fu_1404_p2 = (head_writeindex_tmp_last_V_fu_1390_p2 + zext_ln209_2_fu_1400_p1);

assign head_writeindex_tmp_V_fu_1410_p3 = ((or_ln162_reg_3177[0:0] === 1'b1) ? head_writeindex_tmp_V9_reg_955 : head_writeindex_V_fu_1404_p2);

assign head_writeindex_tmp_last_V_fu_1390_p2 = (head_writeindex_tmp_V9_reg_955 + zext_ln209_fu_1386_p1);

assign head_writeindexplus_V_fu_1073_p2 = (3'd1 + ap_phi_mux_head_writeindex_tmp_V9_phi_fu_959_p6);

assign head_writeindexplusplus_V_fu_1079_p2 = (3'd2 + ap_phi_mux_head_writeindex_tmp_V9_phi_fu_959_p6);

assign icmp_ln143_fu_1064_p2 = ((ap_phi_mux_t_V_412_phi_fu_892_p6 == 7'd107) ? 1'b1 : 1'b0);

assign icmp_ln177_fu_1370_p2 = ((nstublast_V_fu_1294_p66 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln246_fu_2620_p2 = ((add_ln246_fu_2614_p2 < 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln255_1_fu_2632_p2 = (($signed(ret_V_fu_2555_p2) > $signed(4'd10)) ? 1'b1 : 1'b0);

assign icmp_ln255_fu_2626_p2 = (($signed(ret_V_fu_2555_p2) < $signed(4'd6)) ? 1'b1 : 1'b0);

assign icmp_ln321_10_fu_1935_p2 = ((head_writeindex_tmp_last_V_reg_3380 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln321_11_fu_1948_p2 = ((head_writeindex_tmp_last_V_reg_3380 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln321_12_fu_1961_p2 = ((head_writeindex_tmp_last_V_reg_3380 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln321_13_fu_1974_p2 = ((head_writeindex_tmp_last_V_reg_3380 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln321_1_fu_1565_p2 = ((head_writeindex_tmp_V9_reg_955_pp0_iter2_reg == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln321_2_fu_1578_p2 = ((head_writeindex_tmp_V9_reg_955_pp0_iter2_reg == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln321_3_fu_1591_p2 = ((head_writeindex_tmp_V9_reg_955_pp0_iter2_reg == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln321_4_fu_1604_p2 = ((head_writeindex_tmp_V9_reg_955_pp0_iter2_reg == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln321_5_fu_1617_p2 = ((head_writeindex_tmp_V9_reg_955_pp0_iter2_reg == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln321_6_fu_1630_p2 = ((head_writeindex_tmp_V9_reg_955_pp0_iter2_reg == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln321_7_fu_1896_p2 = ((head_writeindex_tmp_last_V_reg_3380 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln321_8_fu_1909_p2 = ((head_writeindex_tmp_last_V_reg_3380 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln321_9_fu_1922_p2 = ((head_writeindex_tmp_last_V_reg_3380 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln321_fu_1552_p2 = ((head_writeindex_tmp_V9_reg_955_pp0_iter2_reg == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_1085_p2 = ((head_writeindexplus_V_fu_1073_p2 == ap_sig_allocacmp_t_V_1) ? 1'b1 : 1'b0);

assign icmp_ln891_1_fu_2561_p2 = (($signed(idz_V_fu_2542_p2) > $signed(5'd30)) ? 1'b1 : 1'b0);

assign icmp_ln891_2_fu_2589_p2 = (($signed(idz_V_fu_2542_p2) > $signed(5'd26)) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_1496_p2 = ((ret_V_1_fu_1486_p2 < zext_ln891_fu_1492_p1) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_2595_p2 = (($signed(idz_V_fu_2542_p2) < $signed(5'd6)) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_2577_p2 = (($signed(tmp_8_fu_2567_p4) < $signed(4'd1)) ? 1'b1 : 1'b0);

assign idz_V_fu_2542_p2 = (zext_ln68_fu_2538_p1 - projfinezadj_V_2_fu_2531_p3);

assign inputProjectionData_dataarray_data_V_address0 = zext_ln42_fu_1053_p1;

assign inputStubData_dataarray_data_V_address0 = zext_ln53_fu_1538_p1;

assign iprojection_V_fu_1115_p2 = (7'd1 + iprojectiontmp_V10_reg_902);

assign iprojectiontmp_V_fu_1127_p3 = ((or_ln162_fu_1109_p2[0:0] === 1'b1) ? iprojectiontmp_V10_reg_902 : iprojection_V_fu_1115_p2);

assign istub_V_1_fu_1517_p2 = (istub_V_fu_350 + 4'd1);

assign lhs_V_fu_2548_p1 = projfinephi_V_reg_3425;

assign moreProjectionsAvailable_1_fu_1121_p2 = ((iprojection_V_fu_1115_p2 < nproj_V_phi_reg_917) ? 1'b1 : 1'b0);

assign moreProjectionsAvailable_2_fu_1135_p3 = ((or_ln162_fu_1109_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter1_moreProjectionsAvailable_0_i13_reg_970 : moreProjectionsAvailable_1_fu_1121_p2);

assign moreProjectionsAvailable_fu_1034_p2 = ((nproj_V_fu_1025_p3 != 7'd0) ? 1'b1 : 1'b0);

assign ncmatch_V_fu_2688_p2 = (t_V_311_reg_980 + 7'd1);

assign nproj_V_fu_1025_p3 = ((trunc_ln209_fu_1020_p1[0:0] === 1'b1) ? inputProjectionData_nentries_1_V : inputProjectionData_nentries_0_V);

assign nstubfirst_V_fu_1212_p65 = tmp_1_fu_1200_p3;

assign nstublast_V_fu_1294_p65 = tmp_2_fu_1282_p3;

assign nstubs_V_fu_1441_p4 = {{qdata_V1_fu_1420_p10[31:28]}};

assign or_ln162_1_fu_1103_p2 = (xor_ln162_fu_1097_p2 | phitmp_i_fu_1091_p2);

assign or_ln162_fu_1109_p2 = (or_ln162_1_fu_1103_p2 | icmp_ln883_fu_1085_p2);

assign or_ln255_fu_2650_p2 = (xor_ln255_fu_2644_p2 | and_ln255_fu_2638_p2);

assign outputCandidateMatch_dataarray_data_V_address0 = zext_ln321_fu_2683_p1;

assign outputCandidateMatch_dataarray_data_V_d0 = {{projindex_V_reg_3414_pp0_iter4_reg}, {stubindex_V_reg_3440}};

assign p_Result_s_fu_2656_p3 = {{projrinv_V_reg_3430}, {stubbend_V_fu_2509_p4}};

assign pass_fu_2607_p3 = ((isPSseed_reg_3435[0:0] === 1'b1) ? and_ln242_fu_2583_p2 : and_ln243_fu_2601_p2);

assign phitmp_i_fu_1091_p2 = ((head_writeindexplusplus_V_fu_1079_p2 == ap_sig_allocacmp_t_V_1) ? 1'b1 : 1'b0);

assign projectionBuffer_7_V_104_fu_1571_p3 = ((icmp_ln321_1_fu_1565_p2[0:0] === 1'b1) ? projectionBuffer_7_V_1_load_reg_3200 : projectionBuffer_7_V_fu_1558_p3);

assign projectionBuffer_7_V_105_fu_1584_p3 = ((icmp_ln321_2_fu_1578_p2[0:0] === 1'b1) ? projectionBuffer_7_V_1_load_reg_3200 : projectionBuffer_7_V_104_fu_1571_p3);

assign projectionBuffer_7_V_106_fu_1597_p3 = ((icmp_ln321_3_fu_1591_p2[0:0] === 1'b1) ? projectionBuffer_7_V_1_load_reg_3200 : projectionBuffer_7_V_105_fu_1584_p3);

assign projectionBuffer_7_V_107_fu_1610_p3 = ((icmp_ln321_4_fu_1604_p2[0:0] === 1'b1) ? projectionBuffer_7_V_1_load_reg_3200 : projectionBuffer_7_V_106_fu_1597_p3);

assign projectionBuffer_7_V_108_fu_1623_p3 = ((icmp_ln321_5_fu_1617_p2[0:0] === 1'b1) ? projectionBuffer_7_V_1_load_reg_3200 : projectionBuffer_7_V_107_fu_1610_p3);

assign projectionBuffer_7_V_109_fu_1636_p3 = ((icmp_ln321_6_fu_1630_p2[0:0] === 1'b1) ? projectionBuffer_7_V_1_load_reg_3200 : projectionBuffer_7_V_108_fu_1623_p3);

assign projectionBuffer_7_V_110_fu_1643_p3 = ((icmp_ln321_fu_1552_p2[0:0] === 1'b1) ? projectionBuffer_7_V_192_fu_1543_p5 : projectionBuffer_7_V_15_load_reg_3219);

assign projectionBuffer_7_V_111_fu_1650_p3 = ((icmp_ln321_1_fu_1565_p2[0:0] === 1'b1) ? projectionBuffer_7_V_15_load_reg_3219 : projectionBuffer_7_V_110_fu_1643_p3);

assign projectionBuffer_7_V_112_fu_1657_p3 = ((icmp_ln321_2_fu_1578_p2[0:0] === 1'b1) ? projectionBuffer_7_V_15_load_reg_3219 : projectionBuffer_7_V_111_fu_1650_p3);

assign projectionBuffer_7_V_113_fu_1664_p3 = ((icmp_ln321_3_fu_1591_p2[0:0] === 1'b1) ? projectionBuffer_7_V_15_load_reg_3219 : projectionBuffer_7_V_112_fu_1657_p3);

assign projectionBuffer_7_V_114_fu_1671_p3 = ((icmp_ln321_4_fu_1604_p2[0:0] === 1'b1) ? projectionBuffer_7_V_15_load_reg_3219 : projectionBuffer_7_V_113_fu_1664_p3);

assign projectionBuffer_7_V_115_fu_1678_p3 = ((icmp_ln321_5_fu_1617_p2[0:0] === 1'b1) ? projectionBuffer_7_V_15_load_reg_3219 : projectionBuffer_7_V_114_fu_1671_p3);

assign projectionBuffer_7_V_116_fu_1685_p3 = ((icmp_ln321_6_fu_1630_p2[0:0] === 1'b1) ? projectionBuffer_7_V_15_load_reg_3219 : projectionBuffer_7_V_115_fu_1678_p3);

assign projectionBuffer_7_V_117_fu_1692_p3 = ((icmp_ln321_1_fu_1565_p2[0:0] === 1'b1) ? projectionBuffer_7_V_192_fu_1543_p5 : projectionBuffer_7_V_22_load_reg_3238);

assign projectionBuffer_7_V_118_fu_1699_p3 = ((icmp_ln321_2_fu_1578_p2[0:0] === 1'b1) ? projectionBuffer_7_V_22_load_reg_3238 : projectionBuffer_7_V_117_fu_1692_p3);

assign projectionBuffer_7_V_119_fu_1706_p3 = ((icmp_ln321_3_fu_1591_p2[0:0] === 1'b1) ? projectionBuffer_7_V_22_load_reg_3238 : projectionBuffer_7_V_118_fu_1699_p3);

assign projectionBuffer_7_V_120_fu_1713_p3 = ((icmp_ln321_4_fu_1604_p2[0:0] === 1'b1) ? projectionBuffer_7_V_22_load_reg_3238 : projectionBuffer_7_V_119_fu_1706_p3);

assign projectionBuffer_7_V_121_fu_1720_p3 = ((icmp_ln321_5_fu_1617_p2[0:0] === 1'b1) ? projectionBuffer_7_V_22_load_reg_3238 : projectionBuffer_7_V_120_fu_1713_p3);

assign projectionBuffer_7_V_122_fu_1727_p3 = ((icmp_ln321_6_fu_1630_p2[0:0] === 1'b1) ? projectionBuffer_7_V_22_load_reg_3238 : projectionBuffer_7_V_121_fu_1720_p3);

assign projectionBuffer_7_V_123_fu_1734_p3 = ((icmp_ln321_2_fu_1578_p2[0:0] === 1'b1) ? projectionBuffer_7_V_192_fu_1543_p5 : projectionBuffer_7_V_28_load_reg_3256);

assign projectionBuffer_7_V_124_fu_1741_p3 = ((icmp_ln321_3_fu_1591_p2[0:0] === 1'b1) ? projectionBuffer_7_V_28_load_reg_3256 : projectionBuffer_7_V_123_fu_1734_p3);

assign projectionBuffer_7_V_125_fu_1748_p3 = ((icmp_ln321_4_fu_1604_p2[0:0] === 1'b1) ? projectionBuffer_7_V_28_load_reg_3256 : projectionBuffer_7_V_124_fu_1741_p3);

assign projectionBuffer_7_V_126_fu_1755_p3 = ((icmp_ln321_5_fu_1617_p2[0:0] === 1'b1) ? projectionBuffer_7_V_28_load_reg_3256 : projectionBuffer_7_V_125_fu_1748_p3);

assign projectionBuffer_7_V_127_fu_1762_p3 = ((icmp_ln321_6_fu_1630_p2[0:0] === 1'b1) ? projectionBuffer_7_V_28_load_reg_3256 : projectionBuffer_7_V_126_fu_1755_p3);

assign projectionBuffer_7_V_128_fu_1769_p3 = ((icmp_ln321_3_fu_1591_p2[0:0] === 1'b1) ? projectionBuffer_7_V_192_fu_1543_p5 : projectionBuffer_7_V_33_load_reg_3273);

assign projectionBuffer_7_V_129_fu_1776_p3 = ((icmp_ln321_4_fu_1604_p2[0:0] === 1'b1) ? projectionBuffer_7_V_33_load_reg_3273 : projectionBuffer_7_V_128_fu_1769_p3);

assign projectionBuffer_7_V_130_fu_1783_p3 = ((icmp_ln321_5_fu_1617_p2[0:0] === 1'b1) ? projectionBuffer_7_V_33_load_reg_3273 : projectionBuffer_7_V_129_fu_1776_p3);

assign projectionBuffer_7_V_131_fu_1790_p3 = ((icmp_ln321_6_fu_1630_p2[0:0] === 1'b1) ? projectionBuffer_7_V_33_load_reg_3273 : projectionBuffer_7_V_130_fu_1783_p3);

assign projectionBuffer_7_V_132_fu_1797_p3 = ((icmp_ln321_4_fu_1604_p2[0:0] === 1'b1) ? projectionBuffer_7_V_192_fu_1543_p5 : projectionBuffer_7_V_37_load_reg_3289);

assign projectionBuffer_7_V_133_fu_1804_p3 = ((icmp_ln321_5_fu_1617_p2[0:0] === 1'b1) ? projectionBuffer_7_V_37_load_reg_3289 : projectionBuffer_7_V_132_fu_1797_p3);

assign projectionBuffer_7_V_134_fu_1811_p3 = ((icmp_ln321_6_fu_1630_p2[0:0] === 1'b1) ? projectionBuffer_7_V_37_load_reg_3289 : projectionBuffer_7_V_133_fu_1804_p3);

assign projectionBuffer_7_V_135_fu_1818_p3 = ((icmp_ln321_5_fu_1617_p2[0:0] === 1'b1) ? projectionBuffer_7_V_192_fu_1543_p5 : projectionBuffer_7_V_40_load_reg_3304);

assign projectionBuffer_7_V_136_fu_1825_p3 = ((icmp_ln321_6_fu_1630_p2[0:0] === 1'b1) ? projectionBuffer_7_V_40_load_reg_3304 : projectionBuffer_7_V_135_fu_1818_p3);

assign projectionBuffer_7_V_137_fu_1832_p3 = ((icmp_ln321_6_fu_1630_p2[0:0] === 1'b1) ? projectionBuffer_7_V_192_fu_1543_p5 : projectionBuffer_7_V_50_load_reg_3318);

assign projectionBuffer_7_V_138_fu_1839_p3 = ((savefirst_reg_3351[0:0] === 1'b1) ? projectionBuffer_7_V_109_fu_1636_p3 : projectionBuffer_7_V_1_load_reg_3200);

assign projectionBuffer_7_V_139_fu_1845_p3 = ((savefirst_reg_3351[0:0] === 1'b1) ? projectionBuffer_7_V_116_fu_1685_p3 : projectionBuffer_7_V_15_load_reg_3219);

assign projectionBuffer_7_V_140_fu_1851_p3 = ((savefirst_reg_3351[0:0] === 1'b1) ? projectionBuffer_7_V_122_fu_1727_p3 : projectionBuffer_7_V_22_load_reg_3238);

assign projectionBuffer_7_V_141_fu_1857_p3 = ((savefirst_reg_3351[0:0] === 1'b1) ? projectionBuffer_7_V_127_fu_1762_p3 : projectionBuffer_7_V_28_load_reg_3256);

assign projectionBuffer_7_V_142_fu_1863_p3 = ((savefirst_reg_3351[0:0] === 1'b1) ? projectionBuffer_7_V_131_fu_1790_p3 : projectionBuffer_7_V_33_load_reg_3273);

assign projectionBuffer_7_V_143_fu_1869_p3 = ((savefirst_reg_3351[0:0] === 1'b1) ? projectionBuffer_7_V_134_fu_1811_p3 : projectionBuffer_7_V_37_load_reg_3289);

assign projectionBuffer_7_V_144_fu_1875_p3 = ((savefirst_reg_3351[0:0] === 1'b1) ? projectionBuffer_7_V_136_fu_1825_p3 : projectionBuffer_7_V_40_load_reg_3304);

assign projectionBuffer_7_V_145_fu_1881_p3 = ((savefirst_reg_3351[0:0] === 1'b1) ? projectionBuffer_7_V_137_fu_1832_p3 : projectionBuffer_7_V_50_load_reg_3318);

assign projectionBuffer_7_V_147_fu_1901_p3 = ((icmp_ln321_7_fu_1896_p2[0:0] === 1'b1) ? projectionBuffer_7_V_138_fu_1839_p3 : projectionBuffer_7_V_199_fu_1887_p5);

assign projectionBuffer_7_V_148_fu_1914_p3 = ((icmp_ln321_8_fu_1909_p2[0:0] === 1'b1) ? projectionBuffer_7_V_138_fu_1839_p3 : projectionBuffer_7_V_147_fu_1901_p3);

assign projectionBuffer_7_V_149_fu_1927_p3 = ((icmp_ln321_9_fu_1922_p2[0:0] === 1'b1) ? projectionBuffer_7_V_138_fu_1839_p3 : projectionBuffer_7_V_148_fu_1914_p3);

assign projectionBuffer_7_V_150_fu_1940_p3 = ((icmp_ln321_10_fu_1935_p2[0:0] === 1'b1) ? projectionBuffer_7_V_138_fu_1839_p3 : projectionBuffer_7_V_149_fu_1927_p3);

assign projectionBuffer_7_V_151_fu_1953_p3 = ((icmp_ln321_11_fu_1948_p2[0:0] === 1'b1) ? projectionBuffer_7_V_138_fu_1839_p3 : projectionBuffer_7_V_150_fu_1940_p3);

assign projectionBuffer_7_V_152_fu_1966_p3 = ((icmp_ln321_12_fu_1961_p2[0:0] === 1'b1) ? projectionBuffer_7_V_138_fu_1839_p3 : projectionBuffer_7_V_151_fu_1953_p3);

assign projectionBuffer_7_V_153_fu_1979_p3 = ((icmp_ln321_13_fu_1974_p2[0:0] === 1'b1) ? projectionBuffer_7_V_138_fu_1839_p3 : projectionBuffer_7_V_152_fu_1966_p3);

assign projectionBuffer_7_V_154_fu_1987_p3 = ((icmp_ln321_7_fu_1896_p2[0:0] === 1'b1) ? projectionBuffer_7_V_199_fu_1887_p5 : projectionBuffer_7_V_139_fu_1845_p3);

assign projectionBuffer_7_V_155_fu_1995_p3 = ((icmp_ln321_8_fu_1909_p2[0:0] === 1'b1) ? projectionBuffer_7_V_139_fu_1845_p3 : projectionBuffer_7_V_154_fu_1987_p3);

assign projectionBuffer_7_V_156_fu_2003_p3 = ((icmp_ln321_9_fu_1922_p2[0:0] === 1'b1) ? projectionBuffer_7_V_139_fu_1845_p3 : projectionBuffer_7_V_155_fu_1995_p3);

assign projectionBuffer_7_V_157_fu_2011_p3 = ((icmp_ln321_10_fu_1935_p2[0:0] === 1'b1) ? projectionBuffer_7_V_139_fu_1845_p3 : projectionBuffer_7_V_156_fu_2003_p3);

assign projectionBuffer_7_V_158_fu_2019_p3 = ((icmp_ln321_11_fu_1948_p2[0:0] === 1'b1) ? projectionBuffer_7_V_139_fu_1845_p3 : projectionBuffer_7_V_157_fu_2011_p3);

assign projectionBuffer_7_V_159_fu_2027_p3 = ((icmp_ln321_12_fu_1961_p2[0:0] === 1'b1) ? projectionBuffer_7_V_139_fu_1845_p3 : projectionBuffer_7_V_158_fu_2019_p3);

assign projectionBuffer_7_V_160_fu_2035_p3 = ((icmp_ln321_13_fu_1974_p2[0:0] === 1'b1) ? projectionBuffer_7_V_139_fu_1845_p3 : projectionBuffer_7_V_159_fu_2027_p3);

assign projectionBuffer_7_V_161_fu_2043_p3 = ((icmp_ln321_8_fu_1909_p2[0:0] === 1'b1) ? projectionBuffer_7_V_199_fu_1887_p5 : projectionBuffer_7_V_140_fu_1851_p3);

assign projectionBuffer_7_V_162_fu_2051_p3 = ((icmp_ln321_9_fu_1922_p2[0:0] === 1'b1) ? projectionBuffer_7_V_140_fu_1851_p3 : projectionBuffer_7_V_161_fu_2043_p3);

assign projectionBuffer_7_V_163_fu_2059_p3 = ((icmp_ln321_10_fu_1935_p2[0:0] === 1'b1) ? projectionBuffer_7_V_140_fu_1851_p3 : projectionBuffer_7_V_162_fu_2051_p3);

assign projectionBuffer_7_V_164_fu_2067_p3 = ((icmp_ln321_11_fu_1948_p2[0:0] === 1'b1) ? projectionBuffer_7_V_140_fu_1851_p3 : projectionBuffer_7_V_163_fu_2059_p3);

assign projectionBuffer_7_V_165_fu_2075_p3 = ((icmp_ln321_12_fu_1961_p2[0:0] === 1'b1) ? projectionBuffer_7_V_140_fu_1851_p3 : projectionBuffer_7_V_164_fu_2067_p3);

assign projectionBuffer_7_V_166_fu_2083_p3 = ((icmp_ln321_13_fu_1974_p2[0:0] === 1'b1) ? projectionBuffer_7_V_140_fu_1851_p3 : projectionBuffer_7_V_165_fu_2075_p3);

assign projectionBuffer_7_V_167_fu_2091_p3 = ((icmp_ln321_9_fu_1922_p2[0:0] === 1'b1) ? projectionBuffer_7_V_199_fu_1887_p5 : projectionBuffer_7_V_141_fu_1857_p3);

assign projectionBuffer_7_V_168_fu_2099_p3 = ((icmp_ln321_10_fu_1935_p2[0:0] === 1'b1) ? projectionBuffer_7_V_141_fu_1857_p3 : projectionBuffer_7_V_167_fu_2091_p3);

assign projectionBuffer_7_V_169_fu_2107_p3 = ((icmp_ln321_11_fu_1948_p2[0:0] === 1'b1) ? projectionBuffer_7_V_141_fu_1857_p3 : projectionBuffer_7_V_168_fu_2099_p3);

assign projectionBuffer_7_V_170_fu_2115_p3 = ((icmp_ln321_12_fu_1961_p2[0:0] === 1'b1) ? projectionBuffer_7_V_141_fu_1857_p3 : projectionBuffer_7_V_169_fu_2107_p3);

assign projectionBuffer_7_V_171_fu_2123_p3 = ((icmp_ln321_13_fu_1974_p2[0:0] === 1'b1) ? projectionBuffer_7_V_141_fu_1857_p3 : projectionBuffer_7_V_170_fu_2115_p3);

assign projectionBuffer_7_V_172_fu_2131_p3 = ((icmp_ln321_10_fu_1935_p2[0:0] === 1'b1) ? projectionBuffer_7_V_199_fu_1887_p5 : projectionBuffer_7_V_142_fu_1863_p3);

assign projectionBuffer_7_V_173_fu_2139_p3 = ((icmp_ln321_11_fu_1948_p2[0:0] === 1'b1) ? projectionBuffer_7_V_142_fu_1863_p3 : projectionBuffer_7_V_172_fu_2131_p3);

assign projectionBuffer_7_V_174_fu_2147_p3 = ((icmp_ln321_12_fu_1961_p2[0:0] === 1'b1) ? projectionBuffer_7_V_142_fu_1863_p3 : projectionBuffer_7_V_173_fu_2139_p3);

assign projectionBuffer_7_V_175_fu_2155_p3 = ((icmp_ln321_13_fu_1974_p2[0:0] === 1'b1) ? projectionBuffer_7_V_142_fu_1863_p3 : projectionBuffer_7_V_174_fu_2147_p3);

assign projectionBuffer_7_V_176_fu_2163_p3 = ((icmp_ln321_11_fu_1948_p2[0:0] === 1'b1) ? projectionBuffer_7_V_199_fu_1887_p5 : projectionBuffer_7_V_143_fu_1869_p3);

assign projectionBuffer_7_V_177_fu_2171_p3 = ((icmp_ln321_12_fu_1961_p2[0:0] === 1'b1) ? projectionBuffer_7_V_143_fu_1869_p3 : projectionBuffer_7_V_176_fu_2163_p3);

assign projectionBuffer_7_V_178_fu_2179_p3 = ((icmp_ln321_13_fu_1974_p2[0:0] === 1'b1) ? projectionBuffer_7_V_143_fu_1869_p3 : projectionBuffer_7_V_177_fu_2171_p3);

assign projectionBuffer_7_V_179_fu_2187_p3 = ((icmp_ln321_12_fu_1961_p2[0:0] === 1'b1) ? projectionBuffer_7_V_199_fu_1887_p5 : projectionBuffer_7_V_144_fu_1875_p3);

assign projectionBuffer_7_V_180_fu_2195_p3 = ((icmp_ln321_13_fu_1974_p2[0:0] === 1'b1) ? projectionBuffer_7_V_144_fu_1875_p3 : projectionBuffer_7_V_179_fu_2187_p3);

assign projectionBuffer_7_V_181_fu_2203_p3 = ((icmp_ln321_13_fu_1974_p2[0:0] === 1'b1) ? projectionBuffer_7_V_199_fu_1887_p5 : projectionBuffer_7_V_145_fu_1881_p3);

assign projectionBuffer_7_V_182_fu_2211_p3 = ((savelast_reg_3363[0:0] === 1'b1) ? projectionBuffer_7_V_153_fu_1979_p3 : projectionBuffer_7_V_138_fu_1839_p3);

assign projectionBuffer_7_V_183_fu_2218_p3 = ((savelast_reg_3363[0:0] === 1'b1) ? projectionBuffer_7_V_160_fu_2035_p3 : projectionBuffer_7_V_139_fu_1845_p3);

assign projectionBuffer_7_V_184_fu_2225_p3 = ((savelast_reg_3363[0:0] === 1'b1) ? projectionBuffer_7_V_166_fu_2083_p3 : projectionBuffer_7_V_140_fu_1851_p3);

assign projectionBuffer_7_V_185_fu_2232_p3 = ((savelast_reg_3363[0:0] === 1'b1) ? projectionBuffer_7_V_171_fu_2123_p3 : projectionBuffer_7_V_141_fu_1857_p3);

assign projectionBuffer_7_V_186_fu_2239_p3 = ((savelast_reg_3363[0:0] === 1'b1) ? projectionBuffer_7_V_175_fu_2155_p3 : projectionBuffer_7_V_142_fu_1863_p3);

assign projectionBuffer_7_V_187_fu_2246_p3 = ((savelast_reg_3363[0:0] === 1'b1) ? projectionBuffer_7_V_178_fu_2179_p3 : projectionBuffer_7_V_143_fu_1869_p3);

assign projectionBuffer_7_V_188_fu_2253_p3 = ((savelast_reg_3363[0:0] === 1'b1) ? projectionBuffer_7_V_180_fu_2195_p3 : projectionBuffer_7_V_144_fu_1875_p3);

assign projectionBuffer_7_V_189_fu_2260_p3 = ((savelast_reg_3363[0:0] === 1'b1) ? projectionBuffer_7_V_181_fu_2203_p3 : projectionBuffer_7_V_145_fu_1881_p3);

assign projectionBuffer_7_V_190_fu_2267_p3 = ((or_ln162_reg_3177_pp0_iter2_reg[0:0] === 1'b1) ? projectionBuffer_7_V_1_load_reg_3200 : projectionBuffer_7_V_182_fu_2211_p3);

assign projectionBuffer_7_V_191_fu_2273_p3 = ((or_ln162_reg_3177_pp0_iter2_reg[0:0] === 1'b1) ? projectionBuffer_7_V_15_load_reg_3219 : projectionBuffer_7_V_183_fu_2218_p3);

assign projectionBuffer_7_V_192_fu_1543_p5 = {{{{trunc_ln312_reg_3375}, {projectiondatatmp_data_V_reg_3335}}, {zbinfirst_V_reg_3341}}, {1'd0}};

assign projectionBuffer_7_V_193_fu_2279_p3 = ((or_ln162_reg_3177_pp0_iter2_reg[0:0] === 1'b1) ? projectionBuffer_7_V_22_load_reg_3238 : projectionBuffer_7_V_184_fu_2225_p3);

assign projectionBuffer_7_V_194_fu_2285_p3 = ((or_ln162_reg_3177_pp0_iter2_reg[0:0] === 1'b1) ? projectionBuffer_7_V_28_load_reg_3256 : projectionBuffer_7_V_185_fu_2232_p3);

assign projectionBuffer_7_V_195_fu_2291_p3 = ((or_ln162_reg_3177_pp0_iter2_reg[0:0] === 1'b1) ? projectionBuffer_7_V_33_load_reg_3273 : projectionBuffer_7_V_186_fu_2239_p3);

assign projectionBuffer_7_V_196_fu_2297_p3 = ((or_ln162_reg_3177_pp0_iter2_reg[0:0] === 1'b1) ? projectionBuffer_7_V_37_load_reg_3289 : projectionBuffer_7_V_187_fu_2246_p3);

assign projectionBuffer_7_V_197_fu_2303_p3 = ((or_ln162_reg_3177_pp0_iter2_reg[0:0] === 1'b1) ? projectionBuffer_7_V_40_load_reg_3304 : projectionBuffer_7_V_188_fu_2253_p3);

assign projectionBuffer_7_V_198_fu_2309_p3 = ((or_ln162_reg_3177_pp0_iter2_reg[0:0] === 1'b1) ? projectionBuffer_7_V_50_load_reg_3318 : projectionBuffer_7_V_189_fu_2260_p3);

assign projectionBuffer_7_V_199_fu_1887_p5 = {{{{trunc_ln312_1_reg_3391}, {projectiondatatmp_data_V_reg_3335}}, {zbinlast_V_reg_3346}}, {1'd1}};

assign projectionBuffer_7_V_fu_1558_p3 = ((icmp_ln321_fu_1552_p2[0:0] === 1'b1) ? projectionBuffer_7_V_1_load_reg_3200 : projectionBuffer_7_V_192_fu_1543_p5);

assign projfinezadj_V_1_fu_2522_p2 = (projfinez_V_reg_3419 ^ 4'd8);

assign projfinezadj_V_2_fu_2531_p3 = ((trunc_ln681_reg_3409[0:0] === 1'b1) ? sext_ln68_fu_2527_p1 : projfinezadj_V_fu_2519_p1);

assign projfinezadj_V_fu_2519_p1 = projfinez_V_reg_3419;

assign ret_V_1_fu_1486_p2 = (5'd1 + zext_ln215_fu_1482_p1);

assign ret_V_fu_2555_p2 = (lhs_V_fu_2548_p1 - rhs_V_fu_2551_p1);

assign rhs_V_fu_2551_p1 = stubfinephi_V_fu_2499_p4;

assign savefirst_fu_1364_p2 = ((nstubfirst_V_fu_1212_p66 != 5'd0) ? 1'b1 : 1'b0);

assign savelast_fu_1376_p2 = (tmp_3_fu_1182_p3 & icmp_ln177_fu_1370_p2);

assign sext_ln68_fu_2527_p1 = $signed(projfinezadj_V_1_fu_2522_p2);

assign stubbend_V_fu_2509_p4 = {{inputStubData_dataarray_data_V_q0[8:6]}};

assign stubfinephi_V_fu_2499_p4 = {{inputStubData_dataarray_data_V_q0[5:3]}};

assign stubfinez_V_fu_2495_p1 = inputStubData_dataarray_data_V_q0[2:0];

assign t_V_3_fu_1058_p2 = (7'd1 + ap_phi_mux_t_V_412_phi_fu_892_p6);

assign table1_address0 = zext_ln560_fu_2663_p1;

assign tail_readindex_V_1_fu_1507_p2 = (t_V_1_reg_3163 + 3'd1);

assign tmp_1_fu_1200_p3 = {{bx_V22_phi_reg_941_pp0_iter1_reg}, {zbinfirst_V_fu_1172_p4}};

assign tmp_2_fu_1282_p3 = {{bx_V22_phi_reg_941_pp0_iter1_reg}, {zbinlast_V_fu_1194_p2}};

assign tmp_3_fu_1182_p3 = inputProjectionData_dataarray_data_V_q0[32'd13];

assign tmp_4_fu_1045_p3 = {{ap_phi_mux_p_phi_phi_fu_933_p4}, {ap_phi_mux_iprojectiontmp_V10_phi_fu_906_p6}};

assign tmp_5_fu_1528_p4 = {{{bx_V22_phi_reg_941_pp0_iter1_reg}, {zbin_V_fu_1472_p4}}, {istub_V_fu_350}};

assign tmp_6_fu_2675_p3 = {{p_phi_reg_929_pp0_iter4_reg}, {t_V_311_reg_980}};

assign tmp_8_fu_2567_p4 = {{idz_V_fu_2542_p2[4:1]}};

assign trunc_ln209_fu_1020_p1 = bx_V[0:0];

assign trunc_ln312_1_fu_1396_p1 = nstublast_V_fu_1294_p66[3:0];

assign trunc_ln312_fu_1382_p1 = nstubfirst_V_fu_1212_p66[3:0];

assign trunc_ln681_fu_2368_p1 = qdata_V_fu_2355_p10[0:0];

assign xor_ln162_fu_1097_p2 = (ap_phi_reg_pp0_iter1_moreProjectionsAvailable_0_i13_reg_970 ^ 1'd1);

assign xor_ln255_fu_2644_p2 = (pass_fu_2607_p3 ^ 1'd1);

assign zbin_V_fu_1472_p4 = {{qdata_V2_fu_1451_p10[3:1]}};

assign zbinfirst_V_fu_1172_p4 = {{inputProjectionData_dataarray_data_V_q0[16:14]}};

assign zbinlast_V_fu_1194_p2 = (zbinfirst_V_fu_1172_p4 + zext_ln209_1_fu_1190_p1);

assign zext_ln209_1_fu_1190_p1 = tmp_3_fu_1182_p3;

assign zext_ln209_2_fu_1400_p1 = savelast_fu_1376_p2;

assign zext_ln209_fu_1386_p1 = savefirst_fu_1364_p2;

assign zext_ln215_fu_1482_p1 = istub_V_fu_350;

assign zext_ln321_fu_2683_p1 = tmp_6_fu_2675_p3;

assign zext_ln42_fu_1053_p1 = tmp_4_fu_1045_p3;

assign zext_ln53_fu_1538_p1 = tmp_5_fu_1528_p4;

assign zext_ln560_fu_2663_p1 = p_Result_s_fu_2656_p3;

assign zext_ln68_fu_2538_p1 = stubfinez_V_fu_2495_p1;

assign zext_ln891_fu_1492_p1 = nstubs_V_fu_1441_p4;

endmodule //MatchEngineTop_L3
