Loading plugins phase: Elapsed time ==> 0s.256ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p \\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -d CY8C5888LTI-LP097 -s \\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0028: warning: Clock Warning: (Lights_Out_1_Clock_1's accuracy range '24 MHz +/- 0.25%, (23.94 MHz - 24.06 MHz)' is not within the specified tolerance range '25.5 MHz +/- 5%, (24.225 MHz - 26.775 MHz)'.).
 * \\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\Lights_Out\Lights_Out.cysch (Instance:Clock_1)
 * \\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cydwr (Lights_Out_1_Clock_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.998ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.093ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 MIDI_EXAMPLE.v -verilog
======================================================================

======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 MIDI_EXAMPLE.v -verilog
======================================================================

======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 -verilog MIDI_EXAMPLE.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Nov 29 21:11:56 2020


======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   vpp
Options  :    -yv2 -q10 MIDI_EXAMPLE.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Nov 29 21:11:56 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'MIDI_EXAMPLE.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
MIDI_EXAMPLE.v (line 1425, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1427, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1429, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1431, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1433, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1435, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1437, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1901, col 51):  Note: Substituting module 'cmp_vv_vv' for '<'.
MIDI_EXAMPLE.v (line 1903, col 51):  Note: Substituting module 'cmp_vv_vv' for '<'.
MIDI_EXAMPLE.v (line 1905, col 51):  Note: Substituting module 'cmp_vv_vv' for '<'.
MIDI_EXAMPLE.v (line 1907, col 51):  Note: Substituting module 'cmp_vv_vv' for '<'.
MIDI_EXAMPLE.v (line 1909, col 51):  Note: Substituting module 'cmp_vv_vv' for '<'.
MIDI_EXAMPLE.v (line 1911, col 51):  Note: Substituting module 'cmp_vv_vv' for '<'.
MIDI_EXAMPLE.v (line 1913, col 51):  Note: Substituting module 'cmp_vv_vv' for '<'.

vlogfe:  No errors.


======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 -verilog MIDI_EXAMPLE.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Nov 29 21:11:56 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 -verilog MIDI_EXAMPLE.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Nov 29 21:11:57 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_4826
	Net_4827
	Net_4828
	Net_4829
	Net_4830
	Net_4831
	Net_4832
	\USB:dma_complete_0\
	\USB:Net_1922\
	\USB:dma_complete_1\
	\USB:Net_1921\
	\USB:dma_complete_2\
	\USB:Net_1920\
	\USB:dma_complete_3\
	\USB:Net_1919\
	\USB:dma_complete_4\
	\USB:Net_1918\
	\USB:dma_complete_5\
	\USB:Net_1917\
	\USB:dma_complete_6\
	\USB:Net_1916\
	\USB:dma_complete_7\
	\USB:Net_1915\
	\MIDI_BIN_REG:control_bus_7\
	\MIDI_BIN_REG:control_bus_6\
	\MIDI_BIN_REG:control_bus_5\
	\MIDI_BIN_REG:control_bus_4\
	\MIDI_BIN_REG:control_bus_3\
	\BRIGHTNESS_RAMP:Net_280\
	\BRIGHTNESS_RAMP:Net_80\
	\TRIANGLE_SEL:Net_280\
	\TRIANGLE_SEL:Net_80\
	\RAMP_COMP:Net_9\
	\WAVETABLE_COUNTER:MODULE_16:b_31\
	\WAVETABLE_COUNTER:MODULE_16:b_30\
	\WAVETABLE_COUNTER:MODULE_16:b_29\
	\WAVETABLE_COUNTER:MODULE_16:b_28\
	\WAVETABLE_COUNTER:MODULE_16:b_27\
	\WAVETABLE_COUNTER:MODULE_16:b_26\
	\WAVETABLE_COUNTER:MODULE_16:b_25\
	\WAVETABLE_COUNTER:MODULE_16:b_24\
	\WAVETABLE_COUNTER:MODULE_16:b_23\
	\WAVETABLE_COUNTER:MODULE_16:b_22\
	\WAVETABLE_COUNTER:MODULE_16:b_21\
	\WAVETABLE_COUNTER:MODULE_16:b_20\
	\WAVETABLE_COUNTER:MODULE_16:b_19\
	\WAVETABLE_COUNTER:MODULE_16:b_18\
	\WAVETABLE_COUNTER:MODULE_16:b_17\
	\WAVETABLE_COUNTER:MODULE_16:b_16\
	\WAVETABLE_COUNTER:MODULE_16:b_15\
	\WAVETABLE_COUNTER:MODULE_16:b_14\
	\WAVETABLE_COUNTER:MODULE_16:b_13\
	\WAVETABLE_COUNTER:MODULE_16:b_12\
	\WAVETABLE_COUNTER:MODULE_16:b_11\
	\WAVETABLE_COUNTER:MODULE_16:b_10\
	\WAVETABLE_COUNTER:MODULE_16:b_9\
	\WAVETABLE_COUNTER:MODULE_16:b_8\
	\WAVETABLE_COUNTER:MODULE_16:b_7\
	\WAVETABLE_COUNTER:MODULE_16:b_6\
	\WAVETABLE_COUNTER:MODULE_16:b_5\
	\WAVETABLE_COUNTER:MODULE_16:b_4\
	\WAVETABLE_COUNTER:MODULE_16:b_3\
	\WAVETABLE_COUNTER:MODULE_16:b_2\
	\WAVETABLE_COUNTER:MODULE_16:b_1\
	\WAVETABLE_COUNTER:MODULE_16:b_0\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:a_31\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:a_30\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:a_29\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:a_28\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:a_27\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:a_26\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:a_25\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:a_24\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_31\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_30\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_29\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_28\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_27\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_26\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_25\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_24\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_23\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_22\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_21\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_20\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_19\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_18\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_17\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_16\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_15\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_14\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_13\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_12\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_11\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_10\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_9\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_8\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_7\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_6\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_5\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_4\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_3\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_2\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_1\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:b_0\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_31\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_30\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_29\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_28\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_27\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_26\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_25\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_24\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_23\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_22\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_21\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_20\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_19\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_18\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_17\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_16\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_15\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_14\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_13\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_12\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_11\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_31\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_30\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_29\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_28\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_27\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_26\
	\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_25\
	\LEDs_Out_1:demux_1:tmp__demux_1_7_reg\
	\LEDs_Out_1:Net_34\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_31\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_30\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_29\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_28\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_27\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_26\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_25\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_24\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_23\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_22\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_21\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_20\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_19\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_18\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_17\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_16\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_15\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_14\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_13\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_12\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_11\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_10\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_9\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_8\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_7\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_6\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_5\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_4\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_3\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_2\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_1\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_0\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_31\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_30\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_29\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_28\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_27\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_26\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_25\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_24\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_31\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_30\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_29\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_28\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_27\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_26\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_25\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_24\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_23\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_22\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_21\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_20\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_19\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_18\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_17\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_16\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_15\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_14\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_13\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_12\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_11\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_10\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_9\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_8\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_7\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_6\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_5\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_4\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_3\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_2\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_1\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_0\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_31\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_30\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_29\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_28\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_27\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_26\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_25\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_24\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_23\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_22\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_21\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_20\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_19\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_18\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_17\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_16\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_15\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_14\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_13\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_12\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_11\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_10\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_9\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_8\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_2:g1:a0:xeq\
	\LEDs_Out_1:MODULE_2:g1:a0:xneq\
	\LEDs_Out_1:MODULE_2:g1:a0:xlt\
	\LEDs_Out_1:MODULE_2:g1:a0:xlte\
	\LEDs_Out_1:MODULE_2:g1:a0:xgte\
	\LEDs_Out_1:MODULE_2:lt\
	\LEDs_Out_1:MODULE_2:eq\
	\LEDs_Out_1:MODULE_2:gte\
	\LEDs_Out_1:MODULE_2:lte\
	\LEDs_Out_1:MODULE_2:neq\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_3:g1:a0:xeq\
	\LEDs_Out_1:MODULE_3:g1:a0:xneq\
	\LEDs_Out_1:MODULE_3:g1:a0:xlt\
	\LEDs_Out_1:MODULE_3:g1:a0:xlte\
	\LEDs_Out_1:MODULE_3:g1:a0:xgte\
	\LEDs_Out_1:MODULE_3:lt\
	\LEDs_Out_1:MODULE_3:eq\
	\LEDs_Out_1:MODULE_3:gte\
	\LEDs_Out_1:MODULE_3:lte\
	\LEDs_Out_1:MODULE_3:neq\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_4:g1:a0:xeq\
	\LEDs_Out_1:MODULE_4:g1:a0:xneq\
	\LEDs_Out_1:MODULE_4:g1:a0:xlt\
	\LEDs_Out_1:MODULE_4:g1:a0:xlte\
	\LEDs_Out_1:MODULE_4:g1:a0:xgte\
	\LEDs_Out_1:MODULE_4:lt\
	\LEDs_Out_1:MODULE_4:eq\
	\LEDs_Out_1:MODULE_4:gte\
	\LEDs_Out_1:MODULE_4:lte\
	\LEDs_Out_1:MODULE_4:neq\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_5:g1:a0:xeq\
	\LEDs_Out_1:MODULE_5:g1:a0:xneq\
	\LEDs_Out_1:MODULE_5:g1:a0:xlt\
	\LEDs_Out_1:MODULE_5:g1:a0:xlte\
	\LEDs_Out_1:MODULE_5:g1:a0:xgte\
	\LEDs_Out_1:MODULE_5:lt\
	\LEDs_Out_1:MODULE_5:eq\
	\LEDs_Out_1:MODULE_5:gte\
	\LEDs_Out_1:MODULE_5:lte\
	\LEDs_Out_1:MODULE_5:neq\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_6:g1:a0:xeq\
	\LEDs_Out_1:MODULE_6:g1:a0:xneq\
	\LEDs_Out_1:MODULE_6:g1:a0:xlt\
	\LEDs_Out_1:MODULE_6:g1:a0:xlte\
	\LEDs_Out_1:MODULE_6:g1:a0:xgte\
	\LEDs_Out_1:MODULE_6:lt\
	\LEDs_Out_1:MODULE_6:eq\
	\LEDs_Out_1:MODULE_6:gte\
	\LEDs_Out_1:MODULE_6:lte\
	\LEDs_Out_1:MODULE_6:neq\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_7:g1:a0:xeq\
	\LEDs_Out_1:MODULE_7:g1:a0:xneq\
	\LEDs_Out_1:MODULE_7:g1:a0:xlt\
	\LEDs_Out_1:MODULE_7:g1:a0:xlte\
	\LEDs_Out_1:MODULE_7:g1:a0:xgte\
	\LEDs_Out_1:MODULE_7:lt\
	\LEDs_Out_1:MODULE_7:eq\
	\LEDs_Out_1:MODULE_7:gte\
	\LEDs_Out_1:MODULE_7:lte\
	\LEDs_Out_1:MODULE_7:neq\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_8:g1:a0:xeq\
	\LEDs_Out_1:MODULE_8:g1:a0:xneq\
	\LEDs_Out_1:MODULE_8:g1:a0:xlt\
	\LEDs_Out_1:MODULE_8:g1:a0:xlte\
	\LEDs_Out_1:MODULE_8:g1:a0:xgte\
	\LEDs_Out_1:MODULE_8:lt\
	\LEDs_Out_1:MODULE_8:eq\
	\LEDs_Out_1:MODULE_8:gte\
	\LEDs_Out_1:MODULE_8:lte\
	\LEDs_Out_1:MODULE_8:neq\
	Net_5225
	Net_5226
	Net_5228
	Net_5229
	Net_5230
	Net_5231
	\CROSSFADE_CNTR:MODULE_17:b_31\
	\CROSSFADE_CNTR:MODULE_17:b_30\
	\CROSSFADE_CNTR:MODULE_17:b_29\
	\CROSSFADE_CNTR:MODULE_17:b_28\
	\CROSSFADE_CNTR:MODULE_17:b_27\
	\CROSSFADE_CNTR:MODULE_17:b_26\
	\CROSSFADE_CNTR:MODULE_17:b_25\
	\CROSSFADE_CNTR:MODULE_17:b_24\
	\CROSSFADE_CNTR:MODULE_17:b_23\
	\CROSSFADE_CNTR:MODULE_17:b_22\
	\CROSSFADE_CNTR:MODULE_17:b_21\
	\CROSSFADE_CNTR:MODULE_17:b_20\
	\CROSSFADE_CNTR:MODULE_17:b_19\
	\CROSSFADE_CNTR:MODULE_17:b_18\
	\CROSSFADE_CNTR:MODULE_17:b_17\
	\CROSSFADE_CNTR:MODULE_17:b_16\
	\CROSSFADE_CNTR:MODULE_17:b_15\
	\CROSSFADE_CNTR:MODULE_17:b_14\
	\CROSSFADE_CNTR:MODULE_17:b_13\
	\CROSSFADE_CNTR:MODULE_17:b_12\
	\CROSSFADE_CNTR:MODULE_17:b_11\
	\CROSSFADE_CNTR:MODULE_17:b_10\
	\CROSSFADE_CNTR:MODULE_17:b_9\
	\CROSSFADE_CNTR:MODULE_17:b_8\
	\CROSSFADE_CNTR:MODULE_17:b_7\
	\CROSSFADE_CNTR:MODULE_17:b_6\
	\CROSSFADE_CNTR:MODULE_17:b_5\
	\CROSSFADE_CNTR:MODULE_17:b_4\
	\CROSSFADE_CNTR:MODULE_17:b_3\
	\CROSSFADE_CNTR:MODULE_17:b_2\
	\CROSSFADE_CNTR:MODULE_17:b_1\
	\CROSSFADE_CNTR:MODULE_17:b_0\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:a_31\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:a_30\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:a_29\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:a_28\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:a_27\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:a_26\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:a_25\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:a_24\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_31\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_30\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_29\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_28\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_27\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_26\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_25\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_24\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_23\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_22\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_21\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_20\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_19\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_18\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_17\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_16\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_15\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_14\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_13\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_12\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_11\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_10\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_9\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_8\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_7\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_6\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_5\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_4\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_3\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_2\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_1\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:b_0\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_31\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_30\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_29\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_28\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_27\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_26\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_25\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_24\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_23\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_22\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_21\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_20\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_19\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_18\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_17\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_16\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_15\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_14\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_13\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_12\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_11\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_10\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_9\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:s_8\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_5183
	Net_5184
	Net_5185
	Net_5187
	Net_5188
	Net_5189
	Net_5190
	\LIGHT_BRIGHTNESS_7:control_bus_7\
	\LIGHT_BRIGHTNESS_6:control_bus_7\
	\LIGHT_BRIGHTNESS_5:control_bus_7\
	\LIGHT_BRIGHTNESS_4:control_bus_7\
	\LIGHT_BRIGHTNESS_3:control_bus_7\
	\LIGHT_BRIGHTNESS_2:control_bus_7\
	\LIGHT_BRIGHTNESS_1:control_bus_7\
	\Lights_Out_1:Net_1014\
	\Lights_Out_1:Net_1011\
	\Lights_Out_1:BUCK_DUTY:Net_114\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_9:g1:a0:xeq\
	\Lights_Out_1:MODULE_9:g1:a0:xneq\
	\Lights_Out_1:MODULE_9:g1:a0:xlte\
	\Lights_Out_1:MODULE_9:g1:a0:xgt\
	\Lights_Out_1:MODULE_9:g1:a0:xgte\
	\Lights_Out_1:MODULE_9:eq\
	\Lights_Out_1:MODULE_9:gt\
	\Lights_Out_1:MODULE_9:gte\
	\Lights_Out_1:MODULE_9:lte\
	\Lights_Out_1:MODULE_9:neq\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_10:g1:a0:xeq\
	\Lights_Out_1:MODULE_10:g1:a0:xneq\
	\Lights_Out_1:MODULE_10:g1:a0:xlte\
	\Lights_Out_1:MODULE_10:g1:a0:xgt\
	\Lights_Out_1:MODULE_10:g1:a0:xgte\
	\Lights_Out_1:MODULE_10:eq\
	\Lights_Out_1:MODULE_10:gt\
	\Lights_Out_1:MODULE_10:gte\
	\Lights_Out_1:MODULE_10:lte\
	\Lights_Out_1:MODULE_10:neq\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_11:g1:a0:xeq\
	\Lights_Out_1:MODULE_11:g1:a0:xneq\
	\Lights_Out_1:MODULE_11:g1:a0:xlte\
	\Lights_Out_1:MODULE_11:g1:a0:xgt\
	\Lights_Out_1:MODULE_11:g1:a0:xgte\
	\Lights_Out_1:MODULE_11:eq\
	\Lights_Out_1:MODULE_11:gt\
	\Lights_Out_1:MODULE_11:gte\
	\Lights_Out_1:MODULE_11:lte\
	\Lights_Out_1:MODULE_11:neq\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_12:g1:a0:xeq\
	\Lights_Out_1:MODULE_12:g1:a0:xneq\
	\Lights_Out_1:MODULE_12:g1:a0:xlte\
	\Lights_Out_1:MODULE_12:g1:a0:xgt\
	\Lights_Out_1:MODULE_12:g1:a0:xgte\
	\Lights_Out_1:MODULE_12:eq\
	\Lights_Out_1:MODULE_12:gt\
	\Lights_Out_1:MODULE_12:gte\
	\Lights_Out_1:MODULE_12:lte\
	\Lights_Out_1:MODULE_12:neq\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_13:g1:a0:xeq\
	\Lights_Out_1:MODULE_13:g1:a0:xneq\
	\Lights_Out_1:MODULE_13:g1:a0:xlte\
	\Lights_Out_1:MODULE_13:g1:a0:xgt\
	\Lights_Out_1:MODULE_13:g1:a0:xgte\
	\Lights_Out_1:MODULE_13:eq\
	\Lights_Out_1:MODULE_13:gt\
	\Lights_Out_1:MODULE_13:gte\
	\Lights_Out_1:MODULE_13:lte\
	\Lights_Out_1:MODULE_13:neq\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_14:g1:a0:xeq\
	\Lights_Out_1:MODULE_14:g1:a0:xneq\
	\Lights_Out_1:MODULE_14:g1:a0:xlte\
	\Lights_Out_1:MODULE_14:g1:a0:xgt\
	\Lights_Out_1:MODULE_14:g1:a0:xgte\
	\Lights_Out_1:MODULE_14:eq\
	\Lights_Out_1:MODULE_14:gt\
	\Lights_Out_1:MODULE_14:gte\
	\Lights_Out_1:MODULE_14:lte\
	\Lights_Out_1:MODULE_14:neq\
	\Lights_Out_1:MODULE_15:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_15:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_15:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_15:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_15:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_15:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_15:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_15:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_15:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_15:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_15:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_15:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_15:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_15:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_15:g1:a0:xeq\
	\Lights_Out_1:MODULE_15:g1:a0:xneq\
	\Lights_Out_1:MODULE_15:g1:a0:xlte\
	\Lights_Out_1:MODULE_15:g1:a0:xgt\
	\Lights_Out_1:MODULE_15:g1:a0:xgte\
	\Lights_Out_1:MODULE_15:eq\
	\Lights_Out_1:MODULE_15:gt\
	\Lights_Out_1:MODULE_15:gte\
	\Lights_Out_1:MODULE_15:lte\
	\Lights_Out_1:MODULE_15:neq\

    Synthesized names
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_31\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_30\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_29\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_28\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_27\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_26\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_25\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_24\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_23\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_22\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_21\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_20\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_19\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_18\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_17\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_16\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_15\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_14\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_13\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_12\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_11\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_31\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_30\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_29\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_28\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_27\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_26\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_25\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_24\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_23\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_22\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_21\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_20\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_19\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_18\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_17\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_16\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_15\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_14\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_13\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_12\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_11\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_10\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_9\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_8\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_31\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_30\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_29\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_28\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_27\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_26\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_25\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_24\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_23\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_22\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_21\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_20\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_19\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_18\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_17\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_16\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_15\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_14\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_13\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_12\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_11\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_10\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_9\
	\CROSSFADE_CNTR:add_vi_vv_MODGEN_17_8\

Deleted 707 User equations/components.
Deleted 69 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SW2_net_0
Aliasing tmpOE__SW1_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_3_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_5_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_6_net_0 to tmpOE__SW2_net_0
Aliasing \NOTE_ON_REG:clk\ to zero
Aliasing \NOTE_ON_REG:rst\ to zero
Aliasing \USB:tmpOE__Dm_net_0\ to tmpOE__SW2_net_0
Aliasing \USB:tmpOE__Dp_net_0\ to tmpOE__SW2_net_0
Aliasing tmpOE__SW8_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SW3_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SW4_net_0 to tmpOE__SW2_net_0
Aliasing \MIDI_BIN_REG:clk\ to zero
Aliasing \MIDI_BIN_REG:rst\ to zero
Aliasing tmpOE__SLED_7_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_4_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_2_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_1_net_0 to tmpOE__SW2_net_0
Aliasing Net_1962 to zero
Aliasing \BRIGHTNESS_RAMP:VDAC8:Net_83\ to zero
Aliasing \BRIGHTNESS_RAMP:VDAC8:Net_81\ to zero
Aliasing \BRIGHTNESS_RAMP:VDAC8:Net_82\ to zero
Aliasing Net_1968 to zero
Aliasing \TRIANGLE_SEL:VDAC8:Net_83\ to zero
Aliasing \TRIANGLE_SEL:VDAC8:Net_81\ to zero
Aliasing \TRIANGLE_SEL:VDAC8:Net_82\ to zero
Aliasing \RAMP_COMP:clock\ to zero
Aliasing tmpOE__SLED_8_net_0 to tmpOE__SW2_net_0
Aliasing \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_23\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_22\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_21\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_20\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_19\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_18\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_17\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_16\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_15\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_14\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_13\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_12\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_11\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW2_net_0
Aliasing \SLED_BRIGHTNESS_2:clk\ to zero
Aliasing \SLED_BRIGHTNESS_2:rst\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_23\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_22\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_21\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_20\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_19\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_18\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_17\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_16\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_15\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_14\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_13\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_12\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_11\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_10\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_9\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_8\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW2_net_0
Aliasing \LEDs_Out_1:MODIN3_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN3_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN3_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN3_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN3_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN3_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN3_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN3_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN5_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN5_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN5_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN5_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN5_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN5_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN5_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN5_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN7_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN7_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN7_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN7_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN7_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN7_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN7_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN7_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN9_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN9_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN9_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN9_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN9_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN9_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN9_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN9_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN11_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN11_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN11_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN11_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN11_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN11_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN11_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN11_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN13_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN13_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN13_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN13_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN13_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN13_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN13_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN13_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN15_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN15_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN15_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN15_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN15_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN15_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN15_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN15_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \SLED_BRIGHTNESS_1:clk\ to zero
Aliasing \SLED_BRIGHTNESS_1:rst\ to zero
Aliasing \WAVE_STATUS_LOW:status_7\ to \WAVETABLE_COUNTER:MODIN30_7\
Aliasing \WAVE_STATUS_LOW:status_6\ to \WAVETABLE_COUNTER:MODIN30_6\
Aliasing \WAVE_STATUS_LOW:status_5\ to \WAVETABLE_COUNTER:MODIN30_5\
Aliasing \WAVE_STATUS_LOW:status_4\ to \WAVETABLE_COUNTER:MODIN30_4\
Aliasing \WAVE_STATUS_LOW:status_3\ to \WAVETABLE_COUNTER:MODIN30_3\
Aliasing \WAVE_STATUS_LOW:status_2\ to \WAVETABLE_COUNTER:MODIN30_2\
Aliasing \WAVE_STATUS_LOW:status_1\ to \WAVETABLE_COUNTER:MODIN30_1\
Aliasing \WAVE_STATUS_LOW:status_0\ to \WAVETABLE_COUNTER:MODIN30_0\
Aliasing \WAVE_STATUS_HIGH:status_7\ to zero
Aliasing \WAVE_STATUS_HIGH:status_6\ to zero
Aliasing \WAVE_STATUS_HIGH:status_5\ to zero
Aliasing \WAVE_STATUS_HIGH:status_4\ to zero
Aliasing \WAVE_STATUS_HIGH:status_3\ to zero
Aliasing \WAVE_STATUS_HIGH:status_2\ to \WAVETABLE_COUNTER:MODIN30_10\
Aliasing \WAVE_STATUS_HIGH:status_1\ to \WAVETABLE_COUNTER:MODIN30_9\
Aliasing \WAVE_STATUS_HIGH:status_0\ to \WAVETABLE_COUNTER:MODIN30_8\
Aliasing \SLED_BRIGHTNESS_3:clk\ to zero
Aliasing \SLED_BRIGHTNESS_3:rst\ to zero
Aliasing \SLED_BRIGHTNESS_4:clk\ to zero
Aliasing \SLED_BRIGHTNESS_4:rst\ to zero
Aliasing \SLED_BRIGHTNESS_5:clk\ to zero
Aliasing \SLED_BRIGHTNESS_5:rst\ to zero
Aliasing \SLED_BRIGHTNESS_6:clk\ to zero
Aliasing \SLED_BRIGHTNESS_6:rst\ to zero
Aliasing \SLED_BRIGHTNESS_7:clk\ to zero
Aliasing \SLED_BRIGHTNESS_7:rst\ to zero
Aliasing \CROSSFADE_CTRL:clk\ to zero
Aliasing \CROSSFADE_CTRL:rst\ to zero
Aliasing \CROSSFADE_CNTR:MODULE_17:g2:a0:a_23\ to zero
Aliasing \CROSSFADE_CNTR:MODULE_17:g2:a0:a_22\ to zero
Aliasing \CROSSFADE_CNTR:MODULE_17:g2:a0:a_21\ to zero
Aliasing \CROSSFADE_CNTR:MODULE_17:g2:a0:a_20\ to zero
Aliasing \CROSSFADE_CNTR:MODULE_17:g2:a0:a_19\ to zero
Aliasing \CROSSFADE_CNTR:MODULE_17:g2:a0:a_18\ to zero
Aliasing \CROSSFADE_CNTR:MODULE_17:g2:a0:a_17\ to zero
Aliasing \CROSSFADE_CNTR:MODULE_17:g2:a0:a_16\ to zero
Aliasing \CROSSFADE_CNTR:MODULE_17:g2:a0:a_15\ to zero
Aliasing \CROSSFADE_CNTR:MODULE_17:g2:a0:a_14\ to zero
Aliasing \CROSSFADE_CNTR:MODULE_17:g2:a0:a_13\ to zero
Aliasing \CROSSFADE_CNTR:MODULE_17:g2:a0:a_12\ to zero
Aliasing \CROSSFADE_CNTR:MODULE_17:g2:a0:a_11\ to zero
Aliasing \CROSSFADE_CNTR:MODULE_17:g2:a0:a_10\ to zero
Aliasing \CROSSFADE_CNTR:MODULE_17:g2:a0:a_9\ to zero
Aliasing \CROSSFADE_CNTR:MODULE_17:g2:a0:a_8\ to zero
Aliasing \CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW2_net_0
Aliasing \LED_8_VALUE:clk\ to zero
Aliasing \LED_8_VALUE:rst\ to zero
Aliasing \CROSSFADE_VAL:status_7\ to \CROSSFADE_CNTR:MODIN31_7\
Aliasing \CROSSFADE_VAL:status_6\ to \CROSSFADE_CNTR:MODIN31_6\
Aliasing \CROSSFADE_VAL:status_5\ to \CROSSFADE_CNTR:MODIN31_5\
Aliasing \CROSSFADE_VAL:status_4\ to \CROSSFADE_CNTR:MODIN31_4\
Aliasing \CROSSFADE_VAL:status_3\ to \CROSSFADE_CNTR:MODIN31_3\
Aliasing \CROSSFADE_VAL:status_2\ to \CROSSFADE_CNTR:MODIN31_2\
Aliasing \CROSSFADE_VAL:status_1\ to \CROSSFADE_CNTR:MODIN31_1\
Aliasing \CROSSFADE_VAL:status_0\ to \CROSSFADE_CNTR:MODIN31_0\
Aliasing tmpOE__RV1_net_0 to tmpOE__SW2_net_0
Aliasing \POT_VALUE:vp_ctl_0\ to zero
Aliasing \POT_VALUE:vp_ctl_2\ to zero
Aliasing \POT_VALUE:vn_ctl_1\ to zero
Aliasing \POT_VALUE:vn_ctl_3\ to zero
Aliasing \POT_VALUE:vp_ctl_1\ to zero
Aliasing \POT_VALUE:vp_ctl_3\ to zero
Aliasing \POT_VALUE:vn_ctl_0\ to zero
Aliasing \POT_VALUE:vn_ctl_2\ to zero
Aliasing \POT_VALUE:soc\ to zero
Aliasing \POT_VALUE:tmpOE__Bypass_net_0\ to tmpOE__SW2_net_0
Aliasing \POT_VALUE:Net_381\ to zero
Aliasing tmpOE__SW5_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SW6_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SW7_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO1_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO8_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO7_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO6_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO5_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO4_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO3_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO2_net_0 to tmpOE__SW2_net_0
Aliasing \LIGHT_BRIGHTNESS_7:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_7:rst\ to zero
Aliasing \LIGHT_BRIGHTNESS_6:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_6:rst\ to zero
Aliasing \LIGHT_BRIGHTNESS_5:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_5:rst\ to zero
Aliasing \LIGHT_BRIGHTNESS_4:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_4:rst\ to zero
Aliasing \LIGHT_BRIGHTNESS_3:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_3:rst\ to zero
Aliasing \LIGHT_BRIGHTNESS_2:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_2:rst\ to zero
Aliasing \LIGHT_BRIGHTNESS_1:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_1:rst\ to zero
Aliasing \Lights_Out_1:Net_748\ to zero
Aliasing \Lights_Out_1:LED_STATUS:status_7\ to zero
Aliasing \Lights_Out_1:BUCK_DUTY:Net_113\ to tmpOE__SW2_net_0
Aliasing \Lights_Out_1:MODULE_9:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_9:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \Lights_Out_1:MODIN18_6\ to \Lights_Out_1:MODIN16_6\
Aliasing \Lights_Out_1:MODIN18_5\ to \Lights_Out_1:MODIN16_5\
Aliasing \Lights_Out_1:MODIN18_4\ to \Lights_Out_1:MODIN16_4\
Aliasing \Lights_Out_1:MODIN18_3\ to \Lights_Out_1:MODIN16_3\
Aliasing \Lights_Out_1:MODIN18_2\ to \Lights_Out_1:MODIN16_2\
Aliasing \Lights_Out_1:MODIN18_1\ to \Lights_Out_1:MODIN16_1\
Aliasing \Lights_Out_1:MODIN18_0\ to \Lights_Out_1:MODIN16_0\
Aliasing \Lights_Out_1:MODULE_10:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_10:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \Lights_Out_1:MODIN20_6\ to \Lights_Out_1:MODIN16_6\
Aliasing \Lights_Out_1:MODIN20_5\ to \Lights_Out_1:MODIN16_5\
Aliasing \Lights_Out_1:MODIN20_4\ to \Lights_Out_1:MODIN16_4\
Aliasing \Lights_Out_1:MODIN20_3\ to \Lights_Out_1:MODIN16_3\
Aliasing \Lights_Out_1:MODIN20_2\ to \Lights_Out_1:MODIN16_2\
Aliasing \Lights_Out_1:MODIN20_1\ to \Lights_Out_1:MODIN16_1\
Aliasing \Lights_Out_1:MODIN20_0\ to \Lights_Out_1:MODIN16_0\
Aliasing \Lights_Out_1:MODULE_11:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_11:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \Lights_Out_1:MODIN22_6\ to \Lights_Out_1:MODIN16_6\
Aliasing \Lights_Out_1:MODIN22_5\ to \Lights_Out_1:MODIN16_5\
Aliasing \Lights_Out_1:MODIN22_4\ to \Lights_Out_1:MODIN16_4\
Aliasing \Lights_Out_1:MODIN22_3\ to \Lights_Out_1:MODIN16_3\
Aliasing \Lights_Out_1:MODIN22_2\ to \Lights_Out_1:MODIN16_2\
Aliasing \Lights_Out_1:MODIN22_1\ to \Lights_Out_1:MODIN16_1\
Aliasing \Lights_Out_1:MODIN22_0\ to \Lights_Out_1:MODIN16_0\
Aliasing \Lights_Out_1:MODULE_12:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_12:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \Lights_Out_1:MODIN24_6\ to \Lights_Out_1:MODIN16_6\
Aliasing \Lights_Out_1:MODIN24_5\ to \Lights_Out_1:MODIN16_5\
Aliasing \Lights_Out_1:MODIN24_4\ to \Lights_Out_1:MODIN16_4\
Aliasing \Lights_Out_1:MODIN24_3\ to \Lights_Out_1:MODIN16_3\
Aliasing \Lights_Out_1:MODIN24_2\ to \Lights_Out_1:MODIN16_2\
Aliasing \Lights_Out_1:MODIN24_1\ to \Lights_Out_1:MODIN16_1\
Aliasing \Lights_Out_1:MODIN24_0\ to \Lights_Out_1:MODIN16_0\
Aliasing \Lights_Out_1:MODULE_13:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_13:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \Lights_Out_1:MODIN26_6\ to \Lights_Out_1:MODIN16_6\
Aliasing \Lights_Out_1:MODIN26_5\ to \Lights_Out_1:MODIN16_5\
Aliasing \Lights_Out_1:MODIN26_4\ to \Lights_Out_1:MODIN16_4\
Aliasing \Lights_Out_1:MODIN26_3\ to \Lights_Out_1:MODIN16_3\
Aliasing \Lights_Out_1:MODIN26_2\ to \Lights_Out_1:MODIN16_2\
Aliasing \Lights_Out_1:MODIN26_1\ to \Lights_Out_1:MODIN16_1\
Aliasing \Lights_Out_1:MODIN26_0\ to \Lights_Out_1:MODIN16_0\
Aliasing \Lights_Out_1:MODULE_14:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_14:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \Lights_Out_1:MODIN28_6\ to \Lights_Out_1:MODIN16_6\
Aliasing \Lights_Out_1:MODIN28_5\ to \Lights_Out_1:MODIN16_5\
Aliasing \Lights_Out_1:MODIN28_4\ to \Lights_Out_1:MODIN16_4\
Aliasing \Lights_Out_1:MODIN28_3\ to \Lights_Out_1:MODIN16_3\
Aliasing \Lights_Out_1:MODIN28_2\ to \Lights_Out_1:MODIN16_2\
Aliasing \Lights_Out_1:MODIN28_1\ to \Lights_Out_1:MODIN16_1\
Aliasing \Lights_Out_1:MODIN28_0\ to \Lights_Out_1:MODIN16_0\
Aliasing \Lights_Out_1:MODULE_15:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_15:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \VDAC8_1:Net_83\ to zero
Aliasing \VDAC8_1:Net_81\ to zero
Aliasing \VDAC8_1:Net_82\ to zero
Aliasing tmpOE__Pin_1_net_0 to tmpOE__SW2_net_0
Removing Lhs of wire one[7] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW1_net_0[12] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SLED_3_net_0[19] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SLED_5_net_0[26] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SLED_6_net_0[33] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \NOTE_ON_REG:clk\[39] = zero[2]
Removing Lhs of wire \NOTE_ON_REG:rst\[40] = zero[2]
Removing Rhs of wire Net_2703[41] = \NOTE_ON_REG:control_out_0\[42]
Removing Rhs of wire Net_2703[41] = \NOTE_ON_REG:control_0\[65]
Removing Lhs of wire \USB:tmpOE__Dm_net_0\[69] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \USB:tmpOE__Dp_net_0\[76] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW8_net_0[128] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW3_net_0[135] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW4_net_0[142] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI_BIN_REG:clk\[150] = zero[2]
Removing Lhs of wire \MIDI_BIN_REG:rst\[151] = zero[2]
Removing Rhs of wire Net_4582_2[162] = \MIDI_BIN_REG:control_out_2\[163]
Removing Rhs of wire Net_4582_2[162] = \MIDI_BIN_REG:control_2\[174]
Removing Rhs of wire Net_4582_1[164] = \MIDI_BIN_REG:control_out_1\[165]
Removing Rhs of wire Net_4582_1[164] = \MIDI_BIN_REG:control_1\[175]
Removing Rhs of wire Net_4582_0[166] = \MIDI_BIN_REG:control_out_0\[167]
Removing Rhs of wire Net_4582_0[166] = \MIDI_BIN_REG:control_0\[176]
Removing Lhs of wire tmpOE__SLED_7_net_0[178] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SLED_4_net_0[185] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SLED_2_net_0[192] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SLED_1_net_0[199] = tmpOE__SW2_net_0[1]
Removing Lhs of wire Net_1962[207] = zero[2]
Removing Rhs of wire \BRIGHTNESS_RAMP:Net_183\[218] = \BRIGHTNESS_RAMP:demux:tmp__demux_0_reg\[223]
Removing Rhs of wire \BRIGHTNESS_RAMP:Net_107\[221] = \BRIGHTNESS_RAMP:demux:tmp__demux_1_reg\[226]
Removing Rhs of wire \BRIGHTNESS_RAMP:Net_134\[224] = \BRIGHTNESS_RAMP:cydff_1\[238]
Removing Lhs of wire \BRIGHTNESS_RAMP:Net_336\[225] = Net_3013[206]
Removing Lhs of wire \BRIGHTNESS_RAMP:VDAC8:Net_83\[228] = zero[2]
Removing Lhs of wire \BRIGHTNESS_RAMP:VDAC8:Net_81\[229] = zero[2]
Removing Lhs of wire \BRIGHTNESS_RAMP:VDAC8:Net_82\[230] = zero[2]
Removing Lhs of wire Net_1968[239] = zero[2]
Removing Rhs of wire \TRIANGLE_SEL:Net_183\[252] = \TRIANGLE_SEL:demux:tmp__demux_0_reg\[257]
Removing Rhs of wire \TRIANGLE_SEL:Net_107\[255] = \TRIANGLE_SEL:demux:tmp__demux_1_reg\[260]
Removing Rhs of wire \TRIANGLE_SEL:Net_134\[258] = \TRIANGLE_SEL:cydff_1\[272]
Removing Lhs of wire \TRIANGLE_SEL:Net_336\[259] = Net_1945[241]
Removing Lhs of wire \TRIANGLE_SEL:VDAC8:Net_83\[262] = zero[2]
Removing Lhs of wire \TRIANGLE_SEL:VDAC8:Net_81\[263] = zero[2]
Removing Lhs of wire \TRIANGLE_SEL:VDAC8:Net_82\[264] = zero[2]
Removing Lhs of wire \RAMP_COMP:clock\[274] = zero[2]
Removing Rhs of wire Net_5051[276] = \RAMP_COMP:Net_1\[275]
Removing Lhs of wire tmpOE__SLED_8_net_0[279] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5271[280] = \LED_8_VALUE:control_out_0\[2137]
Removing Rhs of wire Net_5271[280] = \LED_8_VALUE:control_0\[2160]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_10\[286] = \WAVETABLE_COUNTER:MODULE_16:g2:a0:s_10\[456]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_9\[288] = \WAVETABLE_COUNTER:MODULE_16:g2:a0:s_9\[457]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_8\[290] = \WAVETABLE_COUNTER:MODULE_16:g2:a0:s_8\[458]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_7\[292] = \WAVETABLE_COUNTER:MODULE_16:g2:a0:s_7\[459]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_6\[294] = \WAVETABLE_COUNTER:MODULE_16:g2:a0:s_6\[460]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_5\[296] = \WAVETABLE_COUNTER:MODULE_16:g2:a0:s_5\[461]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_4\[298] = \WAVETABLE_COUNTER:MODULE_16:g2:a0:s_4\[462]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_3\[300] = \WAVETABLE_COUNTER:MODULE_16:g2:a0:s_3\[463]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_2\[302] = \WAVETABLE_COUNTER:MODULE_16:g2:a0:s_2\[464]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_1\[304] = \WAVETABLE_COUNTER:MODULE_16:g2:a0:s_1\[465]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_16_0\[306] = \WAVETABLE_COUNTER:MODULE_16:g2:a0:s_0\[466]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_23\[347] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_22\[348] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_21\[349] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_20\[350] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_19\[351] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_18\[352] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_17\[353] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_16\[354] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_15\[355] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_14\[356] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_13\[357] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_12\[358] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_11\[359] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_10\[360] = \WAVETABLE_COUNTER:MODIN30_10\[361]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN30_10\[361] = Net_2965_10[285]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_9\[362] = \WAVETABLE_COUNTER:MODIN30_9\[363]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN30_9\[363] = Net_2965_9[287]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_8\[364] = \WAVETABLE_COUNTER:MODIN30_8\[365]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN30_8\[365] = Net_2965_8[289]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_7\[366] = \WAVETABLE_COUNTER:MODIN30_7\[367]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN30_7\[367] = Net_2965_7[291]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_6\[368] = \WAVETABLE_COUNTER:MODIN30_6\[369]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN30_6\[369] = Net_2965_6[293]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_5\[370] = \WAVETABLE_COUNTER:MODIN30_5\[371]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN30_5\[371] = Net_2965_5[295]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_4\[372] = \WAVETABLE_COUNTER:MODIN30_4\[373]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN30_4\[373] = Net_2965_4[297]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_3\[374] = \WAVETABLE_COUNTER:MODIN30_3\[375]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN30_3\[375] = Net_2965_3[299]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_2\[376] = \WAVETABLE_COUNTER:MODIN30_2\[377]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN30_2\[377] = Net_2965_2[301]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_1\[378] = \WAVETABLE_COUNTER:MODIN30_1\[379]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN30_1\[379] = Net_2965_1[303]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:a_0\[380] = \WAVETABLE_COUNTER:MODIN30_0\[381]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN30_0\[381] = Net_2965_0[305]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[504] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[505] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \SLED_BRIGHTNESS_2:clk\[506] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_2:rst\[507] = zero[2]
Removing Rhs of wire Net_4957_7[508] = \SLED_BRIGHTNESS_2:control_out_7\[509]
Removing Rhs of wire Net_4957_7[508] = \SLED_BRIGHTNESS_2:control_7\[525]
Removing Rhs of wire Net_4957_6[510] = \SLED_BRIGHTNESS_2:control_out_6\[511]
Removing Rhs of wire Net_4957_6[510] = \SLED_BRIGHTNESS_2:control_6\[526]
Removing Rhs of wire Net_4957_5[512] = \SLED_BRIGHTNESS_2:control_out_5\[513]
Removing Rhs of wire Net_4957_5[512] = \SLED_BRIGHTNESS_2:control_5\[527]
Removing Rhs of wire Net_4957_4[514] = \SLED_BRIGHTNESS_2:control_out_4\[515]
Removing Rhs of wire Net_4957_4[514] = \SLED_BRIGHTNESS_2:control_4\[528]
Removing Rhs of wire Net_4957_3[516] = \SLED_BRIGHTNESS_2:control_out_3\[517]
Removing Rhs of wire Net_4957_3[516] = \SLED_BRIGHTNESS_2:control_3\[529]
Removing Rhs of wire Net_4957_2[518] = \SLED_BRIGHTNESS_2:control_out_2\[519]
Removing Rhs of wire Net_4957_2[518] = \SLED_BRIGHTNESS_2:control_2\[530]
Removing Rhs of wire Net_4957_1[520] = \SLED_BRIGHTNESS_2:control_out_1\[521]
Removing Rhs of wire Net_4957_1[520] = \SLED_BRIGHTNESS_2:control_1\[531]
Removing Rhs of wire Net_4957_0[522] = \SLED_BRIGHTNESS_2:control_out_0\[523]
Removing Rhs of wire Net_4957_0[522] = \SLED_BRIGHTNESS_2:control_0\[532]
Removing Rhs of wire \LEDs_Out_1:Net_38\[541] = \LEDs_Out_1:demux_1:tmp__demux_1_0_reg\[533]
Removing Rhs of wire \LEDs_Out_1:Net_42\[542] = \LEDs_Out_1:demux_1:tmp__demux_1_1_reg\[534]
Removing Rhs of wire \LEDs_Out_1:Net_88\[543] = \LEDs_Out_1:demux_1:tmp__demux_1_2_reg\[535]
Removing Rhs of wire \LEDs_Out_1:Net_30\[544] = \LEDs_Out_1:demux_1:tmp__demux_1_3_reg\[536]
Removing Rhs of wire \LEDs_Out_1:Net_92\[545] = \LEDs_Out_1:demux_1:tmp__demux_1_4_reg\[537]
Removing Rhs of wire \LEDs_Out_1:Net_32\[546] = \LEDs_Out_1:demux_1:tmp__demux_1_5_reg\[538]
Removing Rhs of wire \LEDs_Out_1:Net_33\[547] = \LEDs_Out_1:demux_1:tmp__demux_1_6_reg\[539]
Removing Rhs of wire \LEDs_Out_1:Net_182\[551] = \LEDs_Out_1:cmp_vv_vv_MODGEN_2\[793]
Removing Rhs of wire \LEDs_Out_1:Net_182\[551] = \LEDs_Out_1:MODULE_2:g1:a0:xgt\[923]
Removing Rhs of wire \LEDs_Out_1:Net_182\[551] = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_0\[918]
Removing Rhs of wire \LEDs_Out_1:Net_183\[555] = \LEDs_Out_1:cmp_vv_vv_MODGEN_3\[794]
Removing Rhs of wire \LEDs_Out_1:Net_183\[555] = \LEDs_Out_1:MODULE_3:g1:a0:xgt\[1061]
Removing Rhs of wire \LEDs_Out_1:Net_183\[555] = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_0\[1056]
Removing Rhs of wire \LEDs_Out_1:Net_184\[559] = \LEDs_Out_1:cmp_vv_vv_MODGEN_4\[795]
Removing Rhs of wire \LEDs_Out_1:Net_184\[559] = \LEDs_Out_1:MODULE_4:g1:a0:xgt\[1191]
Removing Rhs of wire \LEDs_Out_1:Net_184\[559] = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_0\[1186]
Removing Rhs of wire \LEDs_Out_1:Net_185\[563] = \LEDs_Out_1:cmp_vv_vv_MODGEN_5\[796]
Removing Rhs of wire \LEDs_Out_1:Net_185\[563] = \LEDs_Out_1:MODULE_5:g1:a0:xgt\[1329]
Removing Rhs of wire \LEDs_Out_1:Net_185\[563] = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_0\[1324]
Removing Rhs of wire \LEDs_Out_1:Net_186\[567] = \LEDs_Out_1:cmp_vv_vv_MODGEN_6\[797]
Removing Rhs of wire \LEDs_Out_1:Net_186\[567] = \LEDs_Out_1:MODULE_6:g1:a0:xgt\[1467]
Removing Rhs of wire \LEDs_Out_1:Net_186\[567] = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_0\[1462]
Removing Rhs of wire \LEDs_Out_1:Net_187\[571] = \LEDs_Out_1:cmp_vv_vv_MODGEN_7\[798]
Removing Rhs of wire \LEDs_Out_1:Net_187\[571] = \LEDs_Out_1:MODULE_7:g1:a0:xgt\[1605]
Removing Rhs of wire \LEDs_Out_1:Net_187\[571] = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_0\[1600]
Removing Rhs of wire \LEDs_Out_1:Net_188\[575] = \LEDs_Out_1:cmp_vv_vv_MODGEN_8\[799]
Removing Rhs of wire \LEDs_Out_1:Net_188\[575] = \LEDs_Out_1:MODULE_8:g1:a0:xgt\[1743]
Removing Rhs of wire \LEDs_Out_1:Net_188\[575] = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_0\[1738]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_7\[579] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_7\[746]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_6\[581] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_6\[747]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_5\[583] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_5\[748]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_4\[585] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_4\[749]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_3\[587] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_3\[750]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_2\[589] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_2\[751]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_1\[591] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_1\[752]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_0\[593] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_0\[753]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_23\[634] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_22\[635] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_21\[636] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_20\[637] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_19\[638] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_18\[639] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_17\[640] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_16\[641] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_15\[642] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_14\[643] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_13\[644] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_12\[645] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_11\[646] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_10\[647] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_9\[648] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_8\[649] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_7\[650] = \LEDs_Out_1:PWM_COUNTER:MODIN1_7\[651]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_7\[651] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_6\[652] = \LEDs_Out_1:PWM_COUNTER:MODIN1_6\[653]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_6\[653] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_5\[654] = \LEDs_Out_1:PWM_COUNTER:MODIN1_5\[655]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_5\[655] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_4\[656] = \LEDs_Out_1:PWM_COUNTER:MODIN1_4\[657]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_4\[657] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_3\[658] = \LEDs_Out_1:PWM_COUNTER:MODIN1_3\[659]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_3\[659] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_2\[660] = \LEDs_Out_1:PWM_COUNTER:MODIN1_2\[661]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_2\[661] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_1\[662] = \LEDs_Out_1:PWM_COUNTER:MODIN1_1\[663]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_1\[663] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_0\[664] = \LEDs_Out_1:PWM_COUNTER:MODIN1_0\[665]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_0\[665] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[791] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[792] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_7\[800] = \LEDs_Out_1:MODIN2_7\[801]
Removing Lhs of wire \LEDs_Out_1:MODIN2_7\[801] = Net_4956_7[930]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_6\[802] = \LEDs_Out_1:MODIN2_6\[803]
Removing Lhs of wire \LEDs_Out_1:MODIN2_6\[803] = Net_4956_6[931]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_5\[804] = \LEDs_Out_1:MODIN2_5\[805]
Removing Lhs of wire \LEDs_Out_1:MODIN2_5\[805] = Net_4956_5[932]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_4\[806] = \LEDs_Out_1:MODIN2_4\[807]
Removing Lhs of wire \LEDs_Out_1:MODIN2_4\[807] = Net_4956_4[933]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_3\[808] = \LEDs_Out_1:MODIN2_3\[809]
Removing Lhs of wire \LEDs_Out_1:MODIN2_3\[809] = Net_4956_3[934]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_2\[810] = \LEDs_Out_1:MODIN2_2\[811]
Removing Lhs of wire \LEDs_Out_1:MODIN2_2\[811] = Net_4956_2[935]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_1\[812] = \LEDs_Out_1:MODIN2_1\[813]
Removing Lhs of wire \LEDs_Out_1:MODIN2_1\[813] = Net_4956_1[936]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_0\[814] = \LEDs_Out_1:MODIN2_0\[815]
Removing Lhs of wire \LEDs_Out_1:MODIN2_0\[815] = Net_4956_0[937]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_7\[816] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODIN3_7\[817] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_6\[818] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODIN3_6\[819] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_5\[820] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODIN3_5\[821] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_4\[822] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODIN3_4\[823] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_3\[824] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODIN3_3\[825] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_2\[826] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODIN3_2\[827] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_1\[828] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODIN3_1\[829] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_0\[830] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODIN3_0\[831] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_7\[832] = Net_4956_7[930]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_6\[833] = Net_4956_6[931]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_5\[834] = Net_4956_5[932]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_4\[835] = Net_4956_4[933]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_3\[836] = Net_4956_3[934]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_2\[837] = Net_4956_2[935]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_1\[838] = Net_4956_1[936]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_0\[839] = Net_4956_0[937]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_7\[840] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_6\[841] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_5\[842] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_4\[843] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_3\[844] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_2\[845] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_1\[846] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_0\[847] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_7\[848] = Net_4956_7[930]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_6\[849] = Net_4956_6[931]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_5\[850] = Net_4956_5[932]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_4\[851] = Net_4956_4[933]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_3\[852] = Net_4956_3[934]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_2\[853] = Net_4956_2[935]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_1\[854] = Net_4956_1[936]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_0\[855] = Net_4956_0[937]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_7\[856] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_6\[857] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_5\[858] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_4\[859] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_3\[860] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_2\[861] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_1\[862] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_0\[863] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_3\[883] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_3\[884] = zero[2]
Removing Rhs of wire Net_4956_7[930] = \SLED_BRIGHTNESS_1:control_out_7\[1761]
Removing Rhs of wire Net_4956_7[930] = \SLED_BRIGHTNESS_1:control_7\[1770]
Removing Rhs of wire Net_4956_6[931] = \SLED_BRIGHTNESS_1:control_out_6\[1762]
Removing Rhs of wire Net_4956_6[931] = \SLED_BRIGHTNESS_1:control_6\[1771]
Removing Rhs of wire Net_4956_5[932] = \SLED_BRIGHTNESS_1:control_out_5\[1763]
Removing Rhs of wire Net_4956_5[932] = \SLED_BRIGHTNESS_1:control_5\[1772]
Removing Rhs of wire Net_4956_4[933] = \SLED_BRIGHTNESS_1:control_out_4\[1764]
Removing Rhs of wire Net_4956_4[933] = \SLED_BRIGHTNESS_1:control_4\[1773]
Removing Rhs of wire Net_4956_3[934] = \SLED_BRIGHTNESS_1:control_out_3\[1765]
Removing Rhs of wire Net_4956_3[934] = \SLED_BRIGHTNESS_1:control_3\[1774]
Removing Rhs of wire Net_4956_2[935] = \SLED_BRIGHTNESS_1:control_out_2\[1766]
Removing Rhs of wire Net_4956_2[935] = \SLED_BRIGHTNESS_1:control_2\[1775]
Removing Rhs of wire Net_4956_1[936] = \SLED_BRIGHTNESS_1:control_out_1\[1767]
Removing Rhs of wire Net_4956_1[936] = \SLED_BRIGHTNESS_1:control_1\[1776]
Removing Rhs of wire Net_4956_0[937] = \SLED_BRIGHTNESS_1:control_out_0\[1768]
Removing Rhs of wire Net_4956_0[937] = \SLED_BRIGHTNESS_1:control_0\[1777]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_7\[938] = \LEDs_Out_1:MODIN4_7\[939]
Removing Lhs of wire \LEDs_Out_1:MODIN4_7\[939] = Net_4957_7[508]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_6\[940] = \LEDs_Out_1:MODIN4_6\[941]
Removing Lhs of wire \LEDs_Out_1:MODIN4_6\[941] = Net_4957_6[510]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_5\[942] = \LEDs_Out_1:MODIN4_5\[943]
Removing Lhs of wire \LEDs_Out_1:MODIN4_5\[943] = Net_4957_5[512]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_4\[944] = \LEDs_Out_1:MODIN4_4\[945]
Removing Lhs of wire \LEDs_Out_1:MODIN4_4\[945] = Net_4957_4[514]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_3\[946] = \LEDs_Out_1:MODIN4_3\[947]
Removing Lhs of wire \LEDs_Out_1:MODIN4_3\[947] = Net_4957_3[516]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_2\[948] = \LEDs_Out_1:MODIN4_2\[949]
Removing Lhs of wire \LEDs_Out_1:MODIN4_2\[949] = Net_4957_2[518]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_1\[950] = \LEDs_Out_1:MODIN4_1\[951]
Removing Lhs of wire \LEDs_Out_1:MODIN4_1\[951] = Net_4957_1[520]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_0\[952] = \LEDs_Out_1:MODIN4_0\[953]
Removing Lhs of wire \LEDs_Out_1:MODIN4_0\[953] = Net_4957_0[522]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_7\[954] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODIN5_7\[955] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_6\[956] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODIN5_6\[957] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_5\[958] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODIN5_5\[959] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_4\[960] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODIN5_4\[961] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_3\[962] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODIN5_3\[963] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_2\[964] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODIN5_2\[965] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_1\[966] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODIN5_1\[967] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_0\[968] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODIN5_0\[969] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_7\[970] = Net_4957_7[508]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_6\[971] = Net_4957_6[510]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_5\[972] = Net_4957_5[512]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_4\[973] = Net_4957_4[514]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_3\[974] = Net_4957_3[516]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_2\[975] = Net_4957_2[518]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_1\[976] = Net_4957_1[520]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_0\[977] = Net_4957_0[522]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_7\[978] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_6\[979] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_5\[980] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_4\[981] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_3\[982] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_2\[983] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_1\[984] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_0\[985] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_7\[986] = Net_4957_7[508]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_6\[987] = Net_4957_6[510]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_5\[988] = Net_4957_5[512]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_4\[989] = Net_4957_4[514]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_3\[990] = Net_4957_3[516]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_2\[991] = Net_4957_2[518]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_1\[992] = Net_4957_1[520]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_0\[993] = Net_4957_0[522]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_7\[994] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_6\[995] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_5\[996] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_4\[997] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_3\[998] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_2\[999] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_1\[1000] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_0\[1001] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_3\[1021] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_3\[1022] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_7\[1068] = \LEDs_Out_1:MODIN6_7\[1069]
Removing Lhs of wire \LEDs_Out_1:MODIN6_7\[1069] = Net_5096_7[1198]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_6\[1070] = \LEDs_Out_1:MODIN6_6\[1071]
Removing Lhs of wire \LEDs_Out_1:MODIN6_6\[1071] = Net_5096_6[1199]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_5\[1072] = \LEDs_Out_1:MODIN6_5\[1073]
Removing Lhs of wire \LEDs_Out_1:MODIN6_5\[1073] = Net_5096_5[1200]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_4\[1074] = \LEDs_Out_1:MODIN6_4\[1075]
Removing Lhs of wire \LEDs_Out_1:MODIN6_4\[1075] = Net_5096_4[1201]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_3\[1076] = \LEDs_Out_1:MODIN6_3\[1077]
Removing Lhs of wire \LEDs_Out_1:MODIN6_3\[1077] = Net_5096_3[1202]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_2\[1078] = \LEDs_Out_1:MODIN6_2\[1079]
Removing Lhs of wire \LEDs_Out_1:MODIN6_2\[1079] = Net_5096_2[1203]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_1\[1080] = \LEDs_Out_1:MODIN6_1\[1081]
Removing Lhs of wire \LEDs_Out_1:MODIN6_1\[1081] = Net_5096_1[1204]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_0\[1082] = \LEDs_Out_1:MODIN6_0\[1083]
Removing Lhs of wire \LEDs_Out_1:MODIN6_0\[1083] = Net_5096_0[1205]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_7\[1084] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODIN7_7\[1085] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_6\[1086] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODIN7_6\[1087] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_5\[1088] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODIN7_5\[1089] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_4\[1090] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODIN7_4\[1091] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_3\[1092] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODIN7_3\[1093] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_2\[1094] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODIN7_2\[1095] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_1\[1096] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODIN7_1\[1097] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_0\[1098] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODIN7_0\[1099] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_7\[1100] = Net_5096_7[1198]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_6\[1101] = Net_5096_6[1199]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_5\[1102] = Net_5096_5[1200]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_4\[1103] = Net_5096_4[1201]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_3\[1104] = Net_5096_3[1202]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_2\[1105] = Net_5096_2[1203]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_1\[1106] = Net_5096_1[1204]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_0\[1107] = Net_5096_0[1205]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_7\[1108] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_6\[1109] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_5\[1110] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_4\[1111] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_3\[1112] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_2\[1113] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_1\[1114] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_0\[1115] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_7\[1116] = Net_5096_7[1198]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_6\[1117] = Net_5096_6[1199]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_5\[1118] = Net_5096_5[1200]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_4\[1119] = Net_5096_4[1201]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_3\[1120] = Net_5096_3[1202]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_2\[1121] = Net_5096_2[1203]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_1\[1122] = Net_5096_1[1204]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_0\[1123] = Net_5096_0[1205]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_7\[1124] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_6\[1125] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_5\[1126] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_4\[1127] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_3\[1128] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_2\[1129] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_1\[1130] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_0\[1131] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_3\[1151] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_3\[1152] = zero[2]
Removing Rhs of wire Net_5096_7[1198] = \SLED_BRIGHTNESS_3:control_out_7\[1798]
Removing Rhs of wire Net_5096_7[1198] = \SLED_BRIGHTNESS_3:control_7\[1807]
Removing Rhs of wire Net_5096_6[1199] = \SLED_BRIGHTNESS_3:control_out_6\[1799]
Removing Rhs of wire Net_5096_6[1199] = \SLED_BRIGHTNESS_3:control_6\[1808]
Removing Rhs of wire Net_5096_5[1200] = \SLED_BRIGHTNESS_3:control_out_5\[1800]
Removing Rhs of wire Net_5096_5[1200] = \SLED_BRIGHTNESS_3:control_5\[1809]
Removing Rhs of wire Net_5096_4[1201] = \SLED_BRIGHTNESS_3:control_out_4\[1801]
Removing Rhs of wire Net_5096_4[1201] = \SLED_BRIGHTNESS_3:control_4\[1810]
Removing Rhs of wire Net_5096_3[1202] = \SLED_BRIGHTNESS_3:control_out_3\[1802]
Removing Rhs of wire Net_5096_3[1202] = \SLED_BRIGHTNESS_3:control_3\[1811]
Removing Rhs of wire Net_5096_2[1203] = \SLED_BRIGHTNESS_3:control_out_2\[1803]
Removing Rhs of wire Net_5096_2[1203] = \SLED_BRIGHTNESS_3:control_2\[1812]
Removing Rhs of wire Net_5096_1[1204] = \SLED_BRIGHTNESS_3:control_out_1\[1804]
Removing Rhs of wire Net_5096_1[1204] = \SLED_BRIGHTNESS_3:control_1\[1813]
Removing Rhs of wire Net_5096_0[1205] = \SLED_BRIGHTNESS_3:control_out_0\[1805]
Removing Rhs of wire Net_5096_0[1205] = \SLED_BRIGHTNESS_3:control_0\[1814]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_7\[1206] = \LEDs_Out_1:MODIN8_7\[1207]
Removing Lhs of wire \LEDs_Out_1:MODIN8_7\[1207] = Net_4959_7[1336]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_6\[1208] = \LEDs_Out_1:MODIN8_6\[1209]
Removing Lhs of wire \LEDs_Out_1:MODIN8_6\[1209] = Net_4959_6[1337]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_5\[1210] = \LEDs_Out_1:MODIN8_5\[1211]
Removing Lhs of wire \LEDs_Out_1:MODIN8_5\[1211] = Net_4959_5[1338]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_4\[1212] = \LEDs_Out_1:MODIN8_4\[1213]
Removing Lhs of wire \LEDs_Out_1:MODIN8_4\[1213] = Net_4959_4[1339]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_3\[1214] = \LEDs_Out_1:MODIN8_3\[1215]
Removing Lhs of wire \LEDs_Out_1:MODIN8_3\[1215] = Net_4959_3[1340]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_2\[1216] = \LEDs_Out_1:MODIN8_2\[1217]
Removing Lhs of wire \LEDs_Out_1:MODIN8_2\[1217] = Net_4959_2[1341]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_1\[1218] = \LEDs_Out_1:MODIN8_1\[1219]
Removing Lhs of wire \LEDs_Out_1:MODIN8_1\[1219] = Net_4959_1[1342]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_0\[1220] = \LEDs_Out_1:MODIN8_0\[1221]
Removing Lhs of wire \LEDs_Out_1:MODIN8_0\[1221] = Net_4959_0[1343]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_7\[1222] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODIN9_7\[1223] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_6\[1224] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODIN9_6\[1225] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_5\[1226] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODIN9_5\[1227] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_4\[1228] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODIN9_4\[1229] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_3\[1230] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODIN9_3\[1231] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_2\[1232] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODIN9_2\[1233] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_1\[1234] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODIN9_1\[1235] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_0\[1236] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODIN9_0\[1237] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_7\[1238] = Net_4959_7[1336]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_6\[1239] = Net_4959_6[1337]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_5\[1240] = Net_4959_5[1338]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_4\[1241] = Net_4959_4[1339]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_3\[1242] = Net_4959_3[1340]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_2\[1243] = Net_4959_2[1341]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_1\[1244] = Net_4959_1[1342]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_0\[1245] = Net_4959_0[1343]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_7\[1246] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_6\[1247] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_5\[1248] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_4\[1249] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_3\[1250] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_2\[1251] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_1\[1252] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_0\[1253] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_7\[1254] = Net_4959_7[1336]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_6\[1255] = Net_4959_6[1337]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_5\[1256] = Net_4959_5[1338]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_4\[1257] = Net_4959_4[1339]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_3\[1258] = Net_4959_3[1340]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_2\[1259] = Net_4959_2[1341]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_1\[1260] = Net_4959_1[1342]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_0\[1261] = Net_4959_0[1343]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_7\[1262] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_6\[1263] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_5\[1264] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_4\[1265] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_3\[1266] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_2\[1267] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_1\[1268] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_0\[1269] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_3\[1289] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_3\[1290] = zero[2]
Removing Rhs of wire Net_4959_7[1336] = \SLED_BRIGHTNESS_4:control_out_7\[1817]
Removing Rhs of wire Net_4959_7[1336] = \SLED_BRIGHTNESS_4:control_7\[1826]
Removing Rhs of wire Net_4959_6[1337] = \SLED_BRIGHTNESS_4:control_out_6\[1818]
Removing Rhs of wire Net_4959_6[1337] = \SLED_BRIGHTNESS_4:control_6\[1827]
Removing Rhs of wire Net_4959_5[1338] = \SLED_BRIGHTNESS_4:control_out_5\[1819]
Removing Rhs of wire Net_4959_5[1338] = \SLED_BRIGHTNESS_4:control_5\[1828]
Removing Rhs of wire Net_4959_4[1339] = \SLED_BRIGHTNESS_4:control_out_4\[1820]
Removing Rhs of wire Net_4959_4[1339] = \SLED_BRIGHTNESS_4:control_4\[1829]
Removing Rhs of wire Net_4959_3[1340] = \SLED_BRIGHTNESS_4:control_out_3\[1821]
Removing Rhs of wire Net_4959_3[1340] = \SLED_BRIGHTNESS_4:control_3\[1830]
Removing Rhs of wire Net_4959_2[1341] = \SLED_BRIGHTNESS_4:control_out_2\[1822]
Removing Rhs of wire Net_4959_2[1341] = \SLED_BRIGHTNESS_4:control_2\[1831]
Removing Rhs of wire Net_4959_1[1342] = \SLED_BRIGHTNESS_4:control_out_1\[1823]
Removing Rhs of wire Net_4959_1[1342] = \SLED_BRIGHTNESS_4:control_1\[1832]
Removing Rhs of wire Net_4959_0[1343] = \SLED_BRIGHTNESS_4:control_out_0\[1824]
Removing Rhs of wire Net_4959_0[1343] = \SLED_BRIGHTNESS_4:control_0\[1833]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_7\[1344] = \LEDs_Out_1:MODIN10_7\[1345]
Removing Lhs of wire \LEDs_Out_1:MODIN10_7\[1345] = Net_5097_7[1474]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_6\[1346] = \LEDs_Out_1:MODIN10_6\[1347]
Removing Lhs of wire \LEDs_Out_1:MODIN10_6\[1347] = Net_5097_6[1475]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_5\[1348] = \LEDs_Out_1:MODIN10_5\[1349]
Removing Lhs of wire \LEDs_Out_1:MODIN10_5\[1349] = Net_5097_5[1476]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_4\[1350] = \LEDs_Out_1:MODIN10_4\[1351]
Removing Lhs of wire \LEDs_Out_1:MODIN10_4\[1351] = Net_5097_4[1477]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_3\[1352] = \LEDs_Out_1:MODIN10_3\[1353]
Removing Lhs of wire \LEDs_Out_1:MODIN10_3\[1353] = Net_5097_3[1478]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_2\[1354] = \LEDs_Out_1:MODIN10_2\[1355]
Removing Lhs of wire \LEDs_Out_1:MODIN10_2\[1355] = Net_5097_2[1479]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_1\[1356] = \LEDs_Out_1:MODIN10_1\[1357]
Removing Lhs of wire \LEDs_Out_1:MODIN10_1\[1357] = Net_5097_1[1480]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_0\[1358] = \LEDs_Out_1:MODIN10_0\[1359]
Removing Lhs of wire \LEDs_Out_1:MODIN10_0\[1359] = Net_5097_0[1481]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_7\[1360] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODIN11_7\[1361] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_6\[1362] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODIN11_6\[1363] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_5\[1364] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODIN11_5\[1365] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_4\[1366] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODIN11_4\[1367] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_3\[1368] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODIN11_3\[1369] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_2\[1370] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODIN11_2\[1371] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_1\[1372] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODIN11_1\[1373] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_0\[1374] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODIN11_0\[1375] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_7\[1376] = Net_5097_7[1474]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_6\[1377] = Net_5097_6[1475]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_5\[1378] = Net_5097_5[1476]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_4\[1379] = Net_5097_4[1477]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_3\[1380] = Net_5097_3[1478]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_2\[1381] = Net_5097_2[1479]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_1\[1382] = Net_5097_1[1480]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_0\[1383] = Net_5097_0[1481]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_7\[1384] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_6\[1385] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_5\[1386] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_4\[1387] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_3\[1388] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_2\[1389] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_1\[1390] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_0\[1391] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_7\[1392] = Net_5097_7[1474]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_6\[1393] = Net_5097_6[1475]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_5\[1394] = Net_5097_5[1476]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_4\[1395] = Net_5097_4[1477]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_3\[1396] = Net_5097_3[1478]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_2\[1397] = Net_5097_2[1479]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_1\[1398] = Net_5097_1[1480]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_0\[1399] = Net_5097_0[1481]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_7\[1400] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_6\[1401] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_5\[1402] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_4\[1403] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_3\[1404] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_2\[1405] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_1\[1406] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_0\[1407] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_3\[1427] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_3\[1428] = zero[2]
Removing Rhs of wire Net_5097_7[1474] = \SLED_BRIGHTNESS_5:control_out_7\[1836]
Removing Rhs of wire Net_5097_7[1474] = \SLED_BRIGHTNESS_5:control_7\[1845]
Removing Rhs of wire Net_5097_6[1475] = \SLED_BRIGHTNESS_5:control_out_6\[1837]
Removing Rhs of wire Net_5097_6[1475] = \SLED_BRIGHTNESS_5:control_6\[1846]
Removing Rhs of wire Net_5097_5[1476] = \SLED_BRIGHTNESS_5:control_out_5\[1838]
Removing Rhs of wire Net_5097_5[1476] = \SLED_BRIGHTNESS_5:control_5\[1847]
Removing Rhs of wire Net_5097_4[1477] = \SLED_BRIGHTNESS_5:control_out_4\[1839]
Removing Rhs of wire Net_5097_4[1477] = \SLED_BRIGHTNESS_5:control_4\[1848]
Removing Rhs of wire Net_5097_3[1478] = \SLED_BRIGHTNESS_5:control_out_3\[1840]
Removing Rhs of wire Net_5097_3[1478] = \SLED_BRIGHTNESS_5:control_3\[1849]
Removing Rhs of wire Net_5097_2[1479] = \SLED_BRIGHTNESS_5:control_out_2\[1841]
Removing Rhs of wire Net_5097_2[1479] = \SLED_BRIGHTNESS_5:control_2\[1850]
Removing Rhs of wire Net_5097_1[1480] = \SLED_BRIGHTNESS_5:control_out_1\[1842]
Removing Rhs of wire Net_5097_1[1480] = \SLED_BRIGHTNESS_5:control_1\[1851]
Removing Rhs of wire Net_5097_0[1481] = \SLED_BRIGHTNESS_5:control_out_0\[1843]
Removing Rhs of wire Net_5097_0[1481] = \SLED_BRIGHTNESS_5:control_0\[1852]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_7\[1482] = \LEDs_Out_1:MODIN12_7\[1483]
Removing Lhs of wire \LEDs_Out_1:MODIN12_7\[1483] = Net_4961_7[1612]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_6\[1484] = \LEDs_Out_1:MODIN12_6\[1485]
Removing Lhs of wire \LEDs_Out_1:MODIN12_6\[1485] = Net_4961_6[1613]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_5\[1486] = \LEDs_Out_1:MODIN12_5\[1487]
Removing Lhs of wire \LEDs_Out_1:MODIN12_5\[1487] = Net_4961_5[1614]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_4\[1488] = \LEDs_Out_1:MODIN12_4\[1489]
Removing Lhs of wire \LEDs_Out_1:MODIN12_4\[1489] = Net_4961_4[1615]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_3\[1490] = \LEDs_Out_1:MODIN12_3\[1491]
Removing Lhs of wire \LEDs_Out_1:MODIN12_3\[1491] = Net_4961_3[1616]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_2\[1492] = \LEDs_Out_1:MODIN12_2\[1493]
Removing Lhs of wire \LEDs_Out_1:MODIN12_2\[1493] = Net_4961_2[1617]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_1\[1494] = \LEDs_Out_1:MODIN12_1\[1495]
Removing Lhs of wire \LEDs_Out_1:MODIN12_1\[1495] = Net_4961_1[1618]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_0\[1496] = \LEDs_Out_1:MODIN12_0\[1497]
Removing Lhs of wire \LEDs_Out_1:MODIN12_0\[1497] = Net_4961_0[1619]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_7\[1498] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODIN13_7\[1499] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_6\[1500] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODIN13_6\[1501] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_5\[1502] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODIN13_5\[1503] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_4\[1504] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODIN13_4\[1505] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_3\[1506] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODIN13_3\[1507] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_2\[1508] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODIN13_2\[1509] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_1\[1510] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODIN13_1\[1511] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_0\[1512] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODIN13_0\[1513] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_7\[1514] = Net_4961_7[1612]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_6\[1515] = Net_4961_6[1613]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_5\[1516] = Net_4961_5[1614]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_4\[1517] = Net_4961_4[1615]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_3\[1518] = Net_4961_3[1616]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_2\[1519] = Net_4961_2[1617]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_1\[1520] = Net_4961_1[1618]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_0\[1521] = Net_4961_0[1619]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_7\[1522] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_6\[1523] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_5\[1524] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_4\[1525] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_3\[1526] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_2\[1527] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_1\[1528] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_0\[1529] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_7\[1530] = Net_4961_7[1612]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_6\[1531] = Net_4961_6[1613]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_5\[1532] = Net_4961_5[1614]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_4\[1533] = Net_4961_4[1615]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_3\[1534] = Net_4961_3[1616]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_2\[1535] = Net_4961_2[1617]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_1\[1536] = Net_4961_1[1618]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_0\[1537] = Net_4961_0[1619]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_7\[1538] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_6\[1539] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_5\[1540] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_4\[1541] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_3\[1542] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_2\[1543] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_1\[1544] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_0\[1545] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_3\[1565] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_3\[1566] = zero[2]
Removing Rhs of wire Net_4961_7[1612] = \SLED_BRIGHTNESS_6:control_out_7\[1855]
Removing Rhs of wire Net_4961_7[1612] = \SLED_BRIGHTNESS_6:control_7\[1864]
Removing Rhs of wire Net_4961_6[1613] = \SLED_BRIGHTNESS_6:control_out_6\[1856]
Removing Rhs of wire Net_4961_6[1613] = \SLED_BRIGHTNESS_6:control_6\[1865]
Removing Rhs of wire Net_4961_5[1614] = \SLED_BRIGHTNESS_6:control_out_5\[1857]
Removing Rhs of wire Net_4961_5[1614] = \SLED_BRIGHTNESS_6:control_5\[1866]
Removing Rhs of wire Net_4961_4[1615] = \SLED_BRIGHTNESS_6:control_out_4\[1858]
Removing Rhs of wire Net_4961_4[1615] = \SLED_BRIGHTNESS_6:control_4\[1867]
Removing Rhs of wire Net_4961_3[1616] = \SLED_BRIGHTNESS_6:control_out_3\[1859]
Removing Rhs of wire Net_4961_3[1616] = \SLED_BRIGHTNESS_6:control_3\[1868]
Removing Rhs of wire Net_4961_2[1617] = \SLED_BRIGHTNESS_6:control_out_2\[1860]
Removing Rhs of wire Net_4961_2[1617] = \SLED_BRIGHTNESS_6:control_2\[1869]
Removing Rhs of wire Net_4961_1[1618] = \SLED_BRIGHTNESS_6:control_out_1\[1861]
Removing Rhs of wire Net_4961_1[1618] = \SLED_BRIGHTNESS_6:control_1\[1870]
Removing Rhs of wire Net_4961_0[1619] = \SLED_BRIGHTNESS_6:control_out_0\[1862]
Removing Rhs of wire Net_4961_0[1619] = \SLED_BRIGHTNESS_6:control_0\[1871]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_7\[1620] = \LEDs_Out_1:MODIN14_7\[1621]
Removing Lhs of wire \LEDs_Out_1:MODIN14_7\[1621] = Net_4962_7[1750]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_6\[1622] = \LEDs_Out_1:MODIN14_6\[1623]
Removing Lhs of wire \LEDs_Out_1:MODIN14_6\[1623] = Net_4962_6[1751]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_5\[1624] = \LEDs_Out_1:MODIN14_5\[1625]
Removing Lhs of wire \LEDs_Out_1:MODIN14_5\[1625] = Net_4962_5[1752]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_4\[1626] = \LEDs_Out_1:MODIN14_4\[1627]
Removing Lhs of wire \LEDs_Out_1:MODIN14_4\[1627] = Net_4962_4[1753]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_3\[1628] = \LEDs_Out_1:MODIN14_3\[1629]
Removing Lhs of wire \LEDs_Out_1:MODIN14_3\[1629] = Net_4962_3[1754]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_2\[1630] = \LEDs_Out_1:MODIN14_2\[1631]
Removing Lhs of wire \LEDs_Out_1:MODIN14_2\[1631] = Net_4962_2[1755]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_1\[1632] = \LEDs_Out_1:MODIN14_1\[1633]
Removing Lhs of wire \LEDs_Out_1:MODIN14_1\[1633] = Net_4962_1[1756]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_0\[1634] = \LEDs_Out_1:MODIN14_0\[1635]
Removing Lhs of wire \LEDs_Out_1:MODIN14_0\[1635] = Net_4962_0[1757]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_7\[1636] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODIN15_7\[1637] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_6\[1638] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODIN15_6\[1639] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_5\[1640] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODIN15_5\[1641] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_4\[1642] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODIN15_4\[1643] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_3\[1644] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODIN15_3\[1645] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_2\[1646] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODIN15_2\[1647] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_1\[1648] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODIN15_1\[1649] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_0\[1650] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODIN15_0\[1651] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_7\[1652] = Net_4962_7[1750]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_6\[1653] = Net_4962_6[1751]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_5\[1654] = Net_4962_5[1752]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_4\[1655] = Net_4962_4[1753]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_3\[1656] = Net_4962_3[1754]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_2\[1657] = Net_4962_2[1755]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_1\[1658] = Net_4962_1[1756]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_0\[1659] = Net_4962_0[1757]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_7\[1660] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_6\[1661] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_5\[1662] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_4\[1663] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_3\[1664] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_2\[1665] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_1\[1666] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_0\[1667] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_7\[1668] = Net_4962_7[1750]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_6\[1669] = Net_4962_6[1751]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_5\[1670] = Net_4962_5[1752]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_4\[1671] = Net_4962_4[1753]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_3\[1672] = Net_4962_3[1754]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_2\[1673] = Net_4962_2[1755]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_1\[1674] = Net_4962_1[1756]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_0\[1675] = Net_4962_0[1757]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_7\[1676] = \LEDs_Out_1:Net_213_7\[578]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_6\[1677] = \LEDs_Out_1:Net_213_6\[580]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_5\[1678] = \LEDs_Out_1:Net_213_5\[582]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_4\[1679] = \LEDs_Out_1:Net_213_4\[584]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_3\[1680] = \LEDs_Out_1:Net_213_3\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_2\[1681] = \LEDs_Out_1:Net_213_2\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_1\[1682] = \LEDs_Out_1:Net_213_1\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_0\[1683] = \LEDs_Out_1:Net_213_0\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_3\[1703] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_3\[1704] = zero[2]
Removing Rhs of wire Net_4962_7[1750] = \SLED_BRIGHTNESS_7:control_out_7\[1874]
Removing Rhs of wire Net_4962_7[1750] = \SLED_BRIGHTNESS_7:control_7\[1883]
Removing Rhs of wire Net_4962_6[1751] = \SLED_BRIGHTNESS_7:control_out_6\[1875]
Removing Rhs of wire Net_4962_6[1751] = \SLED_BRIGHTNESS_7:control_6\[1884]
Removing Rhs of wire Net_4962_5[1752] = \SLED_BRIGHTNESS_7:control_out_5\[1876]
Removing Rhs of wire Net_4962_5[1752] = \SLED_BRIGHTNESS_7:control_5\[1885]
Removing Rhs of wire Net_4962_4[1753] = \SLED_BRIGHTNESS_7:control_out_4\[1877]
Removing Rhs of wire Net_4962_4[1753] = \SLED_BRIGHTNESS_7:control_4\[1886]
Removing Rhs of wire Net_4962_3[1754] = \SLED_BRIGHTNESS_7:control_out_3\[1878]
Removing Rhs of wire Net_4962_3[1754] = \SLED_BRIGHTNESS_7:control_3\[1887]
Removing Rhs of wire Net_4962_2[1755] = \SLED_BRIGHTNESS_7:control_out_2\[1879]
Removing Rhs of wire Net_4962_2[1755] = \SLED_BRIGHTNESS_7:control_2\[1888]
Removing Rhs of wire Net_4962_1[1756] = \SLED_BRIGHTNESS_7:control_out_1\[1880]
Removing Rhs of wire Net_4962_1[1756] = \SLED_BRIGHTNESS_7:control_1\[1889]
Removing Rhs of wire Net_4962_0[1757] = \SLED_BRIGHTNESS_7:control_out_0\[1881]
Removing Rhs of wire Net_4962_0[1757] = \SLED_BRIGHTNESS_7:control_0\[1890]
Removing Lhs of wire \SLED_BRIGHTNESS_1:clk\[1759] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_1:rst\[1760] = zero[2]
Removing Lhs of wire \WAVE_STATUS_LOW:status_7\[1778] = Net_2965_7[291]
Removing Lhs of wire \WAVE_STATUS_LOW:status_6\[1779] = Net_2965_6[293]
Removing Lhs of wire \WAVE_STATUS_LOW:status_5\[1780] = Net_2965_5[295]
Removing Lhs of wire \WAVE_STATUS_LOW:status_4\[1781] = Net_2965_4[297]
Removing Lhs of wire \WAVE_STATUS_LOW:status_3\[1782] = Net_2965_3[299]
Removing Lhs of wire \WAVE_STATUS_LOW:status_2\[1783] = Net_2965_2[301]
Removing Lhs of wire \WAVE_STATUS_LOW:status_1\[1784] = Net_2965_1[303]
Removing Lhs of wire \WAVE_STATUS_LOW:status_0\[1785] = Net_2965_0[305]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_7\[1787] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_6\[1788] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_5\[1789] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_4\[1790] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_3\[1791] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_2\[1792] = Net_2965_10[285]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_1\[1793] = Net_2965_9[287]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_0\[1794] = Net_2965_8[289]
Removing Lhs of wire \SLED_BRIGHTNESS_3:clk\[1796] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_3:rst\[1797] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_4:clk\[1815] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_4:rst\[1816] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_5:clk\[1834] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_5:rst\[1835] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_6:clk\[1853] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_6:rst\[1854] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_7:clk\[1872] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_7:rst\[1873] = zero[2]
Removing Lhs of wire \CROSSFADE_CTRL:clk\[1891] = zero[2]
Removing Lhs of wire \CROSSFADE_CTRL:rst\[1892] = zero[2]
Removing Rhs of wire Net_5234[1893] = \CROSSFADE_CTRL:control_out_0\[1894]
Removing Rhs of wire Net_5234[1893] = \CROSSFADE_CTRL:control_0\[1917]
Removing Rhs of wire Net_5236[1895] = \CROSSFADE_CTRL:control_out_1\[1896]
Removing Rhs of wire Net_5236[1895] = \CROSSFADE_CTRL:control_1\[1916]
Removing Lhs of wire \CROSSFADE_CNTR:add_vi_vv_MODGEN_17_7\[1921] = \CROSSFADE_CNTR:MODULE_17:g2:a0:s_7\[2088]
Removing Lhs of wire \CROSSFADE_CNTR:add_vi_vv_MODGEN_17_6\[1923] = \CROSSFADE_CNTR:MODULE_17:g2:a0:s_6\[2089]
Removing Lhs of wire \CROSSFADE_CNTR:add_vi_vv_MODGEN_17_5\[1925] = \CROSSFADE_CNTR:MODULE_17:g2:a0:s_5\[2090]
Removing Lhs of wire \CROSSFADE_CNTR:add_vi_vv_MODGEN_17_4\[1927] = \CROSSFADE_CNTR:MODULE_17:g2:a0:s_4\[2091]
Removing Lhs of wire \CROSSFADE_CNTR:add_vi_vv_MODGEN_17_3\[1929] = \CROSSFADE_CNTR:MODULE_17:g2:a0:s_3\[2092]
Removing Lhs of wire \CROSSFADE_CNTR:add_vi_vv_MODGEN_17_2\[1931] = \CROSSFADE_CNTR:MODULE_17:g2:a0:s_2\[2093]
Removing Lhs of wire \CROSSFADE_CNTR:add_vi_vv_MODGEN_17_1\[1933] = \CROSSFADE_CNTR:MODULE_17:g2:a0:s_1\[2094]
Removing Lhs of wire \CROSSFADE_CNTR:add_vi_vv_MODGEN_17_0\[1935] = \CROSSFADE_CNTR:MODULE_17:g2:a0:s_0\[2095]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_23\[1976] = zero[2]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_22\[1977] = zero[2]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_21\[1978] = zero[2]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_20\[1979] = zero[2]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_19\[1980] = zero[2]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_18\[1981] = zero[2]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_17\[1982] = zero[2]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_16\[1983] = zero[2]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_15\[1984] = zero[2]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_14\[1985] = zero[2]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_13\[1986] = zero[2]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_12\[1987] = zero[2]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_11\[1988] = zero[2]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_10\[1989] = zero[2]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_9\[1990] = zero[2]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_8\[1991] = zero[2]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_7\[1992] = \CROSSFADE_CNTR:MODIN31_7\[1993]
Removing Lhs of wire \CROSSFADE_CNTR:MODIN31_7\[1993] = Net_5287_7[1920]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_6\[1994] = \CROSSFADE_CNTR:MODIN31_6\[1995]
Removing Lhs of wire \CROSSFADE_CNTR:MODIN31_6\[1995] = Net_5287_6[1922]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_5\[1996] = \CROSSFADE_CNTR:MODIN31_5\[1997]
Removing Lhs of wire \CROSSFADE_CNTR:MODIN31_5\[1997] = Net_5287_5[1924]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_4\[1998] = \CROSSFADE_CNTR:MODIN31_4\[1999]
Removing Lhs of wire \CROSSFADE_CNTR:MODIN31_4\[1999] = Net_5287_4[1926]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_3\[2000] = \CROSSFADE_CNTR:MODIN31_3\[2001]
Removing Lhs of wire \CROSSFADE_CNTR:MODIN31_3\[2001] = Net_5287_3[1928]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_2\[2002] = \CROSSFADE_CNTR:MODIN31_2\[2003]
Removing Lhs of wire \CROSSFADE_CNTR:MODIN31_2\[2003] = Net_5287_2[1930]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_1\[2004] = \CROSSFADE_CNTR:MODIN31_1\[2005]
Removing Lhs of wire \CROSSFADE_CNTR:MODIN31_1\[2005] = Net_5287_1[1932]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:a_0\[2006] = \CROSSFADE_CNTR:MODIN31_0\[2007]
Removing Lhs of wire \CROSSFADE_CNTR:MODIN31_0\[2007] = Net_5287_0[1934]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_0\[2133] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_0\[2134] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \LED_8_VALUE:clk\[2135] = zero[2]
Removing Lhs of wire \LED_8_VALUE:rst\[2136] = zero[2]
Removing Lhs of wire \CROSSFADE_VAL:status_7\[2161] = Net_5287_7[1920]
Removing Lhs of wire \CROSSFADE_VAL:status_6\[2162] = Net_5287_6[1922]
Removing Lhs of wire \CROSSFADE_VAL:status_5\[2163] = Net_5287_5[1924]
Removing Lhs of wire \CROSSFADE_VAL:status_4\[2164] = Net_5287_4[1926]
Removing Lhs of wire \CROSSFADE_VAL:status_3\[2165] = Net_5287_3[1928]
Removing Lhs of wire \CROSSFADE_VAL:status_2\[2166] = Net_5287_2[1930]
Removing Lhs of wire \CROSSFADE_VAL:status_1\[2167] = Net_5287_1[1932]
Removing Lhs of wire \CROSSFADE_VAL:status_0\[2168] = Net_5287_0[1934]
Removing Lhs of wire tmpOE__RV1_net_0[2171] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \POT_VALUE:vp_ctl_0\[2186] = zero[2]
Removing Lhs of wire \POT_VALUE:vp_ctl_2\[2187] = zero[2]
Removing Lhs of wire \POT_VALUE:vn_ctl_1\[2188] = zero[2]
Removing Lhs of wire \POT_VALUE:vn_ctl_3\[2189] = zero[2]
Removing Lhs of wire \POT_VALUE:vp_ctl_1\[2190] = zero[2]
Removing Lhs of wire \POT_VALUE:vp_ctl_3\[2191] = zero[2]
Removing Lhs of wire \POT_VALUE:vn_ctl_0\[2192] = zero[2]
Removing Lhs of wire \POT_VALUE:vn_ctl_2\[2193] = zero[2]
Removing Rhs of wire \POT_VALUE:Net_188\[2196] = \POT_VALUE:Net_221\[2197]
Removing Lhs of wire \POT_VALUE:soc\[2202] = zero[2]
Removing Lhs of wire \POT_VALUE:tmpOE__Bypass_net_0\[2220] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \POT_VALUE:Net_381\[2235] = zero[2]
Removing Lhs of wire tmpOE__SW5_net_0[2237] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW6_net_0[2244] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW7_net_0[2251] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__DO1_net_0[2258] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5758[2259] = \Lights_Out_1:BUCK_DUTY:Net_57\[2536]
Removing Lhs of wire tmpOE__DO8_net_0[2265] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5757[2266] = \Lights_Out_1:cmp_vv_vv_MODGEN_15\[2522]
Removing Rhs of wire Net_5757[2266] = \Lights_Out_1:MODULE_15:g1:a0:xlt\[3344]
Removing Rhs of wire Net_5757[2266] = \Lights_Out_1:MODULE_15:g1:a0:gx:u0:albi_0\[3340]
Removing Lhs of wire tmpOE__DO7_net_0[2272] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5756[2273] = \Lights_Out_1:cmp_vv_vv_MODGEN_14\[2521]
Removing Rhs of wire Net_5756[2273] = \Lights_Out_1:MODULE_14:g1:a0:xlt\[3228]
Removing Rhs of wire Net_5756[2273] = \Lights_Out_1:MODULE_14:g1:a0:gx:u0:albi_0\[3224]
Removing Lhs of wire tmpOE__DO6_net_0[2279] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5755[2280] = \Lights_Out_1:cmp_vv_vv_MODGEN_13\[2520]
Removing Rhs of wire Net_5755[2280] = \Lights_Out_1:MODULE_13:g1:a0:xlt\[3112]
Removing Rhs of wire Net_5755[2280] = \Lights_Out_1:MODULE_13:g1:a0:gx:u0:albi_0\[3108]
Removing Lhs of wire tmpOE__DO5_net_0[2286] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5754[2287] = \Lights_Out_1:cmp_vv_vv_MODGEN_12\[2519]
Removing Rhs of wire Net_5754[2287] = \Lights_Out_1:MODULE_12:g1:a0:xlt\[2996]
Removing Rhs of wire Net_5754[2287] = \Lights_Out_1:MODULE_12:g1:a0:gx:u0:albi_0\[2992]
Removing Lhs of wire tmpOE__DO4_net_0[2293] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5753[2294] = \Lights_Out_1:cmp_vv_vv_MODGEN_11\[2518]
Removing Rhs of wire Net_5753[2294] = \Lights_Out_1:MODULE_11:g1:a0:xlt\[2880]
Removing Rhs of wire Net_5753[2294] = \Lights_Out_1:MODULE_11:g1:a0:gx:u0:albi_0\[2876]
Removing Lhs of wire tmpOE__DO3_net_0[2300] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5752[2301] = \Lights_Out_1:cmp_vv_vv_MODGEN_10\[2517]
Removing Rhs of wire Net_5752[2301] = \Lights_Out_1:MODULE_10:g1:a0:xlt\[2764]
Removing Rhs of wire Net_5752[2301] = \Lights_Out_1:MODULE_10:g1:a0:gx:u0:albi_0\[2760]
Removing Lhs of wire tmpOE__DO2_net_0[2307] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5751[2308] = \Lights_Out_1:cmp_vv_vv_MODGEN_9\[2516]
Removing Rhs of wire Net_5751[2308] = \Lights_Out_1:MODULE_9:g1:a0:xlt\[2648]
Removing Rhs of wire Net_5751[2308] = \Lights_Out_1:MODULE_9:g1:a0:gx:u0:albi_0\[2644]
Removing Lhs of wire \LIGHT_BRIGHTNESS_7:clk\[2313] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_7:rst\[2314] = zero[2]
Removing Rhs of wire Net_5426_6[2317] = \LIGHT_BRIGHTNESS_7:control_out_6\[2318]
Removing Rhs of wire Net_5426_6[2317] = \LIGHT_BRIGHTNESS_7:control_6\[2333]
Removing Rhs of wire Net_5426_5[2319] = \LIGHT_BRIGHTNESS_7:control_out_5\[2320]
Removing Rhs of wire Net_5426_5[2319] = \LIGHT_BRIGHTNESS_7:control_5\[2334]
Removing Rhs of wire Net_5426_4[2321] = \LIGHT_BRIGHTNESS_7:control_out_4\[2322]
Removing Rhs of wire Net_5426_4[2321] = \LIGHT_BRIGHTNESS_7:control_4\[2335]
Removing Rhs of wire Net_5426_3[2323] = \LIGHT_BRIGHTNESS_7:control_out_3\[2324]
Removing Rhs of wire Net_5426_3[2323] = \LIGHT_BRIGHTNESS_7:control_3\[2336]
Removing Rhs of wire Net_5426_2[2325] = \LIGHT_BRIGHTNESS_7:control_out_2\[2326]
Removing Rhs of wire Net_5426_2[2325] = \LIGHT_BRIGHTNESS_7:control_2\[2337]
Removing Rhs of wire Net_5426_1[2327] = \LIGHT_BRIGHTNESS_7:control_out_1\[2328]
Removing Rhs of wire Net_5426_1[2327] = \LIGHT_BRIGHTNESS_7:control_1\[2338]
Removing Rhs of wire Net_5426_0[2329] = \LIGHT_BRIGHTNESS_7:control_out_0\[2330]
Removing Rhs of wire Net_5426_0[2329] = \LIGHT_BRIGHTNESS_7:control_0\[2339]
Removing Lhs of wire \LIGHT_BRIGHTNESS_6:clk\[2340] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_6:rst\[2341] = zero[2]
Removing Rhs of wire Net_5425_6[2344] = \LIGHT_BRIGHTNESS_6:control_out_6\[2345]
Removing Rhs of wire Net_5425_6[2344] = \LIGHT_BRIGHTNESS_6:control_6\[2360]
Removing Rhs of wire Net_5425_5[2346] = \LIGHT_BRIGHTNESS_6:control_out_5\[2347]
Removing Rhs of wire Net_5425_5[2346] = \LIGHT_BRIGHTNESS_6:control_5\[2361]
Removing Rhs of wire Net_5425_4[2348] = \LIGHT_BRIGHTNESS_6:control_out_4\[2349]
Removing Rhs of wire Net_5425_4[2348] = \LIGHT_BRIGHTNESS_6:control_4\[2362]
Removing Rhs of wire Net_5425_3[2350] = \LIGHT_BRIGHTNESS_6:control_out_3\[2351]
Removing Rhs of wire Net_5425_3[2350] = \LIGHT_BRIGHTNESS_6:control_3\[2363]
Removing Rhs of wire Net_5425_2[2352] = \LIGHT_BRIGHTNESS_6:control_out_2\[2353]
Removing Rhs of wire Net_5425_2[2352] = \LIGHT_BRIGHTNESS_6:control_2\[2364]
Removing Rhs of wire Net_5425_1[2354] = \LIGHT_BRIGHTNESS_6:control_out_1\[2355]
Removing Rhs of wire Net_5425_1[2354] = \LIGHT_BRIGHTNESS_6:control_1\[2365]
Removing Rhs of wire Net_5425_0[2356] = \LIGHT_BRIGHTNESS_6:control_out_0\[2357]
Removing Rhs of wire Net_5425_0[2356] = \LIGHT_BRIGHTNESS_6:control_0\[2366]
Removing Lhs of wire \LIGHT_BRIGHTNESS_5:clk\[2367] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_5:rst\[2368] = zero[2]
Removing Rhs of wire Net_5424_6[2371] = \LIGHT_BRIGHTNESS_5:control_out_6\[2372]
Removing Rhs of wire Net_5424_6[2371] = \LIGHT_BRIGHTNESS_5:control_6\[2387]
Removing Rhs of wire Net_5424_5[2373] = \LIGHT_BRIGHTNESS_5:control_out_5\[2374]
Removing Rhs of wire Net_5424_5[2373] = \LIGHT_BRIGHTNESS_5:control_5\[2388]
Removing Rhs of wire Net_5424_4[2375] = \LIGHT_BRIGHTNESS_5:control_out_4\[2376]
Removing Rhs of wire Net_5424_4[2375] = \LIGHT_BRIGHTNESS_5:control_4\[2389]
Removing Rhs of wire Net_5424_3[2377] = \LIGHT_BRIGHTNESS_5:control_out_3\[2378]
Removing Rhs of wire Net_5424_3[2377] = \LIGHT_BRIGHTNESS_5:control_3\[2390]
Removing Rhs of wire Net_5424_2[2379] = \LIGHT_BRIGHTNESS_5:control_out_2\[2380]
Removing Rhs of wire Net_5424_2[2379] = \LIGHT_BRIGHTNESS_5:control_2\[2391]
Removing Rhs of wire Net_5424_1[2381] = \LIGHT_BRIGHTNESS_5:control_out_1\[2382]
Removing Rhs of wire Net_5424_1[2381] = \LIGHT_BRIGHTNESS_5:control_1\[2392]
Removing Rhs of wire Net_5424_0[2383] = \LIGHT_BRIGHTNESS_5:control_out_0\[2384]
Removing Rhs of wire Net_5424_0[2383] = \LIGHT_BRIGHTNESS_5:control_0\[2393]
Removing Lhs of wire \LIGHT_BRIGHTNESS_4:clk\[2394] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_4:rst\[2395] = zero[2]
Removing Rhs of wire Net_5423_6[2398] = \LIGHT_BRIGHTNESS_4:control_out_6\[2399]
Removing Rhs of wire Net_5423_6[2398] = \LIGHT_BRIGHTNESS_4:control_6\[2414]
Removing Rhs of wire Net_5423_5[2400] = \LIGHT_BRIGHTNESS_4:control_out_5\[2401]
Removing Rhs of wire Net_5423_5[2400] = \LIGHT_BRIGHTNESS_4:control_5\[2415]
Removing Rhs of wire Net_5423_4[2402] = \LIGHT_BRIGHTNESS_4:control_out_4\[2403]
Removing Rhs of wire Net_5423_4[2402] = \LIGHT_BRIGHTNESS_4:control_4\[2416]
Removing Rhs of wire Net_5423_3[2404] = \LIGHT_BRIGHTNESS_4:control_out_3\[2405]
Removing Rhs of wire Net_5423_3[2404] = \LIGHT_BRIGHTNESS_4:control_3\[2417]
Removing Rhs of wire Net_5423_2[2406] = \LIGHT_BRIGHTNESS_4:control_out_2\[2407]
Removing Rhs of wire Net_5423_2[2406] = \LIGHT_BRIGHTNESS_4:control_2\[2418]
Removing Rhs of wire Net_5423_1[2408] = \LIGHT_BRIGHTNESS_4:control_out_1\[2409]
Removing Rhs of wire Net_5423_1[2408] = \LIGHT_BRIGHTNESS_4:control_1\[2419]
Removing Rhs of wire Net_5423_0[2410] = \LIGHT_BRIGHTNESS_4:control_out_0\[2411]
Removing Rhs of wire Net_5423_0[2410] = \LIGHT_BRIGHTNESS_4:control_0\[2420]
Removing Lhs of wire \LIGHT_BRIGHTNESS_3:clk\[2421] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_3:rst\[2422] = zero[2]
Removing Rhs of wire Net_5422_6[2425] = \LIGHT_BRIGHTNESS_3:control_out_6\[2426]
Removing Rhs of wire Net_5422_6[2425] = \LIGHT_BRIGHTNESS_3:control_6\[2441]
Removing Rhs of wire Net_5422_5[2427] = \LIGHT_BRIGHTNESS_3:control_out_5\[2428]
Removing Rhs of wire Net_5422_5[2427] = \LIGHT_BRIGHTNESS_3:control_5\[2442]
Removing Rhs of wire Net_5422_4[2429] = \LIGHT_BRIGHTNESS_3:control_out_4\[2430]
Removing Rhs of wire Net_5422_4[2429] = \LIGHT_BRIGHTNESS_3:control_4\[2443]
Removing Rhs of wire Net_5422_3[2431] = \LIGHT_BRIGHTNESS_3:control_out_3\[2432]
Removing Rhs of wire Net_5422_3[2431] = \LIGHT_BRIGHTNESS_3:control_3\[2444]
Removing Rhs of wire Net_5422_2[2433] = \LIGHT_BRIGHTNESS_3:control_out_2\[2434]
Removing Rhs of wire Net_5422_2[2433] = \LIGHT_BRIGHTNESS_3:control_2\[2445]
Removing Rhs of wire Net_5422_1[2435] = \LIGHT_BRIGHTNESS_3:control_out_1\[2436]
Removing Rhs of wire Net_5422_1[2435] = \LIGHT_BRIGHTNESS_3:control_1\[2446]
Removing Rhs of wire Net_5422_0[2437] = \LIGHT_BRIGHTNESS_3:control_out_0\[2438]
Removing Rhs of wire Net_5422_0[2437] = \LIGHT_BRIGHTNESS_3:control_0\[2447]
Removing Lhs of wire \LIGHT_BRIGHTNESS_2:clk\[2448] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_2:rst\[2449] = zero[2]
Removing Rhs of wire Net_5421_6[2452] = \LIGHT_BRIGHTNESS_2:control_out_6\[2453]
Removing Rhs of wire Net_5421_6[2452] = \LIGHT_BRIGHTNESS_2:control_6\[2468]
Removing Rhs of wire Net_5421_5[2454] = \LIGHT_BRIGHTNESS_2:control_out_5\[2455]
Removing Rhs of wire Net_5421_5[2454] = \LIGHT_BRIGHTNESS_2:control_5\[2469]
Removing Rhs of wire Net_5421_4[2456] = \LIGHT_BRIGHTNESS_2:control_out_4\[2457]
Removing Rhs of wire Net_5421_4[2456] = \LIGHT_BRIGHTNESS_2:control_4\[2470]
Removing Rhs of wire Net_5421_3[2458] = \LIGHT_BRIGHTNESS_2:control_out_3\[2459]
Removing Rhs of wire Net_5421_3[2458] = \LIGHT_BRIGHTNESS_2:control_3\[2471]
Removing Rhs of wire Net_5421_2[2460] = \LIGHT_BRIGHTNESS_2:control_out_2\[2461]
Removing Rhs of wire Net_5421_2[2460] = \LIGHT_BRIGHTNESS_2:control_2\[2472]
Removing Rhs of wire Net_5421_1[2462] = \LIGHT_BRIGHTNESS_2:control_out_1\[2463]
Removing Rhs of wire Net_5421_1[2462] = \LIGHT_BRIGHTNESS_2:control_1\[2473]
Removing Rhs of wire Net_5421_0[2464] = \LIGHT_BRIGHTNESS_2:control_out_0\[2465]
Removing Rhs of wire Net_5421_0[2464] = \LIGHT_BRIGHTNESS_2:control_0\[2474]
Removing Lhs of wire \LIGHT_BRIGHTNESS_1:clk\[2475] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_1:rst\[2476] = zero[2]
Removing Rhs of wire Net_5420_6[2479] = \LIGHT_BRIGHTNESS_1:control_out_6\[2480]
Removing Rhs of wire Net_5420_6[2479] = \LIGHT_BRIGHTNESS_1:control_6\[2495]
Removing Rhs of wire Net_5420_5[2481] = \LIGHT_BRIGHTNESS_1:control_out_5\[2482]
Removing Rhs of wire Net_5420_5[2481] = \LIGHT_BRIGHTNESS_1:control_5\[2496]
Removing Rhs of wire Net_5420_4[2483] = \LIGHT_BRIGHTNESS_1:control_out_4\[2484]
Removing Rhs of wire Net_5420_4[2483] = \LIGHT_BRIGHTNESS_1:control_4\[2497]
Removing Rhs of wire Net_5420_3[2485] = \LIGHT_BRIGHTNESS_1:control_out_3\[2486]
Removing Rhs of wire Net_5420_3[2485] = \LIGHT_BRIGHTNESS_1:control_3\[2498]
Removing Rhs of wire Net_5420_2[2487] = \LIGHT_BRIGHTNESS_1:control_out_2\[2488]
Removing Rhs of wire Net_5420_2[2487] = \LIGHT_BRIGHTNESS_1:control_2\[2499]
Removing Rhs of wire Net_5420_1[2489] = \LIGHT_BRIGHTNESS_1:control_out_1\[2490]
Removing Rhs of wire Net_5420_1[2489] = \LIGHT_BRIGHTNESS_1:control_1\[2500]
Removing Rhs of wire Net_5420_0[2491] = \LIGHT_BRIGHTNESS_1:control_out_0\[2492]
Removing Rhs of wire Net_5420_0[2491] = \LIGHT_BRIGHTNESS_1:control_0\[2501]
Removing Lhs of wire \Lights_Out_1:Net_748\[2504] = zero[2]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_0\[2505] = Net_5751[2308]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_1\[2506] = Net_5752[2301]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_2\[2507] = Net_5753[2294]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_3\[2508] = Net_5754[2287]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_4\[2509] = Net_5755[2280]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_5\[2510] = Net_5756[2273]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_6\[2511] = Net_5757[2266]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_7\[2512] = zero[2]
Removing Lhs of wire \Lights_Out_1:BUCK_DUTY:Net_107\[2533] = zero[2]
Removing Lhs of wire \Lights_Out_1:BUCK_DUTY:Net_113\[2534] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newa_6\[2541] = \Lights_Out_1:MODIN16_6\[2542]
Removing Lhs of wire \Lights_Out_1:MODIN16_6\[2542] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newa_5\[2543] = \Lights_Out_1:MODIN16_5\[2544]
Removing Lhs of wire \Lights_Out_1:MODIN16_5\[2544] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newa_4\[2545] = \Lights_Out_1:MODIN16_4\[2546]
Removing Lhs of wire \Lights_Out_1:MODIN16_4\[2546] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newa_3\[2547] = \Lights_Out_1:MODIN16_3\[2548]
Removing Lhs of wire \Lights_Out_1:MODIN16_3\[2548] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newa_2\[2549] = \Lights_Out_1:MODIN16_2\[2550]
Removing Lhs of wire \Lights_Out_1:MODIN16_2\[2550] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newa_1\[2551] = \Lights_Out_1:MODIN16_1\[2552]
Removing Lhs of wire \Lights_Out_1:MODIN16_1\[2552] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newa_0\[2553] = \Lights_Out_1:MODIN16_0\[2554]
Removing Lhs of wire \Lights_Out_1:MODIN16_0\[2554] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newb_6\[2555] = \Lights_Out_1:MODIN17_6\[2556]
Removing Lhs of wire \Lights_Out_1:MODIN17_6\[2556] = Net_5420_6[2479]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newb_5\[2557] = \Lights_Out_1:MODIN17_5\[2558]
Removing Lhs of wire \Lights_Out_1:MODIN17_5\[2558] = Net_5420_5[2481]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newb_4\[2559] = \Lights_Out_1:MODIN17_4\[2560]
Removing Lhs of wire \Lights_Out_1:MODIN17_4\[2560] = Net_5420_4[2483]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newb_3\[2561] = \Lights_Out_1:MODIN17_3\[2562]
Removing Lhs of wire \Lights_Out_1:MODIN17_3\[2562] = Net_5420_3[2485]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newb_2\[2563] = \Lights_Out_1:MODIN17_2\[2564]
Removing Lhs of wire \Lights_Out_1:MODIN17_2\[2564] = Net_5420_2[2487]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newb_1\[2565] = \Lights_Out_1:MODIN17_1\[2566]
Removing Lhs of wire \Lights_Out_1:MODIN17_1\[2566] = Net_5420_1[2489]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newb_0\[2567] = \Lights_Out_1:MODIN17_0\[2568]
Removing Lhs of wire \Lights_Out_1:MODIN17_0\[2568] = Net_5420_0[2491]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:dataa_6\[2569] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:dataa_5\[2570] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:dataa_4\[2571] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:dataa_3\[2572] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:dataa_2\[2573] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:dataa_1\[2574] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:dataa_0\[2575] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:datab_6\[2576] = Net_5420_6[2479]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:datab_5\[2577] = Net_5420_5[2481]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:datab_4\[2578] = Net_5420_4[2483]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:datab_3\[2579] = Net_5420_3[2485]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:datab_2\[2580] = Net_5420_2[2487]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:datab_1\[2581] = Net_5420_1[2489]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:datab_0\[2582] = Net_5420_0[2491]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:a_6\[2583] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:a_5\[2584] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:a_4\[2585] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:a_3\[2586] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:a_2\[2587] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:a_1\[2588] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:a_0\[2589] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:b_6\[2590] = Net_5420_6[2479]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:b_5\[2591] = Net_5420_5[2481]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:b_4\[2592] = Net_5420_4[2483]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:b_3\[2593] = Net_5420_3[2485]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:b_2\[2594] = Net_5420_2[2487]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:b_1\[2595] = Net_5420_1[2489]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:b_0\[2596] = Net_5420_0[2491]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:albi_3\[2614] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:agbi_3\[2615] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lti_2\[2618] = \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_6\[2616]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:gti_2\[2619] = \Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_6\[2617]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newa_6\[2657] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODIN18_6\[2658] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newa_5\[2659] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODIN18_5\[2660] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newa_4\[2661] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODIN18_4\[2662] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newa_3\[2663] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODIN18_3\[2664] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newa_2\[2665] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODIN18_2\[2666] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newa_1\[2667] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODIN18_1\[2668] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newa_0\[2669] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODIN18_0\[2670] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newb_6\[2671] = \Lights_Out_1:MODIN19_6\[2672]
Removing Lhs of wire \Lights_Out_1:MODIN19_6\[2672] = Net_5421_6[2452]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newb_5\[2673] = \Lights_Out_1:MODIN19_5\[2674]
Removing Lhs of wire \Lights_Out_1:MODIN19_5\[2674] = Net_5421_5[2454]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newb_4\[2675] = \Lights_Out_1:MODIN19_4\[2676]
Removing Lhs of wire \Lights_Out_1:MODIN19_4\[2676] = Net_5421_4[2456]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newb_3\[2677] = \Lights_Out_1:MODIN19_3\[2678]
Removing Lhs of wire \Lights_Out_1:MODIN19_3\[2678] = Net_5421_3[2458]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newb_2\[2679] = \Lights_Out_1:MODIN19_2\[2680]
Removing Lhs of wire \Lights_Out_1:MODIN19_2\[2680] = Net_5421_2[2460]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newb_1\[2681] = \Lights_Out_1:MODIN19_1\[2682]
Removing Lhs of wire \Lights_Out_1:MODIN19_1\[2682] = Net_5421_1[2462]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newb_0\[2683] = \Lights_Out_1:MODIN19_0\[2684]
Removing Lhs of wire \Lights_Out_1:MODIN19_0\[2684] = Net_5421_0[2464]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:dataa_6\[2685] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:dataa_5\[2686] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:dataa_4\[2687] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:dataa_3\[2688] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:dataa_2\[2689] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:dataa_1\[2690] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:dataa_0\[2691] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:datab_6\[2692] = Net_5421_6[2452]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:datab_5\[2693] = Net_5421_5[2454]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:datab_4\[2694] = Net_5421_4[2456]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:datab_3\[2695] = Net_5421_3[2458]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:datab_2\[2696] = Net_5421_2[2460]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:datab_1\[2697] = Net_5421_1[2462]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:datab_0\[2698] = Net_5421_0[2464]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:a_6\[2699] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:a_5\[2700] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:a_4\[2701] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:a_3\[2702] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:a_2\[2703] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:a_1\[2704] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:a_0\[2705] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:b_6\[2706] = Net_5421_6[2452]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:b_5\[2707] = Net_5421_5[2454]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:b_4\[2708] = Net_5421_4[2456]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:b_3\[2709] = Net_5421_3[2458]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:b_2\[2710] = Net_5421_2[2460]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:b_1\[2711] = Net_5421_1[2462]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:b_0\[2712] = Net_5421_0[2464]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:albi_3\[2730] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:agbi_3\[2731] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lti_2\[2734] = \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_6\[2732]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:gti_2\[2735] = \Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_6\[2733]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newa_6\[2773] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODIN20_6\[2774] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newa_5\[2775] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODIN20_5\[2776] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newa_4\[2777] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODIN20_4\[2778] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newa_3\[2779] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODIN20_3\[2780] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newa_2\[2781] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODIN20_2\[2782] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newa_1\[2783] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODIN20_1\[2784] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newa_0\[2785] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODIN20_0\[2786] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newb_6\[2787] = \Lights_Out_1:MODIN21_6\[2788]
Removing Lhs of wire \Lights_Out_1:MODIN21_6\[2788] = Net_5422_6[2425]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newb_5\[2789] = \Lights_Out_1:MODIN21_5\[2790]
Removing Lhs of wire \Lights_Out_1:MODIN21_5\[2790] = Net_5422_5[2427]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newb_4\[2791] = \Lights_Out_1:MODIN21_4\[2792]
Removing Lhs of wire \Lights_Out_1:MODIN21_4\[2792] = Net_5422_4[2429]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newb_3\[2793] = \Lights_Out_1:MODIN21_3\[2794]
Removing Lhs of wire \Lights_Out_1:MODIN21_3\[2794] = Net_5422_3[2431]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newb_2\[2795] = \Lights_Out_1:MODIN21_2\[2796]
Removing Lhs of wire \Lights_Out_1:MODIN21_2\[2796] = Net_5422_2[2433]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newb_1\[2797] = \Lights_Out_1:MODIN21_1\[2798]
Removing Lhs of wire \Lights_Out_1:MODIN21_1\[2798] = Net_5422_1[2435]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newb_0\[2799] = \Lights_Out_1:MODIN21_0\[2800]
Removing Lhs of wire \Lights_Out_1:MODIN21_0\[2800] = Net_5422_0[2437]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:dataa_6\[2801] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:dataa_5\[2802] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:dataa_4\[2803] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:dataa_3\[2804] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:dataa_2\[2805] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:dataa_1\[2806] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:dataa_0\[2807] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:datab_6\[2808] = Net_5422_6[2425]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:datab_5\[2809] = Net_5422_5[2427]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:datab_4\[2810] = Net_5422_4[2429]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:datab_3\[2811] = Net_5422_3[2431]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:datab_2\[2812] = Net_5422_2[2433]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:datab_1\[2813] = Net_5422_1[2435]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:datab_0\[2814] = Net_5422_0[2437]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:a_6\[2815] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:a_5\[2816] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:a_4\[2817] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:a_3\[2818] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:a_2\[2819] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:a_1\[2820] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:a_0\[2821] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:b_6\[2822] = Net_5422_6[2425]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:b_5\[2823] = Net_5422_5[2427]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:b_4\[2824] = Net_5422_4[2429]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:b_3\[2825] = Net_5422_3[2431]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:b_2\[2826] = Net_5422_2[2433]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:b_1\[2827] = Net_5422_1[2435]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:b_0\[2828] = Net_5422_0[2437]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:albi_3\[2846] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:agbi_3\[2847] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lti_2\[2850] = \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_6\[2848]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:gti_2\[2851] = \Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_6\[2849]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newa_6\[2889] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODIN22_6\[2890] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newa_5\[2891] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODIN22_5\[2892] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newa_4\[2893] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODIN22_4\[2894] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newa_3\[2895] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODIN22_3\[2896] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newa_2\[2897] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODIN22_2\[2898] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newa_1\[2899] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODIN22_1\[2900] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newa_0\[2901] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODIN22_0\[2902] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newb_6\[2903] = \Lights_Out_1:MODIN23_6\[2904]
Removing Lhs of wire \Lights_Out_1:MODIN23_6\[2904] = Net_5423_6[2398]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newb_5\[2905] = \Lights_Out_1:MODIN23_5\[2906]
Removing Lhs of wire \Lights_Out_1:MODIN23_5\[2906] = Net_5423_5[2400]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newb_4\[2907] = \Lights_Out_1:MODIN23_4\[2908]
Removing Lhs of wire \Lights_Out_1:MODIN23_4\[2908] = Net_5423_4[2402]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newb_3\[2909] = \Lights_Out_1:MODIN23_3\[2910]
Removing Lhs of wire \Lights_Out_1:MODIN23_3\[2910] = Net_5423_3[2404]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newb_2\[2911] = \Lights_Out_1:MODIN23_2\[2912]
Removing Lhs of wire \Lights_Out_1:MODIN23_2\[2912] = Net_5423_2[2406]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newb_1\[2913] = \Lights_Out_1:MODIN23_1\[2914]
Removing Lhs of wire \Lights_Out_1:MODIN23_1\[2914] = Net_5423_1[2408]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newb_0\[2915] = \Lights_Out_1:MODIN23_0\[2916]
Removing Lhs of wire \Lights_Out_1:MODIN23_0\[2916] = Net_5423_0[2410]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:dataa_6\[2917] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:dataa_5\[2918] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:dataa_4\[2919] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:dataa_3\[2920] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:dataa_2\[2921] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:dataa_1\[2922] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:dataa_0\[2923] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:datab_6\[2924] = Net_5423_6[2398]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:datab_5\[2925] = Net_5423_5[2400]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:datab_4\[2926] = Net_5423_4[2402]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:datab_3\[2927] = Net_5423_3[2404]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:datab_2\[2928] = Net_5423_2[2406]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:datab_1\[2929] = Net_5423_1[2408]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:datab_0\[2930] = Net_5423_0[2410]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:a_6\[2931] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:a_5\[2932] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:a_4\[2933] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:a_3\[2934] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:a_2\[2935] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:a_1\[2936] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:a_0\[2937] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:b_6\[2938] = Net_5423_6[2398]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:b_5\[2939] = Net_5423_5[2400]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:b_4\[2940] = Net_5423_4[2402]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:b_3\[2941] = Net_5423_3[2404]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:b_2\[2942] = Net_5423_2[2406]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:b_1\[2943] = Net_5423_1[2408]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:b_0\[2944] = Net_5423_0[2410]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:albi_3\[2962] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:agbi_3\[2963] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lti_2\[2966] = \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_6\[2964]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:gti_2\[2967] = \Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_6\[2965]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newa_6\[3005] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODIN24_6\[3006] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newa_5\[3007] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODIN24_5\[3008] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newa_4\[3009] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODIN24_4\[3010] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newa_3\[3011] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODIN24_3\[3012] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newa_2\[3013] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODIN24_2\[3014] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newa_1\[3015] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODIN24_1\[3016] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newa_0\[3017] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODIN24_0\[3018] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newb_6\[3019] = \Lights_Out_1:MODIN25_6\[3020]
Removing Lhs of wire \Lights_Out_1:MODIN25_6\[3020] = Net_5424_6[2371]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newb_5\[3021] = \Lights_Out_1:MODIN25_5\[3022]
Removing Lhs of wire \Lights_Out_1:MODIN25_5\[3022] = Net_5424_5[2373]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newb_4\[3023] = \Lights_Out_1:MODIN25_4\[3024]
Removing Lhs of wire \Lights_Out_1:MODIN25_4\[3024] = Net_5424_4[2375]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newb_3\[3025] = \Lights_Out_1:MODIN25_3\[3026]
Removing Lhs of wire \Lights_Out_1:MODIN25_3\[3026] = Net_5424_3[2377]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newb_2\[3027] = \Lights_Out_1:MODIN25_2\[3028]
Removing Lhs of wire \Lights_Out_1:MODIN25_2\[3028] = Net_5424_2[2379]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newb_1\[3029] = \Lights_Out_1:MODIN25_1\[3030]
Removing Lhs of wire \Lights_Out_1:MODIN25_1\[3030] = Net_5424_1[2381]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newb_0\[3031] = \Lights_Out_1:MODIN25_0\[3032]
Removing Lhs of wire \Lights_Out_1:MODIN25_0\[3032] = Net_5424_0[2383]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:dataa_6\[3033] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:dataa_5\[3034] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:dataa_4\[3035] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:dataa_3\[3036] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:dataa_2\[3037] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:dataa_1\[3038] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:dataa_0\[3039] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:datab_6\[3040] = Net_5424_6[2371]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:datab_5\[3041] = Net_5424_5[2373]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:datab_4\[3042] = Net_5424_4[2375]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:datab_3\[3043] = Net_5424_3[2377]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:datab_2\[3044] = Net_5424_2[2379]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:datab_1\[3045] = Net_5424_1[2381]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:datab_0\[3046] = Net_5424_0[2383]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:a_6\[3047] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:a_5\[3048] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:a_4\[3049] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:a_3\[3050] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:a_2\[3051] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:a_1\[3052] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:a_0\[3053] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:b_6\[3054] = Net_5424_6[2371]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:b_5\[3055] = Net_5424_5[2373]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:b_4\[3056] = Net_5424_4[2375]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:b_3\[3057] = Net_5424_3[2377]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:b_2\[3058] = Net_5424_2[2379]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:b_1\[3059] = Net_5424_1[2381]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:b_0\[3060] = Net_5424_0[2383]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:albi_3\[3078] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:agbi_3\[3079] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lti_2\[3082] = \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_6\[3080]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:gti_2\[3083] = \Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_6\[3081]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newa_6\[3121] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODIN26_6\[3122] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newa_5\[3123] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODIN26_5\[3124] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newa_4\[3125] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODIN26_4\[3126] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newa_3\[3127] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODIN26_3\[3128] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newa_2\[3129] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODIN26_2\[3130] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newa_1\[3131] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODIN26_1\[3132] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newa_0\[3133] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODIN26_0\[3134] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newb_6\[3135] = \Lights_Out_1:MODIN27_6\[3136]
Removing Lhs of wire \Lights_Out_1:MODIN27_6\[3136] = Net_5425_6[2344]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newb_5\[3137] = \Lights_Out_1:MODIN27_5\[3138]
Removing Lhs of wire \Lights_Out_1:MODIN27_5\[3138] = Net_5425_5[2346]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newb_4\[3139] = \Lights_Out_1:MODIN27_4\[3140]
Removing Lhs of wire \Lights_Out_1:MODIN27_4\[3140] = Net_5425_4[2348]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newb_3\[3141] = \Lights_Out_1:MODIN27_3\[3142]
Removing Lhs of wire \Lights_Out_1:MODIN27_3\[3142] = Net_5425_3[2350]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newb_2\[3143] = \Lights_Out_1:MODIN27_2\[3144]
Removing Lhs of wire \Lights_Out_1:MODIN27_2\[3144] = Net_5425_2[2352]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newb_1\[3145] = \Lights_Out_1:MODIN27_1\[3146]
Removing Lhs of wire \Lights_Out_1:MODIN27_1\[3146] = Net_5425_1[2354]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newb_0\[3147] = \Lights_Out_1:MODIN27_0\[3148]
Removing Lhs of wire \Lights_Out_1:MODIN27_0\[3148] = Net_5425_0[2356]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:dataa_6\[3149] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:dataa_5\[3150] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:dataa_4\[3151] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:dataa_3\[3152] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:dataa_2\[3153] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:dataa_1\[3154] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:dataa_0\[3155] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:datab_6\[3156] = Net_5425_6[2344]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:datab_5\[3157] = Net_5425_5[2346]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:datab_4\[3158] = Net_5425_4[2348]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:datab_3\[3159] = Net_5425_3[2350]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:datab_2\[3160] = Net_5425_2[2352]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:datab_1\[3161] = Net_5425_1[2354]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:datab_0\[3162] = Net_5425_0[2356]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:a_6\[3163] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:a_5\[3164] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:a_4\[3165] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:a_3\[3166] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:a_2\[3167] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:a_1\[3168] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:a_0\[3169] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:b_6\[3170] = Net_5425_6[2344]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:b_5\[3171] = Net_5425_5[2346]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:b_4\[3172] = Net_5425_4[2348]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:b_3\[3173] = Net_5425_3[2350]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:b_2\[3174] = Net_5425_2[2352]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:b_1\[3175] = Net_5425_1[2354]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:b_0\[3176] = Net_5425_0[2356]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:albi_3\[3194] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:agbi_3\[3195] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lti_2\[3198] = \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_6\[3196]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:gti_2\[3199] = \Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_6\[3197]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:newa_6\[3237] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODIN28_6\[3238] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:newa_5\[3239] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODIN28_5\[3240] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:newa_4\[3241] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODIN28_4\[3242] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:newa_3\[3243] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODIN28_3\[3244] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:newa_2\[3245] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODIN28_2\[3246] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:newa_1\[3247] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODIN28_1\[3248] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:newa_0\[3249] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODIN28_0\[3250] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:newb_6\[3251] = \Lights_Out_1:MODIN29_6\[3252]
Removing Lhs of wire \Lights_Out_1:MODIN29_6\[3252] = Net_5426_6[2317]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:newb_5\[3253] = \Lights_Out_1:MODIN29_5\[3254]
Removing Lhs of wire \Lights_Out_1:MODIN29_5\[3254] = Net_5426_5[2319]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:newb_4\[3255] = \Lights_Out_1:MODIN29_4\[3256]
Removing Lhs of wire \Lights_Out_1:MODIN29_4\[3256] = Net_5426_4[2321]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:newb_3\[3257] = \Lights_Out_1:MODIN29_3\[3258]
Removing Lhs of wire \Lights_Out_1:MODIN29_3\[3258] = Net_5426_3[2323]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:newb_2\[3259] = \Lights_Out_1:MODIN29_2\[3260]
Removing Lhs of wire \Lights_Out_1:MODIN29_2\[3260] = Net_5426_2[2325]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:newb_1\[3261] = \Lights_Out_1:MODIN29_1\[3262]
Removing Lhs of wire \Lights_Out_1:MODIN29_1\[3262] = Net_5426_1[2327]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:newb_0\[3263] = \Lights_Out_1:MODIN29_0\[3264]
Removing Lhs of wire \Lights_Out_1:MODIN29_0\[3264] = Net_5426_0[2329]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:dataa_6\[3265] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:dataa_5\[3266] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:dataa_4\[3267] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:dataa_3\[3268] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:dataa_2\[3269] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:dataa_1\[3270] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:dataa_0\[3271] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:datab_6\[3272] = Net_5426_6[2317]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:datab_5\[3273] = Net_5426_5[2319]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:datab_4\[3274] = Net_5426_4[2321]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:datab_3\[3275] = Net_5426_3[2323]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:datab_2\[3276] = Net_5426_2[2325]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:datab_1\[3277] = Net_5426_1[2327]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:datab_0\[3278] = Net_5426_0[2329]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:gx:u0:a_6\[3279] = \Lights_Out_1:Net_2416_6\[2524]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:gx:u0:a_5\[3280] = \Lights_Out_1:Net_2416_5\[2525]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:gx:u0:a_4\[3281] = \Lights_Out_1:Net_2416_4\[2526]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:gx:u0:a_3\[3282] = \Lights_Out_1:Net_2416_3\[2527]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:gx:u0:a_2\[3283] = \Lights_Out_1:Net_2416_2\[2528]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:gx:u0:a_1\[3284] = \Lights_Out_1:Net_2416_1\[2529]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:gx:u0:a_0\[3285] = \Lights_Out_1:Net_2416_0\[2530]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:gx:u0:b_6\[3286] = Net_5426_6[2317]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:gx:u0:b_5\[3287] = Net_5426_5[2319]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:gx:u0:b_4\[3288] = Net_5426_4[2321]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:gx:u0:b_3\[3289] = Net_5426_3[2323]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:gx:u0:b_2\[3290] = Net_5426_2[2325]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:gx:u0:b_1\[3291] = Net_5426_1[2327]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:gx:u0:b_0\[3292] = Net_5426_0[2329]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:gx:u0:albi_3\[3310] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:gx:u0:agbi_3\[3311] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:gx:u0:lti_2\[3314] = \Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_6\[3312]
Removing Lhs of wire \Lights_Out_1:MODULE_15:g1:a0:gx:u0:gti_2\[3315] = \Lights_Out_1:MODULE_15:g1:a0:gx:u0:gt_6\[3313]
Removing Lhs of wire \VDAC8_1:Net_83\[3354] = zero[2]
Removing Lhs of wire \VDAC8_1:Net_81\[3355] = zero[2]
Removing Lhs of wire \VDAC8_1:Net_82\[3356] = zero[2]
Removing Lhs of wire tmpOE__Pin_1_net_0[3361] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \BRIGHTNESS_RAMP:cydff_1\\D\[3366] = zero[2]
Removing Lhs of wire \TRIANGLE_SEL:cydff_1\\D\[3367] = zero[2]
Removing Lhs of wire \LEDs_Out_1:Net_213_7\\D\[3379] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_7\[746]
Removing Lhs of wire \LEDs_Out_1:Net_213_6\\D\[3380] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_6\[747]
Removing Lhs of wire \LEDs_Out_1:Net_213_5\\D\[3381] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_5\[748]
Removing Lhs of wire \LEDs_Out_1:Net_213_4\\D\[3382] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_4\[749]
Removing Lhs of wire \LEDs_Out_1:Net_213_3\\D\[3383] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_3\[750]
Removing Lhs of wire \LEDs_Out_1:Net_213_2\\D\[3384] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_2\[751]
Removing Lhs of wire \LEDs_Out_1:Net_213_1\\D\[3385] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_1\[752]
Removing Lhs of wire \LEDs_Out_1:Net_213_0\\D\[3386] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_0\[753]

------------------------------------------------------
Aliased 0 equations, 1430 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SW2_net_0' (cost = 0):
tmpOE__SW2_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((Net_2965_8 and \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_8\' (cost = 2):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_8\ <= ((not \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_2965_8)
	OR (not Net_2965_8 and \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_2965_0);

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_0\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_0\ <= (not Net_2965_0);

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_38\' (cost = 5):
\LEDs_Out_1:Net_38\ <= ((not Net_4582_2 and not Net_4582_1 and not Net_4582_0 and Net_2703));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_42\' (cost = 5):
\LEDs_Out_1:Net_42\ <= ((not Net_4582_2 and not Net_4582_1 and Net_2703 and Net_4582_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_88\' (cost = 5):
\LEDs_Out_1:Net_88\ <= ((not Net_4582_2 and not Net_4582_0 and Net_2703 and Net_4582_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_30\' (cost = 5):
\LEDs_Out_1:Net_30\ <= ((not Net_4582_2 and Net_2703 and Net_4582_1 and Net_4582_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_92\' (cost = 5):
\LEDs_Out_1:Net_92\ <= ((not Net_4582_1 and not Net_4582_0 and Net_2703 and Net_4582_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_32\' (cost = 5):
\LEDs_Out_1:Net_32\ <= ((not Net_4582_1 and Net_2703 and Net_4582_2 and Net_4582_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_33\' (cost = 5):
\LEDs_Out_1:Net_33\ <= ((not Net_4582_0 and Net_2703 and Net_4582_2 and Net_4582_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_1:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_1:Net_3185\ <= (not Net_2703
	OR Net_4582_2
	OR Net_4582_1
	OR Net_4582_0);

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_2:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_2:Net_3185\ <= (not Net_2703
	OR not Net_4582_0
	OR Net_4582_2
	OR Net_4582_1);

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_3:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_3:Net_3185\ <= (not Net_2703
	OR not Net_4582_1
	OR Net_4582_2
	OR Net_4582_0);

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_4:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_4:Net_3185\ <= (not Net_2703
	OR not Net_4582_1
	OR not Net_4582_0
	OR Net_4582_2);

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_5:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_5:Net_3185\ <= (not Net_2703
	OR not Net_4582_2
	OR Net_4582_1
	OR Net_4582_0);

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_6:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_6:Net_3185\ <= (not Net_2703
	OR not Net_4582_2
	OR not Net_4582_0
	OR Net_4582_1);

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_7:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_7:Net_3185\ <= (not Net_2703
	OR not Net_4582_2
	OR not Net_4582_1
	OR Net_4582_0);

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LEDs_Out_1:Net_213_0\);

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_7\ <= ((not \LEDs_Out_1:Net_213_7\ and not Net_4956_7)
	OR (\LEDs_Out_1:Net_213_7\ and Net_4956_7));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_213_5\ and not Net_4956_5)
	OR (\LEDs_Out_1:Net_213_5\ and Net_4956_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not Net_4956_4)
	OR (\LEDs_Out_1:Net_213_4\ and Net_4956_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_213_2\ and not Net_4956_2)
	OR (\LEDs_Out_1:Net_213_2\ and Net_4956_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not Net_4956_1)
	OR (\LEDs_Out_1:Net_213_1\ and Net_4956_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_6\ <= ((not Net_4956_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_4956_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_3\ <= ((not Net_4956_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_4956_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_4\ <= ((not Net_4956_4 and not Net_4956_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4956_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4956_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_4956_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_4956_4 and Net_4956_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_4956_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_0\ <= ((not Net_4956_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_4956_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_1\ <= ((not Net_4956_1 and not Net_4956_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4956_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4956_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_4956_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_4956_1 and Net_4956_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_4956_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_4957_7 and not \LEDs_Out_1:Net_213_7\)
	OR (Net_4957_7 and \LEDs_Out_1:Net_213_7\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_4957_5 and not \LEDs_Out_1:Net_213_5\)
	OR (Net_4957_5 and \LEDs_Out_1:Net_213_5\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_4957_4 and not \LEDs_Out_1:Net_213_4\)
	OR (Net_4957_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_4957_2 and not \LEDs_Out_1:Net_213_2\)
	OR (Net_4957_2 and \LEDs_Out_1:Net_213_2\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_4957_1 and not \LEDs_Out_1:Net_213_1\)
	OR (Net_4957_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_6\ <= ((not Net_4957_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_4957_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_3\ <= ((not Net_4957_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_4957_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_4\ <= ((not Net_4957_4 and not Net_4957_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4957_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4957_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_4957_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_4957_4 and Net_4957_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_4957_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_0\ <= ((not Net_4957_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_4957_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_1\ <= ((not Net_4957_1 and not Net_4957_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4957_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4957_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_4957_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_4957_1 and Net_4957_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_4957_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_7\ <= ((not \LEDs_Out_1:Net_213_7\ and not Net_5096_7)
	OR (\LEDs_Out_1:Net_213_7\ and Net_5096_7));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_213_5\ and not Net_5096_5)
	OR (\LEDs_Out_1:Net_213_5\ and Net_5096_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not Net_5096_4)
	OR (\LEDs_Out_1:Net_213_4\ and Net_5096_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_213_2\ and not Net_5096_2)
	OR (\LEDs_Out_1:Net_213_2\ and Net_5096_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not Net_5096_1)
	OR (\LEDs_Out_1:Net_213_1\ and Net_5096_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_6\ <= ((not Net_5096_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_5096_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_3\ <= ((not Net_5096_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_5096_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_4\ <= ((not Net_5096_4 and not Net_5096_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_5096_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_5096_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_5096_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_5096_4 and Net_5096_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_5096_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_0\ <= ((not Net_5096_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_5096_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_1\ <= ((not Net_5096_1 and not Net_5096_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_5096_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_5096_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_5096_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_5096_1 and Net_5096_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_5096_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_7\ <= ((not \LEDs_Out_1:Net_213_7\ and not Net_4959_7)
	OR (\LEDs_Out_1:Net_213_7\ and Net_4959_7));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_213_5\ and not Net_4959_5)
	OR (\LEDs_Out_1:Net_213_5\ and Net_4959_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not Net_4959_4)
	OR (\LEDs_Out_1:Net_213_4\ and Net_4959_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_213_2\ and not Net_4959_2)
	OR (\LEDs_Out_1:Net_213_2\ and Net_4959_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not Net_4959_1)
	OR (\LEDs_Out_1:Net_213_1\ and Net_4959_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_6\ <= ((not Net_4959_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_4959_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_3\ <= ((not Net_4959_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_4959_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_4\ <= ((not Net_4959_4 and not Net_4959_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4959_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4959_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_4959_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_4959_4 and Net_4959_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_4959_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_0\ <= ((not Net_4959_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_4959_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_1\ <= ((not Net_4959_1 and not Net_4959_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4959_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4959_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_4959_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_4959_1 and Net_4959_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_4959_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_7\ <= ((not \LEDs_Out_1:Net_213_7\ and not Net_5097_7)
	OR (\LEDs_Out_1:Net_213_7\ and Net_5097_7));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_213_5\ and not Net_5097_5)
	OR (\LEDs_Out_1:Net_213_5\ and Net_5097_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not Net_5097_4)
	OR (\LEDs_Out_1:Net_213_4\ and Net_5097_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_213_2\ and not Net_5097_2)
	OR (\LEDs_Out_1:Net_213_2\ and Net_5097_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not Net_5097_1)
	OR (\LEDs_Out_1:Net_213_1\ and Net_5097_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_6\ <= ((not Net_5097_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_5097_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_3\ <= ((not Net_5097_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_5097_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_4\ <= ((not Net_5097_4 and not Net_5097_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_5097_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_5097_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_5097_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_5097_4 and Net_5097_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_5097_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_0\ <= ((not Net_5097_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_5097_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_1\ <= ((not Net_5097_1 and not Net_5097_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_5097_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_5097_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_5097_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_5097_1 and Net_5097_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_5097_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_7\ <= ((not \LEDs_Out_1:Net_213_7\ and not Net_4961_7)
	OR (\LEDs_Out_1:Net_213_7\ and Net_4961_7));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_213_5\ and not Net_4961_5)
	OR (\LEDs_Out_1:Net_213_5\ and Net_4961_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not Net_4961_4)
	OR (\LEDs_Out_1:Net_213_4\ and Net_4961_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_213_2\ and not Net_4961_2)
	OR (\LEDs_Out_1:Net_213_2\ and Net_4961_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not Net_4961_1)
	OR (\LEDs_Out_1:Net_213_1\ and Net_4961_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_6\ <= ((not Net_4961_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_4961_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_3\ <= ((not Net_4961_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_4961_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_4\ <= ((not Net_4961_4 and not Net_4961_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4961_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4961_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_4961_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_4961_4 and Net_4961_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_4961_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_0\ <= ((not Net_4961_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_4961_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_1\ <= ((not Net_4961_1 and not Net_4961_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4961_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4961_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_4961_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_4961_1 and Net_4961_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_4961_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_7\ <= ((not \LEDs_Out_1:Net_213_7\ and not Net_4962_7)
	OR (\LEDs_Out_1:Net_213_7\ and Net_4962_7));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_213_5\ and not Net_4962_5)
	OR (\LEDs_Out_1:Net_213_5\ and Net_4962_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not Net_4962_4)
	OR (\LEDs_Out_1:Net_213_4\ and Net_4962_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_213_2\ and not Net_4962_2)
	OR (\LEDs_Out_1:Net_213_2\ and Net_4962_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not Net_4962_1)
	OR (\LEDs_Out_1:Net_213_1\ and Net_4962_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_6\ <= ((not Net_4962_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_4962_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_3\ <= ((not Net_4962_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_4962_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_4\ <= ((not Net_4962_4 and not Net_4962_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4962_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4962_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_4962_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_4962_4 and Net_4962_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_4962_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_0\ <= ((not Net_4962_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_4962_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_1\ <= ((not Net_4962_1 and not Net_4962_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4962_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4962_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_4962_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_4962_1 and Net_4962_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_4962_1));

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_5287_0);

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:s_0\' (cost = 0):
\CROSSFADE_CNTR:MODULE_17:g2:a0:s_0\ <= (not Net_5287_0);

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_5420_5 and not \Lights_Out_1:Net_2416_5\)
	OR (Net_5420_5 and \Lights_Out_1:Net_2416_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_5420_4 and not \Lights_Out_1:Net_2416_4\)
	OR (Net_5420_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_5420_2 and not \Lights_Out_1:Net_2416_2\)
	OR (Net_5420_2 and \Lights_Out_1:Net_2416_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5420_1 and not \Lights_Out_1:Net_2416_1\)
	OR (Net_5420_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5420_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_6\ <= ((not Net_5420_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5420_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:agbi_2\ <= ((not Net_5420_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and Net_5420_3));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_3\ <= ((not Net_5420_3 and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and Net_5420_3)
	OR (not \Lights_Out_1:Net_2416_3\ and Net_5420_4 and Net_5420_3)
	OR (not \Lights_Out_1:Net_2416_4\ and Net_5420_4));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_4\ <= ((not Net_5420_4 and not Net_5420_3 and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5420_3 and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5420_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and Net_5420_0));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_0\ <= ((not Net_5420_0 and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and Net_5420_0)
	OR (not \Lights_Out_1:Net_2416_0\ and Net_5420_1 and Net_5420_0)
	OR (not \Lights_Out_1:Net_2416_1\ and Net_5420_1));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_1\ <= ((not Net_5420_1 and not Net_5420_0 and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5420_0 and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5420_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_5421_5 and not \Lights_Out_1:Net_2416_5\)
	OR (Net_5421_5 and \Lights_Out_1:Net_2416_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_5421_4 and not \Lights_Out_1:Net_2416_4\)
	OR (Net_5421_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_5421_2 and not \Lights_Out_1:Net_2416_2\)
	OR (Net_5421_2 and \Lights_Out_1:Net_2416_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5421_1 and not \Lights_Out_1:Net_2416_1\)
	OR (Net_5421_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5421_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_6\ <= ((not Net_5421_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5421_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:agbi_2\ <= ((not Net_5421_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and Net_5421_3));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_3\ <= ((not Net_5421_3 and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and Net_5421_3)
	OR (not \Lights_Out_1:Net_2416_3\ and Net_5421_4 and Net_5421_3)
	OR (not \Lights_Out_1:Net_2416_4\ and Net_5421_4));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_4\ <= ((not Net_5421_4 and not Net_5421_3 and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5421_3 and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5421_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and Net_5421_0));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_0\ <= ((not Net_5421_0 and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and Net_5421_0)
	OR (not \Lights_Out_1:Net_2416_0\ and Net_5421_1 and Net_5421_0)
	OR (not \Lights_Out_1:Net_2416_1\ and Net_5421_1));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_1\ <= ((not Net_5421_1 and not Net_5421_0 and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5421_0 and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5421_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_5422_5 and not \Lights_Out_1:Net_2416_5\)
	OR (Net_5422_5 and \Lights_Out_1:Net_2416_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_5422_4 and not \Lights_Out_1:Net_2416_4\)
	OR (Net_5422_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_5422_2 and not \Lights_Out_1:Net_2416_2\)
	OR (Net_5422_2 and \Lights_Out_1:Net_2416_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5422_1 and not \Lights_Out_1:Net_2416_1\)
	OR (Net_5422_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5422_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_6\ <= ((not Net_5422_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5422_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:agbi_2\ <= ((not Net_5422_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and Net_5422_3));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_3\ <= ((not Net_5422_3 and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and Net_5422_3)
	OR (not \Lights_Out_1:Net_2416_3\ and Net_5422_4 and Net_5422_3)
	OR (not \Lights_Out_1:Net_2416_4\ and Net_5422_4));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_4\ <= ((not Net_5422_4 and not Net_5422_3 and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5422_3 and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5422_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and Net_5422_0));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_0\ <= ((not Net_5422_0 and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and Net_5422_0)
	OR (not \Lights_Out_1:Net_2416_0\ and Net_5422_1 and Net_5422_0)
	OR (not \Lights_Out_1:Net_2416_1\ and Net_5422_1));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_1\ <= ((not Net_5422_1 and not Net_5422_0 and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5422_0 and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5422_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_5423_5 and not \Lights_Out_1:Net_2416_5\)
	OR (Net_5423_5 and \Lights_Out_1:Net_2416_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_5423_4 and not \Lights_Out_1:Net_2416_4\)
	OR (Net_5423_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_5423_2 and not \Lights_Out_1:Net_2416_2\)
	OR (Net_5423_2 and \Lights_Out_1:Net_2416_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5423_1 and not \Lights_Out_1:Net_2416_1\)
	OR (Net_5423_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5423_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_6\ <= ((not Net_5423_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5423_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:agbi_2\ <= ((not Net_5423_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and Net_5423_3));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_3\ <= ((not Net_5423_3 and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and Net_5423_3)
	OR (not \Lights_Out_1:Net_2416_3\ and Net_5423_4 and Net_5423_3)
	OR (not \Lights_Out_1:Net_2416_4\ and Net_5423_4));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_4\ <= ((not Net_5423_4 and not Net_5423_3 and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5423_3 and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5423_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and Net_5423_0));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_0\ <= ((not Net_5423_0 and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and Net_5423_0)
	OR (not \Lights_Out_1:Net_2416_0\ and Net_5423_1 and Net_5423_0)
	OR (not \Lights_Out_1:Net_2416_1\ and Net_5423_1));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_1\ <= ((not Net_5423_1 and not Net_5423_0 and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5423_0 and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5423_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_5424_5 and not \Lights_Out_1:Net_2416_5\)
	OR (Net_5424_5 and \Lights_Out_1:Net_2416_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_5424_4 and not \Lights_Out_1:Net_2416_4\)
	OR (Net_5424_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_5424_2 and not \Lights_Out_1:Net_2416_2\)
	OR (Net_5424_2 and \Lights_Out_1:Net_2416_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5424_1 and not \Lights_Out_1:Net_2416_1\)
	OR (Net_5424_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5424_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_6\ <= ((not Net_5424_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5424_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:agbi_2\ <= ((not Net_5424_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and Net_5424_3));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_3\ <= ((not Net_5424_3 and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and Net_5424_3)
	OR (not \Lights_Out_1:Net_2416_3\ and Net_5424_4 and Net_5424_3)
	OR (not \Lights_Out_1:Net_2416_4\ and Net_5424_4));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_4\ <= ((not Net_5424_4 and not Net_5424_3 and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5424_3 and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5424_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and Net_5424_0));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_0\ <= ((not Net_5424_0 and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and Net_5424_0)
	OR (not \Lights_Out_1:Net_2416_0\ and Net_5424_1 and Net_5424_0)
	OR (not \Lights_Out_1:Net_2416_1\ and Net_5424_1));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_1\ <= ((not Net_5424_1 and not Net_5424_0 and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5424_0 and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5424_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_5425_5 and not \Lights_Out_1:Net_2416_5\)
	OR (Net_5425_5 and \Lights_Out_1:Net_2416_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_5425_4 and not \Lights_Out_1:Net_2416_4\)
	OR (Net_5425_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_5425_2 and not \Lights_Out_1:Net_2416_2\)
	OR (Net_5425_2 and \Lights_Out_1:Net_2416_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5425_1 and not \Lights_Out_1:Net_2416_1\)
	OR (Net_5425_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5425_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_6\ <= ((not Net_5425_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5425_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:agbi_2\ <= ((not Net_5425_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and Net_5425_3));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_3\ <= ((not Net_5425_3 and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and Net_5425_3)
	OR (not \Lights_Out_1:Net_2416_3\ and Net_5425_4 and Net_5425_3)
	OR (not \Lights_Out_1:Net_2416_4\ and Net_5425_4));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_4\ <= ((not Net_5425_4 and not Net_5425_3 and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5425_3 and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5425_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and Net_5425_0));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_0\ <= ((not Net_5425_0 and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and Net_5425_0)
	OR (not \Lights_Out_1:Net_2416_0\ and Net_5425_1 and Net_5425_0)
	OR (not \Lights_Out_1:Net_2416_1\ and Net_5425_1));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_1\ <= ((not Net_5425_1 and not Net_5425_0 and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5425_0 and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5425_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_15:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_15:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_5426_5 and not \Lights_Out_1:Net_2416_5\)
	OR (Net_5426_5 and \Lights_Out_1:Net_2416_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_15:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_15:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_5426_4 and not \Lights_Out_1:Net_2416_4\)
	OR (Net_5426_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_15:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_15:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_5426_2 and not \Lights_Out_1:Net_2416_2\)
	OR (Net_5426_2 and \Lights_Out_1:Net_2416_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_15:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_15:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5426_1 and not \Lights_Out_1:Net_2416_1\)
	OR (Net_5426_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5426_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_15:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_15:g1:a0:gx:u0:gt_6\ <= ((not Net_5426_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_15:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_15:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5426_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_15:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_15:g1:a0:gx:u0:agbi_2\ <= ((not Net_5426_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and Net_5426_3));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_15:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_15:g1:a0:gx:u0:gt_3\ <= ((not Net_5426_3 and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and Net_5426_3)
	OR (not \Lights_Out_1:Net_2416_3\ and Net_5426_4 and Net_5426_3)
	OR (not \Lights_Out_1:Net_2416_4\ and Net_5426_4));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_15:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_15:g1:a0:gx:u0:gt_4\ <= ((not Net_5426_4 and not Net_5426_3 and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5426_3 and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5426_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and Net_5426_0));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_15:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_15:g1:a0:gx:u0:gt_0\ <= ((not Net_5426_0 and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and Net_5426_0)
	OR (not \Lights_Out_1:Net_2416_0\ and Net_5426_1 and Net_5426_0)
	OR (not \Lights_Out_1:Net_2416_1\ and Net_5426_1));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_15:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_15:g1:a0:gx:u0:gt_1\ <= ((not Net_5426_1 and not Net_5426_0 and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5426_0 and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5426_1 and \Lights_Out_1:Net_2416_1\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_3:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_3:Net_3188\ <= ((not Net_4582_2 and not Net_4582_0 and Net_2703 and Net_4582_1 and Net_5051));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_5:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_5:Net_3188\ <= ((not Net_4582_1 and not Net_4582_0 and Net_2703 and Net_4582_2 and Net_5051));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_6:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_6:Net_3188\ <= ((not Net_4582_1 and Net_2703 and Net_4582_2 and Net_4582_0 and Net_5051));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_7:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_7:Net_3188\ <= ((not Net_4582_0 and Net_2703 and Net_4582_2 and Net_4582_1 and Net_5051));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_4:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_4:Net_3188\ <= ((not Net_4582_2 and Net_2703 and Net_4582_1 and Net_4582_0 and Net_5051));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_2:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_2:Net_3188\ <= ((not Net_4582_2 and not Net_4582_1 and Net_2703 and Net_4582_0 and Net_5051));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_1:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_1:Net_3188\ <= ((not Net_4582_2 and not Net_4582_1 and not Net_4582_0 and Net_2703 and Net_5051));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 5):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((Net_2965_9 and Net_2965_8 and \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_9\' (cost = 3):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_9\ <= ((not Net_2965_8 and Net_2965_9)
	OR (not \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_2965_9)
	OR (not Net_2965_9 and Net_2965_8 and \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_1\' (cost = 2):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_1\ <= ((not Net_2965_0 and Net_2965_1)
	OR (not Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_11\ <= ((Net_2965_10 and Net_2965_9 and Net_2965_8 and \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:s_1\' (cost = 2):
\CROSSFADE_CNTR:MODULE_17:g2:a0:s_1\ <= ((not Net_5287_0 and Net_5287_1)
	OR (not Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_15:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_15:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_15:g1:a0:gx:u0:lti_1\)
	OR (Net_5426_6 and \Lights_Out_1:MODULE_15:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and Net_5426_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_15:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_15:g1:a0:gx:u0:agbi_1\ <= ((not Net_5426_6 and \Lights_Out_1:MODULE_15:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_15:g1:a0:gx:u0:gti_1\)
	OR (not Net_5426_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lti_1\)
	OR (Net_5425_6 and \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and Net_5425_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:agbi_1\ <= ((not Net_5425_6 and \Lights_Out_1:MODULE_14:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_14:g1:a0:gx:u0:gti_1\)
	OR (not Net_5425_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lti_1\)
	OR (Net_5424_6 and \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and Net_5424_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:agbi_1\ <= ((not Net_5424_6 and \Lights_Out_1:MODULE_13:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_13:g1:a0:gx:u0:gti_1\)
	OR (not Net_5424_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lti_1\)
	OR (Net_5423_6 and \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and Net_5423_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:agbi_1\ <= ((not Net_5423_6 and \Lights_Out_1:MODULE_12:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_12:g1:a0:gx:u0:gti_1\)
	OR (not Net_5423_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lti_1\)
	OR (Net_5422_6 and \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and Net_5422_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:agbi_1\ <= ((not Net_5422_6 and \Lights_Out_1:MODULE_11:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_11:g1:a0:gx:u0:gti_1\)
	OR (not Net_5422_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lti_1\)
	OR (Net_5421_6 and \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and Net_5421_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:agbi_1\ <= ((not Net_5421_6 and \Lights_Out_1:MODULE_10:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_10:g1:a0:gx:u0:gti_1\)
	OR (not Net_5421_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lti_1\)
	OR (Net_5420_6 and \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and Net_5420_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:agbi_1\ <= ((not Net_5420_6 and \Lights_Out_1:MODULE_9:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_9:g1:a0:gx:u0:gti_1\)
	OR (not Net_5420_6 and \Lights_Out_1:Net_2416_6\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_10\' (cost = 4):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_10\ <= ((not Net_2965_9 and Net_2965_10)
	OR (not Net_2965_8 and Net_2965_10)
	OR (not \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_2965_10)
	OR (not Net_2965_10 and Net_2965_9 and Net_2965_8 and \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_2\' (cost = 3):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_2\ <= ((not Net_2965_1 and Net_2965_2)
	OR (not Net_2965_0 and Net_2965_2)
	OR (not Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_182\' (cost = 12):
\LEDs_Out_1:Net_182\ <= ((not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_183\' (cost = 12):
\LEDs_Out_1:Net_183\ <= ((not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_184\' (cost = 12):
\LEDs_Out_1:Net_184\ <= ((not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_185\' (cost = 12):
\LEDs_Out_1:Net_185\ <= ((not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_186\' (cost = 12):
\LEDs_Out_1:Net_186\ <= ((not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_187\' (cost = 12):
\LEDs_Out_1:Net_187\ <= ((not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_188\' (cost = 12):
\LEDs_Out_1:Net_188\ <= ((not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\LEDs_Out_1:Net_213_2\ and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:s_2\' (cost = 3):
\CROSSFADE_CNTR:MODULE_17:g2:a0:s_2\ <= ((not Net_5287_1 and Net_5287_2)
	OR (not Net_5287_0 and Net_5287_2)
	OR (not Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_3:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_3:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_1 and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_1 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_1 and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ and Net_4582_2 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_2 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and Net_4582_2 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ and Net_4582_0 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_0 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and Net_4582_0 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_5:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_5:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_2 and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_2 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_2 and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ and Net_4582_1 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_1 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and Net_4582_1 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ and Net_4582_0 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_0 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and Net_4582_0 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_6:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_6:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_2 and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_2 and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_2 and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_0 and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_0 and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_0 and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ and Net_4582_1 and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_1 and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and Net_4582_1 and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_7:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_7:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_2 and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_2 and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_2 and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_1 and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_1 and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_1 and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\ and Net_4582_0 and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_0 and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and Net_4582_0 and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_4:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_4:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_1 and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_1 and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_1 and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_0 and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_0 and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_0 and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ and Net_4582_2 and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_2 and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and Net_4582_2 and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_2:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_2:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_0 and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_0 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_0 and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ and Net_4582_2 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_2 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and Net_4582_2 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ and Net_4582_1 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_1 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and Net_4582_1 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_1:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_1:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ and Net_4582_2 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_2 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and Net_4582_2 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ and Net_4582_1 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_1 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and Net_4582_1 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ and Net_4582_0 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_0 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and Net_4582_0 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_3\' (cost = 4):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_3\ <= ((not Net_2965_2 and Net_2965_3)
	OR (not Net_2965_1 and Net_2965_3)
	OR (not Net_2965_0 and Net_2965_3)
	OR (not Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\LEDs_Out_1:Net_213_3\ and \LEDs_Out_1:Net_213_2\ and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_5287_3 and Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:s_3\' (cost = 4):
\CROSSFADE_CNTR:MODULE_17:g2:a0:s_3\ <= ((not Net_5287_2 and Net_5287_3)
	OR (not Net_5287_1 and Net_5287_3)
	OR (not Net_5287_0 and Net_5287_3)
	OR (not Net_5287_3 and Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_4\' (cost = 5):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_4\ <= ((not Net_2965_3 and Net_2965_4)
	OR (not Net_2965_2 and Net_2965_4)
	OR (not Net_2965_1 and Net_2965_4)
	OR (not Net_2965_0 and Net_2965_4)
	OR (not Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\ and \LEDs_Out_1:Net_213_2\ and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_5287_4 and Net_5287_3 and Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:s_4\' (cost = 5):
\CROSSFADE_CNTR:MODULE_17:g2:a0:s_4\ <= ((not Net_5287_3 and Net_5287_4)
	OR (not Net_5287_2 and Net_5287_4)
	OR (not Net_5287_1 and Net_5287_4)
	OR (not Net_5287_0 and Net_5287_4)
	OR (not Net_5287_4 and Net_5287_3 and Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_5\' (cost = 6):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_5\ <= ((not Net_2965_4 and Net_2965_5)
	OR (not Net_2965_3 and Net_2965_5)
	OR (not Net_2965_2 and Net_2965_5)
	OR (not Net_2965_1 and Net_2965_5)
	OR (not Net_2965_0 and Net_2965_5)
	OR (not Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\LEDs_Out_1:Net_213_5\ and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\ and \LEDs_Out_1:Net_213_2\ and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_5287_5 and Net_5287_4 and Net_5287_3 and Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:s_5\' (cost = 6):
\CROSSFADE_CNTR:MODULE_17:g2:a0:s_5\ <= ((not Net_5287_4 and Net_5287_5)
	OR (not Net_5287_3 and Net_5287_5)
	OR (not Net_5287_2 and Net_5287_5)
	OR (not Net_5287_1 and Net_5287_5)
	OR (not Net_5287_0 and Net_5287_5)
	OR (not Net_5287_5 and Net_5287_4 and Net_5287_3 and Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_2965_6 and Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_6\' (cost = 7):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_6\ <= ((not Net_2965_5 and Net_2965_6)
	OR (not Net_2965_4 and Net_2965_6)
	OR (not Net_2965_3 and Net_2965_6)
	OR (not Net_2965_2 and Net_2965_6)
	OR (not Net_2965_1 and Net_2965_6)
	OR (not Net_2965_0 and Net_2965_6)
	OR (not Net_2965_6 and Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\LEDs_Out_1:Net_213_6\ and \LEDs_Out_1:Net_213_5\ and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\ and \LEDs_Out_1:Net_213_2\ and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_5287_6 and Net_5287_5 and Net_5287_4 and Net_5287_3 and Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:s_6\' (cost = 7):
\CROSSFADE_CNTR:MODULE_17:g2:a0:s_6\ <= ((not Net_5287_5 and Net_5287_6)
	OR (not Net_5287_4 and Net_5287_6)
	OR (not Net_5287_3 and Net_5287_6)
	OR (not Net_5287_2 and Net_5287_6)
	OR (not Net_5287_1 and Net_5287_6)
	OR (not Net_5287_0 and Net_5287_6)
	OR (not Net_5287_6 and Net_5287_5 and Net_5287_4 and Net_5287_3 and Net_5287_2 and Net_5287_1 and Net_5287_0));

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_7\' (cost = 8):
\WAVETABLE_COUNTER:MODULE_16:g2:a0:s_7\ <= ((not Net_2965_6 and Net_2965_7)
	OR (not Net_2965_5 and Net_2965_7)
	OR (not Net_2965_4 and Net_2965_7)
	OR (not Net_2965_3 and Net_2965_7)
	OR (not Net_2965_2 and Net_2965_7)
	OR (not Net_2965_1 and Net_2965_7)
	OR (not Net_2965_0 and Net_2965_7)
	OR (not Net_2965_7 and Net_2965_6 and Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\CROSSFADE_CNTR:MODULE_17:g2:a0:s_7\' (cost = 8):
\CROSSFADE_CNTR:MODULE_17:g2:a0:s_7\ <= ((not Net_5287_6 and Net_5287_7)
	OR (not Net_5287_5 and Net_5287_7)
	OR (not Net_5287_4 and Net_5287_7)
	OR (not Net_5287_3 and Net_5287_7)
	OR (not Net_5287_2 and Net_5287_7)
	OR (not Net_5287_1 and Net_5287_7)
	OR (not Net_5287_0 and Net_5287_7)
	OR (not Net_5287_7 and Net_5287_6 and Net_5287_5 and Net_5287_4 and Net_5287_3 and Net_5287_2 and Net_5287_1 and Net_5287_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 378 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_24\[475] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_16\[485] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[762] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[772] = zero[2]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_24\[2104] = zero[2]
Removing Lhs of wire \CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_16\[2114] = zero[2]
Removing Lhs of wire \POT_VALUE:Net_188\[2196] = \POT_VALUE:Net_376\[2195]

------------------------------------------------------
Aliased 0 equations, 7 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj" -dcpsoc3 MIDI_EXAMPLE.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.562ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Sunday, 29 November 2020 21:11:58
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -d CY8C5888LTI-LP097 MIDI_EXAMPLE.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
    Removed wire end \CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \CROSSFADE_CNTR:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_9:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_9:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_2\
    Removed wire end \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_10:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_10:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_2\
    Removed wire end \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_11:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_11:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_2\
    Removed wire end \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_12:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_12:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_2\
    Removed wire end \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_13:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_13:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_2\
    Removed wire end \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_14:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_14:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_2\
    Removed wire end \Lights_Out_1:MODULE_15:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_15:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_15:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_15:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_15:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_15:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \BRIGHTNESS_RAMP:Net_134\ from registered to combinatorial
    Converted constant MacroCell: \TRIANGLE_SEL:Net_134\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Lights_Out_1_Clock_1'. Fanout=1, Signal=\Lights_Out_1:Net_2476\
    Digital Clock 1: Automatic-assigning  clock 'POT_VALUE_theACLK'. Fanout=1, Signal=\POT_VALUE:Net_376\
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_1945
    Digital Clock 3: Automatic-assigning  clock 'Clock_3'. Fanout=8, Signal=Net_4763
    Digital Clock 4: Automatic-assigning  clock 'Lights_Out_1_Clock_3'. Fanout=1, Signal=\Lights_Out_1:Net_2417\
    Digital Clock 5: Automatic-assigning  clock 'Clock_2'. Fanout=14, Signal=Net_3013
    Digital Clock 6: Automatic-assigning  clock 'Crossfade_Clock'. Fanout=8, Signal=Net_5237
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: \POT_VALUE:Bypass(0)\, \USB:Dm(0)\, \USB:Dp(0)\, Pin_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
Error: mpr.M0014: Resource limit: Maximum number of Unique P-terms exceeded (max=384, needed=500). (App=cydsfit)
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            pad => SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_3(0)__PA ,
            input => Net_5290 ,
            pad => SLED_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_5(0)__PA ,
            input => Net_5292 ,
            pad => SLED_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_6(0)__PA ,
            input => Net_5293 ,
            pad => SLED_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USB:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dm(0)\__PA ,
            analog_term => \USB:Net_597\ ,
            pad => \USB:Dm(0)_PAD\ );

    Pin : Name = \USB:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dp(0)\__PA ,
            analog_term => \USB:Net_1000\ ,
            pad => \USB:Dp(0)_PAD\ );

    Pin : Name = SW8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW8(0)__PA ,
            pad => SW8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW3(0)__PA ,
            pad => SW3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW4(0)__PA ,
            pad => SW4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_7(0)__PA ,
            input => Net_5294 ,
            pad => SLED_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_4(0)__PA ,
            input => Net_5291 ,
            pad => SLED_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_2(0)__PA ,
            input => Net_5289 ,
            pad => SLED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_1(0)__PA ,
            input => Net_5288 ,
            pad => SLED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_8(0)__PA ,
            input => Net_5271 ,
            pad => SLED_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RV1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RV1(0)__PA ,
            analog_term => Net_5319 ,
            annotation => Net_5310 ,
            pad => RV1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \POT_VALUE:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \POT_VALUE:Bypass(0)\__PA ,
            analog_term => \POT_VALUE:Net_210\ ,
            pad => \POT_VALUE:Bypass(0)_PAD\ );

    Pin : Name = SW5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW5(0)__PA ,
            pad => SW5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW6(0)__PA ,
            pad => SW6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW7(0)__PA ,
            pad => SW7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO1(0)__PA ,
            input => Net_5758 ,
            pad => DO1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO8(0)__PA ,
            input => Net_5757 ,
            pad => DO8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO7(0)__PA ,
            input => Net_5756 ,
            pad => DO7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO6(0)__PA ,
            input => Net_5755 ,
            pad => DO6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO5(0)__PA ,
            input => Net_5754 ,
            pad => DO5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO4(0)__PA ,
            input => Net_5753 ,
            pad => DO4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO3(0)__PA ,
            input => Net_5752 ,
            pad => DO3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO2(0)__PA ,
            input => Net_5751 ,
            pad => DO2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            analog_term => Net_5832 ,
            pad => Pin_1(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_5288_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * !Net_4582_1 * !Net_4582_0 * Net_5051
            + Net_4582_2 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5288_split (fanout=1)

    MacroCell: Name=\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2965_7 * Net_2965_6 * Net_2965_5 * Net_2965_4 * Net_2965_3 * 
              Net_2965_2 * Net_2965_1 * Net_2965_0
        );
        Output = \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)

    MacroCell: Name=Net_5288, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * !Net_4582_1 * !Net_5288_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ * !Net_5288_split
            + \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ * !Net_5288_split
            + !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ * !Net_5288_split
        );
        Output = Net_5288 (fanout=1)

    MacroCell: Name=Net_5289, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * !Net_4582_1 * !Net_5289_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ * !Net_5289_split
            + \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ * !Net_5289_split
            + !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ * !Net_5289_split
        );
        Output = Net_5289 (fanout=1)

    MacroCell: Name=Net_5290, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * Net_4582_1 * !Net_5290_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ * !Net_5290_split
            + \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ * !Net_5290_split
            + !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ * !Net_5290_split
        );
        Output = Net_5290 (fanout=1)

    MacroCell: Name=Net_5291, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * Net_4582_1 * !Net_5291_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ * !Net_5291_split
            + \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ * !Net_5291_split
            + !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ * !Net_5291_split
        );
        Output = Net_5291 (fanout=1)

    MacroCell: Name=Net_5292, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * Net_4582_2 * !Net_4582_1 * !Net_5292_split
            + Net_2703 * Net_4582_2 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ * 
              !Net_5292_split
            + \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ * !Net_5292_split
            + !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ * !Net_5292_split
        );
        Output = Net_5292 (fanout=1)

    MacroCell: Name=Net_5293, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * Net_4582_2 * !Net_4582_1 * !Net_5293_split
            + Net_2703 * Net_4582_2 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ * 
              !Net_5293_split
            + \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ * !Net_5293_split
            + !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ * !Net_5293_split
        );
        Output = Net_5293 (fanout=1)

    MacroCell: Name=Net_5294, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * Net_4582_2 * Net_4582_1 * !Net_5294_split
            + Net_2703 * Net_4582_2 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ * 
              !Net_5294_split
            + \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ * !Net_5294_split
            + !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\ * !Net_5294_split
        );
        Output = Net_5294 (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4956_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4956_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4956_7 * !Net_4956_6
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4956_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4956_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4956_7 * Net_4956_6
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4956_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4956_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4956_4 * 
              !Net_4956_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4956_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4956_5 * 
              !Net_4956_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4956_5 * !Net_4956_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4956_5 * !Net_4956_4 * 
              !Net_4956_3
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4956_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4956_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4956_4 * 
              Net_4956_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4956_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4956_5 * 
              Net_4956_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4956_5 * Net_4956_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4956_5 * Net_4956_4 * Net_4956_3
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4956_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4956_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4956_1 * 
              Net_4956_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4956_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4956_2 * 
              Net_4956_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4956_2 * Net_4956_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4956_2 * Net_4956_1 * Net_4956_0
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_4957_7 * !Net_4957_6 * \LEDs_Out_1:Net_213_6\
            + !Net_4957_7 * \LEDs_Out_1:Net_213_7\
            + !Net_4957_6 * \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_4957_7 * Net_4957_6 * !\LEDs_Out_1:Net_213_6\
            + Net_4957_7 * !\LEDs_Out_1:Net_213_7\
            + Net_4957_6 * !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_4957_5 * !Net_4957_4 * !Net_4957_3 * 
              \LEDs_Out_1:Net_213_3\
            + !Net_4957_5 * !Net_4957_4 * \LEDs_Out_1:Net_213_4\
            + !Net_4957_5 * !Net_4957_3 * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\
            + !Net_4957_5 * \LEDs_Out_1:Net_213_5\
            + !Net_4957_4 * !Net_4957_3 * \LEDs_Out_1:Net_213_5\ * 
              \LEDs_Out_1:Net_213_3\
            + !Net_4957_4 * \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\
            + !Net_4957_3 * \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_4957_5 * Net_4957_4 * Net_4957_3 * !\LEDs_Out_1:Net_213_3\
            + Net_4957_5 * Net_4957_4 * !\LEDs_Out_1:Net_213_4\
            + Net_4957_5 * Net_4957_3 * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\
            + Net_4957_5 * !\LEDs_Out_1:Net_213_5\
            + Net_4957_4 * Net_4957_3 * !\LEDs_Out_1:Net_213_5\ * 
              !\LEDs_Out_1:Net_213_3\
            + Net_4957_4 * !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\
            + Net_4957_3 * !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_4957_2 * Net_4957_1 * Net_4957_0 * !\LEDs_Out_1:Net_213_0\
            + Net_4957_2 * Net_4957_1 * !\LEDs_Out_1:Net_213_1\
            + Net_4957_2 * Net_4957_0 * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\
            + Net_4957_2 * !\LEDs_Out_1:Net_213_2\
            + Net_4957_1 * Net_4957_0 * !\LEDs_Out_1:Net_213_2\ * 
              !\LEDs_Out_1:Net_213_0\
            + Net_4957_1 * !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\
            + Net_4957_0 * !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_5096_6
            + \LEDs_Out_1:Net_213_7\ * !Net_5096_7
            + \LEDs_Out_1:Net_213_6\ * !Net_5096_7 * !Net_5096_6
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_5096_6
            + !\LEDs_Out_1:Net_213_7\ * Net_5096_7
            + !\LEDs_Out_1:Net_213_6\ * Net_5096_7 * Net_5096_6
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_5096_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_5096_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_5096_4 * 
              !Net_5096_3
            + \LEDs_Out_1:Net_213_5\ * !Net_5096_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_5096_5 * 
              !Net_5096_3
            + \LEDs_Out_1:Net_213_4\ * !Net_5096_5 * !Net_5096_4
            + \LEDs_Out_1:Net_213_3\ * !Net_5096_5 * !Net_5096_4 * 
              !Net_5096_3
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_5096_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_5096_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_5096_4 * 
              Net_5096_3
            + !\LEDs_Out_1:Net_213_5\ * Net_5096_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_5096_5 * 
              Net_5096_3
            + !\LEDs_Out_1:Net_213_4\ * Net_5096_5 * Net_5096_4
            + !\LEDs_Out_1:Net_213_3\ * Net_5096_5 * Net_5096_4 * Net_5096_3
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_5096_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_5096_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_5096_1 * 
              Net_5096_0
            + !\LEDs_Out_1:Net_213_2\ * Net_5096_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_5096_2 * 
              Net_5096_0
            + !\LEDs_Out_1:Net_213_1\ * Net_5096_2 * Net_5096_1
            + !\LEDs_Out_1:Net_213_0\ * Net_5096_2 * Net_5096_1 * Net_5096_0
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4959_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4959_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4959_7 * !Net_4959_6
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4959_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4959_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4959_7 * Net_4959_6
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4959_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4959_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4959_4 * 
              !Net_4959_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4959_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4959_5 * 
              !Net_4959_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4959_5 * !Net_4959_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4959_5 * !Net_4959_4 * 
              !Net_4959_3
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4959_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4959_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4959_4 * 
              Net_4959_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4959_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4959_5 * 
              Net_4959_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4959_5 * Net_4959_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4959_5 * Net_4959_4 * Net_4959_3
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4959_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4959_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4959_1 * 
              Net_4959_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4959_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4959_2 * 
              Net_4959_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4959_2 * Net_4959_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4959_2 * Net_4959_1 * Net_4959_0
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_5097_6
            + \LEDs_Out_1:Net_213_7\ * !Net_5097_7
            + \LEDs_Out_1:Net_213_6\ * !Net_5097_7 * !Net_5097_6
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_5097_6
            + !\LEDs_Out_1:Net_213_7\ * Net_5097_7
            + !\LEDs_Out_1:Net_213_6\ * Net_5097_7 * Net_5097_6
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_5097_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_5097_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_5097_4 * 
              !Net_5097_3
            + \LEDs_Out_1:Net_213_5\ * !Net_5097_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_5097_5 * 
              !Net_5097_3
            + \LEDs_Out_1:Net_213_4\ * !Net_5097_5 * !Net_5097_4
            + \LEDs_Out_1:Net_213_3\ * !Net_5097_5 * !Net_5097_4 * 
              !Net_5097_3
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_5097_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_5097_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_5097_4 * 
              Net_5097_3
            + !\LEDs_Out_1:Net_213_5\ * Net_5097_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_5097_5 * 
              Net_5097_3
            + !\LEDs_Out_1:Net_213_4\ * Net_5097_5 * Net_5097_4
            + !\LEDs_Out_1:Net_213_3\ * Net_5097_5 * Net_5097_4 * Net_5097_3
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_5097_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_5097_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_5097_1 * 
              Net_5097_0
            + !\LEDs_Out_1:Net_213_2\ * Net_5097_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_5097_2 * 
              Net_5097_0
            + !\LEDs_Out_1:Net_213_1\ * Net_5097_2 * Net_5097_1
            + !\LEDs_Out_1:Net_213_0\ * Net_5097_2 * Net_5097_1 * Net_5097_0
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4961_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4961_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4961_7 * !Net_4961_6
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4961_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4961_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4961_7 * Net_4961_6
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4961_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4961_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4961_4 * 
              !Net_4961_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4961_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4961_5 * 
              !Net_4961_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4961_5 * !Net_4961_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4961_5 * !Net_4961_4 * 
              !Net_4961_3
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4961_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4961_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4961_4 * 
              Net_4961_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4961_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4961_5 * 
              Net_4961_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4961_5 * Net_4961_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4961_5 * Net_4961_4 * Net_4961_3
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4961_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4961_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4961_1 * 
              Net_4961_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4961_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4961_2 * 
              Net_4961_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4961_2 * Net_4961_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4961_2 * Net_4961_1 * Net_4961_0
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4962_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4962_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4962_7 * !Net_4962_6
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4962_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4962_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4962_7 * Net_4962_6
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4962_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4962_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4962_4 * 
              !Net_4962_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4962_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4962_5 * 
              !Net_4962_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4962_5 * !Net_4962_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4962_5 * !Net_4962_4 * 
              !Net_4962_3
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4962_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4962_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4962_4 * 
              Net_4962_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4962_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4962_5 * 
              Net_4962_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4962_5 * Net_4962_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4962_5 * Net_4962_4 * Net_4962_3
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4962_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4962_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4962_1 * 
              Net_4962_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4962_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4962_2 * 
              Net_4962_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4962_2 * Net_4962_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4962_2 * Net_4962_1 * Net_4962_0
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=Net_5294_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + Net_2703 * Net_4582_2 * Net_4582_1 * !Net_4582_0 * Net_5051
            + !Net_4582_2 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5294_split (fanout=1)

    MacroCell: Name=Net_5293_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + Net_2703 * Net_4582_2 * !Net_4582_1 * Net_4582_0 * Net_5051
            + !Net_4582_2 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5293_split (fanout=1)

    MacroCell: Name=Net_5292_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_2703 * Net_4582_2 * !Net_4582_1 * !Net_4582_0 * Net_5051
            + !Net_4582_2 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5292_split (fanout=1)

    MacroCell: Name=Net_5751, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_5420_6 * !\Lights_Out_1:Net_2416_6\
            + Net_5420_6 * \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_5\
            + Net_5420_6 * !\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_2\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_2\
        );
        Output = Net_5751 (fanout=2)

    MacroCell: Name=Net_5752, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_5421_6 * !\Lights_Out_1:Net_2416_6\
            + Net_5421_6 * \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_5\
            + Net_5421_6 * !\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_2\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_2\
        );
        Output = Net_5752 (fanout=2)

    MacroCell: Name=Net_5753, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_5422_6 * !\Lights_Out_1:Net_2416_6\
            + Net_5422_6 * \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_5\
            + Net_5422_6 * !\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_2\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_2\
        );
        Output = Net_5753 (fanout=2)

    MacroCell: Name=Net_5754, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_5423_6 * !\Lights_Out_1:Net_2416_6\
            + Net_5423_6 * \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_5\
            + Net_5423_6 * !\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_2\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_2\
        );
        Output = Net_5754 (fanout=2)

    MacroCell: Name=Net_5755, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_5424_6 * !\Lights_Out_1:Net_2416_6\
            + Net_5424_6 * \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_5\
            + Net_5424_6 * !\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_2\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_2\
        );
        Output = Net_5755 (fanout=2)

    MacroCell: Name=Net_5756, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_5425_6 * !\Lights_Out_1:Net_2416_6\
            + Net_5425_6 * \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_5\
            + Net_5425_6 * !\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_2\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_2\
        );
        Output = Net_5756 (fanout=2)

    MacroCell: Name=Net_5757, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_5426_6 * !\Lights_Out_1:Net_2416_6\
            + Net_5426_6 * \Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_5\
            + Net_5426_6 * !\Lights_Out_1:MODULE_15:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_2\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_15:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_2\
        );
        Output = Net_5757 (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5420_5 * Net_5420_4 * Net_5420_3 * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5420_5 * Net_5420_4 * !\Lights_Out_1:Net_2416_4\
            + Net_5420_5 * Net_5420_3 * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5420_5 * !\Lights_Out_1:Net_2416_5\
            + Net_5420_4 * Net_5420_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5420_4 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\
            + Net_5420_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_5420_5 * !Net_5420_4 * !Net_5420_3 * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5420_5 * !Net_5420_4 * \Lights_Out_1:Net_2416_4\
            + !Net_5420_5 * !Net_5420_3 * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5420_5 * \Lights_Out_1:Net_2416_5\
            + !Net_5420_4 * !Net_5420_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5420_4 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\
            + !Net_5420_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5420_2 * Net_5420_1 * Net_5420_0 * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5420_2 * Net_5420_1 * !\Lights_Out_1:Net_2416_1\
            + Net_5420_2 * Net_5420_0 * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5420_2 * !\Lights_Out_1:Net_2416_2\
            + Net_5420_1 * Net_5420_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5420_1 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\
            + Net_5420_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\
        );
        Output = \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5421_5 * Net_5421_4 * Net_5421_3 * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5421_5 * Net_5421_4 * !\Lights_Out_1:Net_2416_4\
            + Net_5421_5 * Net_5421_3 * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5421_5 * !\Lights_Out_1:Net_2416_5\
            + Net_5421_4 * Net_5421_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5421_4 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\
            + Net_5421_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_5421_5 * !Net_5421_4 * !Net_5421_3 * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5421_5 * !Net_5421_4 * \Lights_Out_1:Net_2416_4\
            + !Net_5421_5 * !Net_5421_3 * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5421_5 * \Lights_Out_1:Net_2416_5\
            + !Net_5421_4 * !Net_5421_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5421_4 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\
            + !Net_5421_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5421_2 * Net_5421_1 * Net_5421_0 * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5421_2 * Net_5421_1 * !\Lights_Out_1:Net_2416_1\
            + Net_5421_2 * Net_5421_0 * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5421_2 * !\Lights_Out_1:Net_2416_2\
            + Net_5421_1 * Net_5421_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5421_1 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\
            + Net_5421_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\
        );
        Output = \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5422_5 * Net_5422_4 * Net_5422_3 * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5422_5 * Net_5422_4 * !\Lights_Out_1:Net_2416_4\
            + Net_5422_5 * Net_5422_3 * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5422_5 * !\Lights_Out_1:Net_2416_5\
            + Net_5422_4 * Net_5422_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5422_4 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\
            + Net_5422_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_5422_5 * !Net_5422_4 * !Net_5422_3 * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5422_5 * !Net_5422_4 * \Lights_Out_1:Net_2416_4\
            + !Net_5422_5 * !Net_5422_3 * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5422_5 * \Lights_Out_1:Net_2416_5\
            + !Net_5422_4 * !Net_5422_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5422_4 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\
            + !Net_5422_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5422_2 * Net_5422_1 * Net_5422_0 * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5422_2 * Net_5422_1 * !\Lights_Out_1:Net_2416_1\
            + Net_5422_2 * Net_5422_0 * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5422_2 * !\Lights_Out_1:Net_2416_2\
            + Net_5422_1 * Net_5422_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5422_1 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\
            + Net_5422_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\
        );
        Output = \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5423_5 * Net_5423_4 * Net_5423_3 * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5423_5 * Net_5423_4 * !\Lights_Out_1:Net_2416_4\
            + Net_5423_5 * Net_5423_3 * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5423_5 * !\Lights_Out_1:Net_2416_5\
            + Net_5423_4 * Net_5423_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5423_4 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\
            + Net_5423_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_5423_5 * !Net_5423_4 * !Net_5423_3 * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5423_5 * !Net_5423_4 * \Lights_Out_1:Net_2416_4\
            + !Net_5423_5 * !Net_5423_3 * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5423_5 * \Lights_Out_1:Net_2416_5\
            + !Net_5423_4 * !Net_5423_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5423_4 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\
            + !Net_5423_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5423_2 * Net_5423_1 * Net_5423_0 * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5423_2 * Net_5423_1 * !\Lights_Out_1:Net_2416_1\
            + Net_5423_2 * Net_5423_0 * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5423_2 * !\Lights_Out_1:Net_2416_2\
            + Net_5423_1 * Net_5423_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5423_1 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\
            + Net_5423_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\
        );
        Output = \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5424_5 * Net_5424_4 * Net_5424_3 * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5424_5 * Net_5424_4 * !\Lights_Out_1:Net_2416_4\
            + Net_5424_5 * Net_5424_3 * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5424_5 * !\Lights_Out_1:Net_2416_5\
            + Net_5424_4 * Net_5424_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5424_4 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\
            + Net_5424_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_5424_5 * !Net_5424_4 * !Net_5424_3 * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5424_5 * !Net_5424_4 * \Lights_Out_1:Net_2416_4\
            + !Net_5424_5 * !Net_5424_3 * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5424_5 * \Lights_Out_1:Net_2416_5\
            + !Net_5424_4 * !Net_5424_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5424_4 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\
            + !Net_5424_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5424_2 * Net_5424_1 * Net_5424_0 * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5424_2 * Net_5424_1 * !\Lights_Out_1:Net_2416_1\
            + Net_5424_2 * Net_5424_0 * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5424_2 * !\Lights_Out_1:Net_2416_2\
            + Net_5424_1 * Net_5424_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5424_1 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\
            + Net_5424_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\
        );
        Output = \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5425_5 * Net_5425_4 * Net_5425_3 * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5425_5 * Net_5425_4 * !\Lights_Out_1:Net_2416_4\
            + Net_5425_5 * Net_5425_3 * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5425_5 * !\Lights_Out_1:Net_2416_5\
            + Net_5425_4 * Net_5425_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5425_4 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\
            + Net_5425_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_5425_5 * !Net_5425_4 * !Net_5425_3 * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5425_5 * !Net_5425_4 * \Lights_Out_1:Net_2416_4\
            + !Net_5425_5 * !Net_5425_3 * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5425_5 * \Lights_Out_1:Net_2416_5\
            + !Net_5425_4 * !Net_5425_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5425_4 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\
            + !Net_5425_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5425_2 * Net_5425_1 * Net_5425_0 * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5425_2 * Net_5425_1 * !\Lights_Out_1:Net_2416_1\
            + Net_5425_2 * Net_5425_0 * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5425_2 * !\Lights_Out_1:Net_2416_2\
            + Net_5425_1 * Net_5425_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5425_1 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\
            + Net_5425_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\
        );
        Output = \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5426_5 * Net_5426_4 * Net_5426_3 * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5426_5 * Net_5426_4 * !\Lights_Out_1:Net_2416_4\
            + Net_5426_5 * Net_5426_3 * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5426_5 * !\Lights_Out_1:Net_2416_5\
            + Net_5426_4 * Net_5426_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5426_4 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\
            + Net_5426_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_15:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_5426_5 * !Net_5426_4 * !Net_5426_3 * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5426_5 * !Net_5426_4 * \Lights_Out_1:Net_2416_4\
            + !Net_5426_5 * !Net_5426_3 * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5426_5 * \Lights_Out_1:Net_2416_5\
            + !Net_5426_4 * !Net_5426_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5426_4 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\
            + !Net_5426_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_15:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5426_2 * Net_5426_1 * Net_5426_0 * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5426_2 * Net_5426_1 * !\Lights_Out_1:Net_2416_1\
            + Net_5426_2 * Net_5426_0 * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5426_2 * !\Lights_Out_1:Net_2416_2\
            + Net_5426_1 * Net_5426_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5426_1 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\
            + Net_5426_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\
        );
        Output = \Lights_Out_1:MODULE_15:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=Net_5291_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * Net_4582_1 * Net_4582_0 * Net_5051
            + Net_4582_2 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5291_split (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=Net_5290_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * Net_4582_1 * !Net_4582_0 * Net_5051
            + Net_4582_2 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5290_split (fanout=1)

    MacroCell: Name=Net_5289_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * !Net_4582_1 * Net_4582_0 * Net_5051
            + Net_4582_2 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5289_split (fanout=1)

    MacroCell: Name=Net_2965_10, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_9 * Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_3198 * Net_2965_10
        );
        Output = Net_2965_10 (fanout=2)

    MacroCell: Name=Net_2965_9, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_3198 * Net_2965_9
        );
        Output = Net_2965_9 (fanout=3)

    MacroCell: Name=Net_2965_8, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * !Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\
            + !Net_3198 * Net_2965_8 * 
              !\WAVETABLE_COUNTER:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_2965_8 (fanout=4)

    MacroCell: Name=Net_2965_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_6 * Net_2965_5 * Net_2965_4 * Net_2965_3 * 
              Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_7
        );
        Output = Net_2965_7 (fanout=3)

    MacroCell: Name=Net_2965_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_5 * Net_2965_4 * Net_2965_3 * Net_2965_2 * 
              Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_6
        );
        Output = Net_2965_6 (fanout=4)

    MacroCell: Name=Net_2965_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_4 * Net_2965_3 * Net_2965_2 * Net_2965_1 * 
              Net_2965_0
            + Net_3198 * Net_2965_5
        );
        Output = Net_2965_5 (fanout=5)

    MacroCell: Name=Net_2965_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_3 * Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_4
        );
        Output = Net_2965_4 (fanout=6)

    MacroCell: Name=Net_2965_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_3
        );
        Output = Net_2965_3 (fanout=7)

    MacroCell: Name=Net_2965_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_2
        );
        Output = Net_2965_2 (fanout=8)

    MacroCell: Name=Net_2965_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * !Net_2965_1 * Net_2965_0
            + !Net_3198 * Net_2965_1 * !Net_2965_0
        );
        Output = Net_2965_1 (fanout=9)

    MacroCell: Name=Net_2965_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3198 * !Net_2965_0
        );
        Output = Net_2965_0 (fanout=10)

    MacroCell: Name=\LEDs_Out_1:Net_213_7\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_6\ * \LEDs_Out_1:Net_213_5\ * 
              \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * 
              \LEDs_Out_1:Net_213_2\ * \LEDs_Out_1:Net_213_1\ * 
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_7\ (fanout=14)

    MacroCell: Name=\LEDs_Out_1:Net_213_6\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * \LEDs_Out_1:Net_213_2\ * 
              \LEDs_Out_1:Net_213_1\ * \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_6\ (fanout=15)

    MacroCell: Name=\LEDs_Out_1:Net_213_5\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * 
              \LEDs_Out_1:Net_213_2\ * \LEDs_Out_1:Net_213_1\ * 
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_5\ (fanout=16)

    MacroCell: Name=\LEDs_Out_1:Net_213_4\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_3\ * \LEDs_Out_1:Net_213_2\ * 
              \LEDs_Out_1:Net_213_1\ * \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_4\ (fanout=17)

    MacroCell: Name=\LEDs_Out_1:Net_213_3\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_2\ * \LEDs_Out_1:Net_213_1\ * 
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_3\ (fanout=18)

    MacroCell: Name=\LEDs_Out_1:Net_213_2\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_1\ * \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_2\ (fanout=12)

    MacroCell: Name=\LEDs_Out_1:Net_213_1\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_1\ (fanout=13)

    MacroCell: Name=\LEDs_Out_1:Net_213_0\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \LEDs_Out_1:Net_213_0\ (fanout=14)

    MacroCell: Name=Net_5287_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_5237) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_5236 * Net_5287_6 * Net_5287_5 * Net_5287_4 * 
              Net_5287_3 * Net_5287_2 * Net_5287_1 * Net_5287_0
            + Net_5236 * Net_5287_7
        );
        Output = Net_5287_7 (fanout=2)

    MacroCell: Name=Net_5287_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_5237) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_5236 * Net_5287_5 * Net_5287_4 * Net_5287_3 * 
              Net_5287_2 * Net_5287_1 * Net_5287_0
            + Net_5236 * Net_5287_6
        );
        Output = Net_5287_6 (fanout=3)

    MacroCell: Name=Net_5287_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_5237) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_5236 * Net_5287_4 * Net_5287_3 * Net_5287_2 * 
              Net_5287_1 * Net_5287_0
            + Net_5236 * Net_5287_5
        );
        Output = Net_5287_5 (fanout=4)

    MacroCell: Name=Net_5287_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_5237) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_5236 * Net_5287_3 * Net_5287_2 * Net_5287_1 * 
              Net_5287_0
            + Net_5236 * Net_5287_4
        );
        Output = Net_5287_4 (fanout=5)

    MacroCell: Name=Net_5287_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_5237) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_5236 * Net_5287_2 * Net_5287_1 * Net_5287_0
            + Net_5236 * Net_5287_3
        );
        Output = Net_5287_3 (fanout=6)

    MacroCell: Name=Net_5287_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_5237) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_5236 * Net_5287_1 * Net_5287_0
            + Net_5236 * Net_5287_2
        );
        Output = Net_5287_2 (fanout=7)

    MacroCell: Name=Net_5287_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_5237) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5234 * !Net_5236 * Net_5287_0
            + Net_5236 * Net_5287_1
        );
        Output = Net_5287_1 (fanout=8)

    MacroCell: Name=Net_5287_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_5237) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_5234 * !Net_5236 * Net_5287_0
            + Net_5234 * !Net_5236 * !Net_5287_0
        );
        Output = Net_5287_0 (fanout=9)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\WAVE_STATUS_LOW:sts:sts_reg\
        PORT MAP (
            status_7 => Net_2965_7 ,
            status_6 => Net_2965_6 ,
            status_5 => Net_2965_5 ,
            status_4 => Net_2965_4 ,
            status_3 => Net_2965_3 ,
            status_2 => Net_2965_2 ,
            status_1 => Net_2965_1 ,
            status_0 => Net_2965_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\WAVE_STATUS_HIGH:sts:sts_reg\
        PORT MAP (
            status_2 => Net_2965_10 ,
            status_1 => Net_2965_9 ,
            status_0 => Net_2965_8 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\CROSSFADE_VAL:sts:sts_reg\
        PORT MAP (
            status_7 => Net_5287_7 ,
            status_6 => Net_5287_6 ,
            status_5 => Net_5287_5 ,
            status_4 => Net_5287_4 ,
            status_3 => Net_5287_3 ,
            status_2 => Net_5287_2 ,
            status_1 => Net_5287_1 ,
            status_0 => Net_5287_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Lights_Out_1:LED_STATUS:sts:sts_reg\
        PORT MAP (
            status_6 => Net_5757 ,
            status_5 => Net_5756 ,
            status_4 => Net_5755 ,
            status_3 => Net_5754 ,
            status_2 => Net_5753 ,
            status_1 => Net_5752 ,
            status_0 => Net_5751 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\NOTE_ON_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \NOTE_ON_REG:control_7\ ,
            control_6 => \NOTE_ON_REG:control_6\ ,
            control_5 => \NOTE_ON_REG:control_5\ ,
            control_4 => \NOTE_ON_REG:control_4\ ,
            control_3 => \NOTE_ON_REG:control_3\ ,
            control_2 => \NOTE_ON_REG:control_2\ ,
            control_1 => \NOTE_ON_REG:control_1\ ,
            control_0 => Net_2703 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MIDI_BIN_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MIDI_BIN_REG:control_7\ ,
            control_6 => \MIDI_BIN_REG:control_6\ ,
            control_5 => \MIDI_BIN_REG:control_5\ ,
            control_4 => \MIDI_BIN_REG:control_4\ ,
            control_3 => \MIDI_BIN_REG:control_3\ ,
            control_2 => Net_4582_2 ,
            control_1 => Net_4582_1 ,
            control_0 => Net_4582_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SLED_BRIGHTNESS_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4957_7 ,
            control_6 => Net_4957_6 ,
            control_5 => Net_4957_5 ,
            control_4 => Net_4957_4 ,
            control_3 => Net_4957_3 ,
            control_2 => Net_4957_2 ,
            control_1 => Net_4957_1 ,
            control_0 => Net_4957_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SLED_BRIGHTNESS_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4956_7 ,
            control_6 => Net_4956_6 ,
            control_5 => Net_4956_5 ,
            control_4 => Net_4956_4 ,
            control_3 => Net_4956_3 ,
            control_2 => Net_4956_2 ,
            control_1 => Net_4956_1 ,
            control_0 => Net_4956_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SLED_BRIGHTNESS_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_5096_7 ,
            control_6 => Net_5096_6 ,
            control_5 => Net_5096_5 ,
            control_4 => Net_5096_4 ,
            control_3 => Net_5096_3 ,
            control_2 => Net_5096_2 ,
            control_1 => Net_5096_1 ,
            control_0 => Net_5096_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SLED_BRIGHTNESS_4:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4959_7 ,
            control_6 => Net_4959_6 ,
            control_5 => Net_4959_5 ,
            control_4 => Net_4959_4 ,
            control_3 => Net_4959_3 ,
            control_2 => Net_4959_2 ,
            control_1 => Net_4959_1 ,
            control_0 => Net_4959_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SLED_BRIGHTNESS_5:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_5097_7 ,
            control_6 => Net_5097_6 ,
            control_5 => Net_5097_5 ,
            control_4 => Net_5097_4 ,
            control_3 => Net_5097_3 ,
            control_2 => Net_5097_2 ,
            control_1 => Net_5097_1 ,
            control_0 => Net_5097_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SLED_BRIGHTNESS_6:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4961_7 ,
            control_6 => Net_4961_6 ,
            control_5 => Net_4961_5 ,
            control_4 => Net_4961_4 ,
            control_3 => Net_4961_3 ,
            control_2 => Net_4961_2 ,
            control_1 => Net_4961_1 ,
            control_0 => Net_4961_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SLED_BRIGHTNESS_7:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4962_7 ,
            control_6 => Net_4962_6 ,
            control_5 => Net_4962_5 ,
            control_4 => Net_4962_4 ,
            control_3 => Net_4962_3 ,
            control_2 => Net_4962_2 ,
            control_1 => Net_4962_1 ,
            control_0 => Net_4962_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\CROSSFADE_CTRL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CROSSFADE_CTRL:control_7\ ,
            control_6 => \CROSSFADE_CTRL:control_6\ ,
            control_5 => \CROSSFADE_CTRL:control_5\ ,
            control_4 => \CROSSFADE_CTRL:control_4\ ,
            control_3 => \CROSSFADE_CTRL:control_3\ ,
            control_2 => \CROSSFADE_CTRL:control_2\ ,
            control_1 => Net_5236 ,
            control_0 => Net_5234 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LED_8_VALUE:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_8_VALUE:control_7\ ,
            control_6 => \LED_8_VALUE:control_6\ ,
            control_5 => \LED_8_VALUE:control_5\ ,
            control_4 => \LED_8_VALUE:control_4\ ,
            control_3 => \LED_8_VALUE:control_3\ ,
            control_2 => \LED_8_VALUE:control_2\ ,
            control_1 => \LED_8_VALUE:control_1\ ,
            control_0 => Net_5271 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_7:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_7:control_7\ ,
            control_6 => Net_5426_6 ,
            control_5 => Net_5426_5 ,
            control_4 => Net_5426_4 ,
            control_3 => Net_5426_3 ,
            control_2 => Net_5426_2 ,
            control_1 => Net_5426_1 ,
            control_0 => Net_5426_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_6:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_6:control_7\ ,
            control_6 => Net_5425_6 ,
            control_5 => Net_5425_5 ,
            control_4 => Net_5425_4 ,
            control_3 => Net_5425_3 ,
            control_2 => Net_5425_2 ,
            control_1 => Net_5425_1 ,
            control_0 => Net_5425_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_5:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_5:control_7\ ,
            control_6 => Net_5424_6 ,
            control_5 => Net_5424_5 ,
            control_4 => Net_5424_4 ,
            control_3 => Net_5424_3 ,
            control_2 => Net_5424_2 ,
            control_1 => Net_5424_1 ,
            control_0 => Net_5424_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_4:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_4:control_7\ ,
            control_6 => Net_5423_6 ,
            control_5 => Net_5423_5 ,
            control_4 => Net_5423_4 ,
            control_3 => Net_5423_3 ,
            control_2 => Net_5423_2 ,
            control_1 => Net_5423_1 ,
            control_0 => Net_5423_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_3:control_7\ ,
            control_6 => Net_5422_6 ,
            control_5 => Net_5422_5 ,
            control_4 => Net_5422_4 ,
            control_3 => Net_5422_3 ,
            control_2 => Net_5422_2 ,
            control_1 => Net_5422_1 ,
            control_0 => Net_5422_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_2:control_7\ ,
            control_6 => Net_5421_6 ,
            control_5 => Net_5421_5 ,
            control_4 => Net_5421_4 ,
            control_3 => Net_5421_3 ,
            control_2 => Net_5421_2 ,
            control_1 => Net_5421_1 ,
            control_0 => Net_5421_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_1:control_7\ ,
            control_6 => Net_5420_6 ,
            control_5 => Net_5420_5 ,
            control_4 => Net_5420_4 ,
            control_3 => Net_5420_3 ,
            control_2 => Net_5420_2 ,
            control_1 => Net_5420_1 ,
            control_0 => Net_5420_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Lights_Out_1:LIGHT_COUNTER:Counter7\
        PORT MAP (
            clock => \Lights_Out_1:Net_2417\ ,
            count_6 => \Lights_Out_1:Net_2416_6\ ,
            count_5 => \Lights_Out_1:Net_2416_5\ ,
            count_4 => \Lights_Out_1:Net_2416_4\ ,
            count_3 => \Lights_Out_1:Net_2416_3\ ,
            count_2 => \Lights_Out_1:Net_2416_2\ ,
            count_1 => \Lights_Out_1:Net_2416_1\ ,
            count_0 => \Lights_Out_1:Net_2416_0\ ,
            tc => \Lights_Out_1:Net_658\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\BRIGHTNESS_RAMP:Wave1_DMA\
        PORT MAP (
            dmareq => Net_3013_local ,
            termin => zero ,
            termout => Net_3198 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\BRIGHTNESS_RAMP:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_2063 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\TRIANGLE_SEL:Wave1_DMA\
        PORT MAP (
            dmareq => Net_1945_local ,
            termin => zero ,
            termout => Net_4836 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\TRIANGLE_SEL:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_4837 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_698 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Sleep_isr
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\POT_VALUE:IRQ\
        PORT MAP (
            interrupt => Net_5359 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   32 :   16 :   48 : 66.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    4 :   20 :   24 : 16.67 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :  106 :   86 :  192 : 55.21 %
  Unique P-terms              :  500 : -116 :  384 : 130.21 %
  Total P-terms               :  500 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    Status Registers          :    4 :      :      :        
  Control Cells               :   19 :    5 :   24 : 79.17 %
    Control Registers         :   18 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    3 :    1 :    4 : 75.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.093ms
Tech mapping phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.172ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 0s.406ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 0s.437ms
Fitter phase: Elapsed time ==> 0s.000ms
Dependency generation phase: Elapsed time ==> 0s.030ms
Cleanup phase: Elapsed time ==> 0s.015ms
