Analysis & Synthesis report for fifo
Tue Feb 07 00:20:48 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Registers Added for RAM Pass-Through Logic
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for altsyncram:mem_rtl_0|altsyncram_4jq1:auto_generated
 13. Parameter Settings for User Entity Instance: Top-level Entity: |fifo
 14. Parameter Settings for Inferred Entity Instance: altsyncram:mem_rtl_0
 15. altsyncram Parameter Settings by Entity Instance
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Feb 07 00:20:48 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; fifo                                        ;
; Top-level Entity Name           ; fifo                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 4181                                        ;
; Total pins                      ; 1                                           ;
; Total virtual pins              ; 48                                          ;
; Total block memory bits         ; 4,096                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA4U19C8       ;                    ;
; Top-level entity name                                                           ; fifo               ; fifo               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ../rtl/fifo/fifo.sv              ; yes             ; User SystemVerilog HDL File  ; E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv                           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4jq1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/FPGAProject/Lab2_metrotek/fifo/quartus_prj/db/altsyncram_4jq1.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 2953        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 1749        ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 1431        ;
;     -- 5 input functions                    ; 289         ;
;     -- 4 input functions                    ; 4           ;
;     -- <=3 input functions                  ; 25          ;
;                                             ;             ;
; Dedicated logic registers                   ; 4181        ;
;                                             ;             ;
; Virtual pins                                ; 48          ;
; I/O pins                                    ; 1           ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 4096        ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clk_i~input ;
; Maximum fan-out                             ; 4197        ;
; Total fan-out                               ; 22871       ;
; Average fan-out                             ; 3.81        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                          ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                       ; Entity Name     ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------+-----------------+--------------+
; |fifo                                  ; 1749 (1749)         ; 4181 (4181)               ; 4096              ; 0          ; 1    ; 48           ; |fifo                                                     ; fifo            ; work         ;
;    |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fifo|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;       |altsyncram_4jq1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fifo|altsyncram:mem_rtl_0|altsyncram_4jq1:auto_generated ; altsyncram_4jq1 ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                         ;
+----------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                           ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; altsyncram:mem_rtl_0|altsyncram_4jq1:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None ;
+----------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4181  ;
; Number of registers using Synchronous Clear  ; 27    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4155  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------+
; Registers Added for RAM Pass-Through Logic ;
+----------------------+---------------------+
; Register Name        ; RAM Name            ;
+----------------------+---------------------+
; mem_rtl_0_bypass[0]  ; mem_rtl_0           ;
; mem_rtl_0_bypass[1]  ; mem_rtl_0           ;
; mem_rtl_0_bypass[2]  ; mem_rtl_0           ;
; mem_rtl_0_bypass[3]  ; mem_rtl_0           ;
; mem_rtl_0_bypass[4]  ; mem_rtl_0           ;
; mem_rtl_0_bypass[5]  ; mem_rtl_0           ;
; mem_rtl_0_bypass[6]  ; mem_rtl_0           ;
; mem_rtl_0_bypass[7]  ; mem_rtl_0           ;
; mem_rtl_0_bypass[8]  ; mem_rtl_0           ;
; mem_rtl_0_bypass[9]  ; mem_rtl_0           ;
; mem_rtl_0_bypass[10] ; mem_rtl_0           ;
; mem_rtl_0_bypass[11] ; mem_rtl_0           ;
; mem_rtl_0_bypass[12] ; mem_rtl_0           ;
; mem_rtl_0_bypass[13] ; mem_rtl_0           ;
; mem_rtl_0_bypass[14] ; mem_rtl_0           ;
; mem_rtl_0_bypass[15] ; mem_rtl_0           ;
; mem_rtl_0_bypass[16] ; mem_rtl_0           ;
; mem_rtl_0_bypass[17] ; mem_rtl_0           ;
; mem_rtl_0_bypass[18] ; mem_rtl_0           ;
; mem_rtl_0_bypass[19] ; mem_rtl_0           ;
; mem_rtl_0_bypass[20] ; mem_rtl_0           ;
; mem_rtl_0_bypass[21] ; mem_rtl_0           ;
; mem_rtl_0_bypass[22] ; mem_rtl_0           ;
; mem_rtl_0_bypass[23] ; mem_rtl_0           ;
; mem_rtl_0_bypass[24] ; mem_rtl_0           ;
; mem_rtl_0_bypass[25] ; mem_rtl_0           ;
; mem_rtl_0_bypass[26] ; mem_rtl_0           ;
; mem_rtl_0_bypass[27] ; mem_rtl_0           ;
; mem_rtl_0_bypass[28] ; mem_rtl_0           ;
; mem_rtl_0_bypass[29] ; mem_rtl_0           ;
; mem_rtl_0_bypass[30] ; mem_rtl_0           ;
; mem_rtl_0_bypass[31] ; mem_rtl_0           ;
; mem_rtl_0_bypass[32] ; mem_rtl_0           ;
+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |fifo|wr_addr[6]           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |fifo|rd_addr[8]           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |fifo|usedw_o[5]~reg0      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |fifo|q_o[0]~reg0          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+----------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_rtl_0|altsyncram_4jq1:auto_generated ;
+---------------------------------+--------------------+------+--------------+
; Assignment                      ; Value              ; From ; To           ;
+---------------------------------+--------------------+------+--------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -            ;
+---------------------------------+--------------------+------+--------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |fifo ;
+--------------------+-------+-----------------------------------------+
; Parameter Name     ; Value ; Type                                    ;
+--------------------+-------+-----------------------------------------+
; DWIDTH             ; 16    ; Signed Integer                          ;
; AWIDTH             ; 8     ; Signed Integer                          ;
; SHOWAHEAD          ; ON    ; String                                  ;
; ALMOST_FULL_VALUE  ; 253   ; Signed Integer                          ;
; ALMOST_EMPTY_VALUE ; 3     ; Signed Integer                          ;
; REGISTER_OUTPUT    ; OFF   ; String                                  ;
+--------------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:mem_rtl_0      ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 16                   ; Untyped        ;
; WIDTHAD_A                          ; 8                    ; Untyped        ;
; NUMWORDS_A                         ; 256                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 16                   ; Untyped        ;
; WIDTHAD_B                          ; 8                    ; Untyped        ;
; NUMWORDS_B                         ; 256                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_4jq1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                 ;
+-------------------------------------------+----------------------+
; Name                                      ; Value                ;
+-------------------------------------------+----------------------+
; Number of entity instances                ; 1                    ;
; Entity Instance                           ; altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT            ;
;     -- WIDTH_A                            ; 16                   ;
;     -- NUMWORDS_A                         ; 256                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED         ;
;     -- WIDTH_B                            ; 16                   ;
;     -- NUMWORDS_B                         ; 256                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED         ;
;     -- RAM_BLOCK_TYPE                     ; M10K                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ;
+-------------------------------------------+----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 4181                        ;
;     ENA               ; 4128                        ;
;     ENA SCLR          ; 27                          ;
;     SLD               ; 1                           ;
;     plain             ; 25                          ;
; arriav_lcell_comb     ; 1750                        ;
;     arith             ; 27                          ;
;         1 data inputs ; 19                          ;
;         5 data inputs ; 8                           ;
;     normal            ; 1723                        ;
;         1 data inputs ; 3                           ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 281                         ;
;         6 data inputs ; 1431                        ;
; boundary_port         ; 49                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 6.70                        ;
; Average LUT depth     ; 5.12                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Feb 07 00:20:33 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv
    Info (12023): Found entity 1: fifo_ip File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/lab2_metrotek/fifo/rtl/fifo/fifo.sv
    Info (12023): Found entity 1: fifo File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/lab2_metrotek/fifo/rtl/fifo_ip/mem.v
    Info (12023): Found entity 1: mem File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/mem.v Line: 39
Info (12127): Elaborating entity "fifo" for the top level hierarchy
Warning (276020): Inferred RAM node "mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "mem" is uninferred due to asynchronous read logic File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 29
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4jq1.tdf
    Info (12023): Found entity 1: altsyncram_4jq1 File: E:/FPGAProject/Lab2_metrotek/fifo/quartus_prj/db/altsyncram_4jq1.tdf Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (15717): Design contains 48 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "q_o[0]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 91
    Info (15719): Pin "q_o[1]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 91
    Info (15719): Pin "q_o[2]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 91
    Info (15719): Pin "q_o[3]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 91
    Info (15719): Pin "q_o[4]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 91
    Info (15719): Pin "q_o[5]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 91
    Info (15719): Pin "q_o[6]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 91
    Info (15719): Pin "q_o[7]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 91
    Info (15719): Pin "q_o[8]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 91
    Info (15719): Pin "q_o[9]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 91
    Info (15719): Pin "q_o[10]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 91
    Info (15719): Pin "q_o[11]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 91
    Info (15719): Pin "q_o[12]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 91
    Info (15719): Pin "q_o[13]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 91
    Info (15719): Pin "q_o[14]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 91
    Info (15719): Pin "q_o[15]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 91
    Info (15719): Pin "empty_o" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 16
    Info (15719): Pin "full_o" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 17
    Info (15719): Pin "usedw_o[0]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 59
    Info (15719): Pin "usedw_o[1]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 59
    Info (15719): Pin "usedw_o[2]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 59
    Info (15719): Pin "usedw_o[3]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 59
    Info (15719): Pin "usedw_o[4]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 59
    Info (15719): Pin "usedw_o[5]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 59
    Info (15719): Pin "usedw_o[6]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 59
    Info (15719): Pin "usedw_o[7]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 59
    Info (15719): Pin "usedw_o[8]" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 59
    Info (15719): Pin "almost_full_o" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 20
    Info (15719): Pin "almost_empty_o" is virtual output pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 22
    Info (15718): Pin "rdreq_i" is virtual input pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 14
    Info (15718): Pin "srst_i" is virtual input pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 10
    Info (15718): Pin "wrreq_i" is virtual input pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 13
    Info (15718): Pin "data_i[0]" is virtual input pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 11
    Info (15718): Pin "data_i[1]" is virtual input pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 11
    Info (15718): Pin "data_i[2]" is virtual input pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 11
    Info (15718): Pin "data_i[3]" is virtual input pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 11
    Info (15718): Pin "data_i[4]" is virtual input pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 11
    Info (15718): Pin "data_i[5]" is virtual input pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 11
    Info (15718): Pin "data_i[6]" is virtual input pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 11
    Info (15718): Pin "data_i[7]" is virtual input pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 11
    Info (15718): Pin "data_i[8]" is virtual input pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 11
    Info (15718): Pin "data_i[9]" is virtual input pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 11
    Info (15718): Pin "data_i[10]" is virtual input pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 11
    Info (15718): Pin "data_i[11]" is virtual input pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 11
    Info (15718): Pin "data_i[12]" is virtual input pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 11
    Info (15718): Pin "data_i[13]" is virtual input pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 11
    Info (15718): Pin "data_i[14]" is virtual input pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 11
    Info (15718): Pin "data_i[15]" is virtual input pin File: E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv Line: 11
Info (21057): Implemented 5958 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
    Info (21061): Implemented 5941 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4895 megabytes
    Info: Processing ended: Tue Feb 07 00:20:48 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:29


