read -sv run_verilog_mid/adder_32b_12_70_cc65870234b2be7cef4b63223bfbfb44.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_70_cc65870234b2be7cef4b63223bfbfb44_yosys.v
