opcode    rd        rs1       rs2       imm      
MOVC      0         0         0         4000     
MOVC      1         0         0         1        
MOVC      2         0         0         2        
MOVC      3         0         0         3        
MOVC      4         0         0         1        
ADD       5         0         1         0        
ADD       6         1         2         0        
SUB       4         4         1         0        
BZ        0         0         0         -12      
MUL       7         5         6         0        
MOVC      8         0         0         0        
Instruction Not Identified 9         7         8         0        
HALT      0         0         0         0        
MOVC      10        0         0         500      
MOVC      11        0         0         10       
Executing For 100 cycles
----------------------------------- CLOCK CYCLE 1 -----------------------------------
Instruction at WRITEBACK_STAGE --->		EMPTY
Instruction at MEMORY2___STAGE --->		EMPTY
Instruction at MEMORY1___STAGE --->		EMPTY
Instruction at EX2_______STAGE --->		EMPTY
Instruction at EX1_______STAGE --->		EMPTY
Instruction at DECODE_RF_STAGE --->		EMPTY
Instruction at FETCH_____STAGE --->		(I0 : 4000) MOVC,R0,#4000

----------------------------------- CLOCK CYCLE 2 -----------------------------------
Instruction at WRITEBACK_STAGE --->		EMPTY
Instruction at MEMORY2___STAGE --->		EMPTY
Instruction at MEMORY1___STAGE --->		EMPTY
Instruction at EX2_______STAGE --->		EMPTY
Instruction at EX1_______STAGE --->		EMPTY
Instruction at DECODE_RF_STAGE --->		(I0 : 4000) MOVC,R0,#4000
Instruction at FETCH_____STAGE --->		(I1 : 4004) MOVC,R1,#1

----------------------------------- CLOCK CYCLE 3 -----------------------------------
Instruction at WRITEBACK_STAGE --->		EMPTY
Instruction at MEMORY2___STAGE --->		EMPTY
Instruction at MEMORY1___STAGE --->		EMPTY
Instruction at EX2_______STAGE --->		EMPTY
Instruction at EX1_______STAGE --->		(I0 : 4000) MOVC,R0,#4000
Instruction at DECODE_RF_STAGE --->		(I1 : 4004) MOVC,R1,#1
Instruction at FETCH_____STAGE --->		(I2 : 4008) MOVC,R2,#2

----------------------------------- CLOCK CYCLE 4 -----------------------------------
Instruction at WRITEBACK_STAGE --->		EMPTY
Instruction at MEMORY2___STAGE --->		EMPTY
Instruction at MEMORY1___STAGE --->		EMPTY
Instruction at EX2_______STAGE --->		(I0 : 4000) MOVC,R0,#4000
Instruction at EX1_______STAGE --->		(I1 : 4004) MOVC,R1,#1
Instruction at DECODE_RF_STAGE --->		(I2 : 4008) MOVC,R2,#2
Instruction at FETCH_____STAGE --->		(I3 : 4012) MOVC,R3,#3

----------------------------------- CLOCK CYCLE 5 -----------------------------------
Instruction at WRITEBACK_STAGE --->		EMPTY
Instruction at MEMORY2___STAGE --->		EMPTY
Instruction at MEMORY1___STAGE --->		(I0 : 4000) MOVC,R0,#4000
Instruction at EX2_______STAGE --->		(I1 : 4004) MOVC,R1,#1
Instruction at EX1_______STAGE --->		(I2 : 4008) MOVC,R2,#2
Instruction at DECODE_RF_STAGE --->		(I3 : 4012) MOVC,R3,#3
Instruction at FETCH_____STAGE --->		(I4 : 4016) MOVC,R4,#1

----------------------------------- CLOCK CYCLE 6 -----------------------------------
Instruction at WRITEBACK_STAGE --->		EMPTY
Instruction at MEMORY2___STAGE --->		(I0 : 4000) MOVC,R0,#4000
Instruction at MEMORY1___STAGE --->		(I1 : 4004) MOVC,R1,#1
Instruction at EX2_______STAGE --->		(I2 : 4008) MOVC,R2,#2
Instruction at EX1_______STAGE --->		(I3 : 4012) MOVC,R3,#3
Instruction at DECODE_RF_STAGE --->		(I4 : 4016) MOVC,R4,#1
Instruction at FETCH_____STAGE --->		(I5 : 4020) ADD,R5,R0,R1

----------------------------------- CLOCK CYCLE 7 -----------------------------------
Instruction at WRITEBACK_STAGE --->		(I0 : 4000) MOVC,R0,#4000
Instruction at MEMORY2___STAGE --->		(I1 : 4004) MOVC,R1,#1
Instruction at MEMORY1___STAGE --->		(I2 : 4008) MOVC,R2,#2
Instruction at EX2_______STAGE --->		(I3 : 4012) MOVC,R3,#3
Instruction at EX1_______STAGE --->		(I4 : 4016) MOVC,R4,#1
Instruction at DECODE_RF_STAGE --->		(I5 : 4020) ADD,R5,R0,R1
Instruction at FETCH_____STAGE --->		(I6 : 4024) ADD,R6,R1,R2

----------------------------------- CLOCK CYCLE 8 -----------------------------------
Instruction at WRITEBACK_STAGE --->		(I1 : 4004) MOVC,R1,#1
Instruction at MEMORY2___STAGE --->		(I2 : 4008) MOVC,R2,#2
Instruction at MEMORY1___STAGE --->		(I3 : 4012) MOVC,R3,#3
Instruction at EX2_______STAGE --->		(I4 : 4016) MOVC,R4,#1
Instruction at EX1_______STAGE --->		(I5 : 4020) ADD,R5,R0,R1
Instruction at DECODE_RF_STAGE --->		(I6 : 4024) ADD,R6,R1,R2
Instruction at FETCH_____STAGE --->		(I7 : 4028) SUB,R4,R4,R1

----------------------------------- CLOCK CYCLE 9 -----------------------------------
Instruction at WRITEBACK_STAGE --->		(I2 : 4008) MOVC,R2,#2
Instruction at MEMORY2___STAGE --->		(I3 : 4012) MOVC,R3,#3
Instruction at MEMORY1___STAGE --->		(I4 : 4016) MOVC,R4,#1
Instruction at EX2_______STAGE --->		(I5 : 4020) ADD,R5,R0,R1
Instruction at EX1_______STAGE --->		(I6 : 4024) ADD,R6,R1,R2
Instruction at DECODE_RF_STAGE --->		(I7 : 4028) SUB,R4,R4,R1
Instruction at FETCH_____STAGE --->		(I8 : 4032) BZ,#-12

----------------------------------- CLOCK CYCLE 10 -----------------------------------
Instruction at WRITEBACK_STAGE --->		(I3 : 4012) MOVC,R3,#3
Instruction at MEMORY2___STAGE --->		(I4 : 4016) MOVC,R4,#1
Instruction at MEMORY1___STAGE --->		(I5 : 4020) ADD,R5,R0,R1
Instruction at EX2_______STAGE --->		(I6 : 4024) ADD,R6,R1,R2
Instruction at EX1_______STAGE --->		(I7 : 4028) SUB,R4,R4,R1
Instruction at DECODE_RF_STAGE --->		(I8 : 4032) BZ,#-12
Instruction at FETCH_____STAGE --->		(I9 : 4036) MUL,R7,R5,R6

----------------------------------- CLOCK CYCLE 11 -----------------------------------
Instruction at WRITEBACK_STAGE --->		(I4 : 4016) MOVC,R4,#1
Instruction at MEMORY2___STAGE --->		(I5 : 4020) ADD,R5,R0,R1
Instruction at MEMORY1___STAGE --->		(I6 : 4024) ADD,R6,R1,R2
Instruction at EX2_______STAGE --->		(I7 : 4028) SUB,R4,R4,R1
Instruction at EX1_______STAGE --->		EMPTY
Instruction at DECODE_RF_STAGE --->		(I8 : 4032) BZ,#-12
Instruction at FETCH_____STAGE --->		(I9 : 4036) MUL,R7,R5,R6

----------------------------------- CLOCK CYCLE 12 -----------------------------------
Instruction at WRITEBACK_STAGE --->		(I5 : 4020) ADD,R5,R0,R1
Instruction at MEMORY2___STAGE --->		(I6 : 4024) ADD,R6,R1,R2
Instruction at MEMORY1___STAGE --->		(I7 : 4028) SUB,R4,R4,R1
Instruction at EX2_______STAGE --->		EMPTY
Instruction at EX1_______STAGE --->		(I8 : 4032) BZ,#-12
Instruction at DECODE_RF_STAGE --->		(I9 : 4036) MUL,R7,R5,R6
Instruction at FETCH_____STAGE --->		(I10 : 4040) MOVC,R8,#0

----------------------------------- CLOCK CYCLE 13 -----------------------------------
Instruction at WRITEBACK_STAGE --->		(I6 : 4024) ADD,R6,R1,R2
Instruction at MEMORY2___STAGE --->		(I7 : 4028) SUB,R4,R4,R1
Instruction at MEMORY1___STAGE --->		EMPTY
Instruction at EX2_______STAGE --->		(I8 : 4032) BZ,#-12
Instruction at EX1_______STAGE --->		(I9 : 4036) MUL,R7,R5,R6
Instruction at DECODE_RF_STAGE --->		(I10 : 4040) MOVC,R8,#0
Instruction at FETCH_____STAGE --->		(I11 : 4044) AND,R9,R7,R8

----------------------------------- CLOCK CYCLE 14 -----------------------------------
Instruction at WRITEBACK_STAGE --->		(I7 : 4028) SUB,R4,R4,R1
Instruction at MEMORY2___STAGE --->		EMPTY
Instruction at MEMORY1___STAGE --->		(I8 : 4032) BZ,#-12
Instruction at EX2_______STAGE --->		EMPTY
Instruction at EX1_______STAGE --->		EMPTY
Instruction at DECODE_RF_STAGE --->		EMPTY
Instruction at FETCH_____STAGE --->		(I5 : 4020) ADD,R5,R0,R1

----------------------------------- CLOCK CYCLE 15 -----------------------------------
Instruction at WRITEBACK_STAGE --->		EMPTY
Instruction at MEMORY2___STAGE --->		(I8 : 4032) BZ,#-12
Instruction at MEMORY1___STAGE --->		EMPTY
Instruction at EX2_______STAGE --->		EMPTY
Instruction at EX1_______STAGE --->		EMPTY
Instruction at DECODE_RF_STAGE --->		(I5 : 4020) ADD,R5,R0,R1
Instruction at FETCH_____STAGE --->		(I6 : 4024) ADD,R6,R1,R2

----------------------------------- CLOCK CYCLE 16 -----------------------------------
Instruction at WRITEBACK_STAGE --->		(I8 : 4032) BZ,#-12
Instruction at MEMORY2___STAGE --->		EMPTY
Instruction at MEMORY1___STAGE --->		EMPTY
Instruction at EX2_______STAGE --->		EMPTY
Instruction at EX1_______STAGE --->		(I5 : 4020) ADD,R5,R0,R1
Instruction at DECODE_RF_STAGE --->		(I6 : 4024) ADD,R6,R1,R2
Instruction at FETCH_____STAGE --->		(I7 : 4028) SUB,R4,R4,R1

----------------------------------- CLOCK CYCLE 17 -----------------------------------
Instruction at WRITEBACK_STAGE --->		EMPTY
Instruction at MEMORY2___STAGE --->		EMPTY
Instruction at MEMORY1___STAGE --->		EMPTY
Instruction at EX2_______STAGE --->		(I5 : 4020) ADD,R5,R0,R1
Instruction at EX1_______STAGE --->		(I6 : 4024) ADD,R6,R1,R2
Instruction at DECODE_RF_STAGE --->		(I7 : 4028) SUB,R4,R4,R1
Instruction at FETCH_____STAGE --->		(I8 : 4032) BZ,#-12

----------------------------------- CLOCK CYCLE 18 -----------------------------------
Instruction at WRITEBACK_STAGE --->		EMPTY
Instruction at MEMORY2___STAGE --->		EMPTY
Instruction at MEMORY1___STAGE --->		(I5 : 4020) ADD,R5,R0,R1
Instruction at EX2_______STAGE --->		(I6 : 4024) ADD,R6,R1,R2
Instruction at EX1_______STAGE --->		(I7 : 4028) SUB,R4,R4,R1
Instruction at DECODE_RF_STAGE --->		(I8 : 4032) BZ,#-12
Instruction at FETCH_____STAGE --->		(I9 : 4036) MUL,R7,R5,R6

----------------------------------- CLOCK CYCLE 19 -----------------------------------
Instruction at WRITEBACK_STAGE --->		EMPTY
Instruction at MEMORY2___STAGE --->		(I5 : 4020) ADD,R5,R0,R1
Instruction at MEMORY1___STAGE --->		(I6 : 4024) ADD,R6,R1,R2
Instruction at EX2_______STAGE --->		(I7 : 4028) SUB,R4,R4,R1
Instruction at EX1_______STAGE --->		EMPTY
Instruction at DECODE_RF_STAGE --->		(I8 : 4032) BZ,#-12
Instruction at FETCH_____STAGE --->		(I9 : 4036) MUL,R7,R5,R6

----------------------------------- CLOCK CYCLE 20 -----------------------------------
Instruction at WRITEBACK_STAGE --->		(I5 : 4020) ADD,R5,R0,R1
Instruction at MEMORY2___STAGE --->		(I6 : 4024) ADD,R6,R1,R2
Instruction at MEMORY1___STAGE --->		(I7 : 4028) SUB,R4,R4,R1
Instruction at EX2_______STAGE --->		EMPTY
Instruction at EX1_______STAGE --->		(I8 : 4032) BZ,#-12
Instruction at DECODE_RF_STAGE --->		(I9 : 4036) MUL,R7,R5,R6
Instruction at FETCH_____STAGE --->		(I10 : 4040) MOVC,R8,#0

----------------------------------- CLOCK CYCLE 21 -----------------------------------
Instruction at WRITEBACK_STAGE --->		(I6 : 4024) ADD,R6,R1,R2
Instruction at MEMORY2___STAGE --->		(I7 : 4028) SUB,R4,R4,R1
Instruction at MEMORY1___STAGE --->		EMPTY
Instruction at EX2_______STAGE --->		(I8 : 4032) BZ,#-12
Instruction at EX1_______STAGE --->		(I9 : 4036) MUL,R7,R5,R6
Instruction at DECODE_RF_STAGE --->		(I10 : 4040) MOVC,R8,#0
Instruction at FETCH_____STAGE --->		(I11 : 4044) AND,R9,R7,R8

----------------------------------- CLOCK CYCLE 22 -----------------------------------
Instruction at WRITEBACK_STAGE --->		(I7 : 4028) SUB,R4,R4,R1
Instruction at MEMORY2___STAGE --->		EMPTY
Instruction at MEMORY1___STAGE --->		(I8 : 4032) BZ,#-12
Instruction at EX2_______STAGE --->		(I9 : 4036) MUL,R7,R5,R6
Instruction at EX1_______STAGE --->		(I10 : 4040) MOVC,R8,#0
Instruction at DECODE_RF_STAGE --->		(I11 : 4044) AND,R9,R7,R8
Instruction at FETCH_____STAGE --->		(I12 : 4048) HALT

----------------------------------- CLOCK CYCLE 23 -----------------------------------
Instruction at WRITEBACK_STAGE --->		EMPTY
Instruction at MEMORY2___STAGE --->		(I8 : 4032) BZ,#-12
Instruction at MEMORY1___STAGE --->		(I9 : 4036) MUL,R7,R5,R6
Instruction at EX2_______STAGE --->		(I10 : 4040) MOVC,R8,#0
Instruction at EX1_______STAGE --->		EMPTY
Instruction at DECODE_RF_STAGE --->		(I11 : 4044) AND,R9,R7,R8
Instruction at FETCH_____STAGE --->		(I12 : 4048) HALT

----------------------------------- CLOCK CYCLE 24 -----------------------------------
Instruction at WRITEBACK_STAGE --->		(I8 : 4032) BZ,#-12
Instruction at MEMORY2___STAGE --->		(I9 : 4036) MUL,R7,R5,R6
Instruction at MEMORY1___STAGE --->		(I10 : 4040) MOVC,R8,#0
Instruction at EX2_______STAGE --->		EMPTY
Instruction at EX1_______STAGE --->		(I11 : 4044) AND,R9,R7,R8
Instruction at DECODE_RF_STAGE --->		(I12 : 4048) HALT
Instruction at FETCH_____STAGE --->		(I13 : 4052) MOVC,R10,#500

----------------------------------- CLOCK CYCLE 25 -----------------------------------
Instruction at WRITEBACK_STAGE --->		(I9 : 4036) MUL,R7,R5,R6
Instruction at MEMORY2___STAGE --->		(I10 : 4040) MOVC,R8,#0
Instruction at MEMORY1___STAGE --->		EMPTY
Instruction at EX2_______STAGE --->		(I11 : 4044) AND,R9,R7,R8
Instruction at EX1_______STAGE --->		(I12 : 4048) HALT
Instruction at DECODE_RF_STAGE --->		EMPTY
Instruction at FETCH_____STAGE --->		EMPTY

----------------------------------- CLOCK CYCLE 26 -----------------------------------
Instruction at WRITEBACK_STAGE --->		(I10 : 4040) MOVC,R8,#0
Instruction at MEMORY2___STAGE --->		EMPTY
Instruction at MEMORY1___STAGE --->		(I11 : 4044) AND,R9,R7,R8
Instruction at EX2_______STAGE --->		(I12 : 4048) HALT
Instruction at EX1_______STAGE --->		EMPTY
Instruction at DECODE_RF_STAGE --->		EMPTY
Instruction at FETCH_____STAGE --->		EMPTY

----------------------------------- CLOCK CYCLE 27 -----------------------------------
Instruction at WRITEBACK_STAGE --->		EMPTY
Instruction at MEMORY2___STAGE --->		(I11 : 4044) AND,R9,R7,R8
Instruction at MEMORY1___STAGE --->		(I12 : 4048) HALT
Instruction at EX2_______STAGE --->		EMPTY
Instruction at EX1_______STAGE --->		EMPTY
Instruction at DECODE_RF_STAGE --->		EMPTY
Instruction at FETCH_____STAGE --->		EMPTY

----------------------------------- CLOCK CYCLE 28 -----------------------------------
Instruction at WRITEBACK_STAGE --->		(I11 : 4044) AND,R9,R7,R8
Instruction at MEMORY2___STAGE --->		(I12 : 4048) HALT
Instruction at MEMORY1___STAGE --->		EMPTY
Instruction at EX2_______STAGE --->		EMPTY
Instruction at EX1_______STAGE --->		EMPTY
Instruction at DECODE_RF_STAGE --->		EMPTY
Instruction at FETCH_____STAGE --->		EMPTY

----------------------------------- CLOCK CYCLE 29 -----------------------------------
Instruction at WRITEBACK_STAGE --->		(I12 : 4048) HALT
Instruction at MEMORY2___STAGE --->		EMPTY
Instruction at MEMORY1___STAGE --->		EMPTY
Instruction at EX2_______STAGE --->		EMPTY
Instruction at EX1_______STAGE --->		EMPTY
Instruction at DECODE_RF_STAGE --->		EMPTY
Instruction at FETCH_____STAGE --->		EMPTY

=============== STATE OF ARCHITECTURAL REGISTER FILE ==========
|	REG[00]	|	Value = 4000  	|	Status = VALID	|
|	REG[01]	|	Value = 1     	|	Status = VALID	|
|	REG[02]	|	Value = 2     	|	Status = VALID	|
|	REG[03]	|	Value = 3     	|	Status = VALID	|
|	REG[04]	|	Value = -1    	|	Status = VALID	|
|	REG[05]	|	Value = 4001  	|	Status = VALID	|
|	REG[06]	|	Value = 3     	|	Status = VALID	|
|	REG[07]	|	Value = 0     	|	Status = VALID	|
|	REG[08]	|	Value = 0     	|	Status = VALID	|
|	REG[09]	|	Value = 0     	|	Status = VALID	|
|	REG[10]	|	Value = 0     	|	Status = VALID	|
|	REG[11]	|	Value = 0     	|	Status = VALID	|
|	REG[12]	|	Value = 0     	|	Status = VALID	|
|	REG[13]	|	Value = 0     	|	Status = VALID	|
|	REG[14]	|	Value = 0     	|	Status = VALID	|
|	REG[15]	|	Value = 0     	|	Status = VALID	|

============== STATE OF DATA MEMORY =============
|	MEM[00]	|	Data Value = 00	|
|	MEM[01]	|	Data Value = 00	|
|	MEM[02]	|	Data Value = 00	|
|	MEM[03]	|	Data Value = 00	|
|	MEM[04]	|	Data Value = 00	|
|	MEM[05]	|	Data Value = 00	|
|	MEM[06]	|	Data Value = 00	|
|	MEM[07]	|	Data Value = 00	|
|	MEM[08]	|	Data Value = 00	|
|	MEM[09]	|	Data Value = 00	|
|	MEM[10]	|	Data Value = 00	|
|	MEM[11]	|	Data Value = 00	|
|	MEM[12]	|	Data Value = 00	|
|	MEM[13]	|	Data Value = 00	|
|	MEM[14]	|	Data Value = 00	|
|	MEM[15]	|	Data Value = 00	|
|	MEM[16]	|	Data Value = 00	|
|	MEM[17]	|	Data Value = 00	|
|	MEM[18]	|	Data Value = 00	|
|	MEM[19]	|	Data Value = 00	|
|	MEM[20]	|	Data Value = 00	|
|	MEM[21]	|	Data Value = 00	|
|	MEM[22]	|	Data Value = 00	|
|	MEM[23]	|	Data Value = 00	|
|	MEM[24]	|	Data Value = 00	|
|	MEM[25]	|	Data Value = 00	|
|	MEM[26]	|	Data Value = 00	|
|	MEM[27]	|	Data Value = 00	|
|	MEM[28]	|	Data Value = 00	|
|	MEM[29]	|	Data Value = 00	|
|	MEM[30]	|	Data Value = 00	|
|	MEM[31]	|	Data Value = 00	|
|	MEM[32]	|	Data Value = 00	|
|	MEM[33]	|	Data Value = 00	|
|	MEM[34]	|	Data Value = 00	|
|	MEM[35]	|	Data Value = 00	|
|	MEM[36]	|	Data Value = 00	|
|	MEM[37]	|	Data Value = 00	|
|	MEM[38]	|	Data Value = 00	|
|	MEM[39]	|	Data Value = 00	|
|	MEM[40]	|	Data Value = 00	|
|	MEM[41]	|	Data Value = 00	|
|	MEM[42]	|	Data Value = 00	|
|	MEM[43]	|	Data Value = 00	|
|	MEM[44]	|	Data Value = 00	|
|	MEM[45]	|	Data Value = 00	|
|	MEM[46]	|	Data Value = 00	|
|	MEM[47]	|	Data Value = 00	|
|	MEM[48]	|	Data Value = 00	|
|	MEM[49]	|	Data Value = 00	|
|	MEM[50]	|	Data Value = 00	|
|	MEM[51]	|	Data Value = 00	|
|	MEM[52]	|	Data Value = 00	|
|	MEM[53]	|	Data Value = 00	|
|	MEM[54]	|	Data Value = 00	|
|	MEM[55]	|	Data Value = 00	|
|	MEM[56]	|	Data Value = 00	|
|	MEM[57]	|	Data Value = 00	|
|	MEM[58]	|	Data Value = 00	|
|	MEM[59]	|	Data Value = 00	|
|	MEM[60]	|	Data Value = 00	|
|	MEM[61]	|	Data Value = 00	|
|	MEM[62]	|	Data Value = 00	|
|	MEM[63]	|	Data Value = 00	|
|	MEM[64]	|	Data Value = 00	|
|	MEM[65]	|	Data Value = 00	|
|	MEM[66]	|	Data Value = 00	|
|	MEM[67]	|	Data Value = 00	|
|	MEM[68]	|	Data Value = 00	|
|	MEM[69]	|	Data Value = 00	|
|	MEM[70]	|	Data Value = 00	|
|	MEM[71]	|	Data Value = 00	|
|	MEM[72]	|	Data Value = 00	|
|	MEM[73]	|	Data Value = 00	|
|	MEM[74]	|	Data Value = 00	|
|	MEM[75]	|	Data Value = 00	|
|	MEM[76]	|	Data Value = 00	|
|	MEM[77]	|	Data Value = 00	|
|	MEM[78]	|	Data Value = 00	|
|	MEM[79]	|	Data Value = 00	|
|	MEM[80]	|	Data Value = 00	|
|	MEM[81]	|	Data Value = 00	|
|	MEM[82]	|	Data Value = 00	|
|	MEM[83]	|	Data Value = 00	|
|	MEM[84]	|	Data Value = 00	|
|	MEM[85]	|	Data Value = 00	|
|	MEM[86]	|	Data Value = 00	|
|	MEM[87]	|	Data Value = 00	|
|	MEM[88]	|	Data Value = 00	|
|	MEM[89]	|	Data Value = 00	|
|	MEM[90]	|	Data Value = 00	|
|	MEM[91]	|	Data Value = 00	|
|	MEM[92]	|	Data Value = 00	|
|	MEM[93]	|	Data Value = 00	|
|	MEM[94]	|	Data Value = 00	|
|	MEM[95]	|	Data Value = 00	|
|	MEM[96]	|	Data Value = 00	|
|	MEM[97]	|	Data Value = 00	|
|	MEM[98]	|	Data Value = 00	|
|	MEM[99]	|	Data Value = 00	|
Simulation Completed after running for 29 Cycles