<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcvu35p-fsvh2104-1-e</Part>
        <TopModelName>trVecAccum</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1537</Best-caseLatency>
            <Average-caseLatency>164609</Average-caseLatency>
            <Worst-caseLatency>328449</Worst-caseLatency>
            <Best-caseRealTimeLatency>7.685 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.823 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.642 ms</Worst-caseRealTimeLatency>
            <Interval-min>1538</Interval-min>
            <Interval-max>328450</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <loop_0>
                <Slack>3.65</Slack>
                <TripCount>256</TripCount>
                <Latency>
                    <range>
                        <min>1536</min>
                        <max>328448</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>7680</min>
                        <max>1642240</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>6</min>
                        <max>1283</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </loop_0>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:10</SourceLocation>
            <SummaryOfLoopViolations>
                <loop_0>
                    <Name>loop_0</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12</SourceLocation>
                </loop_0>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>3</DSP>
            <FF>406</FF>
            <LUT>474</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>trVecAccum</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>trVecAccum</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>trVecAccum</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>trVecAccum</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>trVecAccum</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>trVecAccum</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>a_address0</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_ce0</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_q0</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_address0</name>
            <Object>r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_ce0</name>
            <Object>r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_we0</name>
            <Object>r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_d0</name>
            <Object>r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_q0</name>
            <Object>r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>trVecAccum</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_trVecAccum_Pipeline_loop_1_fu_81</InstName>
                    <ModuleName>trVecAccum_Pipeline_loop_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>81</ID>
                    <BindInstances>add_ln15_fu_125_p2 fadd_32ns_32ns_32_5_full_dsp_1_U1</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln12_fu_121_p2 mac_muladd_9ns_9ns_3ns_16_4_1_U8 mac_muladd_9ns_9ns_3ns_16_4_1_U8 add_ln18_fu_136_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>trVecAccum_Pipeline_loop_1</Name>
            <Loops>
                <loop_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>639</Average-caseLatency>
                    <Worst-caseLatency>1279</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.195 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.395 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 1279</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_1>
                        <Name>loop_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>255</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 1277</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 6.385 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_1>
                            <Name>loop_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:15</SourceLocation>
                        </loop_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>318</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>354</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_125_p2" SOURCE="HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="s_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>trVecAccum</Name>
            <Loops>
                <loop_0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1537</Best-caseLatency>
                    <Average-caseLatency>164609</Average-caseLatency>
                    <Worst-caseLatency>328449</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.685 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.823 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.642 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1538 ~ 328450</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_0>
                        <Name>loop_0</Name>
                        <Slack>3.65</Slack>
                        <TripCount>256</TripCount>
                        <Latency>1536 ~ 328448</Latency>
                        <AbsoluteTimeLatency>7.680 us ~ 1.642 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>6</min>
                                <max>1283</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>6 ~ 1283</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_trVecAccum_Pipeline_loop_1_fu_81</Instance>
                        </InstanceList>
                    </loop_0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:10</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_0>
                            <Name>loop_0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12</SourceLocation>
                        </loop_0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>406</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>474</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_121_p2" SOURCE="HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_3ns_16_4_1_U8" SOURCE="HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_3ns_16_4_1_U8" SOURCE="HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_136_p2" SOURCE="HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="a" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="a_address0" name="a_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="a_ce0" name="a_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="a_q0" name="a_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="r" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="r_address0" name="r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="r_ce0" name="r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="r_we0" name="r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="r_d0" name="r_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="r_q0" name="r_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="a_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="a_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="a_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="r"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="a_address0">out, 16</column>
                    <column name="a_q0">in, 32</column>
                    <column name="r_address0">out, 16</column>
                    <column name="r_d0">out, 32</column>
                    <column name="r_q0">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="a">in, float*</column>
                    <column name="r">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="a">a_address0, port, offset</column>
                    <column name="a">a_ce0, port, </column>
                    <column name="a">a_q0, port, </column>
                    <column name="r">r_address0, port, offset</column>
                    <column name="r">r_ce0, port, </column>
                    <column name="r">r_we0, port, </column>
                    <column name="r">r_d0, port, </column>
                    <column name="r">r_q0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

