[
  {
    "name": "李曉祺",
    "email": "hcli@mail.ntut.edu.tw",
    "latestUpdate": "2025-05-28 09:34:19",
    "objective": "本課程涵蓋以下主題：\n1. 數字的進制轉換以及二進制表示方式\n2. 布林代數式與函數\n3. 數位電路化簡技巧，如卡諾圖與製表法\n4. 組合邏輯電路，如：加法器 / 減法器、比較器、多工器、邊 / 解碼器\n5. 可編程邏輯電路，如：唯讀記憶體 / 可編程唯讀記憶體（ROM / PROM）、可編程邏輯電路（PLD）、可編程邏輯陣列（PLA）\n6. 順序邏輯電路，如：狀態機\n\nIntroduce the principles of digital logic. Topics includes:\n1. Number representation, number bases and base conversions, and binary codes\n2. Boolean algebra and functions\n3. Combinational design techniques: K-maps, tabulation method\n4. Combinational logic circuits: adders/subtractors, comparators, multiplexors/demultiplexers, and decoders/encoders\n5. Programmable logic circuits: read-only memory/programmable read-only memory (ROM/PROM), programmable logic devices (PLD), and programmable logic arrays (PLA)\n6. Sequential logic circuits: state machine",
    "schedule": "Week 1: Introduction\nWeek 2-3: Boolean Algebra & Logic Gates\nWeek 4: Minterm & Maxterm expansions\nWeek 5-6: Karnaugh Maps\nWeek 7-8: Quine-McClusky Method, Multi-Level Gate Circuits (1)\nWeek 9: Midterm Exam\nWeek 10: Multi-Level Gate Circuits (2)\nWeek 11: Combinational Circuit Design and Simulation Using Gates\nWeek 12-13: Multiplexers, Decoders, and Programmable Logic Devices\nWeek 14-15: Latches and Flip-Flops\nWeek 16: Registers and Counters, Analysis of Clocked Sequential Circuits\nWeek 17: Derivation of State Graphs and Tables\nWeek 18: Final Exam",
    "scorePolicy": "Homework + Quiz 30%\nMidterm 30%\nFinal 30%\nAttendance 10%",
    "materials": "Charles H. Roth, Jr. and Larry L. Kinney, Fundamentals of Logic Design, Cengage, 7th Edition, 2013..",
    "consultation": "Email: hcli@mail.ntut.edu.twOffice hour: Tues & Weds 10:00 ~ 12:00 or by appointment",
    "課程對應SDGs指標": "SDG4：優質教育（Quality Education）SDG9：產業創新與基礎設施（Industry, Innovation and Infrastructure）",
    "課程是否導入AI": "● 鼓勵學生使用生成式 AI 工具（Encourage students to use generative AI tools）",
    "remarks": "",
    "foreignLanguageTextbooks": true
  }
]
