// Seed: 1513075538
`define pp_9 0
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    inout reg id_4,
    input id_5,
    input id_6,
    output wor id_7,
    output logic id_8
);
  always
    if (1) begin
      id_4 = 1;
    end
  type_14(
      id_7[1]
  );
  always @(posedge 1 << 1) if (id_4) id_4 <= 1'b0;
endmodule
`define pp_10 0
