{"hierarchy":{"top_level":1,"1":{"insts":{"C2":5,"C0":5,"V2":9,"V1":2,"C1":5,"R3":6,"I6":8,"C3":5,"IPRB0":7,"E0":4,"I0":3,"IPRB1":7,"V0":2,"I5":3,"C4":5,"R2":6,"R1":6,"R0":6,"E1":4,"M1":10,"M0":10}}},"modelMap":{"iprobe":[7],"vsource":[2,9],"resistor":[6],"isource":[3,8],"capacitor":[5],"nel":[10],"vcvs":[4]},"cellviews":[["DAY5","NOISE_NMOS","schematic"],["analogLib","vdc","spectre"],["analogLib","idc","spectre"],["analogLib","vcvs","spectre"],["analogLib","cap","spectre"],["analogLib","res","spectre"],["analogLib","iprobe","spectre"],["analogLib","isin","spectre"],["analogLib","vsin","spectre"],["PRIMLIB","nel","spectre"]]}
