Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jan 20 02:24:50 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  86          
TIMING-16  Warning           Large setup violation        280         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (774)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (556)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (774)
--------------------------
 There are 86 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/clk1Mhz_0/inst/count_reg[10]/Q (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/clk1Mhz_0/inst/count_reg[2]/Q (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/clk1Mhz_0/inst/count_reg[3]/Q (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/clk1Mhz_0/inst/count_reg[4]/Q (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/clk1Mhz_0/inst/count_reg[5]/Q (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/clk1Mhz_0/inst/count_reg[6]/Q (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/clk1Mhz_0/inst/count_reg[7]/Q (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/clk1Mhz_0/inst/count_reg[8]/Q (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/clk1Mhz_0/inst/count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (556)
--------------------------------------------------
 There are 556 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.161     -704.036                    630                 4633        0.067        0.000                      0                 4633        1.520        0.000                       0                  1843  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -3.161     -704.036                    630                 4633        0.067        0.000                      0                 4633        1.520        0.000                       0                  1843  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          630  Failing Endpoints,  Worst Slack       -3.161ns,  Total Violation     -704.036ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.161ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.997ns  (logic 2.328ns (46.590%)  route 2.669ns (53.410%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 5.473 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.665     5.473    MicroBlaze_i/CC_0/inst/clk
    SLICE_X14Y18         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDSE (Prop_fdse_C_Q)         0.459     5.932 r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/Q
                         net (fo=8, routed)           0.647     6.579    MicroBlaze_i/AddressFixer_0/inst/count[6]_repN_alias
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.349 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.759     8.108    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.969 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.969    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.083 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.903     9.985    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.124    10.109 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.360    10.470    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X10Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.493     7.686    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X10Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/C
                         clock pessimism              0.231     7.916    
                         clock uncertainty           -0.083     7.833    
    SLICE_X10Y22         FDRE (Setup_fdre_C_R)       -0.524     7.309    MicroBlaze_i/AddressFixer_0/inst/address_reg[7]
  -------------------------------------------------------------------
                         required time                          7.309    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                 -3.161    

Slack (VIOLATED) :        -3.161ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.997ns  (logic 2.328ns (46.590%)  route 2.669ns (53.410%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 5.473 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.665     5.473    MicroBlaze_i/CC_0/inst/clk
    SLICE_X14Y18         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDSE (Prop_fdse_C_Q)         0.459     5.932 r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/Q
                         net (fo=8, routed)           0.647     6.579    MicroBlaze_i/AddressFixer_0/inst/count[6]_repN_alias
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.349 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.759     8.108    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.969 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.969    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.083 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.903     9.985    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.124    10.109 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.360    10.470    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X10Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.493     7.686    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X10Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[8]/C
                         clock pessimism              0.231     7.916    
                         clock uncertainty           -0.083     7.833    
    SLICE_X10Y22         FDRE (Setup_fdre_C_R)       -0.524     7.309    MicroBlaze_i/AddressFixer_0/inst/address_reg[8]
  -------------------------------------------------------------------
                         required time                          7.309    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                 -3.161    

Slack (VIOLATED) :        -3.161ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.997ns  (logic 2.328ns (46.590%)  route 2.669ns (53.410%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 5.473 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.665     5.473    MicroBlaze_i/CC_0/inst/clk
    SLICE_X14Y18         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDSE (Prop_fdse_C_Q)         0.459     5.932 r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/Q
                         net (fo=8, routed)           0.647     6.579    MicroBlaze_i/AddressFixer_0/inst/count[6]_repN_alias
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.349 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.759     8.108    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.969 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.969    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.083 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.903     9.985    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.124    10.109 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.360    10.470    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X10Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.493     7.686    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X10Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[9]/C
                         clock pessimism              0.231     7.916    
                         clock uncertainty           -0.083     7.833    
    SLICE_X10Y22         FDRE (Setup_fdre_C_R)       -0.524     7.309    MicroBlaze_i/AddressFixer_0/inst/address_reg[9]
  -------------------------------------------------------------------
                         required time                          7.309    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                 -3.161    

Slack (VIOLATED) :        -3.151ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.986ns  (logic 2.328ns (46.689%)  route 2.658ns (53.311%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 5.473 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.665     5.473    MicroBlaze_i/CC_0/inst/clk
    SLICE_X14Y18         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDSE (Prop_fdse_C_Q)         0.459     5.932 r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/Q
                         net (fo=8, routed)           0.647     6.579    MicroBlaze_i/AddressFixer_0/inst/count[6]_repN_alias
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.349 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.759     8.108    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.969 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.969    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.083 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.903     9.985    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.124    10.109 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.350    10.459    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X12Y23         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.492     7.684    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X12Y23         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
                         clock pessimism              0.231     7.915    
                         clock uncertainty           -0.083     7.832    
    SLICE_X12Y23         FDRE (Setup_fdre_C_R)       -0.524     7.308    MicroBlaze_i/AddressFixer_0/inst/address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.308    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                 -3.151    

Slack (VIOLATED) :        -3.151ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.986ns  (logic 2.328ns (46.689%)  route 2.658ns (53.311%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 5.473 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.665     5.473    MicroBlaze_i/CC_0/inst/clk
    SLICE_X14Y18         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDSE (Prop_fdse_C_Q)         0.459     5.932 r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/Q
                         net (fo=8, routed)           0.647     6.579    MicroBlaze_i/AddressFixer_0/inst/count[6]_repN_alias
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.349 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.759     8.108    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.969 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.969    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.083 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.903     9.985    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.124    10.109 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.350    10.459    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X12Y23         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.492     7.684    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X12Y23         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
                         clock pessimism              0.231     7.915    
                         clock uncertainty           -0.083     7.832    
    SLICE_X12Y23         FDRE (Setup_fdre_C_R)       -0.524     7.308    MicroBlaze_i/AddressFixer_0/inst/address_reg[11]
  -------------------------------------------------------------------
                         required time                          7.308    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                 -3.151    

Slack (VIOLATED) :        -3.151ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.986ns  (logic 2.328ns (46.689%)  route 2.658ns (53.311%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 5.473 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.665     5.473    MicroBlaze_i/CC_0/inst/clk
    SLICE_X14Y18         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDSE (Prop_fdse_C_Q)         0.459     5.932 r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/Q
                         net (fo=8, routed)           0.647     6.579    MicroBlaze_i/AddressFixer_0/inst/count[6]_repN_alias
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.349 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.759     8.108    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.969 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.969    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.083 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.903     9.985    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.124    10.109 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.350    10.459    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X12Y23         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.492     7.684    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X12Y23         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/C
                         clock pessimism              0.231     7.915    
                         clock uncertainty           -0.083     7.832    
    SLICE_X12Y23         FDRE (Setup_fdre_C_R)       -0.524     7.308    MicroBlaze_i/AddressFixer_0/inst/address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.308    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                 -3.151    

Slack (VIOLATED) :        -3.151ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.986ns  (logic 2.328ns (46.689%)  route 2.658ns (53.311%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 5.473 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.665     5.473    MicroBlaze_i/CC_0/inst/clk
    SLICE_X14Y18         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDSE (Prop_fdse_C_Q)         0.459     5.932 r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/Q
                         net (fo=8, routed)           0.647     6.579    MicroBlaze_i/AddressFixer_0/inst/count[6]_repN_alias
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.349 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.759     8.108    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.969 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.969    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.083 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.903     9.985    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.124    10.109 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.350    10.459    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X12Y23         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.492     7.684    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X12Y23         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/C
                         clock pessimism              0.231     7.915    
                         clock uncertainty           -0.083     7.832    
    SLICE_X12Y23         FDRE (Setup_fdre_C_R)       -0.524     7.308    MicroBlaze_i/AddressFixer_0/inst/address_reg[5]
  -------------------------------------------------------------------
                         required time                          7.308    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                 -3.151    

Slack (VIOLATED) :        -3.151ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.986ns  (logic 2.328ns (46.689%)  route 2.658ns (53.311%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 5.473 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.665     5.473    MicroBlaze_i/CC_0/inst/clk
    SLICE_X14Y18         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDSE (Prop_fdse_C_Q)         0.459     5.932 r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/Q
                         net (fo=8, routed)           0.647     6.579    MicroBlaze_i/AddressFixer_0/inst/count[6]_repN_alias
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.349 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.759     8.108    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.969 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.969    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.083 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.903     9.985    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.124    10.109 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.350    10.459    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X12Y23         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.492     7.684    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X12Y23         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/C
                         clock pessimism              0.231     7.915    
                         clock uncertainty           -0.083     7.832    
    SLICE_X12Y23         FDRE (Setup_fdre_C_R)       -0.524     7.308    MicroBlaze_i/AddressFixer_0/inst/address_reg[6]
  -------------------------------------------------------------------
                         required time                          7.308    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                 -3.151    

Slack (VIOLATED) :        -3.056ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.986ns  (logic 2.328ns (46.689%)  route 2.658ns (53.311%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 5.473 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.665     5.473    MicroBlaze_i/CC_0/inst/clk
    SLICE_X14Y18         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDSE (Prop_fdse_C_Q)         0.459     5.932 r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/Q
                         net (fo=8, routed)           0.647     6.579    MicroBlaze_i/AddressFixer_0/inst/count[6]_repN_alias
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.349 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.759     8.108    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.969 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.969    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.083 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.903     9.985    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.124    10.109 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.350    10.459    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X13Y23         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.492     7.684    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X13Y23         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
                         clock pessimism              0.231     7.915    
                         clock uncertainty           -0.083     7.832    
    SLICE_X13Y23         FDRE (Setup_fdre_C_R)       -0.429     7.403    MicroBlaze_i/AddressFixer_0/inst/address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                 -3.056    

Slack (VIOLATED) :        -3.056ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.986ns  (logic 2.328ns (46.689%)  route 2.658ns (53.311%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 5.473 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.665     5.473    MicroBlaze_i/CC_0/inst/clk
    SLICE_X14Y18         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDSE (Prop_fdse_C_Q)         0.459     5.932 r  MicroBlaze_i/CC_0/inst/count_reg[6]_replica/Q
                         net (fo=8, routed)           0.647     6.579    MicroBlaze_i/AddressFixer_0/inst/count[6]_repN_alias
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.964 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.349 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.759     8.108    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.969 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.969    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.083 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.903     9.985    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.124    10.109 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.350    10.459    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X13Y23         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.492     7.684    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X13Y23         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/C
                         clock pessimism              0.231     7.915    
                         clock uncertainty           -0.083     7.832    
    SLICE_X13Y23         FDRE (Setup_fdre_C_R)       -0.429     7.403    MicroBlaze_i/AddressFixer_0/inst/address_reg[1]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                         -10.459    
  -------------------------------------------------------------------
                         slack                                 -3.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.656%)  route 0.240ns (56.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.556     0.897    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[7]/Q
                         net (fo=1, routed)           0.240     1.278    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[7]
    SLICE_X17Y39         LUT5 (Prop_lut5_I0_O)        0.045     1.323 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].reg3[7]_i_1/O
                         net (fo=1, routed)           0.000     1.323    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[7]
    SLICE_X17Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].reg3_reg[7]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X17Y39         FDRE (Hold_fdre_C_D)         0.091     1.256    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].reg3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.238%)  route 0.254ns (57.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.560     0.901    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[8]/Q
                         net (fo=1, routed)           0.254     1.296    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In[8]
    SLICE_X19Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.341 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].reg3[8]_i_1/O
                         net (fo=1, routed)           0.000     1.341    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.Read_Reg2_In[8]
    SLICE_X19Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].reg3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.830     1.200    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].reg3_reg[8]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X19Y42         FDRE (Hold_fdre_C_D)         0.092     1.258    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].reg3_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.293%)  route 0.264ns (58.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.560     0.901    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[6]/Q
                         net (fo=1, routed)           0.264     1.306    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In[6]
    SLICE_X19Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.351 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3[6]_i_1/O
                         net (fo=1, routed)           0.000     1.351    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.Read_Reg2_In[6]
    SLICE_X19Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.830     1.200    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X19Y42         FDRE (Hold_fdre_C_D)         0.092     1.258    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[11].reg3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.944%)  route 0.268ns (59.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.559     0.900    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[11]/Q
                         net (fo=1, routed)           0.268     1.309    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In[11]
    SLICE_X18Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.354 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[11].reg3[11]_i_1/O
                         net (fo=1, routed)           0.000     1.354    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.Read_Reg2_In[11]
    SLICE_X18Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[11].reg3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.830     1.200    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[11].reg3_reg[11]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.091     1.257    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[11].reg3_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[27].reg3_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.562     0.903    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y35          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[27].reg3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[27].reg3_reg[27]/Q
                         net (fo=1, routed)           0.056     1.100    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[27]
    SLICE_X8Y35          LUT5 (Prop_lut5_I3_O)        0.045     1.145 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[27]_i_1/O
                         net (fo=1, routed)           0.000     1.145    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data[27]
    SLICE_X8Y35          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X8Y35          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[27]/C
                         clock pessimism             -0.283     0.916    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.120     1.036    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.235%)  route 0.438ns (72.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.559     0.900    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=5, routed)           0.438     1.502    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.866     1.236    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.034     1.202    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.385    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.563     0.904    <hidden>
    SLICE_X35Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  <hidden>
                         net (fo=1, routed)           0.056     1.100    <hidden>
    SLICE_X35Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.832     1.202    <hidden>
    SLICE_X35Y5          FDRE                                         r  <hidden>
                         clock pessimism             -0.298     0.904    
    SLICE_X35Y5          FDRE (Hold_fdre_C_D)         0.078     0.982    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.563     0.904    <hidden>
    SLICE_X35Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  <hidden>
                         net (fo=1, routed)           0.056     1.100    <hidden>
    SLICE_X35Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.832     1.202    <hidden>
    SLICE_X35Y5          FDRE                                         r  <hidden>
                         clock pessimism             -0.298     0.904    
    SLICE_X35Y5          FDRE (Hold_fdre_C_D)         0.076     0.980    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.164ns (26.804%)  route 0.448ns (73.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.559     0.900    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.448     1.511    <hidden>
    RAMB36_X1Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.871     1.241    <hidden>
    RAMB36_X1Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.034     1.207    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.390    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.564     0.905    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X11Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.101    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[0]
    SLICE_X11Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.832     1.202    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X11Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.297     0.905    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.075     0.979    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y5   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y9   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y2   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y4   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y4   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y12  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y5   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y20  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y3   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y13  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y48  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y48  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X34Y4   <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X34Y4   <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y48  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y48  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y23  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y23  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y23  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y23  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y48  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y48  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X34Y4   <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X34Y4   <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y48  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y48  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y23  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y23  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y23  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y23  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.567ns  (logic 0.124ns (7.911%)  route 1.443ns (92.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.443     1.443    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X10Y48         LUT1 (Prop_lut1_I0_O)        0.124     1.567 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.567    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X10Y48         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.508     2.701    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X10Y48         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.045ns (7.183%)  route 0.581ns (92.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.581     0.581    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X10Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.626 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.626    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X10Y48         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.835     1.205    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X10Y48         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.888ns  (logic 0.580ns (14.918%)  route 3.308ns (85.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.664     2.972    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.333     5.761    <hidden>
    SLICE_X5Y34          LUT1 (Prop_lut1_I0_O)        0.124     5.885 f  <hidden>
                         net (fo=3, routed)           0.975     6.860    <hidden>
    SLICE_X5Y34          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.545     2.737    <hidden>
    SLICE_X5Y34          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.888ns  (logic 0.580ns (14.918%)  route 3.308ns (85.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.664     2.972    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.333     5.761    <hidden>
    SLICE_X5Y34          LUT1 (Prop_lut1_I0_O)        0.124     5.885 f  <hidden>
                         net (fo=3, routed)           0.975     6.860    <hidden>
    SLICE_X5Y34          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.545     2.737    <hidden>
    SLICE_X5Y34          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.888ns  (logic 0.580ns (14.918%)  route 3.308ns (85.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.664     2.972    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.333     5.761    <hidden>
    SLICE_X5Y34          LUT1 (Prop_lut1_I0_O)        0.124     5.885 f  <hidden>
                         net (fo=3, routed)           0.975     6.860    <hidden>
    SLICE_X5Y34          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.545     2.737    <hidden>
    SLICE_X5Y34          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.650ns  (logic 0.610ns (16.711%)  route 3.040ns (83.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.664     2.972    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.333     5.761    <hidden>
    SLICE_X5Y34          LUT1 (Prop_lut1_I0_O)        0.154     5.915 f  <hidden>
                         net (fo=3, routed)           0.707     6.622    <hidden>
    SLICE_X6Y35          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.501     2.693    <hidden>
    SLICE_X6Y35          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.650ns  (logic 0.610ns (16.711%)  route 3.040ns (83.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.664     2.972    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.333     5.761    <hidden>
    SLICE_X5Y34          LUT1 (Prop_lut1_I0_O)        0.154     5.915 f  <hidden>
                         net (fo=3, routed)           0.707     6.622    <hidden>
    SLICE_X6Y35          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.501     2.693    <hidden>
    SLICE_X6Y35          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.650ns  (logic 0.610ns (16.711%)  route 3.040ns (83.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.664     2.972    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.333     5.761    <hidden>
    SLICE_X5Y34          LUT1 (Prop_lut1_I0_O)        0.154     5.915 f  <hidden>
                         net (fo=3, routed)           0.707     6.622    <hidden>
    SLICE_X6Y35          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.501     2.693    <hidden>
    SLICE_X6Y35          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.531ns  (logic 0.580ns (16.426%)  route 2.951ns (83.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.664     2.972    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.329     5.757    <hidden>
    SLICE_X5Y33          LUT1 (Prop_lut1_I0_O)        0.124     5.881 f  <hidden>
                         net (fo=3, routed)           0.622     6.503    <hidden>
    SLICE_X4Y33          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.544     2.736    <hidden>
    SLICE_X4Y33          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.531ns  (logic 0.580ns (16.426%)  route 2.951ns (83.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.664     2.972    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.329     5.757    <hidden>
    SLICE_X5Y33          LUT1 (Prop_lut1_I0_O)        0.124     5.881 f  <hidden>
                         net (fo=3, routed)           0.622     6.503    <hidden>
    SLICE_X4Y33          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.544     2.736    <hidden>
    SLICE_X4Y33          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.531ns  (logic 0.580ns (16.426%)  route 2.951ns (83.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.664     2.972    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.329     5.757    <hidden>
    SLICE_X5Y33          LUT1 (Prop_lut1_I0_O)        0.124     5.881 f  <hidden>
                         net (fo=3, routed)           0.622     6.503    <hidden>
    SLICE_X4Y33          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.544     2.736    <hidden>
    SLICE_X4Y33          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.471ns  (logic 0.610ns (17.574%)  route 2.861ns (82.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.664     2.972    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.329     5.757    <hidden>
    SLICE_X5Y33          LUT1 (Prop_lut1_I0_O)        0.154     5.911 f  <hidden>
                         net (fo=3, routed)           0.532     6.443    <hidden>
    SLICE_X5Y33          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.544     2.736    <hidden>
    SLICE_X5Y33          FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.204ns (53.370%)  route 0.178ns (46.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.178     1.323    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X7Y35          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X7Y35          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.204ns (53.370%)  route 0.178ns (46.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.178     1.325    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X7Y42          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.833     1.203    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X7Y42          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.204ns (50.812%)  route 0.197ns (49.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.598     0.939    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.143 r  <hidden>
                         net (fo=1, routed)           0.197     1.340    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[13]
    SLICE_X8Y30          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.824     1.194    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X8Y30          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.813%)  route 0.259ns (58.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.564     0.905    MicroBlaze_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.208     1.253    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.298 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.051     1.349    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X17Y47         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.832     1.202    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X17Y47         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.204ns (46.859%)  route 0.231ns (53.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.231     1.376    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X7Y36          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X7Y36          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.204ns (46.670%)  route 0.233ns (53.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.233     1.378    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X7Y34          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.828     1.198    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X7Y34          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.204ns (46.142%)  route 0.238ns (53.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.598     0.939    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204     1.143 r  <hidden>
                         net (fo=1, routed)           0.238     1.381    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[15]
    SLICE_X6Y31          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.825     1.195    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y31          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.204ns (46.222%)  route 0.237ns (53.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.603     0.944    <hidden>
    RAMB36_X0Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.148 r  <hidden>
                         net (fo=1, routed)           0.237     1.385    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[28]
    SLICE_X7Y45          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.834     1.204    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X7Y45          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.204ns (45.824%)  route 0.241ns (54.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.241     1.388    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X8Y42          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.833     1.203    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X8Y42          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.204ns (43.149%)  route 0.269ns (56.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.603     0.944    <hidden>
    RAMB36_X0Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.148 r  <hidden>
                         net (fo=1, routed)           0.269     1.417    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[31]
    SLICE_X9Y42          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.833     1.203    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X9Y42          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           412 Endpoints
Min Delay           412 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.348ns  (logic 1.923ns (26.171%)  route 5.425ns (73.830%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=17, routed)          2.019     2.543    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.180 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.180    MicroBlaze_i/waveParser_0/inst/wave3Address4_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.399 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry__0/O[0]
                         net (fo=2, routed)           0.676     4.075    MicroBlaze_i/waveParser_0/inst/wave3Address4[5]
    SLICE_X13Y5          LUT6 (Prop_lut6_I4_O)        0.295     4.370 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7/O
                         net (fo=1, routed)           0.667     5.037    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7_n_0
    SLICE_X13Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.161 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4/O
                         net (fo=1, routed)           0.575     5.736    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.860 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=12, routed)          1.488     7.348    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X17Y0          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.082ns  (logic 1.923ns (27.153%)  route 5.159ns (72.847%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=17, routed)          2.019     2.543    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.180 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.180    MicroBlaze_i/waveParser_0/inst/wave3Address4_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.399 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry__0/O[0]
                         net (fo=2, routed)           0.676     4.075    MicroBlaze_i/waveParser_0/inst/wave3Address4[5]
    SLICE_X13Y5          LUT6 (Prop_lut6_I4_O)        0.295     4.370 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7/O
                         net (fo=1, routed)           0.667     5.037    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7_n_0
    SLICE_X13Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.161 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4/O
                         net (fo=1, routed)           0.575     5.736    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.860 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=12, routed)          1.222     7.082    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X16Y6          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.922ns  (logic 1.923ns (27.779%)  route 4.999ns (72.221%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=17, routed)          2.019     2.543    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.180 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.180    MicroBlaze_i/waveParser_0/inst/wave3Address4_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.399 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry__0/O[0]
                         net (fo=2, routed)           0.676     4.075    MicroBlaze_i/waveParser_0/inst/wave3Address4[5]
    SLICE_X13Y5          LUT6 (Prop_lut6_I4_O)        0.295     4.370 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7/O
                         net (fo=1, routed)           0.667     5.037    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7_n_0
    SLICE_X13Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.161 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4/O
                         net (fo=1, routed)           0.575     5.736    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.860 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=12, routed)          1.063     6.922    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X14Y5          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[11]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.922ns  (logic 1.923ns (27.779%)  route 4.999ns (72.221%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=17, routed)          2.019     2.543    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.180 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.180    MicroBlaze_i/waveParser_0/inst/wave3Address4_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.399 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry__0/O[0]
                         net (fo=2, routed)           0.676     4.075    MicroBlaze_i/waveParser_0/inst/wave3Address4[5]
    SLICE_X13Y5          LUT6 (Prop_lut6_I4_O)        0.295     4.370 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7/O
                         net (fo=1, routed)           0.667     5.037    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7_n_0
    SLICE_X13Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.161 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4/O
                         net (fo=1, routed)           0.575     5.736    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.860 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=12, routed)          1.063     6.922    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X14Y5          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[11]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.922ns  (logic 1.923ns (27.779%)  route 4.999ns (72.221%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=17, routed)          2.019     2.543    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.180 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.180    MicroBlaze_i/waveParser_0/inst/wave3Address4_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.399 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry__0/O[0]
                         net (fo=2, routed)           0.676     4.075    MicroBlaze_i/waveParser_0/inst/wave3Address4[5]
    SLICE_X13Y5          LUT6 (Prop_lut6_I4_O)        0.295     4.370 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7/O
                         net (fo=1, routed)           0.667     5.037    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7_n_0
    SLICE_X13Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.161 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4/O
                         net (fo=1, routed)           0.575     5.736    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.860 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=12, routed)          1.063     6.922    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X14Y5          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[2]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.915ns  (logic 1.923ns (27.809%)  route 4.992ns (72.191%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=17, routed)          2.019     2.543    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.180 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.180    MicroBlaze_i/waveParser_0/inst/wave3Address4_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.399 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry__0/O[0]
                         net (fo=2, routed)           0.676     4.075    MicroBlaze_i/waveParser_0/inst/wave3Address4[5]
    SLICE_X13Y5          LUT6 (Prop_lut6_I4_O)        0.295     4.370 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7/O
                         net (fo=1, routed)           0.667     5.037    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7_n_0
    SLICE_X13Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.161 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4/O
                         net (fo=1, routed)           0.575     5.736    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.860 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=12, routed)          1.055     6.915    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X14Y3          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.915ns  (logic 1.923ns (27.809%)  route 4.992ns (72.191%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=17, routed)          2.019     2.543    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.180 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.180    MicroBlaze_i/waveParser_0/inst/wave3Address4_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.399 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry__0/O[0]
                         net (fo=2, routed)           0.676     4.075    MicroBlaze_i/waveParser_0/inst/wave3Address4[5]
    SLICE_X13Y5          LUT6 (Prop_lut6_I4_O)        0.295     4.370 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7/O
                         net (fo=1, routed)           0.667     5.037    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7_n_0
    SLICE_X13Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.161 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4/O
                         net (fo=1, routed)           0.575     5.736    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.860 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=12, routed)          1.055     6.915    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X14Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.915ns  (logic 1.923ns (27.809%)  route 4.992ns (72.191%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=17, routed)          2.019     2.543    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.180 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.180    MicroBlaze_i/waveParser_0/inst/wave3Address4_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.399 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry__0/O[0]
                         net (fo=2, routed)           0.676     4.075    MicroBlaze_i/waveParser_0/inst/wave3Address4[5]
    SLICE_X13Y5          LUT6 (Prop_lut6_I4_O)        0.295     4.370 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7/O
                         net (fo=1, routed)           0.667     5.037    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7_n_0
    SLICE_X13Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.161 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4/O
                         net (fo=1, routed)           0.575     5.736    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.860 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=12, routed)          1.055     6.915    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X14Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.784ns  (logic 1.923ns (28.346%)  route 4.861ns (71.654%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=17, routed)          2.019     2.543    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.180 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.180    MicroBlaze_i/waveParser_0/inst/wave3Address4_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.399 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry__0/O[0]
                         net (fo=2, routed)           0.676     4.075    MicroBlaze_i/waveParser_0/inst/wave3Address4[5]
    SLICE_X13Y5          LUT6 (Prop_lut6_I4_O)        0.295     4.370 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7/O
                         net (fo=1, routed)           0.667     5.037    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7_n_0
    SLICE_X13Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.161 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4/O
                         net (fo=1, routed)           0.575     5.736    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.860 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=12, routed)          0.924     6.784    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X14Y4          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.784ns  (logic 1.923ns (28.346%)  route 4.861ns (71.654%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=17, routed)          2.019     2.543    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.180 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.180    MicroBlaze_i/waveParser_0/inst/wave3Address4_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.399 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry__0/O[0]
                         net (fo=2, routed)           0.676     4.075    MicroBlaze_i/waveParser_0/inst/wave3Address4[5]
    SLICE_X13Y5          LUT6 (Prop_lut6_I4_O)        0.295     4.370 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7/O
                         net (fo=1, routed)           0.667     5.037    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7_n_0
    SLICE_X13Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.161 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4/O
                         net (fo=1, routed)           0.575     5.736    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.860 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=12, routed)          0.924     6.784    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X14Y4          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.296ns (78.905%)  route 0.079ns (21.095%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[7]/C
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[7]/Q
                         net (fo=13, routed)          0.079     0.246    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[7]
    SLICE_X16Y3          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.375 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.375    MicroBlaze_i/waveParser_0/inst/MemoryAddress0[8]
    SLICE_X16Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.296ns (74.278%)  route 0.103ns (25.722%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[9]/C
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[9]/Q
                         net (fo=15, routed)          0.103     0.270    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[9]
    SLICE_X16Y4          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.399 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress0_carry__1/O[1]
                         net (fo=1, routed)           0.000     0.399    MicroBlaze_i/waveParser_0/inst/MemoryAddress0[10]
    SLICE_X16Y4          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.296ns (74.087%)  route 0.104ns (25.913%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=17, routed)          0.104     0.271    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X16Y3          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.400 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.400    MicroBlaze_i/waveParser_0/inst/MemoryAddress0[6]
    SLICE_X16Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.191ns (47.742%)  route 0.209ns (52.258%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[0]/C
    SLICE_X18Y2          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[0]/Q
                         net (fo=14, routed)          0.209     0.355    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[0]
    SLICE_X18Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.400 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress[0]_i_1/O
                         net (fo=1, routed)           0.000     0.400    MicroBlaze_i/waveParser_0/inst/MemoryAddress0[0]
    SLICE_X18Y2          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.167ns (40.798%)  route 0.242ns (59.202%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=17, routed)          0.242     0.409    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X16Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.296ns (71.892%)  route 0.116ns (28.108%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/C
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/Q
                         net (fo=15, routed)          0.116     0.283    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[3]
    SLICE_X16Y2          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.412 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress0_carry/O[3]
                         net (fo=1, routed)           0.000     0.412    MicroBlaze_i/waveParser_0/inst/MemoryAddress0[4]
    SLICE_X16Y2          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.296ns (71.740%)  route 0.117ns (28.260%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/Q
                         net (fo=13, routed)          0.117     0.284    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[11]
    SLICE_X16Y4          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.413 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.413    MicroBlaze_i/waveParser_0/inst/MemoryAddress0[12]
    SLICE_X16Y4          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.339ns (81.074%)  route 0.079ns (18.926%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[7]/C
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[7]/Q
                         net (fo=13, routed)          0.079     0.246    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[7]
    SLICE_X16Y3          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     0.365 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.365    MicroBlaze_i/waveParser_0/inst/MemoryAddress0_carry__0_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.418 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress0_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.418    MicroBlaze_i/waveParser_0/inst/MemoryAddress0[9]
    SLICE_X16Y4          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.316ns (75.345%)  route 0.103ns (24.655%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[6]/C
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[6]/Q
                         net (fo=13, routed)          0.103     0.270    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[6]
    SLICE_X16Y3          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     0.419 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.419    MicroBlaze_i/waveParser_0/inst/MemoryAddress0[7]
    SLICE_X16Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.316ns (74.923%)  route 0.106ns (25.077%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE                         0.000     0.000 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=18, routed)          0.106     0.273    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X16Y2          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     0.422 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress0_carry/O[2]
                         net (fo=1, routed)           0.000     0.422    MicroBlaze_i/waveParser_0/inst/MemoryAddress0[3]
    SLICE_X16Y2          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.405ns  (logic 0.456ns (8.436%)  route 4.949ns (91.564%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.675     2.983    <hidden>
    SLICE_X35Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.456     3.439 r  <hidden>
                         net (fo=12, routed)          4.949     8.388    MicroBlaze_i/BlockRam_0/inst/inWave1[0]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_0/DIADI[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.193ns  (logic 0.419ns (8.069%)  route 4.774ns (91.931%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.674     2.982    <hidden>
    SLICE_X35Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.419     3.401 r  <hidden>
                         net (fo=12, routed)          4.774     8.175    MicroBlaze_i/BlockRam_0/inst/inWave1[3]
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_0/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.190ns  (logic 0.456ns (8.786%)  route 4.734ns (91.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.675     2.983    <hidden>
    SLICE_X35Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.456     3.439 r  <hidden>
                         net (fo=12, routed)          4.734     8.173    MicroBlaze_i/BlockRam_0/inst/inWave1[0]
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_0/DIADI[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.183ns  (logic 0.518ns (9.994%)  route 4.665ns (90.006%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.674     2.982    <hidden>
    SLICE_X34Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.518     3.500 r  <hidden>
                         net (fo=12, routed)          4.665     8.165    MicroBlaze_i/BlockRam_0/inst/inWave1[6]
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1_0/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.072ns  (logic 0.456ns (8.990%)  route 4.616ns (91.010%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.675     2.983    <hidden>
    SLICE_X35Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.456     3.439 r  <hidden>
                         net (fo=12, routed)          4.616     8.055    MicroBlaze_i/BlockRam_0/inst/inWave1[0]
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_0/DIADI[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.970ns  (logic 0.456ns (9.175%)  route 4.514ns (90.825%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.675     2.983    <hidden>
    SLICE_X35Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.456     3.439 r  <hidden>
                         net (fo=12, routed)          4.514     7.953    MicroBlaze_i/BlockRam_0/inst/inWave1[2]
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram3_reg_1_0/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.897ns  (logic 0.456ns (9.312%)  route 4.441ns (90.688%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.675     2.983    <hidden>
    SLICE_X35Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.456     3.439 r  <hidden>
                         net (fo=12, routed)          4.441     7.880    MicroBlaze_i/BlockRam_0/inst/inWave1[0]
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_1_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_0/DIADI[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.811ns  (logic 0.518ns (10.768%)  route 4.293ns (89.232%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.674     2.982    <hidden>
    SLICE_X34Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.518     3.500 r  <hidden>
                         net (fo=12, routed)          4.293     7.793    MicroBlaze_i/BlockRam_0/inst/inWave1[4]
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1_0/DIADI[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.810ns  (logic 0.419ns (8.710%)  route 4.391ns (91.290%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.674     2.982    <hidden>
    SLICE_X35Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.419     3.401 r  <hidden>
                         net (fo=12, routed)          4.391     7.792    MicroBlaze_i/BlockRam_0/inst/inWave1[3]
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1_0/DIADI[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.698ns  (logic 0.518ns (11.027%)  route 4.180ns (88.973%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        1.674     2.982    <hidden>
    SLICE_X34Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.518     3.500 r  <hidden>
                         net (fo=12, routed)          4.180     7.680    MicroBlaze_i/BlockRam_0/inst/inWave1[6]
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1_0/DIADI[6]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0/DIADI[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.164ns (54.780%)  route 0.135ns (45.220%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.563     0.904    <hidden>
    SLICE_X34Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  <hidden>
                         net (fo=12, routed)          0.135     1.203    MicroBlaze_i/BlockRam_0/inst/inWave1[6]
    RAMB36_X2Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0/DIADI[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.564     0.905    <hidden>
    SLICE_X35Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  <hidden>
                         net (fo=12, routed)          0.188     1.233    MicroBlaze_i/BlockRam_0/inst/inWave1[2]
    RAMB36_X2Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0/DIADI[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.164ns (46.652%)  route 0.188ns (53.348%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.563     0.904    <hidden>
    SLICE_X34Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  <hidden>
                         net (fo=12, routed)          0.188     1.255    MicroBlaze_i/BlockRam_0/inst/inWave1[5]
    RAMB36_X2Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0/DIPADIP[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.164ns (43.324%)  route 0.215ns (56.676%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.563     0.904    <hidden>
    SLICE_X34Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  <hidden>
                         net (fo=12, routed)          0.215     1.282    MicroBlaze_i/BlockRam_0/inst/inWave1[8]
    RAMB36_X2Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0/DIADI[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.141ns (34.557%)  route 0.267ns (65.443%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.563     0.904    <hidden>
    SLICE_X33Y4          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  <hidden>
                         net (fo=12, routed)          0.267     1.312    MicroBlaze_i/BlockRam_0/inst/inWave1[7]
    RAMB36_X2Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0/DIADI[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.164ns (40.193%)  route 0.244ns (59.807%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.563     0.904    <hidden>
    SLICE_X34Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  <hidden>
                         net (fo=12, routed)          0.244     1.312    MicroBlaze_i/BlockRam_0/inst/inWave1[4]
    RAMB36_X2Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_1/DIADI[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.128ns (31.008%)  route 0.285ns (68.992%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.563     0.904    <hidden>
    SLICE_X35Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.128     1.031 r  <hidden>
                         net (fo=12, routed)          0.285     1.316    MicroBlaze_i/BlockRam_0/inst/inWave1[11]
    RAMB18_X2Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_1/DIADI[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.128ns (30.964%)  route 0.285ns (69.036%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.563     0.904    <hidden>
    SLICE_X35Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.128     1.031 r  <hidden>
                         net (fo=12, routed)          0.285     1.317    MicroBlaze_i/BlockRam_0/inst/inWave1[10]
    RAMB18_X2Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_1/DIADI[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.128ns (30.939%)  route 0.286ns (69.061%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.563     0.904    <hidden>
    SLICE_X35Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.128     1.031 r  <hidden>
                         net (fo=12, routed)          0.286     1.317    MicroBlaze_i/BlockRam_0/inst/inWave1[11]
    RAMB18_X2Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0/DIADI[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.141ns (34.156%)  route 0.272ns (65.844%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1843, routed)        0.564     0.905    <hidden>
    SLICE_X35Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  <hidden>
                         net (fo=12, routed)          0.272     1.317    MicroBlaze_i/BlockRam_0/inst/inWave1[0]
    RAMB36_X2Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0/DIADI[0]
  -------------------------------------------------------------------    -------------------





