
*** Running vivado
    with args -log Frequency.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Frequency.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Frequency.tcl -notrace
Command: synth_design -top Frequency -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24156 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 350.520 ; gain = 78.445
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Frequency' [D:/Verilog_FPGA_Design/Signal_Processing_Project/Detect_rising_edge_Frequency/Detect_rising_edge_Frequency.srcs/sources_1/new/Frequency.v:23]
	Parameter GATE_TIME bound to: 65536 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Frequency' (1#1) [D:/Verilog_FPGA_Design/Signal_Processing_Project/Detect_rising_edge_Frequency/Detect_rising_edge_Frequency.srcs/sources_1/new/Frequency.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 406.641 ; gain = 134.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 406.641 ; gain = 134.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 406.641 ; gain = 134.566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5545] ROM "gate_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gate_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 406.641 ; gain = 134.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                27x61  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Frequency 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                27x61  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "gate_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gate_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [D:/Verilog_FPGA_Design/Signal_Processing_Project/Detect_rising_edge_Frequency/Detect_rising_edge_Frequency.srcs/sources_1/new/Frequency.v:102]
DSP Report: Generating DSP freq1, operation Mode is: (A:0x1e100)*B.
DSP Report: operator freq1 is absorbed into DSP freq1.
DSP Report: operator freq1 is absorbed into DSP freq1.
DSP Report: Generating DSP freq1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator freq1 is absorbed into DSP freq1.
DSP Report: operator freq1 is absorbed into DSP freq1.
DSP Report: Generating DSP freq1, operation Mode is: A*(B:0x1e100).
DSP Report: operator freq1 is absorbed into DSP freq1.
DSP Report: operator freq1 is absorbed into DSP freq1.
DSP Report: Generating DSP freq1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator freq1 is absorbed into DSP freq1.
DSP Report: operator freq1 is absorbed into DSP freq1.
DSP Report: Generating DSP freq1, operation Mode is: A*(B:0x1e100).
DSP Report: operator freq1 is absorbed into DSP freq1.
DSP Report: operator freq1 is absorbed into DSP freq1.
DSP Report: Generating DSP freq1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator freq1 is absorbed into DSP freq1.
DSP Report: operator freq1 is absorbed into DSP freq1.
INFO: [Synth 8-3886] merging instance 'cnt_time_reg[30]' (FDC) to 'cnt_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'cnt_time_reg[31]' (FDC) to 'cnt_time_reg[29]'
INFO: [Synth 8-3886] merging instance 'cnt_time_reg[29]' (FDC) to 'cnt_time_reg[28]'
INFO: [Synth 8-3886] merging instance 'cnt_time_reg[28]' (FDC) to 'cnt_time_reg[27]'
INFO: [Synth 8-3886] merging instance 'cnt_time_reg[27]' (FDC) to 'cnt_time_reg[26]'
INFO: [Synth 8-3886] merging instance 'cnt_time_reg[26]' (FDC) to 'cnt_time_reg[25]'
INFO: [Synth 8-3886] merging instance 'cnt_time_reg[25]' (FDC) to 'cnt_time_reg[24]'
INFO: [Synth 8-3886] merging instance 'cnt_time_reg[24]' (FDC) to 'cnt_time_reg[23]'
INFO: [Synth 8-3886] merging instance 'cnt_time_reg[23]' (FDC) to 'cnt_time_reg[22]'
INFO: [Synth 8-3886] merging instance 'cnt_time_reg[22]' (FDC) to 'cnt_time_reg[21]'
INFO: [Synth 8-3886] merging instance 'cnt_time_reg[21]' (FDC) to 'cnt_time_reg[20]'
INFO: [Synth 8-3886] merging instance 'cnt_time_reg[20]' (FDC) to 'cnt_time_reg[19]'
INFO: [Synth 8-3886] merging instance 'cnt_time_reg[19]' (FDC) to 'cnt_time_reg[18]'
INFO: [Synth 8-3886] merging instance 'cnt_time_reg[18]' (FDC) to 'cnt_time_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnt_time_reg[17] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 547.195 ; gain = 275.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Frequency   | (A:0x1e100)*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Frequency   | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Frequency   | A*(B:0x1e100)  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Frequency   | (PCIN>>17)+A*B | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Frequency   | A*(B:0x1e100)  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Frequency   | (PCIN>>17)+A*B | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 547.195 ; gain = 275.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Verilog_FPGA_Design/Signal_Processing_Project/Detect_rising_edge_Frequency/Detect_rising_edge_Frequency.srcs/sources_1/new/Frequency.v:93]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Verilog_FPGA_Design/Signal_Processing_Project/Detect_rising_edge_Frequency/Detect_rising_edge_Frequency.srcs/sources_1/new/Frequency.v:93]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Verilog_FPGA_Design/Signal_Processing_Project/Detect_rising_edge_Frequency/Detect_rising_edge_Frequency.srcs/sources_1/new/Frequency.v:93]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Verilog_FPGA_Design/Signal_Processing_Project/Detect_rising_edge_Frequency/Detect_rising_edge_Frequency.srcs/sources_1/new/Frequency.v:93]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Verilog_FPGA_Design/Signal_Processing_Project/Detect_rising_edge_Frequency/Detect_rising_edge_Frequency.srcs/sources_1/new/Frequency.v:93]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 547.195 ; gain = 275.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 547.195 ; gain = 275.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 547.195 ; gain = 275.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 547.195 ; gain = 275.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 547.195 ; gain = 275.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 547.195 ; gain = 275.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 547.195 ; gain = 275.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    24|
|3     |DSP48E1 |     5|
|4     |LUT2    |    34|
|5     |LUT3    |    15|
|6     |LUT4    |    95|
|7     |LUT5    |     1|
|8     |LUT6    |     3|
|9     |FDCE    |    69|
|10    |IBUF    |     3|
|11    |OBUF    |    32|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   282|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 547.195 ; gain = 275.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 547.195 ; gain = 275.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 547.195 ; gain = 275.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 652.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 652.949 ; gain = 380.875
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 652.949 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Verilog_FPGA_Design/Signal_Processing_Project/Detect_rising_edge_Frequency/Detect_rising_edge_Frequency.runs/synth_1/Frequency.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Frequency_utilization_synth.rpt -pb Frequency_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 19 21:52:54 2021...
