Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Aug 02 15:04:48 2017

  SmartGuide Results
  ------------------
  This section describes the guide results after invoking the Router. This
  report accurately reflects the differences between the input design
  and the guide design.

  Number of Components in the input design    |   2467
    Number of guided Components               |   2467 out of   2467 100.0%
    Number of re-implemented Components       |      0 out of   2467   0.0%
    Number of new/changed Components          |      0 out of   2467   0.0%
  Number of Nets in the input design          |  13426
    Number of guided Nets                     |  13351 out of  13426  99.4%
    Number of partially guided Nets           |     22 out of  13426   0.2%
    Number of re-routed Nets                  |     53 out of  13426   0.4%
    Number of new/changed Nets                |      0 out of  13426   0.0%


The following Components were re-implemented.
---------------------------------------------


The following Components are new/changed.
-----------------------------------------


The following Nets were re-routed.
----------------------------------
 MFCC/SMULTI2/Mmult_outdataX_submult_2_34.
 MFCC/SMULTI2/Mmult_outdataX_submult_2_37.
 MFCC/SMULTI2/Mmult_outdataX_submult_2_38.
 MFCC/SMULTI2/Mmult_outdataX_submult_2_43.
 MFCC/SMULTI2/Mmult_outdataX_submult_2_44.
 MFCC/SMULTI2/Mmult_outdataX_submult_1_P39_to_Mmult_outdataX_submult_11.
 MFCC/SMULTI2/Mmult_outdataX_submult_1_P33_to_Mmult_outdataX_submult_11.
 MFCC/SMULTI2/Mmult_outdataX_submult_1_P32_to_Mmult_outdataX_submult_11.
 MFCC/SMULTI2/Mmult_outdataX_submult_1_P25_to_Mmult_outdataX_submult_11.
 MFCC/SMULTI2/Mmult_outdataX_submult_1_P23_to_Mmult_outdataX_submult_11.
 MFCC/SMULTI2/Mmult_outdataX_submult_1_P22_to_Mmult_outdataX_submult_11.
 MFCC/SMULTI2/Mmult_outdataX_submult_1_P21_to_Mmult_outdataX_submult_11.
 MFCC/SMULTI2/Mmult_outdataX_submult_1_P20_to_Mmult_outdataX_submult_11.
 MFCC/SMULTI2/Mmult_outdataX_submult_1_P17_to_Mmult_outdataX_submult_11.
 MFCC/SMULTI2/Mmult_outdataX_submult_12_P45_to_Mmult_outdataX_submult_13.
 MFCC/SMULTI2/Mmult_outdataX_submult_12_P44_to_Mmult_outdataX_submult_13.
 MFCC/SMULTI2/Mmult_outdataX_submult_12_P43_to_Mmult_outdataX_submult_13.
 MFCC/SMULTI2/Mmult_outdataX_submult_12_P42_to_Mmult_outdataX_submult_13.
 MFCC/SMULTI2/Mmult_outdataX_submult_12_P39_to_Mmult_outdataX_submult_13.
 MFCC/SMULTI2/Mmult_outdataX_submult_12_P38_to_Mmult_outdataX_submult_13.
 MFCC/SMULTI2/Mmult_outdataX_submult_12_P33_to_Mmult_outdataX_submult_13.
 MFCC/SMULTI2/Mmult_outdataX_submult_12_P32_to_Mmult_outdataX_submult_13.
 MFCC/SMULTI2/Mmult_outdataX_submult_12_P25_to_Mmult_outdataX_submult_13.
 MFCC/SMULTI2/Mmult_outdataX_submult_12_P23_to_Mmult_outdataX_submult_13.
 MFCC/SMULTI2/Mmult_outdataX_submult_12_P22_to_Mmult_outdataX_submult_13.
 MFCC/SMULTI2/Mmult_outdataX_submult_12_P21_to_Mmult_outdataX_submult_13.
 MFCC/SMULTI2/Mmult_outdataX_submult_12_P20_to_Mmult_outdataX_submult_13.
 MFCC/SMULTI2/Mmult_outdataX_submult_12_P19_to_Mmult_outdataX_submult_13.
 MFCC/SMULTI2/Mmult_outdataX_submult_12_P18_to_Mmult_outdataX_submult_13.
 MFCC/SMULTI/Mmult_outdataX_submult_2_25.
 MFCC/SMULTI/Mmult_outdataX_submult_2_38.
 MFCC/SMULTI/Mmult_outdataX_submult_2_39.
 MFCC/SMULTI/Mmult_outdataX_submult_2_40.
 MFCC/SMULTI/Mmult_outdataX_submult_2_41.
 MFCC/SMULTI/Mmult_outdataX_submult_2_P44_to_Mmult_outdataX_submult_21.
 MFCC/SMULTI/Mmult_outdataX_submult_2_P40_to_Mmult_outdataX_submult_21.
 MFCC/SMULTI/Mmult_outdataX_submult_2_P25_to_Mmult_outdataX_submult_21.
 MFCC/SMULTI/Mmult_outdataX_submult_2_P23_to_Mmult_outdataX_submult_21.
 MFCC/SMULTI/Mmult_outdataX_submult_2_P18_to_Mmult_outdataX_submult_21.
 DP_main/DP_matching/Madd_n1711_cy<6>.
 DP_main/DP_matching/n1695<16>.
 DP_main/DP_matching/n1600<18>.
 DP_main/DP_matching/n1600<19>.
 DP_main/DP_matching/n1600<21>.
 DP_main/DP_matching/ffnxt_BUS_0038_MuLt_107_OUT<27>.
 DP_main/DP_matching/ffnxt_BUS_0038_MuLt_107_OUT<28>.
 DP_main/DP_matching/ffnxt_BUS_0038_MuLt_107_OUT<29>.
 DP_main/DP_matching/ffnxt_BUS_0038_MuLt_107_OUT<30>.
 DP_main/DP_matching/ffnxt_BUS_0038_MuLt_107_OUT<31>.
 DP_main/DP_matching/n1600<31>.
 DP_main/DP_matching/Mmult_n1600_P40_to_Mmult_n16001.
 DP_main/DP_matching/Mmult_n1600_P30_to_Mmult_n16001.
 DP_main/DP_matching/Mmult_n1600_P17_to_Mmult_n16001.


The following Nets are new/changed.
-----------------------------------


The following Nets were partially guided.
-----------------------------------------
 MFCC/indataA<46>.
 MFCC/indataA<43>.
 MFCC/SMULTI/Mmult_outdataX_submult_2_30.
 MFCC/SMULTI/Mmult_outdataX_submult_2_34.
 MFCC/SMULTI/Mmult_outdataX_submult_2_35.
 MFCC/SMULTI/Mmult_outdataX_submult_2_P47_to_Mmult_outdataX_submult_21.
 DP_main/DP_matching/ffnxt_read_port_70_OUT<1>.
 DP_main/DP_matching/_n2033<18>.
 DP_main/DP_matching/ffnxt_read_port_70_OUT<23>.
 DP_main/DP_matching/ffnxt_read_port_70_OUT<9>.
 DP_main/DP_matching/ffnxt_read_port_70_OUT<4>.
 DP_main/DP_matching/ffnxt_read_port_70_OUT<0>.
 DP_main/DP_matching/ffnxt_read_port_70_OUT<3>.
 DP_main/DP_matching/ffnxt_read_port_70_OUT<21>.
 DP_main/DP_matching/ffnxt_read_port_70_OUT<14>.
 DP_main/DP_matching/ffnxt_read_port_70_OUT<13>.
 DP_main/DP_matching/ffnxt_read_port_70_OUT<5>.
 DP_main/DP_matching/ffnxt_read_port_70_OUT<12>.
 DP_main/DP_matching/_n2057<20>.
 DP_main/DP_matching/_n2057<6>.
 DP_main/DP_matching/_n1873<1>.
 DP_main/DP_matching/Mmult_n1600_P47_to_Mmult_n16001.
