0.6
2018.2
Jun 14 2018
20:41:02
A:/AUC/Arch-Lab/sarahtest/sarahtest.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
A:/AUC/Arch-Lab/sarahtest/sarahtest.srcs/sim_1/new/DataMem_TB.v,1710236034,verilog,,,,DataMem_TB,,,,,,,,
A:/AUC/Arch-Lab/sarahtest/sarahtest.srcs/sources_1/new/DataMem.v,1710236045,verilog,,A:/AUC/Arch-Lab/sarahtest/sarahtest.srcs/sim_1/new/DataMem_TB.v,,DataMem,,,,,,,,
