--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml register_file.twx register_file.ncd -o register_file.twr
register_file.pcf

Design file:              register_file.ncd
Physical constraint file: register_file.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |    1.447(F)|    0.780(F)|clk_BUFGP         |   0.000|
wr_data<0>  |    0.210(F)|    1.192(F)|clk_BUFGP         |   0.000|
wr_data<1>  |    0.257(F)|    1.463(F)|clk_BUFGP         |   0.000|
wr_data<2>  |   -0.271(F)|    1.593(F)|clk_BUFGP         |   0.000|
wr_data<3>  |   -0.001(F)|    1.604(F)|clk_BUFGP         |   0.000|
wr_data<4>  |   -0.456(F)|    1.584(F)|clk_BUFGP         |   0.000|
wr_data<5>  |   -0.325(F)|    1.546(F)|clk_BUFGP         |   0.000|
wr_data<6>  |   -0.452(F)|    1.540(F)|clk_BUFGP         |   0.000|
wr_data<7>  |   -0.288(F)|    1.577(F)|clk_BUFGP         |   0.000|
wr_enable   |    1.677(F)|    0.743(F)|clk_BUFGP         |   0.000|
wr_index<0> |    1.912(F)|    0.554(F)|clk_BUFGP         |   0.000|
wr_index<1> |    2.684(F)|    0.027(F)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
rd_data1<0> |    8.489(F)|clk_BUFGP         |   0.000|
rd_data1<1> |    8.728(F)|clk_BUFGP         |   0.000|
rd_data1<2> |    8.673(F)|clk_BUFGP         |   0.000|
rd_data1<3> |    8.677(F)|clk_BUFGP         |   0.000|
rd_data1<4> |    8.962(F)|clk_BUFGP         |   0.000|
rd_data1<5> |    8.680(F)|clk_BUFGP         |   0.000|
rd_data1<6> |    8.413(F)|clk_BUFGP         |   0.000|
rd_data1<7> |    8.846(F)|clk_BUFGP         |   0.000|
rd_data2<0> |    8.565(F)|clk_BUFGP         |   0.000|
rd_data2<1> |    9.073(F)|clk_BUFGP         |   0.000|
rd_data2<2> |    8.981(F)|clk_BUFGP         |   0.000|
rd_data2<3> |    9.084(F)|clk_BUFGP         |   0.000|
rd_data2<4> |    8.581(F)|clk_BUFGP         |   0.000|
rd_data2<5> |    8.753(F)|clk_BUFGP         |   0.000|
rd_data2<6> |    8.989(F)|clk_BUFGP         |   0.000|
rd_data2<7> |    8.420(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
rd_index1<0>   |rd_data1<0>    |    7.337|
rd_index1<0>   |rd_data1<1>    |    7.643|
rd_index1<0>   |rd_data1<2>    |    7.556|
rd_index1<0>   |rd_data1<3>    |    7.539|
rd_index1<0>   |rd_data1<4>    |    8.066|
rd_index1<0>   |rd_data1<5>    |    7.388|
rd_index1<0>   |rd_data1<6>    |    6.547|
rd_index1<0>   |rd_data1<7>    |    6.987|
rd_index1<1>   |rd_data1<0>    |    7.272|
rd_index1<1>   |rd_data1<1>    |    7.594|
rd_index1<1>   |rd_data1<2>    |    7.480|
rd_index1<1>   |rd_data1<3>    |    7.488|
rd_index1<1>   |rd_data1<4>    |    7.708|
rd_index1<1>   |rd_data1<5>    |    7.117|
rd_index1<1>   |rd_data1<6>    |    6.974|
rd_index1<1>   |rd_data1<7>    |    6.656|
rd_index2<0>   |rd_data2<0>    |    6.847|
rd_index2<0>   |rd_data2<1>    |    7.365|
rd_index2<0>   |rd_data2<2>    |    7.338|
rd_index2<0>   |rd_data2<3>    |    7.972|
rd_index2<0>   |rd_data2<4>    |    6.992|
rd_index2<0>   |rd_data2<5>    |    8.007|
rd_index2<0>   |rd_data2<6>    |    7.564|
rd_index2<0>   |rd_data2<7>    |    7.139|
rd_index2<1>   |rd_data2<0>    |    7.114|
rd_index2<1>   |rd_data2<1>    |    7.667|
rd_index2<1>   |rd_data2<2>    |    6.997|
rd_index2<1>   |rd_data2<3>    |    7.384|
rd_index2<1>   |rd_data2<4>    |    6.858|
rd_index2<1>   |rd_data2<5>    |    6.695|
rd_index2<1>   |rd_data2<6>    |    6.678|
rd_index2<1>   |rd_data2<7>    |    5.869|
---------------+---------------+---------+


Analysis completed Thu Feb 02 13:48:30 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



