#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001af9ae29920 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000001af9ae6a3c0_0 .net "PC", 31 0, v000001af9ae640f0_0;  1 drivers
v000001af9ae6ac80_0 .var "clk", 0 0;
v000001af9ae6c120_0 .net "clkout", 0 0, L_000001af9aea9c50;  1 drivers
v000001af9ae6a460_0 .net "cycles_consumed", 31 0, v000001af9ae6b400_0;  1 drivers
v000001af9ae6adc0_0 .var "rst", 0 0;
S_000001af9ae29c40 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000001af9ae29920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001af9ae42a80 .param/l "RType" 0 4 2, C4<000000>;
P_000001af9ae42ab8 .param/l "add" 0 4 5, C4<100000>;
P_000001af9ae42af0 .param/l "addi" 0 4 8, C4<001000>;
P_000001af9ae42b28 .param/l "addu" 0 4 5, C4<100001>;
P_000001af9ae42b60 .param/l "and_" 0 4 5, C4<100100>;
P_000001af9ae42b98 .param/l "andi" 0 4 8, C4<001100>;
P_000001af9ae42bd0 .param/l "beq" 0 4 10, C4<000100>;
P_000001af9ae42c08 .param/l "bne" 0 4 10, C4<000101>;
P_000001af9ae42c40 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001af9ae42c78 .param/l "j" 0 4 12, C4<000010>;
P_000001af9ae42cb0 .param/l "jal" 0 4 12, C4<000011>;
P_000001af9ae42ce8 .param/l "jr" 0 4 6, C4<001000>;
P_000001af9ae42d20 .param/l "lw" 0 4 8, C4<100011>;
P_000001af9ae42d58 .param/l "nor_" 0 4 5, C4<100111>;
P_000001af9ae42d90 .param/l "or_" 0 4 5, C4<100101>;
P_000001af9ae42dc8 .param/l "ori" 0 4 8, C4<001101>;
P_000001af9ae42e00 .param/l "sgt" 0 4 6, C4<101011>;
P_000001af9ae42e38 .param/l "sll" 0 4 6, C4<000000>;
P_000001af9ae42e70 .param/l "slt" 0 4 5, C4<101010>;
P_000001af9ae42ea8 .param/l "slti" 0 4 8, C4<101010>;
P_000001af9ae42ee0 .param/l "srl" 0 4 6, C4<000010>;
P_000001af9ae42f18 .param/l "sub" 0 4 5, C4<100010>;
P_000001af9ae42f50 .param/l "subu" 0 4 5, C4<100011>;
P_000001af9ae42f88 .param/l "sw" 0 4 8, C4<101011>;
P_000001af9ae42fc0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001af9ae42ff8 .param/l "xori" 0 4 8, C4<001110>;
L_000001af9aea9cc0 .functor NOT 1, v000001af9ae6adc0_0, C4<0>, C4<0>, C4<0>;
L_000001af9aea9550 .functor NOT 1, v000001af9ae6adc0_0, C4<0>, C4<0>, C4<0>;
L_000001af9aea91d0 .functor NOT 1, v000001af9ae6adc0_0, C4<0>, C4<0>, C4<0>;
L_000001af9aea95c0 .functor NOT 1, v000001af9ae6adc0_0, C4<0>, C4<0>, C4<0>;
L_000001af9aea9b70 .functor NOT 1, v000001af9ae6adc0_0, C4<0>, C4<0>, C4<0>;
L_000001af9aea9630 .functor NOT 1, v000001af9ae6adc0_0, C4<0>, C4<0>, C4<0>;
L_000001af9aea96a0 .functor NOT 1, v000001af9ae6adc0_0, C4<0>, C4<0>, C4<0>;
L_000001af9aea9240 .functor NOT 1, v000001af9ae6adc0_0, C4<0>, C4<0>, C4<0>;
L_000001af9aea9c50 .functor OR 1, v000001af9ae6ac80_0, v000001af9ae341d0_0, C4<0>, C4<0>;
L_000001af9aea92b0 .functor OR 1, L_000001af9ae6cbf0, L_000001af9ae6c790, C4<0>, C4<0>;
L_000001af9aea8fa0 .functor AND 1, L_000001af9ae6db90, L_000001af9ae6dc30, C4<1>, C4<1>;
L_000001af9aea97f0 .functor NOT 1, v000001af9ae6adc0_0, C4<0>, C4<0>, C4<0>;
L_000001af9aea9710 .functor OR 1, L_000001af9ae6d410, L_000001af9ae6d730, C4<0>, C4<0>;
L_000001af9aea9400 .functor OR 1, L_000001af9aea9710, L_000001af9ae6d870, C4<0>, C4<0>;
L_000001af9aea9d30 .functor OR 1, L_000001af9af069a0, L_000001af9af064a0, C4<0>, C4<0>;
L_000001af9aea8f30 .functor AND 1, L_000001af9ae6c6f0, L_000001af9aea9d30, C4<1>, C4<1>;
L_000001af9aea9470 .functor OR 1, L_000001af9af065e0, L_000001af9af07c60, C4<0>, C4<0>;
L_000001af9aea9b00 .functor AND 1, L_000001af9af06720, L_000001af9aea9470, C4<1>, C4<1>;
L_000001af9aea98d0 .functor NOT 1, L_000001af9aea9c50, C4<0>, C4<0>, C4<0>;
v000001af9ae64730_0 .net "ALUOp", 3 0, v000001af9ae335f0_0;  1 drivers
v000001af9ae64910_0 .net "ALUResult", 31 0, v000001af9ae651d0_0;  1 drivers
v000001af9ae66760_0 .net "ALUSrc", 0 0, v000001af9ae32c90_0;  1 drivers
v000001af9ae67d40_0 .net "ALUin2", 31 0, L_000001af9af06b80;  1 drivers
v000001af9ae66c60_0 .net "MemReadEn", 0 0, v000001af9ae33050_0;  1 drivers
v000001af9ae67480_0 .net "MemWriteEn", 0 0, v000001af9ae34130_0;  1 drivers
v000001af9ae67660_0 .net "MemtoReg", 0 0, v000001af9ae33b90_0;  1 drivers
v000001af9ae67a20_0 .net "PC", 31 0, v000001af9ae640f0_0;  alias, 1 drivers
v000001af9ae669e0_0 .net "PCPlus1", 31 0, L_000001af9ae6e1d0;  1 drivers
v000001af9ae67160_0 .net "PCsrc", 0 0, v000001af9ae65b30_0;  1 drivers
v000001af9ae67700_0 .net "RegDst", 0 0, v000001af9ae339b0_0;  1 drivers
v000001af9ae66da0_0 .net "RegWriteEn", 0 0, v000001af9ae33a50_0;  1 drivers
v000001af9ae66e40_0 .net "WriteRegister", 4 0, L_000001af9ae6d690;  1 drivers
v000001af9ae668a0_0 .net *"_ivl_0", 0 0, L_000001af9aea9cc0;  1 drivers
L_000001af9aea9ed0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001af9ae675c0_0 .net/2u *"_ivl_10", 4 0, L_000001af9aea9ed0;  1 drivers
L_000001af9aeaa2c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae67520_0 .net *"_ivl_101", 15 0, L_000001af9aeaa2c0;  1 drivers
v000001af9ae677a0_0 .net *"_ivl_102", 31 0, L_000001af9ae6c830;  1 drivers
L_000001af9aeaa308 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae67fc0_0 .net *"_ivl_105", 25 0, L_000001af9aeaa308;  1 drivers
L_000001af9aeaa350 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae67840_0 .net/2u *"_ivl_106", 31 0, L_000001af9aeaa350;  1 drivers
v000001af9ae66a80_0 .net *"_ivl_108", 0 0, L_000001af9ae6db90;  1 drivers
L_000001af9aeaa398 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001af9ae68100_0 .net/2u *"_ivl_110", 5 0, L_000001af9aeaa398;  1 drivers
v000001af9ae66300_0 .net *"_ivl_112", 0 0, L_000001af9ae6dc30;  1 drivers
v000001af9ae67980_0 .net *"_ivl_115", 0 0, L_000001af9aea8fa0;  1 drivers
v000001af9ae678e0_0 .net *"_ivl_116", 47 0, L_000001af9ae6d4b0;  1 drivers
L_000001af9aeaa3e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae66ee0_0 .net *"_ivl_119", 15 0, L_000001af9aeaa3e0;  1 drivers
L_000001af9aea9f18 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001af9ae67340_0 .net/2u *"_ivl_12", 5 0, L_000001af9aea9f18;  1 drivers
v000001af9ae67de0_0 .net *"_ivl_120", 47 0, L_000001af9ae6cc90;  1 drivers
L_000001af9aeaa428 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae67b60_0 .net *"_ivl_123", 15 0, L_000001af9aeaa428;  1 drivers
v000001af9ae67e80_0 .net *"_ivl_125", 0 0, L_000001af9ae6d7d0;  1 drivers
v000001af9ae663a0_0 .net *"_ivl_126", 31 0, L_000001af9ae6d5f0;  1 drivers
v000001af9ae66800_0 .net *"_ivl_128", 47 0, L_000001af9ae6dff0;  1 drivers
v000001af9ae673e0_0 .net *"_ivl_130", 47 0, L_000001af9ae6c510;  1 drivers
v000001af9ae66b20_0 .net *"_ivl_132", 47 0, L_000001af9ae6dcd0;  1 drivers
v000001af9ae66d00_0 .net *"_ivl_134", 47 0, L_000001af9ae6df50;  1 drivers
v000001af9ae66f80_0 .net *"_ivl_14", 0 0, L_000001af9ae6a780;  1 drivers
v000001af9ae66940_0 .net *"_ivl_140", 0 0, L_000001af9aea97f0;  1 drivers
L_000001af9aeaa4b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae67020_0 .net/2u *"_ivl_142", 31 0, L_000001af9aeaa4b8;  1 drivers
L_000001af9aeaa590 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001af9ae66bc0_0 .net/2u *"_ivl_146", 5 0, L_000001af9aeaa590;  1 drivers
v000001af9ae681a0_0 .net *"_ivl_148", 0 0, L_000001af9ae6d410;  1 drivers
L_000001af9aeaa5d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001af9ae67ac0_0 .net/2u *"_ivl_150", 5 0, L_000001af9aeaa5d8;  1 drivers
v000001af9ae670c0_0 .net *"_ivl_152", 0 0, L_000001af9ae6d730;  1 drivers
v000001af9ae67200_0 .net *"_ivl_155", 0 0, L_000001af9aea9710;  1 drivers
L_000001af9aeaa620 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001af9ae672a0_0 .net/2u *"_ivl_156", 5 0, L_000001af9aeaa620;  1 drivers
v000001af9ae66440_0 .net *"_ivl_158", 0 0, L_000001af9ae6d870;  1 drivers
L_000001af9aea9f60 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001af9ae67c00_0 .net/2u *"_ivl_16", 4 0, L_000001af9aea9f60;  1 drivers
v000001af9ae67ca0_0 .net *"_ivl_161", 0 0, L_000001af9aea9400;  1 drivers
L_000001af9aeaa668 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae664e0_0 .net/2u *"_ivl_162", 15 0, L_000001af9aeaa668;  1 drivers
v000001af9ae67f20_0 .net *"_ivl_164", 31 0, L_000001af9ae6d230;  1 drivers
v000001af9ae68060_0 .net *"_ivl_167", 0 0, L_000001af9ae6c3d0;  1 drivers
v000001af9ae66580_0 .net *"_ivl_168", 15 0, L_000001af9ae6c470;  1 drivers
v000001af9ae66620_0 .net *"_ivl_170", 31 0, L_000001af9ae6c5b0;  1 drivers
v000001af9ae666c0_0 .net *"_ivl_174", 31 0, L_000001af9ae6c970;  1 drivers
L_000001af9aeaa6b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae68a90_0 .net *"_ivl_177", 25 0, L_000001af9aeaa6b0;  1 drivers
L_000001af9aeaa6f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae69350_0 .net/2u *"_ivl_178", 31 0, L_000001af9aeaa6f8;  1 drivers
v000001af9ae693f0_0 .net *"_ivl_180", 0 0, L_000001af9ae6c6f0;  1 drivers
L_000001af9aeaa740 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae69530_0 .net/2u *"_ivl_182", 5 0, L_000001af9aeaa740;  1 drivers
v000001af9ae6a110_0 .net *"_ivl_184", 0 0, L_000001af9af069a0;  1 drivers
L_000001af9aeaa788 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001af9ae68f90_0 .net/2u *"_ivl_186", 5 0, L_000001af9aeaa788;  1 drivers
v000001af9ae695d0_0 .net *"_ivl_188", 0 0, L_000001af9af064a0;  1 drivers
v000001af9ae69ad0_0 .net *"_ivl_19", 4 0, L_000001af9ae6a820;  1 drivers
v000001af9ae68630_0 .net *"_ivl_191", 0 0, L_000001af9aea9d30;  1 drivers
v000001af9ae69670_0 .net *"_ivl_193", 0 0, L_000001af9aea8f30;  1 drivers
L_000001af9aeaa7d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001af9ae68b30_0 .net/2u *"_ivl_194", 5 0, L_000001af9aeaa7d0;  1 drivers
v000001af9ae69b70_0 .net *"_ivl_196", 0 0, L_000001af9af06540;  1 drivers
L_000001af9aeaa818 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001af9ae69e90_0 .net/2u *"_ivl_198", 31 0, L_000001af9aeaa818;  1 drivers
L_000001af9aea9e88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae6a070_0 .net/2u *"_ivl_2", 5 0, L_000001af9aea9e88;  1 drivers
v000001af9ae683b0_0 .net *"_ivl_20", 4 0, L_000001af9ae6a8c0;  1 drivers
v000001af9ae69490_0 .net *"_ivl_200", 31 0, L_000001af9af06680;  1 drivers
v000001af9ae69fd0_0 .net *"_ivl_204", 31 0, L_000001af9af06d60;  1 drivers
L_000001af9aeaa860 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae69710_0 .net *"_ivl_207", 25 0, L_000001af9aeaa860;  1 drivers
L_000001af9aeaa8a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae69c10_0 .net/2u *"_ivl_208", 31 0, L_000001af9aeaa8a8;  1 drivers
v000001af9ae6a1b0_0 .net *"_ivl_210", 0 0, L_000001af9af06720;  1 drivers
L_000001af9aeaa8f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae697b0_0 .net/2u *"_ivl_212", 5 0, L_000001af9aeaa8f0;  1 drivers
v000001af9ae69850_0 .net *"_ivl_214", 0 0, L_000001af9af065e0;  1 drivers
L_000001af9aeaa938 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001af9ae69f30_0 .net/2u *"_ivl_216", 5 0, L_000001af9aeaa938;  1 drivers
v000001af9ae686d0_0 .net *"_ivl_218", 0 0, L_000001af9af07c60;  1 drivers
v000001af9ae68bd0_0 .net *"_ivl_221", 0 0, L_000001af9aea9470;  1 drivers
v000001af9ae69170_0 .net *"_ivl_223", 0 0, L_000001af9aea9b00;  1 drivers
L_000001af9aeaa980 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001af9ae698f0_0 .net/2u *"_ivl_224", 5 0, L_000001af9aeaa980;  1 drivers
v000001af9ae689f0_0 .net *"_ivl_226", 0 0, L_000001af9af07300;  1 drivers
v000001af9ae68310_0 .net *"_ivl_228", 31 0, L_000001af9af06ea0;  1 drivers
v000001af9ae68770_0 .net *"_ivl_24", 0 0, L_000001af9aea91d0;  1 drivers
L_000001af9aea9fa8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001af9ae692b0_0 .net/2u *"_ivl_26", 4 0, L_000001af9aea9fa8;  1 drivers
v000001af9ae69990_0 .net *"_ivl_29", 4 0, L_000001af9ae6b7c0;  1 drivers
v000001af9ae69030_0 .net *"_ivl_32", 0 0, L_000001af9aea95c0;  1 drivers
L_000001af9aea9ff0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001af9ae68c70_0 .net/2u *"_ivl_34", 4 0, L_000001af9aea9ff0;  1 drivers
v000001af9ae69a30_0 .net *"_ivl_37", 4 0, L_000001af9ae6ce70;  1 drivers
v000001af9ae69cb0_0 .net *"_ivl_40", 0 0, L_000001af9aea9b70;  1 drivers
L_000001af9aeaa038 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae69d50_0 .net/2u *"_ivl_42", 15 0, L_000001af9aeaa038;  1 drivers
v000001af9ae68810_0 .net *"_ivl_45", 15 0, L_000001af9ae6d550;  1 drivers
v000001af9ae690d0_0 .net *"_ivl_48", 0 0, L_000001af9aea9630;  1 drivers
v000001af9ae69df0_0 .net *"_ivl_5", 5 0, L_000001af9ae6a500;  1 drivers
L_000001af9aeaa080 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae68d10_0 .net/2u *"_ivl_50", 36 0, L_000001af9aeaa080;  1 drivers
L_000001af9aeaa0c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae68450_0 .net/2u *"_ivl_52", 31 0, L_000001af9aeaa0c8;  1 drivers
v000001af9ae68db0_0 .net *"_ivl_55", 4 0, L_000001af9ae6cb50;  1 drivers
v000001af9ae688b0_0 .net *"_ivl_56", 36 0, L_000001af9ae6daf0;  1 drivers
v000001af9ae68e50_0 .net *"_ivl_58", 36 0, L_000001af9ae6deb0;  1 drivers
v000001af9ae68ef0_0 .net *"_ivl_62", 0 0, L_000001af9aea96a0;  1 drivers
L_000001af9aeaa110 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae684f0_0 .net/2u *"_ivl_64", 5 0, L_000001af9aeaa110;  1 drivers
v000001af9ae68590_0 .net *"_ivl_67", 5 0, L_000001af9ae6d910;  1 drivers
v000001af9ae68950_0 .net *"_ivl_70", 0 0, L_000001af9aea9240;  1 drivers
L_000001af9aeaa158 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae69210_0 .net/2u *"_ivl_72", 57 0, L_000001af9aeaa158;  1 drivers
L_000001af9aeaa1a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae6b860_0 .net/2u *"_ivl_74", 31 0, L_000001af9aeaa1a0;  1 drivers
v000001af9ae6c1c0_0 .net *"_ivl_77", 25 0, L_000001af9ae6cd30;  1 drivers
v000001af9ae6afa0_0 .net *"_ivl_78", 57 0, L_000001af9ae6e130;  1 drivers
v000001af9ae6a640_0 .net *"_ivl_8", 0 0, L_000001af9aea9550;  1 drivers
v000001af9ae6aa00_0 .net *"_ivl_80", 57 0, L_000001af9ae6d190;  1 drivers
L_000001af9aeaa1e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001af9ae6b360_0 .net/2u *"_ivl_84", 31 0, L_000001af9aeaa1e8;  1 drivers
L_000001af9aeaa230 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001af9ae6bd60_0 .net/2u *"_ivl_88", 5 0, L_000001af9aeaa230;  1 drivers
v000001af9ae6b2c0_0 .net *"_ivl_90", 0 0, L_000001af9ae6cbf0;  1 drivers
L_000001af9aeaa278 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001af9ae6aaa0_0 .net/2u *"_ivl_92", 5 0, L_000001af9aeaa278;  1 drivers
v000001af9ae6b900_0 .net *"_ivl_94", 0 0, L_000001af9ae6c790;  1 drivers
v000001af9ae6b540_0 .net *"_ivl_97", 0 0, L_000001af9aea92b0;  1 drivers
v000001af9ae6b040_0 .net *"_ivl_98", 47 0, L_000001af9ae6d2d0;  1 drivers
v000001af9ae6a960_0 .net "adderResult", 31 0, L_000001af9ae6dd70;  1 drivers
v000001af9ae6b680_0 .net "address", 31 0, L_000001af9ae6cab0;  1 drivers
v000001af9ae6b9a0_0 .net "clk", 0 0, L_000001af9aea9c50;  alias, 1 drivers
v000001af9ae6b400_0 .var "cycles_consumed", 31 0;
v000001af9ae6ae60_0 .net "extImm", 31 0, L_000001af9ae6c650;  1 drivers
v000001af9ae6ab40_0 .net "funct", 5 0, L_000001af9ae6ca10;  1 drivers
v000001af9ae6b4a0_0 .net "hlt", 0 0, v000001af9ae341d0_0;  1 drivers
v000001af9ae6af00_0 .net "imm", 15 0, L_000001af9ae6da50;  1 drivers
v000001af9ae6abe0_0 .net "immediate", 31 0, L_000001af9af06f40;  1 drivers
v000001af9ae6ba40_0 .net "input_clk", 0 0, v000001af9ae6ac80_0;  1 drivers
v000001af9ae6b5e0_0 .net "instruction", 31 0, L_000001af9ae6cfb0;  1 drivers
v000001af9ae6ad20_0 .net "memoryReadData", 31 0, v000001af9ae64b90_0;  1 drivers
v000001af9ae6b720_0 .net "nextPC", 31 0, L_000001af9ae6de10;  1 drivers
v000001af9ae6bcc0_0 .net "opcode", 5 0, L_000001af9ae6b0e0;  1 drivers
v000001af9ae6bae0_0 .net "rd", 4 0, L_000001af9ae6b180;  1 drivers
v000001af9ae6be00_0 .net "readData1", 31 0, L_000001af9aea9390;  1 drivers
v000001af9ae6a320_0 .net "readData1_w", 31 0, L_000001af9af07260;  1 drivers
v000001af9ae6a6e0_0 .net "readData2", 31 0, L_000001af9aea8ec0;  1 drivers
v000001af9ae6bea0_0 .net "rs", 4 0, L_000001af9ae6b220;  1 drivers
v000001af9ae6bb80_0 .net "rst", 0 0, v000001af9ae6adc0_0;  1 drivers
v000001af9ae6c080_0 .net "rt", 4 0, L_000001af9ae6d9b0;  1 drivers
v000001af9ae6a5a0_0 .net "shamt", 31 0, L_000001af9ae6cf10;  1 drivers
v000001af9ae6bf40_0 .net "wire_instruction", 31 0, L_000001af9aea9320;  1 drivers
v000001af9ae6bc20_0 .net "writeData", 31 0, L_000001af9af06c20;  1 drivers
v000001af9ae6bfe0_0 .net "zero", 0 0, L_000001af9af067c0;  1 drivers
L_000001af9ae6a500 .part L_000001af9ae6cfb0, 26, 6;
L_000001af9ae6b0e0 .functor MUXZ 6, L_000001af9ae6a500, L_000001af9aea9e88, L_000001af9aea9cc0, C4<>;
L_000001af9ae6a780 .cmp/eq 6, L_000001af9ae6b0e0, L_000001af9aea9f18;
L_000001af9ae6a820 .part L_000001af9ae6cfb0, 11, 5;
L_000001af9ae6a8c0 .functor MUXZ 5, L_000001af9ae6a820, L_000001af9aea9f60, L_000001af9ae6a780, C4<>;
L_000001af9ae6b180 .functor MUXZ 5, L_000001af9ae6a8c0, L_000001af9aea9ed0, L_000001af9aea9550, C4<>;
L_000001af9ae6b7c0 .part L_000001af9ae6cfb0, 21, 5;
L_000001af9ae6b220 .functor MUXZ 5, L_000001af9ae6b7c0, L_000001af9aea9fa8, L_000001af9aea91d0, C4<>;
L_000001af9ae6ce70 .part L_000001af9ae6cfb0, 16, 5;
L_000001af9ae6d9b0 .functor MUXZ 5, L_000001af9ae6ce70, L_000001af9aea9ff0, L_000001af9aea95c0, C4<>;
L_000001af9ae6d550 .part L_000001af9ae6cfb0, 0, 16;
L_000001af9ae6da50 .functor MUXZ 16, L_000001af9ae6d550, L_000001af9aeaa038, L_000001af9aea9b70, C4<>;
L_000001af9ae6cb50 .part L_000001af9ae6cfb0, 6, 5;
L_000001af9ae6daf0 .concat [ 5 32 0 0], L_000001af9ae6cb50, L_000001af9aeaa0c8;
L_000001af9ae6deb0 .functor MUXZ 37, L_000001af9ae6daf0, L_000001af9aeaa080, L_000001af9aea9630, C4<>;
L_000001af9ae6cf10 .part L_000001af9ae6deb0, 0, 32;
L_000001af9ae6d910 .part L_000001af9ae6cfb0, 0, 6;
L_000001af9ae6ca10 .functor MUXZ 6, L_000001af9ae6d910, L_000001af9aeaa110, L_000001af9aea96a0, C4<>;
L_000001af9ae6cd30 .part L_000001af9ae6cfb0, 0, 26;
L_000001af9ae6e130 .concat [ 26 32 0 0], L_000001af9ae6cd30, L_000001af9aeaa1a0;
L_000001af9ae6d190 .functor MUXZ 58, L_000001af9ae6e130, L_000001af9aeaa158, L_000001af9aea9240, C4<>;
L_000001af9ae6cab0 .part L_000001af9ae6d190, 0, 32;
L_000001af9ae6e1d0 .arith/sum 32, v000001af9ae640f0_0, L_000001af9aeaa1e8;
L_000001af9ae6cbf0 .cmp/eq 6, L_000001af9ae6b0e0, L_000001af9aeaa230;
L_000001af9ae6c790 .cmp/eq 6, L_000001af9ae6b0e0, L_000001af9aeaa278;
L_000001af9ae6d2d0 .concat [ 32 16 0 0], L_000001af9ae6cab0, L_000001af9aeaa2c0;
L_000001af9ae6c830 .concat [ 6 26 0 0], L_000001af9ae6b0e0, L_000001af9aeaa308;
L_000001af9ae6db90 .cmp/eq 32, L_000001af9ae6c830, L_000001af9aeaa350;
L_000001af9ae6dc30 .cmp/eq 6, L_000001af9ae6ca10, L_000001af9aeaa398;
L_000001af9ae6d4b0 .concat [ 32 16 0 0], L_000001af9aea9390, L_000001af9aeaa3e0;
L_000001af9ae6cc90 .concat [ 32 16 0 0], v000001af9ae640f0_0, L_000001af9aeaa428;
L_000001af9ae6d7d0 .part L_000001af9ae6da50, 15, 1;
LS_000001af9ae6d5f0_0_0 .concat [ 1 1 1 1], L_000001af9ae6d7d0, L_000001af9ae6d7d0, L_000001af9ae6d7d0, L_000001af9ae6d7d0;
LS_000001af9ae6d5f0_0_4 .concat [ 1 1 1 1], L_000001af9ae6d7d0, L_000001af9ae6d7d0, L_000001af9ae6d7d0, L_000001af9ae6d7d0;
LS_000001af9ae6d5f0_0_8 .concat [ 1 1 1 1], L_000001af9ae6d7d0, L_000001af9ae6d7d0, L_000001af9ae6d7d0, L_000001af9ae6d7d0;
LS_000001af9ae6d5f0_0_12 .concat [ 1 1 1 1], L_000001af9ae6d7d0, L_000001af9ae6d7d0, L_000001af9ae6d7d0, L_000001af9ae6d7d0;
LS_000001af9ae6d5f0_0_16 .concat [ 1 1 1 1], L_000001af9ae6d7d0, L_000001af9ae6d7d0, L_000001af9ae6d7d0, L_000001af9ae6d7d0;
LS_000001af9ae6d5f0_0_20 .concat [ 1 1 1 1], L_000001af9ae6d7d0, L_000001af9ae6d7d0, L_000001af9ae6d7d0, L_000001af9ae6d7d0;
LS_000001af9ae6d5f0_0_24 .concat [ 1 1 1 1], L_000001af9ae6d7d0, L_000001af9ae6d7d0, L_000001af9ae6d7d0, L_000001af9ae6d7d0;
LS_000001af9ae6d5f0_0_28 .concat [ 1 1 1 1], L_000001af9ae6d7d0, L_000001af9ae6d7d0, L_000001af9ae6d7d0, L_000001af9ae6d7d0;
LS_000001af9ae6d5f0_1_0 .concat [ 4 4 4 4], LS_000001af9ae6d5f0_0_0, LS_000001af9ae6d5f0_0_4, LS_000001af9ae6d5f0_0_8, LS_000001af9ae6d5f0_0_12;
LS_000001af9ae6d5f0_1_4 .concat [ 4 4 4 4], LS_000001af9ae6d5f0_0_16, LS_000001af9ae6d5f0_0_20, LS_000001af9ae6d5f0_0_24, LS_000001af9ae6d5f0_0_28;
L_000001af9ae6d5f0 .concat [ 16 16 0 0], LS_000001af9ae6d5f0_1_0, LS_000001af9ae6d5f0_1_4;
L_000001af9ae6dff0 .concat [ 16 32 0 0], L_000001af9ae6da50, L_000001af9ae6d5f0;
L_000001af9ae6c510 .arith/sum 48, L_000001af9ae6cc90, L_000001af9ae6dff0;
L_000001af9ae6dcd0 .functor MUXZ 48, L_000001af9ae6c510, L_000001af9ae6d4b0, L_000001af9aea8fa0, C4<>;
L_000001af9ae6df50 .functor MUXZ 48, L_000001af9ae6dcd0, L_000001af9ae6d2d0, L_000001af9aea92b0, C4<>;
L_000001af9ae6dd70 .part L_000001af9ae6df50, 0, 32;
L_000001af9ae6de10 .functor MUXZ 32, L_000001af9ae6e1d0, L_000001af9ae6dd70, v000001af9ae65b30_0, C4<>;
L_000001af9ae6cfb0 .functor MUXZ 32, L_000001af9aea9320, L_000001af9aeaa4b8, L_000001af9aea97f0, C4<>;
L_000001af9ae6d410 .cmp/eq 6, L_000001af9ae6b0e0, L_000001af9aeaa590;
L_000001af9ae6d730 .cmp/eq 6, L_000001af9ae6b0e0, L_000001af9aeaa5d8;
L_000001af9ae6d870 .cmp/eq 6, L_000001af9ae6b0e0, L_000001af9aeaa620;
L_000001af9ae6d230 .concat [ 16 16 0 0], L_000001af9ae6da50, L_000001af9aeaa668;
L_000001af9ae6c3d0 .part L_000001af9ae6da50, 15, 1;
LS_000001af9ae6c470_0_0 .concat [ 1 1 1 1], L_000001af9ae6c3d0, L_000001af9ae6c3d0, L_000001af9ae6c3d0, L_000001af9ae6c3d0;
LS_000001af9ae6c470_0_4 .concat [ 1 1 1 1], L_000001af9ae6c3d0, L_000001af9ae6c3d0, L_000001af9ae6c3d0, L_000001af9ae6c3d0;
LS_000001af9ae6c470_0_8 .concat [ 1 1 1 1], L_000001af9ae6c3d0, L_000001af9ae6c3d0, L_000001af9ae6c3d0, L_000001af9ae6c3d0;
LS_000001af9ae6c470_0_12 .concat [ 1 1 1 1], L_000001af9ae6c3d0, L_000001af9ae6c3d0, L_000001af9ae6c3d0, L_000001af9ae6c3d0;
L_000001af9ae6c470 .concat [ 4 4 4 4], LS_000001af9ae6c470_0_0, LS_000001af9ae6c470_0_4, LS_000001af9ae6c470_0_8, LS_000001af9ae6c470_0_12;
L_000001af9ae6c5b0 .concat [ 16 16 0 0], L_000001af9ae6da50, L_000001af9ae6c470;
L_000001af9ae6c650 .functor MUXZ 32, L_000001af9ae6c5b0, L_000001af9ae6d230, L_000001af9aea9400, C4<>;
L_000001af9ae6c970 .concat [ 6 26 0 0], L_000001af9ae6b0e0, L_000001af9aeaa6b0;
L_000001af9ae6c6f0 .cmp/eq 32, L_000001af9ae6c970, L_000001af9aeaa6f8;
L_000001af9af069a0 .cmp/eq 6, L_000001af9ae6ca10, L_000001af9aeaa740;
L_000001af9af064a0 .cmp/eq 6, L_000001af9ae6ca10, L_000001af9aeaa788;
L_000001af9af06540 .cmp/eq 6, L_000001af9ae6b0e0, L_000001af9aeaa7d0;
L_000001af9af06680 .functor MUXZ 32, L_000001af9ae6c650, L_000001af9aeaa818, L_000001af9af06540, C4<>;
L_000001af9af06f40 .functor MUXZ 32, L_000001af9af06680, L_000001af9ae6cf10, L_000001af9aea8f30, C4<>;
L_000001af9af06d60 .concat [ 6 26 0 0], L_000001af9ae6b0e0, L_000001af9aeaa860;
L_000001af9af06720 .cmp/eq 32, L_000001af9af06d60, L_000001af9aeaa8a8;
L_000001af9af065e0 .cmp/eq 6, L_000001af9ae6ca10, L_000001af9aeaa8f0;
L_000001af9af07c60 .cmp/eq 6, L_000001af9ae6ca10, L_000001af9aeaa938;
L_000001af9af07300 .cmp/eq 6, L_000001af9ae6b0e0, L_000001af9aeaa980;
L_000001af9af06ea0 .functor MUXZ 32, L_000001af9aea9390, v000001af9ae640f0_0, L_000001af9af07300, C4<>;
L_000001af9af07260 .functor MUXZ 32, L_000001af9af06ea0, L_000001af9aea8ec0, L_000001af9aea9b00, C4<>;
S_000001af9ae29dd0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001af9ae29c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001af9ae3bcf0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001af9aea9860 .functor NOT 1, v000001af9ae32c90_0, C4<0>, C4<0>, C4<0>;
v000001af9ae32970_0 .net *"_ivl_0", 0 0, L_000001af9aea9860;  1 drivers
v000001af9ae32f10_0 .net "in1", 31 0, L_000001af9aea8ec0;  alias, 1 drivers
v000001af9ae32b50_0 .net "in2", 31 0, L_000001af9af06f40;  alias, 1 drivers
v000001af9ae33f50_0 .net "out", 31 0, L_000001af9af06b80;  alias, 1 drivers
v000001af9ae34450_0 .net "s", 0 0, v000001af9ae32c90_0;  alias, 1 drivers
L_000001af9af06b80 .functor MUXZ 32, L_000001af9af06f40, L_000001af9aea8ec0, L_000001af9aea9860, C4<>;
S_000001af9add3510 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001af9ae29c40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001af9aea0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001af9aea00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001af9aea0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001af9aea0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001af9aea0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001af9aea01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001af9aea01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001af9aea0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001af9aea0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001af9aea0288 .param/l "j" 0 4 12, C4<000010>;
P_000001af9aea02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001af9aea02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001af9aea0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001af9aea0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001af9aea03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001af9aea03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001af9aea0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001af9aea0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001af9aea0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001af9aea04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001af9aea04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001af9aea0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001af9aea0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001af9aea0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001af9aea05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001af9aea0608 .param/l "xori" 0 4 8, C4<001110>;
v000001af9ae335f0_0 .var "ALUOp", 3 0;
v000001af9ae32c90_0 .var "ALUSrc", 0 0;
v000001af9ae33050_0 .var "MemReadEn", 0 0;
v000001af9ae34130_0 .var "MemWriteEn", 0 0;
v000001af9ae33b90_0 .var "MemtoReg", 0 0;
v000001af9ae339b0_0 .var "RegDst", 0 0;
v000001af9ae33a50_0 .var "RegWriteEn", 0 0;
v000001af9ae343b0_0 .net "funct", 5 0, L_000001af9ae6ca10;  alias, 1 drivers
v000001af9ae341d0_0 .var "hlt", 0 0;
v000001af9ae328d0_0 .net "opcode", 5 0, L_000001af9ae6b0e0;  alias, 1 drivers
v000001af9ae32d30_0 .net "rst", 0 0, v000001af9ae6adc0_0;  alias, 1 drivers
E_000001af9ae3bd70 .event anyedge, v000001af9ae32d30_0, v000001af9ae328d0_0, v000001af9ae343b0_0;
S_000001af9add36a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001af9ae29c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001af9ae3b9b0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001af9aea9320 .functor BUFZ 32, L_000001af9ae6cdd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001af9ae326f0_0 .net "Data_Out", 31 0, L_000001af9aea9320;  alias, 1 drivers
v000001af9ae344f0 .array "InstMem", 2047 0, 31 0;
v000001af9ae33190_0 .net *"_ivl_0", 31 0, L_000001af9ae6cdd0;  1 drivers
v000001af9ae33690_0 .net *"_ivl_3", 10 0, L_000001af9ae6d370;  1 drivers
v000001af9ae33c30_0 .net *"_ivl_4", 12 0, L_000001af9ae6d050;  1 drivers
L_000001af9aeaa470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001af9ae337d0_0 .net *"_ivl_7", 1 0, L_000001af9aeaa470;  1 drivers
v000001af9ae33230_0 .net "addr", 31 0, v000001af9ae640f0_0;  alias, 1 drivers
v000001af9ae32830_0 .var/i "i", 31 0;
L_000001af9ae6cdd0 .array/port v000001af9ae344f0, L_000001af9ae6d050;
L_000001af9ae6d370 .part v000001af9ae640f0_0, 0, 11;
L_000001af9ae6d050 .concat [ 11 2 0 0], L_000001af9ae6d370, L_000001af9aeaa470;
S_000001af9ad829c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001af9ae29c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001af9aea9390 .functor BUFZ 32, L_000001af9ae6c330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001af9aea8ec0 .functor BUFZ 32, L_000001af9ae6d0f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001af9ae33cd0_0 .net *"_ivl_0", 31 0, L_000001af9ae6c330;  1 drivers
v000001af9ae16060_0 .net *"_ivl_10", 6 0, L_000001af9ae6e090;  1 drivers
L_000001af9aeaa548 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001af9ae16740_0 .net *"_ivl_13", 1 0, L_000001af9aeaa548;  1 drivers
v000001af9ae64ff0_0 .net *"_ivl_2", 6 0, L_000001af9ae6c8d0;  1 drivers
L_000001af9aeaa500 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001af9ae64230_0 .net *"_ivl_5", 1 0, L_000001af9aeaa500;  1 drivers
v000001af9ae65630_0 .net *"_ivl_8", 31 0, L_000001af9ae6d0f0;  1 drivers
v000001af9ae64eb0_0 .net "clk", 0 0, L_000001af9aea9c50;  alias, 1 drivers
v000001af9ae642d0_0 .var/i "i", 31 0;
v000001af9ae64c30_0 .net "readData1", 31 0, L_000001af9aea9390;  alias, 1 drivers
v000001af9ae64cd0_0 .net "readData2", 31 0, L_000001af9aea8ec0;  alias, 1 drivers
v000001af9ae64d70_0 .net "readRegister1", 4 0, L_000001af9ae6b220;  alias, 1 drivers
v000001af9ae64370_0 .net "readRegister2", 4 0, L_000001af9ae6d9b0;  alias, 1 drivers
v000001af9ae647d0 .array "registers", 31 0, 31 0;
v000001af9ae656d0_0 .net "rst", 0 0, v000001af9ae6adc0_0;  alias, 1 drivers
v000001af9ae644b0_0 .net "we", 0 0, v000001af9ae33a50_0;  alias, 1 drivers
v000001af9ae65a90_0 .net "writeData", 31 0, L_000001af9af06c20;  alias, 1 drivers
v000001af9ae65770_0 .net "writeRegister", 4 0, L_000001af9ae6d690;  alias, 1 drivers
E_000001af9ae3bff0/0 .event negedge, v000001af9ae32d30_0;
E_000001af9ae3bff0/1 .event posedge, v000001af9ae64eb0_0;
E_000001af9ae3bff0 .event/or E_000001af9ae3bff0/0, E_000001af9ae3bff0/1;
L_000001af9ae6c330 .array/port v000001af9ae647d0, L_000001af9ae6c8d0;
L_000001af9ae6c8d0 .concat [ 5 2 0 0], L_000001af9ae6b220, L_000001af9aeaa500;
L_000001af9ae6d0f0 .array/port v000001af9ae647d0, L_000001af9ae6e090;
L_000001af9ae6e090 .concat [ 5 2 0 0], L_000001af9ae6d9b0, L_000001af9aeaa548;
S_000001af9ad82b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001af9ad829c0;
 .timescale 0 0;
v000001af9ae33550_0 .var/i "i", 31 0;
S_000001af9add13b0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001af9ae29c40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001af9ae3c630 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001af9aea9780 .functor NOT 1, v000001af9ae339b0_0, C4<0>, C4<0>, C4<0>;
v000001af9ae65130_0 .net *"_ivl_0", 0 0, L_000001af9aea9780;  1 drivers
v000001af9ae64e10_0 .net "in1", 4 0, L_000001af9ae6d9b0;  alias, 1 drivers
v000001af9ae65810_0 .net "in2", 4 0, L_000001af9ae6b180;  alias, 1 drivers
v000001af9ae65310_0 .net "out", 4 0, L_000001af9ae6d690;  alias, 1 drivers
v000001af9ae649b0_0 .net "s", 0 0, v000001af9ae339b0_0;  alias, 1 drivers
L_000001af9ae6d690 .functor MUXZ 5, L_000001af9ae6b180, L_000001af9ae6d9b0, L_000001af9aea9780, C4<>;
S_000001af9add1540 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001af9ae29c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001af9ae3c5f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001af9aea9010 .functor NOT 1, v000001af9ae33b90_0, C4<0>, C4<0>, C4<0>;
v000001af9ae65090_0 .net *"_ivl_0", 0 0, L_000001af9aea9010;  1 drivers
v000001af9ae64050_0 .net "in1", 31 0, v000001af9ae651d0_0;  alias, 1 drivers
v000001af9ae64550_0 .net "in2", 31 0, v000001af9ae64b90_0;  alias, 1 drivers
v000001af9ae64410_0 .net "out", 31 0, L_000001af9af06c20;  alias, 1 drivers
v000001af9ae65bd0_0 .net "s", 0 0, v000001af9ae33b90_0;  alias, 1 drivers
L_000001af9af06c20 .functor MUXZ 32, v000001af9ae64b90_0, v000001af9ae651d0_0, L_000001af9aea9010, C4<>;
S_000001af9adbb560 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001af9ae29c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001af9adbb6f0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001af9adbb728 .param/l "AND" 0 9 12, C4<0010>;
P_000001af9adbb760 .param/l "NOR" 0 9 12, C4<0101>;
P_000001af9adbb798 .param/l "OR" 0 9 12, C4<0011>;
P_000001af9adbb7d0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001af9adbb808 .param/l "SLL" 0 9 12, C4<1000>;
P_000001af9adbb840 .param/l "SLT" 0 9 12, C4<0110>;
P_000001af9adbb878 .param/l "SRL" 0 9 12, C4<1001>;
P_000001af9adbb8b0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001af9adbb8e8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001af9adbb920 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001af9adbb958 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001af9aeaa9c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af9ae645f0_0 .net/2u *"_ivl_0", 31 0, L_000001af9aeaa9c8;  1 drivers
v000001af9ae653b0_0 .net "opSel", 3 0, v000001af9ae335f0_0;  alias, 1 drivers
v000001af9ae65950_0 .net "operand1", 31 0, L_000001af9af07260;  alias, 1 drivers
v000001af9ae64af0_0 .net "operand2", 31 0, L_000001af9af06b80;  alias, 1 drivers
v000001af9ae651d0_0 .var "result", 31 0;
v000001af9ae65450_0 .net "zero", 0 0, L_000001af9af067c0;  alias, 1 drivers
E_000001af9ae3b7b0 .event anyedge, v000001af9ae335f0_0, v000001af9ae65950_0, v000001af9ae33f50_0;
L_000001af9af067c0 .cmp/eq 32, v000001af9ae651d0_0, L_000001af9aeaa9c8;
S_000001af9adffa00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001af9ae29c40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001af9ae65cf0 .param/l "RType" 0 4 2, C4<000000>;
P_000001af9ae65d28 .param/l "add" 0 4 5, C4<100000>;
P_000001af9ae65d60 .param/l "addi" 0 4 8, C4<001000>;
P_000001af9ae65d98 .param/l "addu" 0 4 5, C4<100001>;
P_000001af9ae65dd0 .param/l "and_" 0 4 5, C4<100100>;
P_000001af9ae65e08 .param/l "andi" 0 4 8, C4<001100>;
P_000001af9ae65e40 .param/l "beq" 0 4 10, C4<000100>;
P_000001af9ae65e78 .param/l "bne" 0 4 10, C4<000101>;
P_000001af9ae65eb0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001af9ae65ee8 .param/l "j" 0 4 12, C4<000010>;
P_000001af9ae65f20 .param/l "jal" 0 4 12, C4<000011>;
P_000001af9ae65f58 .param/l "jr" 0 4 6, C4<001000>;
P_000001af9ae65f90 .param/l "lw" 0 4 8, C4<100011>;
P_000001af9ae65fc8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001af9ae66000 .param/l "or_" 0 4 5, C4<100101>;
P_000001af9ae66038 .param/l "ori" 0 4 8, C4<001101>;
P_000001af9ae66070 .param/l "sgt" 0 4 6, C4<101011>;
P_000001af9ae660a8 .param/l "sll" 0 4 6, C4<000000>;
P_000001af9ae660e0 .param/l "slt" 0 4 5, C4<101010>;
P_000001af9ae66118 .param/l "slti" 0 4 8, C4<101010>;
P_000001af9ae66150 .param/l "srl" 0 4 6, C4<000010>;
P_000001af9ae66188 .param/l "sub" 0 4 5, C4<100010>;
P_000001af9ae661c0 .param/l "subu" 0 4 5, C4<100011>;
P_000001af9ae661f8 .param/l "sw" 0 4 8, C4<101011>;
P_000001af9ae66230 .param/l "xor_" 0 4 5, C4<100110>;
P_000001af9ae66268 .param/l "xori" 0 4 8, C4<001110>;
v000001af9ae65b30_0 .var "PCsrc", 0 0;
v000001af9ae658b0_0 .net "funct", 5 0, L_000001af9ae6ca10;  alias, 1 drivers
v000001af9ae64690_0 .net "opcode", 5 0, L_000001af9ae6b0e0;  alias, 1 drivers
v000001af9ae659f0_0 .net "operand1", 31 0, L_000001af9aea9390;  alias, 1 drivers
v000001af9ae64a50_0 .net "operand2", 31 0, L_000001af9af06b80;  alias, 1 drivers
v000001af9ae65270_0 .net "rst", 0 0, v000001af9ae6adc0_0;  alias, 1 drivers
E_000001af9ae3b8b0/0 .event anyedge, v000001af9ae32d30_0, v000001af9ae328d0_0, v000001af9ae64c30_0, v000001af9ae33f50_0;
E_000001af9ae3b8b0/1 .event anyedge, v000001af9ae343b0_0;
E_000001af9ae3b8b0 .event/or E_000001af9ae3b8b0/0, E_000001af9ae3b8b0/1;
S_000001af9adffb90 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001af9ae29c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001af9ae63d30 .array "DataMem", 2047 0, 31 0;
v000001af9ae654f0_0 .net "address", 31 0, v000001af9ae651d0_0;  alias, 1 drivers
v000001af9ae64f50_0 .net "clock", 0 0, L_000001af9aea98d0;  1 drivers
v000001af9ae65590_0 .net "data", 31 0, L_000001af9aea8ec0;  alias, 1 drivers
v000001af9ae64870_0 .var/i "i", 31 0;
v000001af9ae64b90_0 .var "q", 31 0;
v000001af9ae63dd0_0 .net "rden", 0 0, v000001af9ae33050_0;  alias, 1 drivers
v000001af9ae63e70_0 .net "wren", 0 0, v000001af9ae34130_0;  alias, 1 drivers
E_000001af9ae3baf0 .event posedge, v000001af9ae64f50_0;
S_000001af9adea890 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001af9ae29c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001af9ae3c2f0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001af9ae63f10_0 .net "PCin", 31 0, L_000001af9ae6de10;  alias, 1 drivers
v000001af9ae640f0_0 .var "PCout", 31 0;
v000001af9ae63fb0_0 .net "clk", 0 0, L_000001af9aea9c50;  alias, 1 drivers
v000001af9ae64190_0 .net "rst", 0 0, v000001af9ae6adc0_0;  alias, 1 drivers
    .scope S_000001af9adffa00;
T_0 ;
    %wait E_000001af9ae3b8b0;
    %load/vec4 v000001af9ae65270_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af9ae65b30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001af9ae64690_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001af9ae659f0_0;
    %load/vec4 v000001af9ae64a50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001af9ae64690_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001af9ae659f0_0;
    %load/vec4 v000001af9ae64a50_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001af9ae64690_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001af9ae64690_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001af9ae64690_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001af9ae658b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001af9ae65b30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001af9adea890;
T_1 ;
    %wait E_000001af9ae3bff0;
    %load/vec4 v000001af9ae64190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001af9ae640f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001af9ae63f10_0;
    %assign/vec4 v000001af9ae640f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001af9add36a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af9ae32830_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001af9ae32830_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001af9ae32830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae344f0, 0, 4;
    %load/vec4 v000001af9ae32830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af9ae32830_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae344f0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae344f0, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae344f0, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae344f0, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae344f0, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae344f0, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae344f0, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae344f0, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae344f0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae344f0, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae344f0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae344f0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae344f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae344f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae344f0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae344f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae344f0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001af9add3510;
T_3 ;
    %wait E_000001af9ae3bd70;
    %load/vec4 v000001af9ae32d30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001af9ae341d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001af9ae32c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001af9ae33a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001af9ae34130_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001af9ae33b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001af9ae33050_0, 0;
    %assign/vec4 v000001af9ae339b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001af9ae341d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001af9ae335f0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001af9ae32c90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001af9ae33a50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001af9ae34130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001af9ae33b90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001af9ae33050_0, 0, 1;
    %store/vec4 v000001af9ae339b0_0, 0, 1;
    %load/vec4 v000001af9ae328d0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae341d0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae339b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae33a50_0, 0;
    %load/vec4 v000001af9ae343b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae32c90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae32c90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae33a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae339b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae32c90_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae33a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af9ae339b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae32c90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae33a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae32c90_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae33a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae32c90_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae33a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae32c90_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae33a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae32c90_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae33050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae33a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae32c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae33b90_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae34130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af9ae32c90_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001af9ae335f0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001af9ad829c0;
T_4 ;
    %wait E_000001af9ae3bff0;
    %fork t_1, S_000001af9ad82b50;
    %jmp t_0;
    .scope S_000001af9ad82b50;
t_1 ;
    %load/vec4 v000001af9ae656d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af9ae33550_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001af9ae33550_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001af9ae33550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae647d0, 0, 4;
    %load/vec4 v000001af9ae33550_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af9ae33550_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001af9ae644b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001af9ae65a90_0;
    %load/vec4 v000001af9ae65770_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae647d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae647d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001af9ad829c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001af9ad829c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af9ae642d0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001af9ae642d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001af9ae642d0_0;
    %ix/getv/s 4, v000001af9ae642d0_0;
    %load/vec4a v000001af9ae647d0, 4;
    %ix/getv/s 4, v000001af9ae642d0_0;
    %load/vec4a v000001af9ae647d0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001af9ae642d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af9ae642d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001af9adbb560;
T_6 ;
    %wait E_000001af9ae3b7b0;
    %load/vec4 v000001af9ae653b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001af9ae651d0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001af9ae65950_0;
    %load/vec4 v000001af9ae64af0_0;
    %add;
    %assign/vec4 v000001af9ae651d0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001af9ae65950_0;
    %load/vec4 v000001af9ae64af0_0;
    %sub;
    %assign/vec4 v000001af9ae651d0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001af9ae65950_0;
    %load/vec4 v000001af9ae64af0_0;
    %and;
    %assign/vec4 v000001af9ae651d0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001af9ae65950_0;
    %load/vec4 v000001af9ae64af0_0;
    %or;
    %assign/vec4 v000001af9ae651d0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001af9ae65950_0;
    %load/vec4 v000001af9ae64af0_0;
    %xor;
    %assign/vec4 v000001af9ae651d0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001af9ae65950_0;
    %load/vec4 v000001af9ae64af0_0;
    %or;
    %inv;
    %assign/vec4 v000001af9ae651d0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001af9ae65950_0;
    %load/vec4 v000001af9ae64af0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001af9ae651d0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001af9ae64af0_0;
    %load/vec4 v000001af9ae65950_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001af9ae651d0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001af9ae65950_0;
    %ix/getv 4, v000001af9ae64af0_0;
    %shiftl 4;
    %assign/vec4 v000001af9ae651d0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001af9ae65950_0;
    %ix/getv 4, v000001af9ae64af0_0;
    %shiftr 4;
    %assign/vec4 v000001af9ae651d0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001af9adffb90;
T_7 ;
    %wait E_000001af9ae3baf0;
    %load/vec4 v000001af9ae63dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001af9ae654f0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001af9ae63d30, 4;
    %assign/vec4 v000001af9ae64b90_0, 0;
T_7.0 ;
    %load/vec4 v000001af9ae63e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001af9ae65590_0;
    %ix/getv 3, v000001af9ae654f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae63d30, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001af9adffb90;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af9ae64870_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001af9ae64870_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001af9ae64870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af9ae63d30, 0, 4;
    %load/vec4 v000001af9ae64870_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af9ae64870_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001af9adffb90;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af9ae64870_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001af9ae64870_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001af9ae64870_0;
    %load/vec4a v000001af9ae63d30, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001af9ae64870_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001af9ae64870_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af9ae64870_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001af9ae29c40;
T_10 ;
    %wait E_000001af9ae3bff0;
    %load/vec4 v000001af9ae6bb80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001af9ae6b400_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001af9ae6b400_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001af9ae6b400_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001af9ae29920;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001af9ae6ac80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001af9ae6adc0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001af9ae29920;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001af9ae6ac80_0;
    %inv;
    %assign/vec4 v000001af9ae6ac80_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001af9ae29920;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af9ae6adc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001af9ae6adc0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000001af9ae6a460_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
