<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p370" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_370{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_370{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_370{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_370{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t5_370{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_370{left:141px;bottom:1026px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t7_370{left:227px;bottom:1026px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t8_370{left:259px;bottom:1008px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t9_370{left:100px;bottom:985px;letter-spacing:-0.12px;}
#ta_370{left:101px;bottom:969px;letter-spacing:-0.14px;}
#tb_370{left:222px;bottom:969px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tc_370{left:241px;bottom:952px;letter-spacing:-0.15px;word-spacing:0.01px;}
#td_370{left:450px;bottom:969px;letter-spacing:-0.13px;}
#te_370{left:638px;bottom:969px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tf_370{left:87px;bottom:944px;letter-spacing:-0.18px;}
#tg_370{left:143px;bottom:944px;letter-spacing:-0.14px;}
#th_370{left:89px;bottom:920px;letter-spacing:-0.14px;}
#ti_370{left:150px;bottom:920px;}
#tj_370{left:189px;bottom:920px;letter-spacing:-0.14px;}
#tk_370{left:428px;bottom:920px;letter-spacing:-0.14px;}
#tl_370{left:521px;bottom:920px;letter-spacing:-0.12px;}
#tm_370{left:89px;bottom:895px;letter-spacing:-0.13px;}
#tn_370{left:150px;bottom:895px;}
#to_370{left:189px;bottom:895px;letter-spacing:-0.14px;}
#tp_370{left:428px;bottom:895px;letter-spacing:-0.14px;}
#tq_370{left:521px;bottom:895px;letter-spacing:-0.11px;}
#tr_370{left:89px;bottom:871px;letter-spacing:-0.18px;}
#ts_370{left:150px;bottom:871px;}
#tt_370{left:189px;bottom:871px;letter-spacing:-0.14px;}
#tu_370{left:428px;bottom:871px;letter-spacing:-0.12px;}
#tv_370{left:521px;bottom:871px;letter-spacing:-0.11px;}
#tw_370{left:521px;bottom:854px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tx_370{left:85px;bottom:830px;letter-spacing:-0.18px;}
#ty_370{left:146px;bottom:830px;letter-spacing:-0.12px;}
#tz_370{left:189px;bottom:830px;letter-spacing:-0.16px;}
#t10_370{left:428px;bottom:830px;letter-spacing:-0.13px;}
#t11_370{left:521px;bottom:830px;letter-spacing:-0.11px;}
#t12_370{left:521px;bottom:813px;letter-spacing:-0.1px;word-spacing:-0.08px;}
#t13_370{left:85px;bottom:788px;letter-spacing:-0.18px;}
#t14_370{left:146px;bottom:788px;letter-spacing:-0.12px;}
#t15_370{left:189px;bottom:788px;letter-spacing:-0.15px;}
#t16_370{left:428px;bottom:788px;letter-spacing:-0.13px;}
#t17_370{left:521px;bottom:788px;letter-spacing:-0.1px;}
#t18_370{left:521px;bottom:771px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t19_370{left:85px;bottom:747px;letter-spacing:-0.15px;}
#t1a_370{left:146px;bottom:747px;letter-spacing:-0.12px;}
#t1b_370{left:189px;bottom:747px;letter-spacing:-0.14px;}
#t1c_370{left:428px;bottom:747px;letter-spacing:-0.14px;}
#t1d_370{left:521px;bottom:747px;letter-spacing:-0.11px;}
#t1e_370{left:521px;bottom:730px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1f_370{left:85px;bottom:706px;letter-spacing:-0.18px;}
#t1g_370{left:146px;bottom:706px;letter-spacing:-0.12px;}
#t1h_370{left:189px;bottom:706px;letter-spacing:-0.16px;}
#t1i_370{left:428px;bottom:706px;letter-spacing:-0.14px;}
#t1j_370{left:521px;bottom:706px;letter-spacing:-0.11px;}
#t1k_370{left:189px;bottom:681px;letter-spacing:-0.14px;}
#t1l_370{left:521px;bottom:681px;letter-spacing:-0.11px;}
#t1m_370{left:189px;bottom:657px;letter-spacing:-0.15px;}
#t1n_370{left:521px;bottom:657px;letter-spacing:-0.12px;}
#t1o_370{left:85px;bottom:632px;letter-spacing:-0.16px;}
#t1p_370{left:146px;bottom:632px;letter-spacing:-0.12px;}
#t1q_370{left:189px;bottom:632px;letter-spacing:-0.15px;}
#t1r_370{left:428px;bottom:632px;letter-spacing:-0.14px;}
#t1s_370{left:521px;bottom:632px;letter-spacing:-0.11px;}
#t1t_370{left:521px;bottom:611px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1u_370{left:189px;bottom:587px;}
#t1v_370{left:521px;bottom:587px;letter-spacing:-0.11px;}
#t1w_370{left:189px;bottom:562px;}
#t1x_370{left:521px;bottom:562px;letter-spacing:-0.13px;}
#t1y_370{left:189px;bottom:538px;}
#t1z_370{left:521px;bottom:538px;letter-spacing:-0.12px;}
#t20_370{left:85px;bottom:513px;letter-spacing:-0.15px;}
#t21_370{left:146px;bottom:513px;letter-spacing:-0.12px;}
#t22_370{left:189px;bottom:513px;letter-spacing:-0.15px;}
#t23_370{left:428px;bottom:513px;letter-spacing:-0.17px;}
#t24_370{left:521px;bottom:513px;letter-spacing:-0.12px;}
#t25_370{left:521px;bottom:492px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t26_370{left:85px;bottom:467px;letter-spacing:-0.16px;}
#t27_370{left:146px;bottom:467px;letter-spacing:-0.12px;}
#t28_370{left:189px;bottom:467px;letter-spacing:-0.14px;}
#t29_370{left:189px;bottom:446px;letter-spacing:-0.14px;}
#t2a_370{left:428px;bottom:467px;letter-spacing:-0.13px;}
#t2b_370{left:521px;bottom:467px;letter-spacing:-0.12px;}
#t2c_370{left:521px;bottom:451px;letter-spacing:-0.11px;}
#t2d_370{left:189px;bottom:422px;}
#t2e_370{left:521px;bottom:422px;letter-spacing:-0.12px;}
#t2f_370{left:521px;bottom:400px;letter-spacing:-0.11px;}
#t2g_370{left:189px;bottom:376px;}
#t2h_370{left:521px;bottom:376px;letter-spacing:-0.12px;}
#t2i_370{left:521px;bottom:354px;letter-spacing:-0.11px;}
#t2j_370{left:189px;bottom:330px;letter-spacing:-0.14px;}
#t2k_370{left:521px;bottom:330px;letter-spacing:-0.12px;}
#t2l_370{left:85px;bottom:305px;letter-spacing:-0.16px;}
#t2m_370{left:146px;bottom:305px;letter-spacing:-0.12px;}
#t2n_370{left:189px;bottom:305px;letter-spacing:-0.13px;}
#t2o_370{left:189px;bottom:284px;letter-spacing:-0.13px;}
#t2p_370{left:428px;bottom:305px;letter-spacing:-0.13px;}
#t2q_370{left:521px;bottom:305px;letter-spacing:-0.12px;}
#t2r_370{left:189px;bottom:260px;letter-spacing:-0.14px;}
#t2s_370{left:521px;bottom:260px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2t_370{left:521px;bottom:238px;letter-spacing:-0.11px;}
#t2u_370{left:85px;bottom:214px;letter-spacing:-0.18px;}
#t2v_370{left:142px;bottom:214px;letter-spacing:-0.17px;}
#t2w_370{left:189px;bottom:214px;letter-spacing:-0.14px;}
#t2x_370{left:428px;bottom:214px;letter-spacing:-0.12px;}
#t2y_370{left:521px;bottom:214px;letter-spacing:-0.11px;}
#t2z_370{left:521px;bottom:192px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t30_370{left:85px;bottom:168px;letter-spacing:-0.17px;}
#t31_370{left:142px;bottom:168px;letter-spacing:-0.17px;}
#t32_370{left:189px;bottom:168px;letter-spacing:-0.13px;}
#t33_370{left:428px;bottom:168px;letter-spacing:-0.15px;}
#t34_370{left:521px;bottom:168px;letter-spacing:-0.12px;}
#t35_370{left:521px;bottom:147px;letter-spacing:-0.12px;word-spacing:0.03px;}

.s1_370{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_370{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_370{font-size:14px;font-family:Verdana_156;color:#000;}
.s4_370{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_370{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
.s6_370{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts370" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg370Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg370" style="-webkit-user-select: none;"><object width="935" height="1210" data="370/370.svg" type="image/svg+xml" id="pdf370" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_370" class="t s1_370">2-354 </span><span id="t2_370" class="t s1_370">Vol. 4 </span>
<span id="t3_370" class="t s2_370">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_370" class="t s3_370">These processors are based on the Knights Mill microarchitecture. Some MSRs are shared between a pair of </span>
<span id="t5_370" class="t s3_370">processor cores, and the scope is marked as module. </span>
<span id="t6_370" class="t s4_370">Table 2-53. </span><span id="t7_370" class="t s4_370">Selected MSRs Supported by Intel® Xeon Phi™ Processors with a CPUID Signature </span>
<span id="t8_370" class="t s4_370">DisplayFamily_DisplayModel Value of 06_57H or 06_85H </span>
<span id="t9_370" class="t s5_370">Register </span>
<span id="ta_370" class="t s5_370">Address </span><span id="tb_370" class="t s5_370">Register Name / Bit Fields </span>
<span id="tc_370" class="t s5_370">(Former MSR Name) </span>
<span id="td_370" class="t s5_370">Scope </span><span id="te_370" class="t s5_370">Bit Description </span>
<span id="tf_370" class="t s5_370">Hex </span><span id="tg_370" class="t s5_370">Dec </span>
<span id="th_370" class="t s6_370">0H </span><span id="ti_370" class="t s6_370">0 </span><span id="tj_370" class="t s6_370">IA32_P5_MC_ADDR </span><span id="tk_370" class="t s6_370">Module </span><span id="tl_370" class="t s6_370">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="tm_370" class="t s6_370">1H </span><span id="tn_370" class="t s6_370">1 </span><span id="to_370" class="t s6_370">IA32_P5_MC_TYPE </span><span id="tp_370" class="t s6_370">Module </span><span id="tq_370" class="t s6_370">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="tr_370" class="t s6_370">6H </span><span id="ts_370" class="t s6_370">6 </span><span id="tt_370" class="t s6_370">IA32_MONITOR_FILTER_SIZE </span><span id="tu_370" class="t s6_370">Thread </span><span id="tv_370" class="t s6_370">See Section 9.10.5, “Monitor/Mwait Address Range </span>
<span id="tw_370" class="t s6_370">Determination.” See Table 2-2. </span>
<span id="tx_370" class="t s6_370">10H </span><span id="ty_370" class="t s6_370">16 </span><span id="tz_370" class="t s6_370">IA32_TIME_STAMP_COUNTER </span><span id="t10_370" class="t s6_370">Thread </span><span id="t11_370" class="t s6_370">See Section 18.17, “Time-Stamp Counter,” and </span>
<span id="t12_370" class="t s6_370">Table 2-2. </span>
<span id="t13_370" class="t s6_370">17H </span><span id="t14_370" class="t s6_370">23 </span><span id="t15_370" class="t s6_370">IA32_PLATFORM_ID </span><span id="t16_370" class="t s6_370">Package </span><span id="t17_370" class="t s6_370">Platform ID (R) </span>
<span id="t18_370" class="t s6_370">See Table 2-2. </span>
<span id="t19_370" class="t s6_370">1BH </span><span id="t1a_370" class="t s6_370">27 </span><span id="t1b_370" class="t s6_370">IA32_APIC_BASE </span><span id="t1c_370" class="t s6_370">Thread </span><span id="t1d_370" class="t s6_370">See Section 11.4.4, “Local APIC Status and Location,” </span>
<span id="t1e_370" class="t s6_370">and Table 2-2. </span>
<span id="t1f_370" class="t s6_370">34H </span><span id="t1g_370" class="t s6_370">52 </span><span id="t1h_370" class="t s6_370">MSR_SMI_COUNT </span><span id="t1i_370" class="t s6_370">Thread </span><span id="t1j_370" class="t s6_370">SMI Counter (R/O) </span>
<span id="t1k_370" class="t s6_370">31:0 </span><span id="t1l_370" class="t s6_370">SMI Count (R/O) </span>
<span id="t1m_370" class="t s6_370">63:32 </span><span id="t1n_370" class="t s6_370">Reserved </span>
<span id="t1o_370" class="t s6_370">3AH </span><span id="t1p_370" class="t s6_370">58 </span><span id="t1q_370" class="t s6_370">IA32_FEATURE_CONTROL </span><span id="t1r_370" class="t s6_370">Thread </span><span id="t1s_370" class="t s6_370">Control Features in Intel 64Processor (R/W) </span>
<span id="t1t_370" class="t s6_370">See Table 2-2. </span>
<span id="t1u_370" class="t s6_370">0 </span><span id="t1v_370" class="t s6_370">Lock (R/WL) </span>
<span id="t1w_370" class="t s6_370">1 </span><span id="t1x_370" class="t s6_370">Reserved </span>
<span id="t1y_370" class="t s6_370">2 </span><span id="t1z_370" class="t s6_370">Enable VMX outside SMX operation (R/WL) </span>
<span id="t20_370" class="t s6_370">3BH </span><span id="t21_370" class="t s6_370">59 </span><span id="t22_370" class="t s6_370">IA32_TSC_ADJUST </span><span id="t23_370" class="t s6_370">THREAD </span><span id="t24_370" class="t s6_370">Per-Logical-Processor TSC ADJUST (R/W) </span>
<span id="t25_370" class="t s6_370">See Table 2-2. </span>
<span id="t26_370" class="t s6_370">4EH </span><span id="t27_370" class="t s6_370">78 </span><span id="t28_370" class="t s6_370">IA32_PPIN_CTL </span>
<span id="t29_370" class="t s6_370">(MSR_PPIN_CTL) </span>
<span id="t2a_370" class="t s6_370">Package </span><span id="t2b_370" class="t s6_370">Protected Processor Inventory Number Enable Control </span>
<span id="t2c_370" class="t s6_370">(R/W) </span>
<span id="t2d_370" class="t s6_370">0 </span><span id="t2e_370" class="t s6_370">LockOut (R/WO) </span>
<span id="t2f_370" class="t s6_370">See Table 2-2. </span>
<span id="t2g_370" class="t s6_370">1 </span><span id="t2h_370" class="t s6_370">Enable_PPIN (R/W) </span>
<span id="t2i_370" class="t s6_370">See Table 2-2. </span>
<span id="t2j_370" class="t s6_370">63:2 </span><span id="t2k_370" class="t s6_370">Reserved </span>
<span id="t2l_370" class="t s6_370">4FH </span><span id="t2m_370" class="t s6_370">79 </span><span id="t2n_370" class="t s6_370">IA32_PPIN </span>
<span id="t2o_370" class="t s6_370">(MSR_PPIN) </span>
<span id="t2p_370" class="t s6_370">Package </span><span id="t2q_370" class="t s6_370">Protected Processor Inventory Number (R/O) </span>
<span id="t2r_370" class="t s6_370">63:0 </span><span id="t2s_370" class="t s6_370">Protected Processor Inventory Number (R/O) </span>
<span id="t2t_370" class="t s6_370">See Table 2-2. </span>
<span id="t2u_370" class="t s6_370">79H </span><span id="t2v_370" class="t s6_370">121 </span><span id="t2w_370" class="t s6_370">IA32_BIOS_UPDT_TRIG </span><span id="t2x_370" class="t s6_370">Core </span><span id="t2y_370" class="t s6_370">BIOS Update Trigger Register (W) </span>
<span id="t2z_370" class="t s6_370">See Table 2-2. </span>
<span id="t30_370" class="t s6_370">8BH </span><span id="t31_370" class="t s6_370">139 </span><span id="t32_370" class="t s6_370">IA32_BIOS_SIGN_ID </span><span id="t33_370" class="t s6_370">THREAD </span><span id="t34_370" class="t s6_370">BIOS Update Signature ID (R/W) </span>
<span id="t35_370" class="t s6_370">See Table 2-2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
