

================================================================
== Vivado HLS Report for 'digitrec'
================================================================
* Date:           Wed Jun 16 13:45:33 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        4-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                                |                     |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module       | min | max | min | max |   Type  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_digitrec_update_knn_fu_160  |digitrec_update_knn  |    ?|    ?|    ?|    ?|   none  |
        |grp_digitrec_knn_vote_fu_170    |digitrec_knn_vote    |  101|  101|  101|  101|   none  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- INIT      |   60|   60|         6|          -|          -|    10|    no    |
        | + INIT2    |    4|    4|         1|          -|          -|     4|    no    |
        |- MODIFY1   |    ?|    ?|         ?|          -|          -|  1800|    no    |
        | + MODIFY2  |    ?|    ?|         ?|          -|          -|    10|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     69|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     156|    437|
|Memory           |       96|      -|      12|      4|
|Multiplexer      |        -|      -|       -|     55|
|Register         |        -|      -|     144|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       96|      0|     312|    565|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       34|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+-------+----+-----+
    |            Instance            |        Module       | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------------+---------------------+---------+-------+----+-----+
    |grp_digitrec_knn_vote_fu_170    |digitrec_knn_vote    |        0|      0|  70|  125|
    |grp_digitrec_update_knn_fu_160  |digitrec_update_knn  |        0|      0|  86|  312|
    +--------------------------------+---------------------+---------+-------+----+-----+
    |Total                           |                     |        0|      0| 156|  437|
    +--------------------------------+---------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+--------------------------+---------+----+----+-------+-----+------+-------------+
    |       Memory      |          Module          | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+--------------------------+---------+----+----+-------+-----+------+-------------+
    |knn_set_V_U        |digitrec_knn_set_V        |        0|  12|   4|     40|    6|     1|          240|
    |training_data_V_U  |digitrec_training_data_V  |       96|   0|   0|  18000|   48|     1|       864000|
    +-------------------+--------------------------+---------+----+----+-------+-----+------+-------------+
    |Total              |                          |       96|  12|   4|  18040|   54|     2|       864240|
    +-------------------+--------------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_181_p2        |     +    |      0|  0|   4|           4|           1|
    |i_2_fu_235_p2        |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_247_p2        |     +    |      0|  0|   4|           4|           1|
    |k_1_fu_205_p2        |     +    |      0|  0|   3|           3|           1|
    |next_mul_fu_253_p2   |     +    |      0|  0|  15|          15|          11|
    |tmp_2_fu_259_p2      |     +    |      0|  0|  15|          15|          15|
    |tmp_s_fu_215_p2      |     +    |      0|  0|   7|           7|           7|
    |exitcond2_fu_175_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond3_fu_229_p2  |   icmp   |      0|  0|   4|          11|           9|
    |exitcond4_fu_199_p2  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_fu_241_p2   |   icmp   |      0|  0|   2|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  69|          81|          58|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |   4|          9|    1|          9|
    |i4_reg_126          |  11|          2|   11|         22|
    |i_reg_104           |   4|          2|    4|          8|
    |j_reg_137           |   4|          2|    4|          8|
    |k_reg_115           |   3|          2|    3|          6|
    |knn_set_V_address0  |   6|          4|    6|         24|
    |knn_set_V_ce0       |   1|          4|    1|          4|
    |knn_set_V_d0        |   6|          3|    6|         18|
    |knn_set_V_we0       |   1|          3|    1|          3|
    |phi_mul_reg_149     |  15|          2|   15|         30|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  55|         33|   52|        132|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   8|   0|    8|          0|
    |ap_reg_grp_digitrec_knn_vote_fu_170_ap_start    |   1|   0|    1|          0|
    |ap_reg_grp_digitrec_update_knn_fu_160_ap_start  |   1|   0|    1|          0|
    |i4_cast3_reg_295                                |  11|   0|   15|          4|
    |i4_reg_126                                      |  11|   0|   11|          0|
    |i_1_reg_277                                     |   4|   0|    4|          0|
    |i_2_reg_303                                     |  11|   0|   11|          0|
    |i_reg_104                                       |   4|   0|    4|          0|
    |j_1_reg_311                                     |   4|   0|    4|          0|
    |j_reg_137                                       |   4|   0|    4|          0|
    |k_reg_115                                       |   3|   0|    3|          0|
    |next_mul_reg_316                                |  15|   0|   15|          0|
    |phi_mul_reg_149                                 |  15|   0|   15|          0|
    |tmp_12_cast_reg_282                             |   4|   0|    7|          3|
    |training_instance_V_reg_326                     |  48|   0|   48|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 144|   0|  151|          7|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_done    | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_return  | out |    4| ap_ctrl_hs |   digitrec   | return value |
|input_V    |  in |   49|   ap_none  |    input_V   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

