Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d8c57877ed64ba0af0fb9ce95e1f19b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RYG_tb_behav xil_defaultlib.RYG_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_state
Compiling module xil_defaultlib.control_time
Compiling module xil_defaultlib.RYG
Compiling module xil_defaultlib.RYG_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RYG_tb_behav
