Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : {/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config }

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx25-3-ftg256

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5701: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5710: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5882: Port I_LOCK_O is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 38: Using initial value of ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 104: Using initial value of rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 117: Using initial value of sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 136: Using initial value of uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 137: Using initial value of uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 177: Using initial value of uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 178: Using initial value of uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 194: Using initial value of uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 231: Using initial value of uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 249: Using initial value of uart_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 291: Using initial value of bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 302: Using initial value of interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 306: Using initial value of sys_ps_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 338: Using initial value of spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 386: Using initial value of sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 432: Using initial value of sdram_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 481: Using initial value of sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 496: Using initial value of sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 497: Using initial value of sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 535: Using initial value of sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 536: Using initial value of sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 552: Using initial value of sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 597: Using initial value of sdram_bankmachine0_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 599: Using initial value of sdram_bankmachine0_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 622: Using initial value of sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 623: Using initial value of sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 639: Using initial value of sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 684: Using initial value of sdram_bankmachine1_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 686: Using initial value of sdram_bankmachine1_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 709: Using initial value of sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 710: Using initial value of sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 726: Using initial value of sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 771: Using initial value of sdram_bankmachine2_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 773: Using initial value of sdram_bankmachine2_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 796: Using initial value of sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 797: Using initial value of sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 813: Using initial value of sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 858: Using initial value of sdram_bankmachine3_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 860: Using initial value of sdram_bankmachine3_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 863: Using initial value of sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 864: Using initial value of sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 865: Using initial value of sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 866: Using initial value of sdram_choose_cmd_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 868: Using initial value of sdram_choose_cmd_cmd_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 899: Using initial value of sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 900: Using initial value of sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 902: Using initial value of sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 903: Using initial value of sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 905: Using initial value of sdram_trrdcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 907: Using initial value of sdram_tfawcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 935: Using initial value of port_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 936: Using initial value of port_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 975: Using initial value of wdata_converter_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 976: Using initial value of wdata_converter_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1056: Using initial value of locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1057: Using initial value of locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1058: Using initial value of locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1059: Using initial value of locked3 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5627: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5647: Signal <mem_1> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1607: Assignment to uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1608: Assignment to uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1612: Assignment to uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1658: Assignment to uart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1683: Assignment to uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1684: Assignment to uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1688: Assignment to uart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1716: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1731: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1792: Assignment to ddrphy_dfi_p0_odt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1793: Assignment to ddrphy_dfi_p0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1794: Assignment to ddrphy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1816: Assignment to sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1931: Assignment to sdram_timer_count0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1988: Assignment to sdram_bankmachine0_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1989: Assignment to sdram_bankmachine0_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2030: Assignment to sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2031: Assignment to sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2032: Assignment to sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2150: Assignment to sdram_bankmachine1_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2151: Assignment to sdram_bankmachine1_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2192: Assignment to sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2193: Assignment to sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2194: Assignment to sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2312: Assignment to sdram_bankmachine2_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2313: Assignment to sdram_bankmachine2_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2354: Assignment to sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2355: Assignment to sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2356: Assignment to sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2474: Assignment to sdram_bankmachine3_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2475: Assignment to sdram_bankmachine3_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2516: Assignment to sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2517: Assignment to sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2518: Assignment to sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2614: Assignment to sdram_trrdcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2615: Assignment to sdram_tfawcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2641: Assignment to sdram_choose_cmd_cmd_payload_a ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2642: Assignment to sdram_choose_cmd_cmd_payload_ba ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2643: Assignment to sdram_choose_cmd_cmd_payload_is_read ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2644: Assignment to sdram_choose_cmd_cmd_payload_is_write ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2645: Assignment to sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2646: Assignment to sdram_choose_cmd_cmd_payload_cas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2652: Assignment to sdram_choose_cmd_cmd_payload_ras ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2658: Assignment to sdram_choose_cmd_cmd_payload_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2678: Assignment to sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2813: Assignment to roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2814: Assignment to roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2818: Assignment to roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2819: Assignment to roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2823: Assignment to roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2824: Assignment to roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2828: Assignment to roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2829: Assignment to roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2886: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2957: Assignment to port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2959: Assignment to port_wdata_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2960: Assignment to port_wdata_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2964: Assignment to port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2990: Assignment to wdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2997: Assignment to rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2998: Assignment to rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3011: Assignment to rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3037: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3060: Assignment to interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3061: Assignment to interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3065: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3091: Assignment to rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3092: Assignment to rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3094: Assignment to rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3095: Assignment to rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3096: Assignment to rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3102: Assignment to sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3103: Assignment to sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3106: Assignment to bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3109: Assignment to bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3110: Assignment to bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3112: Assignment to spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3113: Assignment to spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3115: Assignment to spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3116: Assignment to spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3117: Assignment to spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3148: Assignment to basesoc_csrbankarray_csrbank0_leds_out0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3149: Assignment to basesoc_csrbankarray_csrbank0_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3150: Assignment to basesoc_csrbankarray_csrbank0_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3154: Assignment to switches_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3156: Assignment to ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3158: Assignment to ctrl_reset_reset_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3161: Assignment to basesoc_csrbankarray_csrbank1_scratch3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3164: Assignment to basesoc_csrbankarray_csrbank1_scratch2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3167: Assignment to basesoc_csrbankarray_csrbank1_scratch1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3170: Assignment to basesoc_csrbankarray_csrbank1_scratch0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3171: Assignment to basesoc_csrbankarray_csrbank1_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3172: Assignment to basesoc_csrbankarray_csrbank1_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3173: Assignment to basesoc_csrbankarray_csrbank1_bus_errors3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3174: Assignment to basesoc_csrbankarray_csrbank1_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3175: Assignment to basesoc_csrbankarray_csrbank1_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3176: Assignment to basesoc_csrbankarray_csrbank1_bus_errors2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3177: Assignment to basesoc_csrbankarray_csrbank1_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3178: Assignment to basesoc_csrbankarray_csrbank1_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3179: Assignment to basesoc_csrbankarray_csrbank1_bus_errors1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3180: Assignment to basesoc_csrbankarray_csrbank1_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3181: Assignment to basesoc_csrbankarray_csrbank1_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3191: Assignment to ctrl_bus_errors_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3201: Assignment to basesoc_csrbankarray_csrbank2_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3202: Assignment to basesoc_csrbankarray_csrbank2_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3203: Assignment to basesoc_csrbankarray_csrbank2_dna_id7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3204: Assignment to basesoc_csrbankarray_csrbank2_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3205: Assignment to basesoc_csrbankarray_csrbank2_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3206: Assignment to basesoc_csrbankarray_csrbank2_dna_id6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3207: Assignment to basesoc_csrbankarray_csrbank2_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3208: Assignment to basesoc_csrbankarray_csrbank2_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3209: Assignment to basesoc_csrbankarray_csrbank2_dna_id5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3210: Assignment to basesoc_csrbankarray_csrbank2_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3211: Assignment to basesoc_csrbankarray_csrbank2_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3212: Assignment to basesoc_csrbankarray_csrbank2_dna_id4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3213: Assignment to basesoc_csrbankarray_csrbank2_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3214: Assignment to basesoc_csrbankarray_csrbank2_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3215: Assignment to basesoc_csrbankarray_csrbank2_dna_id3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3216: Assignment to basesoc_csrbankarray_csrbank2_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3217: Assignment to basesoc_csrbankarray_csrbank2_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3218: Assignment to basesoc_csrbankarray_csrbank2_dna_id2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3219: Assignment to basesoc_csrbankarray_csrbank2_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3220: Assignment to basesoc_csrbankarray_csrbank2_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3221: Assignment to basesoc_csrbankarray_csrbank2_dna_id1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3222: Assignment to basesoc_csrbankarray_csrbank2_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3223: Assignment to basesoc_csrbankarray_csrbank2_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3225: Assignment to basesoc_csrbankarray_csrbank2_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3226: Assignment to basesoc_csrbankarray_csrbank2_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3227: Assignment to basesoc_csrbankarray_csrbank2_git_commit19_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3228: Assignment to basesoc_csrbankarray_csrbank2_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3229: Assignment to basesoc_csrbankarray_csrbank2_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3230: Assignment to basesoc_csrbankarray_csrbank2_git_commit18_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3231: Assignment to basesoc_csrbankarray_csrbank2_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3232: Assignment to basesoc_csrbankarray_csrbank2_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3233: Assignment to basesoc_csrbankarray_csrbank2_git_commit17_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3234: Assignment to basesoc_csrbankarray_csrbank2_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3235: Assignment to basesoc_csrbankarray_csrbank2_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3236: Assignment to basesoc_csrbankarray_csrbank2_git_commit16_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3237: Assignment to basesoc_csrbankarray_csrbank2_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3238: Assignment to basesoc_csrbankarray_csrbank2_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3239: Assignment to basesoc_csrbankarray_csrbank2_git_commit15_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3240: Assignment to basesoc_csrbankarray_csrbank2_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3241: Assignment to basesoc_csrbankarray_csrbank2_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3242: Assignment to basesoc_csrbankarray_csrbank2_git_commit14_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3243: Assignment to basesoc_csrbankarray_csrbank2_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3244: Assignment to basesoc_csrbankarray_csrbank2_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3245: Assignment to basesoc_csrbankarray_csrbank2_git_commit13_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3246: Assignment to basesoc_csrbankarray_csrbank2_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3247: Assignment to basesoc_csrbankarray_csrbank2_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3248: Assignment to basesoc_csrbankarray_csrbank2_git_commit12_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3249: Assignment to basesoc_csrbankarray_csrbank2_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3250: Assignment to basesoc_csrbankarray_csrbank2_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3251: Assignment to basesoc_csrbankarray_csrbank2_git_commit11_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3252: Assignment to basesoc_csrbankarray_csrbank2_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3253: Assignment to basesoc_csrbankarray_csrbank2_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3254: Assignment to basesoc_csrbankarray_csrbank2_git_commit10_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3255: Assignment to basesoc_csrbankarray_csrbank2_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3256: Assignment to basesoc_csrbankarray_csrbank2_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3257: Assignment to basesoc_csrbankarray_csrbank2_git_commit9_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3258: Assignment to basesoc_csrbankarray_csrbank2_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3259: Assignment to basesoc_csrbankarray_csrbank2_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3260: Assignment to basesoc_csrbankarray_csrbank2_git_commit8_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3261: Assignment to basesoc_csrbankarray_csrbank2_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3262: Assignment to basesoc_csrbankarray_csrbank2_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3263: Assignment to basesoc_csrbankarray_csrbank2_git_commit7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3264: Assignment to basesoc_csrbankarray_csrbank2_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3265: Assignment to basesoc_csrbankarray_csrbank2_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3266: Assignment to basesoc_csrbankarray_csrbank2_git_commit6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3267: Assignment to basesoc_csrbankarray_csrbank2_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3268: Assignment to basesoc_csrbankarray_csrbank2_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3269: Assignment to basesoc_csrbankarray_csrbank2_git_commit5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3270: Assignment to basesoc_csrbankarray_csrbank2_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3271: Assignment to basesoc_csrbankarray_csrbank2_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3272: Assignment to basesoc_csrbankarray_csrbank2_git_commit4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3273: Assignment to basesoc_csrbankarray_csrbank2_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3274: Assignment to basesoc_csrbankarray_csrbank2_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3275: Assignment to basesoc_csrbankarray_csrbank2_git_commit3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3276: Assignment to basesoc_csrbankarray_csrbank2_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3277: Assignment to basesoc_csrbankarray_csrbank2_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3278: Assignment to basesoc_csrbankarray_csrbank2_git_commit2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3279: Assignment to basesoc_csrbankarray_csrbank2_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3280: Assignment to basesoc_csrbankarray_csrbank2_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3281: Assignment to basesoc_csrbankarray_csrbank2_git_commit1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3282: Assignment to basesoc_csrbankarray_csrbank2_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3283: Assignment to basesoc_csrbankarray_csrbank2_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3285: Assignment to basesoc_csrbankarray_csrbank2_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3286: Assignment to basesoc_csrbankarray_csrbank2_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3287: Assignment to basesoc_csrbankarray_csrbank2_platform_platform7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3288: Assignment to basesoc_csrbankarray_csrbank2_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3289: Assignment to basesoc_csrbankarray_csrbank2_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3290: Assignment to basesoc_csrbankarray_csrbank2_platform_platform6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3291: Assignment to basesoc_csrbankarray_csrbank2_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3292: Assignment to basesoc_csrbankarray_csrbank2_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3293: Assignment to basesoc_csrbankarray_csrbank2_platform_platform5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3294: Assignment to basesoc_csrbankarray_csrbank2_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3295: Assignment to basesoc_csrbankarray_csrbank2_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3296: Assignment to basesoc_csrbankarray_csrbank2_platform_platform4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3297: Assignment to basesoc_csrbankarray_csrbank2_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3298: Assignment to basesoc_csrbankarray_csrbank2_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3299: Assignment to basesoc_csrbankarray_csrbank2_platform_platform3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3300: Assignment to basesoc_csrbankarray_csrbank2_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3301: Assignment to basesoc_csrbankarray_csrbank2_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3302: Assignment to basesoc_csrbankarray_csrbank2_platform_platform2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3303: Assignment to basesoc_csrbankarray_csrbank2_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3304: Assignment to basesoc_csrbankarray_csrbank2_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3305: Assignment to basesoc_csrbankarray_csrbank2_platform_platform1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3306: Assignment to basesoc_csrbankarray_csrbank2_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3307: Assignment to basesoc_csrbankarray_csrbank2_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3309: Assignment to basesoc_csrbankarray_csrbank2_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3310: Assignment to basesoc_csrbankarray_csrbank2_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3311: Assignment to basesoc_csrbankarray_csrbank2_platform_target7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3312: Assignment to basesoc_csrbankarray_csrbank2_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3313: Assignment to basesoc_csrbankarray_csrbank2_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3314: Assignment to basesoc_csrbankarray_csrbank2_platform_target6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3315: Assignment to basesoc_csrbankarray_csrbank2_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3316: Assignment to basesoc_csrbankarray_csrbank2_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3317: Assignment to basesoc_csrbankarray_csrbank2_platform_target5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3318: Assignment to basesoc_csrbankarray_csrbank2_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3319: Assignment to basesoc_csrbankarray_csrbank2_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3320: Assignment to basesoc_csrbankarray_csrbank2_platform_target4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3321: Assignment to basesoc_csrbankarray_csrbank2_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3322: Assignment to basesoc_csrbankarray_csrbank2_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3323: Assignment to basesoc_csrbankarray_csrbank2_platform_target3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3324: Assignment to basesoc_csrbankarray_csrbank2_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3325: Assignment to basesoc_csrbankarray_csrbank2_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3326: Assignment to basesoc_csrbankarray_csrbank2_platform_target2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3327: Assignment to basesoc_csrbankarray_csrbank2_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3328: Assignment to basesoc_csrbankarray_csrbank2_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3329: Assignment to basesoc_csrbankarray_csrbank2_platform_target1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3330: Assignment to basesoc_csrbankarray_csrbank2_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3331: Assignment to basesoc_csrbankarray_csrbank2_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3341: Assignment to dna_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3362: Assignment to git_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3371: Assignment to platform_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3380: Assignment to target_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3384: Assignment to basesoc_csrbankarray_csrbank3_dfii_control0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3387: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi0_command0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3388: Assignment to sdram_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3390: Assignment to sdram_command_issue_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3393: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi0_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3396: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi0_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3399: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3402: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3405: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3406: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3407: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3408: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi0_rddata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3409: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3410: Assignment to basesoc_csrbankarray_csrbank3_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3421: Assignment to sdram_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3425: Assignment to basesoc_csrbankarray_csrbank4_bitbang0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3426: Assignment to basesoc_csrbankarray_csrbank4_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3427: Assignment to basesoc_csrbankarray_csrbank4_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3431: Assignment to basesoc_csrbankarray_csrbank4_bitbang_en0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3434: Assignment to spiflash_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3439: Assignment to basesoc_csrbankarray_csrbank5_load3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3442: Assignment to basesoc_csrbankarray_csrbank5_load2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3445: Assignment to basesoc_csrbankarray_csrbank5_load1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3448: Assignment to basesoc_csrbankarray_csrbank5_load0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3451: Assignment to basesoc_csrbankarray_csrbank5_reload3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3454: Assignment to basesoc_csrbankarray_csrbank5_reload2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3457: Assignment to basesoc_csrbankarray_csrbank5_reload1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3460: Assignment to basesoc_csrbankarray_csrbank5_reload0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3463: Assignment to basesoc_csrbankarray_csrbank5_en0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3466: Assignment to basesoc_csrbankarray_csrbank5_update_value0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3467: Assignment to basesoc_csrbankarray_csrbank5_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3468: Assignment to basesoc_csrbankarray_csrbank5_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3469: Assignment to basesoc_csrbankarray_csrbank5_value3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3470: Assignment to basesoc_csrbankarray_csrbank5_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3471: Assignment to basesoc_csrbankarray_csrbank5_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3472: Assignment to basesoc_csrbankarray_csrbank5_value2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3473: Assignment to basesoc_csrbankarray_csrbank5_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3474: Assignment to basesoc_csrbankarray_csrbank5_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3475: Assignment to basesoc_csrbankarray_csrbank5_value1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3476: Assignment to basesoc_csrbankarray_csrbank5_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3477: Assignment to basesoc_csrbankarray_csrbank5_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3479: Assignment to timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3480: Assignment to timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3481: Assignment to timer0_eventmanager_status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3484: Assignment to timer0_eventmanager_pending_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3487: Assignment to basesoc_csrbankarray_csrbank5_ev_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3502: Assignment to timer0_value_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3507: Assignment to uart_rxtx_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3508: Assignment to basesoc_csrbankarray_csrbank6_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3509: Assignment to basesoc_csrbankarray_csrbank6_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3511: Assignment to basesoc_csrbankarray_csrbank6_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3512: Assignment to basesoc_csrbankarray_csrbank6_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3514: Assignment to uart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3515: Assignment to uart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3516: Assignment to uart_eventmanager_status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3519: Assignment to uart_eventmanager_pending_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3522: Assignment to basesoc_csrbankarray_csrbank6_ev_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3524: Assignment to uart_txfull_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3526: Assignment to uart_rxempty_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3531: Assignment to basesoc_csrbankarray_csrbank7_tuning_word3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3534: Assignment to basesoc_csrbankarray_csrbank7_tuning_word2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3537: Assignment to basesoc_csrbankarray_csrbank7_tuning_word1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3540: Assignment to basesoc_csrbankarray_csrbank7_tuning_word0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3566: Assignment to basesoc_csrbankarray_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3575: Assignment to basesoc_csrbankarray_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 4423: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 4443: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 4254: Assignment to rbank ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5664: Assignment to uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5681: Assignment to uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=5'b10100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=31.25,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=4'b1000,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=4'b1000,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=4'b1000,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=0.0,CLKOUT3_DIVIDE=4'b1000,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=0.0,CLKOUT4_DIVIDE=4'b1000,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=270.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5744: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5747: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5811: Assignment to sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5825: Assignment to sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5839: Assignment to sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5853: Assignment to sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <sdram_twtrcon_ready>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" line 5884: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" line 5884: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" line 5884: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" line 5884: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" line 5884: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" line 5884: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 4096x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x25-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x25-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x25-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x25-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 2048x32-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 2048x20-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Register <memadr_3> equivalent to <memadr_2> has been removed
    Found 1-bit register for signal <rom_bus_ack>.
    Found 1-bit register for signal <sram_bus_ack>.
    Found 1-bit register for signal <uart_phy_sink_ready>.
    Found 8-bit register for signal <uart_phy_tx_reg>.
    Found 4-bit register for signal <uart_phy_tx_bitcount>.
    Found 1-bit register for signal <uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <uart_phy_source_valid>.
    Found 1-bit register for signal <uart_phy_rx_r>.
    Found 1-bit register for signal <uart_phy_rx_busy>.
    Found 4-bit register for signal <uart_phy_rx_bitcount>.
    Found 8-bit register for signal <uart_phy_source_payload_data>.
    Found 8-bit register for signal <uart_phy_rx_reg>.
    Found 32-bit register for signal <uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <uart_tx_pending>.
    Found 1-bit register for signal <uart_tx_old_trigger>.
    Found 1-bit register for signal <uart_rx_pending>.
    Found 1-bit register for signal <uart_rx_old_trigger>.
    Found 1-bit register for signal <uart_tx_fifo_readable>.
    Found 4-bit register for signal <uart_tx_fifo_produce>.
    Found 4-bit register for signal <uart_tx_fifo_consume>.
    Found 5-bit register for signal <uart_tx_fifo_level0>.
    Found 1-bit register for signal <uart_rx_fifo_readable>.
    Found 4-bit register for signal <uart_rx_fifo_produce>.
    Found 4-bit register for signal <uart_rx_fifo_consume>.
    Found 5-bit register for signal <uart_rx_fifo_level0>.
    Found 32-bit register for signal <timer0_value>.
    Found 32-bit register for signal <timer0_value_status>.
    Found 1-bit register for signal <timer0_zero_pending>.
    Found 1-bit register for signal <timer0_zero_old_trigger>.
    Found 1-bit register for signal <bus_wishbone_ack>.
    Found 7-bit register for signal <dna_cnt>.
    Found 57-bit register for signal <dna_status>.
    Found 1-bit register for signal <spiflash_clk>.
    Found 2-bit register for signal <spiflash_dqi>.
    Found 2-bit register for signal <spiflash_i1>.
    Found 32-bit register for signal <spiflash_sr>.
    Found 1-bit register for signal <spiflash_dq_oe>.
    Found 1-bit register for signal <spiflash_cs_n>.
    Found 1-bit register for signal <spiflash_bus_ack>.
    Found 8-bit register for signal <spiflash_counter>.
    Found 13-bit register for signal <sdram_a>.
    Found 2-bit register for signal <sdram_ba>.
    Found 1-bit register for signal <sdram_cas_n>.
    Found 1-bit register for signal <sdram_ras_n>.
    Found 1-bit register for signal <sdram_we_n>.
    Found 1-bit register for signal <sdram_cke>.
    Found 1-bit register for signal <sdram_cs_n>.
    Found 16-bit register for signal <ddrphy_dq_o>.
    Found 2-bit register for signal <sdram_dm>.
    Found 16-bit register for signal <ddrphy_dfi_p0_rddata>.
    Found 1-bit register for signal <ddrphy_wrdata_en>.
    Found 4-bit register for signal <ddrphy_rddata_en>.
    Found 16-bit register for signal <sdram_status>.
    Found 10-bit register for signal <sdram_timer_count1>.
    Found 1-bit register for signal <sdram_postponer_req_o>.
    Found 1-bit register for signal <sdram_postponer_count>.
    Found 1-bit register for signal <sdram_sequencer_count>.
    Found 13-bit register for signal <sdram_cmd_payload_a>.
    Found 1-bit register for signal <sdram_cmd_payload_cas>.
    Found 1-bit register for signal <sdram_cmd_payload_ras>.
    Found 1-bit register for signal <sdram_cmd_payload_we>.
    Found 1-bit register for signal <sdram_sequencer_done1>.
    Found 3-bit register for signal <sdram_sequencer_counter>.
    Found 2-bit register for signal <refresher_state>.
    Found 1-bit register for signal <sdram_bankmachine0_row_opened>.
    Found 13-bit register for signal <sdram_bankmachine0_row>.
    Found 3-bit register for signal <sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 22-bit register for signal <sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 2-bit register for signal <sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine0_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 1-bit register for signal <sdram_bankmachine1_row_opened>.
    Found 13-bit register for signal <sdram_bankmachine1_row>.
    Found 3-bit register for signal <sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 22-bit register for signal <sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 2-bit register for signal <sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine1_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 1-bit register for signal <sdram_bankmachine2_row_opened>.
    Found 13-bit register for signal <sdram_bankmachine2_row>.
    Found 3-bit register for signal <sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 22-bit register for signal <sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 2-bit register for signal <sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine2_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 1-bit register for signal <sdram_bankmachine3_row_opened>.
    Found 13-bit register for signal <sdram_bankmachine3_row>.
    Found 3-bit register for signal <sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 22-bit register for signal <sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 2-bit register for signal <sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine3_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 5-bit register for signal <sdram_time0>.
    Found 4-bit register for signal <sdram_time1>.
    Found 2-bit register for signal <sdram_choose_req_grant>.
    Found 1-bit register for signal <sdram_dfi_p0_cs_n>.
    Found 2-bit register for signal <sdram_dfi_p0_bank>.
    Found 13-bit register for signal <sdram_dfi_p0_address>.
    Found 1-bit register for signal <sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <sdram_dfi_p0_rddata_en>.
    Found 1-bit register for signal <sdram_dfi_p0_wrdata_en>.
    Found 3-bit register for signal <sdram_twtrcon_count>.
    Found 1-bit register for signal <sdram_twtrcon_ready>.
    Found 3-bit register for signal <multiplexer_state>.
    Found 1-bit register for signal <new_master_wdata_ready>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 1-bit register for signal <cache>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbone2native_state>.
    Found 1-bit register for signal <count>.
    Found 1-bit register for signal <basesoc_grant>.
    Found 5-bit register for signal <basesoc_slave_sel_r>.
    Found 20-bit register for signal <basesoc_count>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface0_bank_bus_dat_r>.
    Found 8-bit register for signal <leds_storage>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <ctrl_storage<31>>.
    Found 1-bit register for signal <ctrl_storage<30>>.
    Found 1-bit register for signal <ctrl_storage<29>>.
    Found 1-bit register for signal <ctrl_storage<28>>.
    Found 1-bit register for signal <ctrl_storage<27>>.
    Found 1-bit register for signal <ctrl_storage<26>>.
    Found 1-bit register for signal <ctrl_storage<25>>.
    Found 1-bit register for signal <ctrl_storage<24>>.
    Found 1-bit register for signal <ctrl_storage<23>>.
    Found 1-bit register for signal <ctrl_storage<22>>.
    Found 1-bit register for signal <ctrl_storage<21>>.
    Found 1-bit register for signal <ctrl_storage<20>>.
    Found 1-bit register for signal <ctrl_storage<19>>.
    Found 1-bit register for signal <ctrl_storage<18>>.
    Found 1-bit register for signal <ctrl_storage<17>>.
    Found 1-bit register for signal <ctrl_storage<16>>.
    Found 1-bit register for signal <ctrl_storage<15>>.
    Found 1-bit register for signal <ctrl_storage<14>>.
    Found 1-bit register for signal <ctrl_storage<13>>.
    Found 1-bit register for signal <ctrl_storage<12>>.
    Found 1-bit register for signal <ctrl_storage<11>>.
    Found 1-bit register for signal <ctrl_storage<10>>.
    Found 1-bit register for signal <ctrl_storage<9>>.
    Found 1-bit register for signal <ctrl_storage<8>>.
    Found 1-bit register for signal <ctrl_storage<7>>.
    Found 1-bit register for signal <ctrl_storage<6>>.
    Found 1-bit register for signal <ctrl_storage<5>>.
    Found 1-bit register for signal <ctrl_storage<4>>.
    Found 1-bit register for signal <ctrl_storage<3>>.
    Found 1-bit register for signal <ctrl_storage<2>>.
    Found 1-bit register for signal <ctrl_storage<1>>.
    Found 1-bit register for signal <ctrl_storage<0>>.
    Found 1-bit register for signal <basesoc_csrbankarray_sel_r>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface2_bank_bus_dat_r>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface3_bank_bus_dat_r>.
    Found 4-bit register for signal <sdram_storage>.
    Found 6-bit register for signal <sdram_command_storage>.
    Found 1-bit register for signal <sdram_address_storage<12>>.
    Found 1-bit register for signal <sdram_address_storage<11>>.
    Found 1-bit register for signal <sdram_address_storage<10>>.
    Found 1-bit register for signal <sdram_address_storage<9>>.
    Found 1-bit register for signal <sdram_address_storage<8>>.
    Found 1-bit register for signal <sdram_address_storage<7>>.
    Found 1-bit register for signal <sdram_address_storage<6>>.
    Found 1-bit register for signal <sdram_address_storage<5>>.
    Found 1-bit register for signal <sdram_address_storage<4>>.
    Found 1-bit register for signal <sdram_address_storage<3>>.
    Found 1-bit register for signal <sdram_address_storage<2>>.
    Found 1-bit register for signal <sdram_address_storage<1>>.
    Found 1-bit register for signal <sdram_address_storage<0>>.
    Found 2-bit register for signal <sdram_baddress_storage>.
    Found 1-bit register for signal <sdram_wrdata_storage<15>>.
    Found 1-bit register for signal <sdram_wrdata_storage<14>>.
    Found 1-bit register for signal <sdram_wrdata_storage<13>>.
    Found 1-bit register for signal <sdram_wrdata_storage<12>>.
    Found 1-bit register for signal <sdram_wrdata_storage<11>>.
    Found 1-bit register for signal <sdram_wrdata_storage<10>>.
    Found 1-bit register for signal <sdram_wrdata_storage<9>>.
    Found 1-bit register for signal <sdram_wrdata_storage<8>>.
    Found 1-bit register for signal <sdram_wrdata_storage<7>>.
    Found 1-bit register for signal <sdram_wrdata_storage<6>>.
    Found 1-bit register for signal <sdram_wrdata_storage<5>>.
    Found 1-bit register for signal <sdram_wrdata_storage<4>>.
    Found 1-bit register for signal <sdram_wrdata_storage<3>>.
    Found 1-bit register for signal <sdram_wrdata_storage<2>>.
    Found 1-bit register for signal <sdram_wrdata_storage<1>>.
    Found 1-bit register for signal <sdram_wrdata_storage<0>>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface4_bank_bus_dat_r>.
    Found 4-bit register for signal <spiflash_bitbang_storage>.
    Found 1-bit register for signal <spiflash_bitbang_en_storage>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface5_bank_bus_dat_r>.
    Found 1-bit register for signal <timer0_load_storage<31>>.
    Found 1-bit register for signal <timer0_load_storage<30>>.
    Found 1-bit register for signal <timer0_load_storage<29>>.
    Found 1-bit register for signal <timer0_load_storage<28>>.
    Found 1-bit register for signal <timer0_load_storage<27>>.
    Found 1-bit register for signal <timer0_load_storage<26>>.
    Found 1-bit register for signal <timer0_load_storage<25>>.
    Found 1-bit register for signal <timer0_load_storage<24>>.
    Found 1-bit register for signal <timer0_load_storage<23>>.
    Found 1-bit register for signal <timer0_load_storage<22>>.
    Found 1-bit register for signal <timer0_load_storage<21>>.
    Found 1-bit register for signal <timer0_load_storage<20>>.
    Found 1-bit register for signal <timer0_load_storage<19>>.
    Found 1-bit register for signal <timer0_load_storage<18>>.
    Found 1-bit register for signal <timer0_load_storage<17>>.
    Found 1-bit register for signal <timer0_load_storage<16>>.
    Found 1-bit register for signal <timer0_load_storage<15>>.
    Found 1-bit register for signal <timer0_load_storage<14>>.
    Found 1-bit register for signal <timer0_load_storage<13>>.
    Found 1-bit register for signal <timer0_load_storage<12>>.
    Found 1-bit register for signal <timer0_load_storage<11>>.
    Found 1-bit register for signal <timer0_load_storage<10>>.
    Found 1-bit register for signal <timer0_load_storage<9>>.
    Found 1-bit register for signal <timer0_load_storage<8>>.
    Found 1-bit register for signal <timer0_load_storage<7>>.
    Found 1-bit register for signal <timer0_load_storage<6>>.
    Found 1-bit register for signal <timer0_load_storage<5>>.
    Found 1-bit register for signal <timer0_load_storage<4>>.
    Found 1-bit register for signal <timer0_load_storage<3>>.
    Found 1-bit register for signal <timer0_load_storage<2>>.
    Found 1-bit register for signal <timer0_load_storage<1>>.
    Found 1-bit register for signal <timer0_load_storage<0>>.
    Found 1-bit register for signal <timer0_reload_storage<31>>.
    Found 1-bit register for signal <timer0_reload_storage<30>>.
    Found 1-bit register for signal <timer0_reload_storage<29>>.
    Found 1-bit register for signal <timer0_reload_storage<28>>.
    Found 1-bit register for signal <timer0_reload_storage<27>>.
    Found 1-bit register for signal <timer0_reload_storage<26>>.
    Found 1-bit register for signal <timer0_reload_storage<25>>.
    Found 1-bit register for signal <timer0_reload_storage<24>>.
    Found 1-bit register for signal <timer0_reload_storage<23>>.
    Found 1-bit register for signal <timer0_reload_storage<22>>.
    Found 1-bit register for signal <timer0_reload_storage<21>>.
    Found 1-bit register for signal <timer0_reload_storage<20>>.
    Found 1-bit register for signal <timer0_reload_storage<19>>.
    Found 1-bit register for signal <timer0_reload_storage<18>>.
    Found 1-bit register for signal <timer0_reload_storage<17>>.
    Found 1-bit register for signal <timer0_reload_storage<16>>.
    Found 1-bit register for signal <timer0_reload_storage<15>>.
    Found 1-bit register for signal <timer0_reload_storage<14>>.
    Found 1-bit register for signal <timer0_reload_storage<13>>.
    Found 1-bit register for signal <timer0_reload_storage<12>>.
    Found 1-bit register for signal <timer0_reload_storage<11>>.
    Found 1-bit register for signal <timer0_reload_storage<10>>.
    Found 1-bit register for signal <timer0_reload_storage<9>>.
    Found 1-bit register for signal <timer0_reload_storage<8>>.
    Found 1-bit register for signal <timer0_reload_storage<7>>.
    Found 1-bit register for signal <timer0_reload_storage<6>>.
    Found 1-bit register for signal <timer0_reload_storage<5>>.
    Found 1-bit register for signal <timer0_reload_storage<4>>.
    Found 1-bit register for signal <timer0_reload_storage<3>>.
    Found 1-bit register for signal <timer0_reload_storage<2>>.
    Found 1-bit register for signal <timer0_reload_storage<1>>.
    Found 1-bit register for signal <timer0_reload_storage<0>>.
    Found 1-bit register for signal <timer0_en_storage>.
    Found 1-bit register for signal <timer0_update_value_storage>.
    Found 1-bit register for signal <timer0_update_value_re>.
    Found 1-bit register for signal <timer0_eventmanager_storage>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface6_bank_bus_dat_r>.
    Found 2-bit register for signal <uart_eventmanager_storage>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface7_bank_bus_dat_r>.
    Found 1-bit register for signal <uart_phy_storage<31>>.
    Found 1-bit register for signal <uart_phy_storage<30>>.
    Found 1-bit register for signal <uart_phy_storage<29>>.
    Found 1-bit register for signal <uart_phy_storage<28>>.
    Found 1-bit register for signal <uart_phy_storage<27>>.
    Found 1-bit register for signal <uart_phy_storage<26>>.
    Found 1-bit register for signal <uart_phy_storage<25>>.
    Found 1-bit register for signal <uart_phy_storage<24>>.
    Found 1-bit register for signal <uart_phy_storage<23>>.
    Found 1-bit register for signal <uart_phy_storage<22>>.
    Found 1-bit register for signal <uart_phy_storage<21>>.
    Found 1-bit register for signal <uart_phy_storage<20>>.
    Found 1-bit register for signal <uart_phy_storage<19>>.
    Found 1-bit register for signal <uart_phy_storage<18>>.
    Found 1-bit register for signal <uart_phy_storage<17>>.
    Found 1-bit register for signal <uart_phy_storage<16>>.
    Found 1-bit register for signal <uart_phy_storage<15>>.
    Found 1-bit register for signal <uart_phy_storage<14>>.
    Found 1-bit register for signal <uart_phy_storage<13>>.
    Found 1-bit register for signal <uart_phy_storage<12>>.
    Found 1-bit register for signal <uart_phy_storage<11>>.
    Found 1-bit register for signal <uart_phy_storage<10>>.
    Found 1-bit register for signal <uart_phy_storage<9>>.
    Found 1-bit register for signal <uart_phy_storage<8>>.
    Found 1-bit register for signal <uart_phy_storage<7>>.
    Found 1-bit register for signal <uart_phy_storage<6>>.
    Found 1-bit register for signal <uart_phy_storage<5>>.
    Found 1-bit register for signal <uart_phy_storage<4>>.
    Found 1-bit register for signal <uart_phy_storage<3>>.
    Found 1-bit register for signal <uart_phy_storage<2>>.
    Found 1-bit register for signal <uart_phy_storage<1>>.
    Found 1-bit register for signal <uart_phy_storage<0>>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 16-bit register for signal <ddrphy_dq_in>.
    Found 32-bit register for signal <memdat>.
    Found 12-bit register for signal <memadr>.
    Found 10-bit register for signal <memdat_2>.
    Found 10-bit register for signal <memdat_4>.
    Found 3-bit register for signal <memadr_1>.
    Found 11-bit register for signal <memadr_2>.
    Found 32-bit register for signal <ctrl_bus_errors>.
    Found finite state machine <FSM_0> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 24                                             |
    | Inputs             | 9                                              |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 24                                             |
    | Inputs             | 9                                              |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 24                                             |
    | Inputs             | 9                                              |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 24                                             |
    | Inputs             | 9                                              |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 64                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 33                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <uart_tx_fifo_level0[4]_GND_1_o_sub_994_OUT> created at line 4361.
    Found 5-bit subtractor for signal <uart_rx_fifo_level0[4]_GND_1_o_sub_1003_OUT> created at line 4383.
    Found 32-bit subtractor for signal <timer0_value[31]_GND_1_o_sub_1007_OUT> created at line 4404.
    Found 10-bit subtractor for signal <sdram_timer_count1[9]_GND_1_o_sub_1038_OUT> created at line 4488.
    Found 4-bit subtractor for signal <sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1062_OUT> created at line 4565.
    Found 2-bit subtractor for signal <sdram_bankmachine0_twtpcon_count[1]_GND_1_o_sub_1066_OUT> created at line 4588.
    Found 4-bit subtractor for signal <sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1078_OUT> created at line 4615.
    Found 2-bit subtractor for signal <sdram_bankmachine1_twtpcon_count[1]_GND_1_o_sub_1082_OUT> created at line 4638.
    Found 4-bit subtractor for signal <sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1094_OUT> created at line 4665.
    Found 2-bit subtractor for signal <sdram_bankmachine2_twtpcon_count[1]_GND_1_o_sub_1098_OUT> created at line 4688.
    Found 4-bit subtractor for signal <sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1110_OUT> created at line 4715.
    Found 2-bit subtractor for signal <sdram_bankmachine3_twtpcon_count[1]_GND_1_o_sub_1114_OUT> created at line 4738.
    Found 5-bit subtractor for signal <sdram_time0[4]_GND_1_o_sub_1118_OUT> created at line 4749.
    Found 4-bit subtractor for signal <sdram_time1[3]_GND_1_o_sub_1121_OUT> created at line 4756.
    Found 3-bit subtractor for signal <sdram_twtrcon_count[2]_GND_1_o_sub_1154_OUT> created at line 4903.
    Found 20-bit subtractor for signal <basesoc_count[19]_GND_1_o_sub_1183_OUT> created at line 4971.
    Found 30-bit adder for signal <interface_adr1[29]_GND_1_o_add_423_OUT> created at line 3037.
    Found 1-bit adder for signal <count_PWR_1_o_add_425_OUT<0>> created at line 3039.
    Found 32-bit adder for signal <ctrl_bus_errors[31]_GND_1_o_add_956_OUT> created at line 4257.
    Found 4-bit adder for signal <uart_phy_tx_bitcount[3]_GND_1_o_add_959_OUT> created at line 4276.
    Found 33-bit adder for signal <n3258> created at line 4292.
    Found 4-bit adder for signal <uart_phy_rx_bitcount[3]_GND_1_o_add_971_OUT> created at line 4305.
    Found 33-bit adder for signal <n3263> created at line 4324.
    Found 4-bit adder for signal <uart_tx_fifo_produce[3]_GND_1_o_add_987_OUT> created at line 4350.
    Found 4-bit adder for signal <uart_tx_fifo_consume[3]_GND_1_o_add_989_OUT> created at line 4353.
    Found 5-bit adder for signal <uart_tx_fifo_level0[4]_GND_1_o_add_991_OUT> created at line 4357.
    Found 4-bit adder for signal <uart_rx_fifo_produce[3]_GND_1_o_add_996_OUT> created at line 4372.
    Found 4-bit adder for signal <uart_rx_fifo_consume[3]_GND_1_o_add_998_OUT> created at line 4375.
    Found 5-bit adder for signal <uart_rx_fifo_level0[4]_GND_1_o_add_1000_OUT> created at line 4379.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_1011_OUT> created at line 4421.
    Found 2-bit adder for signal <spiflash_i1[1]_GND_1_o_add_1018_OUT> created at line 4435.
    Found 8-bit adder for signal <spiflash_counter[7]_GND_1_o_add_1030_OUT> created at line 4461.
    Found 1-bit adder for signal <sdram_postponer_count_GND_1_o_add_1039_OUT<0>> created at line 4495.
    Found 1-bit adder for signal <sdram_sequencer_count_GND_1_o_add_1042_OUT<0>> created at line 4504.
    Found 3-bit adder for signal <sdram_sequencer_counter[2]_GND_1_o_add_1050_OUT> created at line 4538.
    Found 3-bit adder for signal <sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1055_OUT> created at line 4554.
    Found 3-bit adder for signal <sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1057_OUT> created at line 4557.
    Found 4-bit adder for signal <sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_1059_OUT> created at line 4561.
    Found 3-bit adder for signal <sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1071_OUT> created at line 4604.
    Found 3-bit adder for signal <sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1073_OUT> created at line 4607.
    Found 4-bit adder for signal <sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_1075_OUT> created at line 4611.
    Found 3-bit adder for signal <sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1087_OUT> created at line 4654.
    Found 3-bit adder for signal <sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1089_OUT> created at line 4657.
    Found 4-bit adder for signal <sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_1091_OUT> created at line 4661.
    Found 3-bit adder for signal <sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1103_OUT> created at line 4704.
    Found 3-bit adder for signal <sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1105_OUT> created at line 4707.
    Found 4-bit adder for signal <sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_1107_OUT> created at line 4711.
    Found 1-bit adder for signal <cache_PWR_1_o_add_1181_OUT<0>> created at line 4944.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed6> created at line 3732.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed7> created at line 3749.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed9> created at line 3783.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed10> created at line 3800.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed3> created at line 3834.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed4> created at line 3851.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed5> created at line 3868.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed1> created at line 4150.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed2> created at line 4167.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed3> created at line 4184.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed4> created at line 4201.
    Found 8-bit 12-to-1 multiplexer for signal <basesoc_csrbankarray_interface1_bank_bus_adr[3]_GND_1_o_wide_mux_1188_OUT> created at line 4993.
    Found 8-bit 12-to-1 multiplexer for signal <basesoc_csrbankarray_interface3_bank_bus_adr[3]_GND_1_o_wide_mux_1192_OUT> created at line 5176.
    Found 8-bit 4-to-1 multiplexer for signal <basesoc_csrbankarray_interface4_bank_bus_adr[1]_GND_1_o_wide_mux_1197_OUT> created at line 5237.
    Found 8-bit 21-to-1 multiplexer for signal <basesoc_csrbankarray_interface5_bank_bus_adr[4]_GND_1_o_wide_mux_1200_OUT> created at line 5259.
    Found 8-bit 7-to-1 multiplexer for signal <basesoc_csrbankarray_interface6_bank_bus_adr[2]_GND_1_o_wide_mux_1202_OUT> created at line 5353.
    Found 8-bit 4-to-1 multiplexer for signal <basesoc_csrbankarray_interface7_bank_bus_adr[1]_basesoc_csrbankarray_csrbank7_tuning_word0_w[7]_wide_mux_1205_OUT> created at line 5380.
    Found 1-bit tristate buffer for signal <spiflash2x_dq<1>> created at line 5794
    Found 1-bit tristate buffer for signal <spiflash2x_dq<0>> created at line 5794
    Found 1-bit tristate buffer for signal <sdram_dq<15>> created at line 5797
    Found 1-bit tristate buffer for signal <sdram_dq<14>> created at line 5797
    Found 1-bit tristate buffer for signal <sdram_dq<13>> created at line 5797
    Found 1-bit tristate buffer for signal <sdram_dq<12>> created at line 5797
    Found 1-bit tristate buffer for signal <sdram_dq<11>> created at line 5797
    Found 1-bit tristate buffer for signal <sdram_dq<10>> created at line 5797
    Found 1-bit tristate buffer for signal <sdram_dq<9>> created at line 5797
    Found 1-bit tristate buffer for signal <sdram_dq<8>> created at line 5797
    Found 1-bit tristate buffer for signal <sdram_dq<7>> created at line 5797
    Found 1-bit tristate buffer for signal <sdram_dq<6>> created at line 5797
    Found 1-bit tristate buffer for signal <sdram_dq<5>> created at line 5797
    Found 1-bit tristate buffer for signal <sdram_dq<4>> created at line 5797
    Found 1-bit tristate buffer for signal <sdram_dq<3>> created at line 5797
    Found 1-bit tristate buffer for signal <sdram_dq<2>> created at line 5797
    Found 1-bit tristate buffer for signal <sdram_dq<1>> created at line 5797
    Found 1-bit tristate buffer for signal <sdram_dq<0>> created at line 5797
    Found 13-bit comparator equal for signal <sdram_bankmachine0_row_hit> created at line 1977
    Found 13-bit comparator not equal for signal <n0251> created at line 1993
    Found 13-bit comparator equal for signal <sdram_bankmachine1_row_hit> created at line 2139
    Found 13-bit comparator not equal for signal <n0341> created at line 2155
    Found 13-bit comparator equal for signal <sdram_bankmachine2_row_hit> created at line 2301
    Found 13-bit comparator not equal for signal <n0426> created at line 2317
    Found 13-bit comparator equal for signal <sdram_bankmachine3_row_hit> created at line 2463
    Found 13-bit comparator not equal for signal <n0510> created at line 2479
    Found 1-bit comparator equal for signal <sdram_bankmachine0_cmd_payload_is_read_sdram_choose_req_want_reads_equal_282_o> created at line 2667
    Found 1-bit comparator equal for signal <sdram_bankmachine0_cmd_payload_is_write_sdram_choose_req_want_writes_equal_283_o> created at line 2667
    Found 1-bit comparator equal for signal <sdram_bankmachine1_cmd_payload_is_read_sdram_choose_req_want_reads_equal_284_o> created at line 2668
    Found 1-bit comparator equal for signal <sdram_bankmachine1_cmd_payload_is_write_sdram_choose_req_want_writes_equal_285_o> created at line 2668
    Found 1-bit comparator equal for signal <sdram_bankmachine2_cmd_payload_is_read_sdram_choose_req_want_reads_equal_286_o> created at line 2669
    Found 1-bit comparator equal for signal <sdram_bankmachine2_cmd_payload_is_write_sdram_choose_req_want_writes_equal_287_o> created at line 2669
    Found 1-bit comparator equal for signal <sdram_bankmachine3_cmd_payload_is_read_sdram_choose_req_want_reads_equal_288_o> created at line 2670
    Found 1-bit comparator equal for signal <sdram_bankmachine3_cmd_payload_is_write_sdram_choose_req_want_writes_equal_289_o> created at line 2670
    Found 19-bit comparator equal for signal <cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_382_o> created at line 2902
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_1011_o> created at line 4420
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_1459_o> created at line 5789
    WARNING:Xst:2404 -  FFs/Latches <sdram_cmd_payload_ba<1:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred  11 RAM(s).
	inferred  42 Adder/Subtractor(s).
	inferred 1086 D-type flip-flop(s).
	inferred  19 Comparator(s).
	inferred 358 Multiplexer(s).
	inferred  18 Tristate(s).
	inferred   9 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_27_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_28_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_28_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_29_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_29_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_33_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_34_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_34_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_36_o_GND_36_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_41_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 17
 1024x32-bit dual-port RAM                             : 2
 16x10-bit dual-port RAM                               : 2
 2048x20-bit dual-port RAM                             : 1
 2048x32-bit dual-port RAM                             : 1
 256x21-bit dual-port RAM                              : 2
 32x32-bit dual-port RAM                               : 2
 4096x32-bit dual-port RAM                             : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x25-bit dual-port RAM                                : 4
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 57
 1-bit adder                                           : 4
 10-bit subtractor                                     : 1
 2-bit adder                                           : 5
 2-bit subtractor                                      : 4
 20-bit subtractor                                     : 1
 3-bit adder                                           : 9
 3-bit subtractor                                      : 1
 30-bit adder                                          : 3
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 6
 4-bit addsub                                          : 4
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
# Registers                                            : 364
 1-bit register                                        : 208
 10-bit register                                       : 5
 11-bit register                                       : 1
 12-bit register                                       : 1
 13-bit register                                       : 7
 16-bit register                                       : 4
 2-bit register                                        : 16
 20-bit register                                       : 1
 22-bit register                                       : 4
 23-bit register                                       : 1
 3-bit register                                        : 15
 30-bit register                                       : 10
 32-bit register                                       : 30
 33-bit register                                       : 2
 4-bit register                                        : 19
 5-bit register                                        : 7
 57-bit register                                       : 1
 6-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 29
# Comparators                                          : 30
 1-bit comparator equal                                : 9
 13-bit comparator equal                               : 4
 13-bit comparator not equal                           : 4
 19-bit comparator equal                               : 1
 21-bit comparator equal                               : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
# Multiplexers                                         : 506
 1-bit 2-to-1 multiplexer                              : 330
 1-bit 4-to-1 multiplexer                              : 41
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 7
 13-bit 4-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 14
 20-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 4
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 42
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 27
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 18
 1-bit tristate buffer                                 : 18
# FSMs                                                 : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <uart_phy_rx_bitcount>: 1 register on signal <uart_phy_rx_bitcount>.
The following registers are absorbed into counter <spiflash_i1>: 1 register on signal <spiflash_i1>.
The following registers are absorbed into counter <sdram_timer_count1>: 1 register on signal <sdram_timer_count1>.
The following registers are absorbed into counter <uart_tx_fifo_produce>: 1 register on signal <uart_tx_fifo_produce>.
The following registers are absorbed into counter <uart_tx_fifo_consume>: 1 register on signal <uart_tx_fifo_consume>.
The following registers are absorbed into counter <uart_rx_fifo_produce>: 1 register on signal <uart_rx_fifo_produce>.
The following registers are absorbed into counter <uart_tx_fifo_level0>: 1 register on signal <uart_tx_fifo_level0>.
The following registers are absorbed into counter <uart_rx_fifo_consume>: 1 register on signal <uart_rx_fifo_consume>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <uart_rx_fifo_level0>: 1 register on signal <uart_rx_fifo_level0>.
The following registers are absorbed into counter <sdram_postponer_count>: 1 register on signal <sdram_postponer_count>.
The following registers are absorbed into counter <sdram_sequencer_count>: 1 register on signal <sdram_sequencer_count>.
The following registers are absorbed into counter <sdram_sequencer_counter>: 1 register on signal <sdram_sequencer_counter>.
The following registers are absorbed into counter <sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_twtrcon_count>: 1 register on signal <sdram_twtrcon_count>.
The following registers are absorbed into counter <cache>: 1 register on signal <cache>.
The following registers are absorbed into counter <ctrl_bus_errors>: 1 register on signal <ctrl_bus_errors>.
The following registers are absorbed into counter <sdram_bankmachine0_twtpcon_count>: 1 register on signal <sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <sdram_bankmachine1_twtpcon_count>: 1 register on signal <sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <sdram_bankmachine2_twtpcon_count>: 1 register on signal <sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <sdram_bankmachine3_twtpcon_count>: 1 register on signal <sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <sdram_time0>: 1 register on signal <sdram_time0>.
The following registers are absorbed into counter <sdram_time1>: 1 register on signal <sdram_time1>.
The following registers are absorbed into counter <uart_phy_tx_bitcount>: 1 register on signal <uart_phy_tx_bitcount>.
The following registers are absorbed into counter <basesoc_count>: 1 register on signal <basesoc_count>.
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<10:0>> |          |
    |     diA            | connected to signal <cache_data_port_dat_w> |          |
    |     doA            | connected to signal <interface0_wb_sdram_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_1>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <sram_we<3>>    | high     |
    |     weA<2>         | connected to signal <sram_we<2>>    | high     |
    |     weA<1>         | connected to signal <sram_we<1>>    | high     |
    |     weA<0>         | connected to signal <sram_we<0>>    | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<11:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed33> |          |
    |     doA            | connected to signal <sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 20-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <cache_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<10:0>> |          |
    |     diA            | connected to signal <(cache_tag_di_dirty,rhs_array_muxed32<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <uart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",rhs_array_muxed33<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <uart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <memdat>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 25-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<23:11>,port_cmd_payload_addr<8:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 25-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 25-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<23:11>,port_cmd_payload_addr<8:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 25-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 25-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<23:11>,port_cmd_payload_addr<8:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 25-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 25-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<23:11>,port_cmd_payload_addr<8:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 25-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <memdat_4_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_4_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_2_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_2_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 17
 1024x32-bit dual-port block RAM                       : 2
 16x10-bit dual-port distributed RAM                   : 2
 2048x20-bit single-port block RAM                     : 1
 2048x32-bit single-port block RAM                     : 1
 256x21-bit dual-port block RAM                        : 2
 32x32-bit dual-port distributed RAM                   : 2
 4096x32-bit single-port block RAM                     : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x25-bit dual-port distributed RAM                    : 4
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 15
 1-bit adder                                           : 1
 2-bit adder                                           : 4
 24-bit adder                                          : 1
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 8-bit adder                                           : 1
# Counters                                             : 40
 1-bit up counter                                      : 3
 10-bit down counter                                   : 1
 2-bit down counter                                    : 4
 2-bit up counter                                      : 1
 20-bit down counter                                   : 1
 3-bit down counter                                    : 1
 3-bit up counter                                      : 9
 32-bit up counter                                     : 2
 4-bit down counter                                    : 1
 4-bit up counter                                      : 6
 4-bit updown counter                                  : 4
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
# Registers                                            : 2075
 Flip-Flops                                            : 2075
# Comparators                                          : 30
 1-bit comparator equal                                : 9
 13-bit comparator equal                               : 4
 13-bit comparator not equal                           : 4
 19-bit comparator equal                               : 1
 21-bit comparator equal                               : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
# Multiplexers                                         : 853
 1-bit 2-to-1 multiplexer                              : 706
 1-bit 4-to-1 multiplexer                              : 41
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 6
 13-bit 4-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 11
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 34
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 3
 8-bit 12-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 19
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <litedramwishbone2native_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <sdram_choose_req_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_9> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_10> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_11> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <Mram_storage_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_225> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_325> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_425> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_525> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_csrbankarray_interface4_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_csrbankarray_interface4_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_csrbankarray_interface4_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_csrbankarray_interface4_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_postponer_count> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1_0> 
INFO:Xst:2261 - The FF/Latch <sdram_dm_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sdram_dm_1> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1_1> 
INFO:Xst:2261 - The FF/Latch <sdram_cmd_payload_a_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sdram_cmd_payload_we> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <sdram_dm_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_sequencer_count> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <spiflash_clk> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <new_master_wdata_ready> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sdram_dfi_p0_wrdata_en> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:2261 - The FF/Latch <new_master_rdata_valid0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sdram_dfi_p0_rddata_en> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 31.
Forward register balancing over carry chain Msub_timer0_value[31]_GND_1_o_sub_1007_OUT_cy<0>
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) ddrphy_rddata_en_0 has(ve) been backward balanced into : ddrphy_rddata_en_0_BRB0 ddrphy_rddata_en_0_BRB1 ddrphy_rddata_en_0_BRB2 ddrphy_rddata_en_0_BRB3.
	Register(s) ddrphy_rddata_en_1 has(ve) been backward balanced into : ddrphy_rddata_en_1_BRB0 ddrphy_rddata_en_1_BRB1 ddrphy_rddata_en_1_BRB2 ddrphy_rddata_en_1_BRB3.
	Register(s) ddrphy_rddata_en_2 has(ve) been backward balanced into : ddrphy_rddata_en_2_BRB0 ddrphy_rddata_en_2_BRB1 ddrphy_rddata_en_2_BRB2 ddrphy_rddata_en_2_BRB3.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB2.
Unit <top> processed.
FlipFlop basesoc_grant has been replicated 1 time(s)
FlipFlop lm32_cpu/exception_m has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/i_cyc_o has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/icache/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/icache/state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop lm32_cpu/load_store_unit/dcache/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop refresher_state_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 4-bit shift register for signal <new_master_rdata_valid4>.
	Found 3-bit shift register for signal <ddrphy_rddata_en_2_BRB1>.
	Found 3-bit shift register for signal <ddrphy_rddata_en_2_BRB3>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2232
 Flip-Flops                                            : 2232
# Shift Registers                                      : 3
 3-bit shift register                                  : 2
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4073
#      GND                         : 1
#      INV                         : 54
#      LUT1                        : 107
#      LUT2                        : 383
#      LUT3                        : 519
#      LUT4                        : 289
#      LUT5                        : 605
#      LUT6                        : 1222
#      MUXCY                       : 448
#      MUXF7                       : 56
#      VCC                         : 1
#      XORCY                       : 388
# FlipFlops/Latches                : 2240
#      FD                          : 37
#      FDE                         : 106
#      FDP                         : 2
#      FDR                         : 564
#      FDRE                        : 1402
#      FDS                         : 46
#      FDSE                        : 82
#      ODDR2                       : 1
# RAMS                             : 209
#      RAM16X1D                    : 108
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 34
#      RAMB8BWER                   : 3
# Shift Registers                  : 3
#      SRLC16E                     : 3
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 59
#      BUFIO2                      : 1
#      IBUF                        : 5
#      IBUFG                       : 1
#      IOBUF                       : 18
#      OBUF                        : 34
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 2
#      DNA_PORT                    : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2240  out of  30064     7%  
 Number of Slice LUTs:                 3526  out of  15032    23%  
    Number used as Logic:              3179  out of  15032    21%  
    Number used as Memory:              347  out of   3664     9%  
       Number used as RAM:              344
       Number used as SRL:                3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4323
   Number with an unused Flip Flop:    2083  out of   4323    48%  
   Number with an unused LUT:           797  out of   4323    18%  
   Number of fully used LUT-FF pairs:  1443  out of   4323    33%  
   Number of unique control sets:        98

IO Utilization: 
 Number of IOs:                          58
 Number of bonded IOBs:                  58  out of    186    31%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               36  out of     52    69%  
    Number using Block RAM only:         36
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      3  out of     38     7%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk32                              | PLL_ADV:CLKOUT4        | 2440  |
clk32                              | PLL_ADV:CLKOUT5        | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 29.712ns (Maximum Frequency: 33.656MHz)
   Minimum input arrival time before clock: 3.135ns
   Maximum output required time after clock: 5.281ns
   Maximum combinational path delay: 1.222ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk32'
  Clock period: 29.712ns (frequency: 33.656MHz)
  Total number of paths / destination ports: 489517 / 8731
-------------------------------------------------------------------------
Delay:               11.885ns (Levels of Logic = 1)
  Source:            lm32_cpu/multiplier/Mmult_n0023 (DSP)
  Destination:       lm32_cpu/multiplier/Mmult_n00232 (DSP)
  Source Clock:      clk32 rising 2.5X
  Destination Clock: clk32 rising 2.5X

  Data Path: lm32_cpu/multiplier/Mmult_n0023 to lm32_cpu/multiplier/Mmult_n00232
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P47     18   6.742   1.049  lm32_cpu/multiplier/Mmult_n0023 (lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  lm32_cpu/multiplier/Mmult_n00231 (lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47)
     DSP48A1:PCIN47            1.405          lm32_cpu/multiplier/Mmult_n00232
    ----------------------------------------
    Total                     11.885ns (10.836ns logic, 1.049ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk32'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              3.135ns (Levels of Logic = 3)
  Source:            spiflash2x_dq<1> (PAD)
  Destination:       basesoc_csrbankarray_interface4_bank_bus_dat_r_0 (FF)
  Destination Clock: clk32 rising 2.5X

  Data Path: spiflash2x_dq<1> to basesoc_csrbankarray_interface4_bank_bus_dat_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.222   0.721  spiflash2x_dq_1_IOBUF (N238)
     LUT2:I0->O            1   0.203   0.684  Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT1_SW0 (N60)
     LUT6:I4->O            1   0.203   0.000  Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT1 (GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1198_OUT<0>)
     FDR:D                     0.102          basesoc_csrbankarray_interface4_bank_bus_dat_r_0
    ----------------------------------------
    Total                      3.135ns (1.730ns logic, 1.405ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk32'
  Total number of paths / destination ports: 86 / 52
-------------------------------------------------------------------------
Offset:              5.281ns (Levels of Logic = 2)
  Source:            spiflash_clk (FF)
  Destination:       spiflash2x_clk (PAD)
  Source Clock:      clk32 rising 2.5X

  Data Path: spiflash_clk to spiflash2x_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             38   0.447   1.481  spiflash_clk (spiflash_clk)
     LUT3:I1->O            1   0.203   0.579  Mmux_spiflash2x_clk11 (spiflash2x_clk_OBUF)
     OBUF:I->O                 2.571          spiflash2x_clk_OBUF (spiflash2x_clk)
    ----------------------------------------
    Total                      5.281ns (3.221ns logic, 2.060ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.222ns (Levels of Logic = 1)
  Source:            clk32 (PAD)
  Destination:       BUFIO2:I (PAD)

  Data Path: clk32 to BUFIO2:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            0   1.222   0.000  IBUFG (clk32a)
    BUFIO2:I                   0.000          BUFIO2
    ----------------------------------------
    Total                      1.222ns (1.222ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk32
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk32          |   11.885|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 27.26 secs
 
--> 


Total memory usage is 474040 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  490 (   0 filtered)
Number of infos    :   58 (   0 filtered)

