INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lzhx/Developer/Repositories/cs391r1/lab3/cs391r1_f2025_Lab2_REFERENCE_control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lzhx/Developer/Repositories/cs391r1/lab3/lab3.srcs/sim_1/new/control_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
