
-- VHDL Instantiation Created from source file additioneur4.vhd -- 10:57:31 02/08/2017
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT additioneur4
	PORT(
		A : IN std_logic_vector(3 downto 0);       
		);
	END COMPONENT;

	Inst_additioneur4: additioneur4 PORT MAP(
		A => 
	);


