{  "instructions":
  [ { "instruction" : "dack_i_done",
      "ready bound" : 1 },
    { "instruction" : "dstb_o_issue",
      "ready bound" : 1 },
    { "instruction" : "xram_idle",
      "ready bound" : 1 },
    { "instruction" : "irom_issue",
      "ready bound" : 1 },
    { "instruction" : "irom_done",
      "ready bound" : 1 },
    { "instruction" : "irom_idle",
      "ready bound" : 1 },
    { "instruction" : "xram_0_irom_0",
      "ready bound" : 1 },
    { "instruction" : "xram_0_irom_1",
      "ready bound" : 1 },
    { "instruction" : "xram_0_irom_2",
      "ready bound" : 1 },
    { "instruction" : "xram_1_irom_0",
      "ready bound" : 1 },
    { "instruction" : "xram_1_irom_1",
      "ready bound" : 1 },
    { "instruction" : "xram_1_irom_2",
      "ready bound" : 1 },
    { "instruction" : "xram_2_irom_0",
      "ready bound" : 1 },
    { "instruction" : "xram_2_irom_1",
      "ready bound" : 1 },
    { "instruction" : "xram_2_irom_2",
      "ready bound" : 1 },
    { "instruction" : "load_inst",
      "ready bound" : 1 },
    { "instruction" : "new_inst",
      "ready bound" : 1 },
    { "instruction" : "multi_cycle",
      "ready bound" : 1 }
  ],
  "global invariants" : ["m1.dstb_o == m1.dmem_wait"]
}