%%http://bib-it.sourceforge.net/help/fieldsAndEntryTypes.php
%%https://www.overleaf.com/learn/latex/Bibliography_management_with_bibtex

%%citation from IEEE Xplore
%%number 1
@ARTICLE{threeDecadesofHDL, 
    author={D. {Borrione} and R. {Piloty} and D. {Hill} and K. J. {Lieberherr} and P. {Moorby}}, 
    journal={IEEE Design Test of Computers}, 
    title={Three decades of HDLs. II. Conlan through Verilog}, 
    year={1992}, 
    volume={9}, 
    number={3}, 
    pages={54-63}, 
    keywords={specification languages;Conlan;Verilog;hardware description languages;very-high-speed integrated circuit HDLs;VHDLs;ADLIB/SABLE;Zeus;Hardware design languages;Lifting equipment;Postal services;LAN interconnection;Delay effects;Time measurement;Signal generators;Signal design;System testing;Computer interfaces}, 
    doi={10.1109/54.156158}, 
    ISSN={0740-7475}, 
    month={Sep.},
    }


%%http://www.bibme.org/items/251120328/copy
%%number 2
@misc{foster_2016,
    author={Harry Foster}, 
    title={Prologue: The 2016 Wilson Research Group Functional Verification Study},  
    journal={Verification Horizons BLOG RSS}, 
    month={Aug},
    year={2016}, 
    url={https://blogs.mentor.com/verificationhorizons/blog/2016/08/08/prologue-the-2016-wilson-research-group-functional-verification-study/}
}

%%citation from IEEE Xplore
%%number 3
@article{IEEEstandardHDLbasedonVer_1996, 
    author={}, 
    journal={IEEE Std 1364-1995}, 
    title={IEEE Standard Hardware Description Language Based on the Verilog(R) Hardware Description Language}, 
    year={1996}, 
    volume={}, 
    number={}, 
    pages={1-688}, 
    keywords={hardware description languages;Verilog Hardware Description Language;Verilog HDL;formal notation;electronic systems;machine readable;human readable;IEEE standard hardware description language;hardware design data;hardware procurement;advanced users;Hardware design languages;computer;computer languages;electronic systems;digital systems;hardware design;hardware description language;HDL;programming language;language interface;PLI;verilog HDL;verilog PLI}, 
    doi={10.1109/IEEESTD.1996.81542}, 
    ISSN={}, 
    month={Oct},
}

%%citation from IEEE Xplore
%%number 4
@ARTICLE{IEEEstandardforVerilogHDL_2006, 
    author={}, 
    journal={IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001)}, 
    title={IEEE Standard for Verilog Hardware Description Language},
    year={2006}, 
    volume={}, 
    number={}, 
    pages={1-590}, 
    keywords={Hardware design languages;IEEE Standards;Hardware;Patents;Solid modeling;computer;computer languages;digital systems;electronic systems;hardware;hardware description languages;hardware design;HDL;PLI;programming language interface;Verilog;Verilog HDL;Verilog P}, 
    doi={10.1109/IEEESTD.2006.99495}, 
    ISSN={}, 
    month={April},
    }

%%number 5
@inbook{synthesizableSubset_2017,
    title={Cycle Model Compiler Verilog and SystemVerilog Language Support Guide},  
    chapter = {2.3 Synthesizable Subset},
    pages ={2-18}, 
    publisher={ARM},
    year={2017}, 
    url={http://infocenter.arm.com/help/topic/com.arm.doc.100972_0902_00_en/cycle_model_studio_cycle_model_compiler_verilog_and_systemverilog_language_support_guide_100972_0902_00_en.pdf}
}

%%citation from IEEE Xplore
%%number 6
@INPROCEEDINGS{Chisel_2012, 
    author={J. {Bachrach} and H. {Vo} and B. {Richards} and Y. {Lee} and A. {Waterman} and R. {Avižienis} and J. {Wawrzynek} and K. {Asanović}}, 
    booktitle={DAC Design Automation Conference 2012}, 
    title={Chisel: Constructing hardware in a Scala embedded language}, 
    year={2012}, 
    volume={}, 
    number={}, 
    pages={1212-1221}, 
    keywords={application specific integrated circuits;C++ language;field programmable gate arrays;hardware description languages;Chisel;Scala embedded language;hardware construction language;hardware design abstraction;functional programming;type inference;high-speed C++-based cycle-accurate software simulator;low-level Verilog;FPGA;standard ASIC flow;Hardware;Hardware design languages;Generators;Registers;Wires;Vectors;Finite impulse response filter;CAD}, 
    doi={10.1145/2228360.2228584}, 
    ISSN={0738-100X}, 
    month={June},
}
  
%%number 7 ??
@misc{Pyrope,
    author = "Haven Skinner and Sheng Hong Wang and Akash Sridhar, Rafael Trapani Possignolo and Jose Renau",
    title = "Pyrope, a modern HDL with a live flow",
    url  = "https://masc.soe.ucsc.edu/pyrope.html#1"
}

%%number 8
@misc{MyHDLmanual_2018,
    author = "Jan Decaluwe",
    title = "MyHDL manual",
    year= "2018",
    month = "April",
    url  = "https://buildmedia.readthedocs.org/media/pdf/myhdl/latest/myhdl.pdf"
}

%%number 9
@techreport{scalaOverview2004,
    author = "Martin Odersky and Philippe Altherr and Vincent Cremet and Burak Emir and Sebastian Maneth and Stéphane Micheloud and Nikolay Mihaylov and Michel Schinz and Erik Stenman and Matthias Zenger",
    title = "An Overview of the Scala Programming Language",
    institution = "École Polytechnique Fédérale de Lausanne 1015 Lausanne, Switzerland",
    year="2004",
    url  = "https://infoscience.epfl.ch/record/52656/files/ScalaOverview.pdf"
}

%%citation from IEEE Xplore
%%number 11
@ARTICLE{IEEEstandardforVerilog_UHD_S_VL_2005, 
    author={}, 
    journal={IEEE Std 1800-2005}, 
    title={IEEE Standard for SystemVerilog: Unified Hardware Design, Specification and Verification Language}, 
    year={2005}, 
    volume={}, 
    number={}, 
    pages={1-648}, 
    keywords={Hardware design languages;Graphics;IEEE Standards;Programming;Color;Hardware;Assertions;Design Automation;Design Verification;Hardware Description Language (HDL);Verilog;Programming Language Interface (PLI);Verilog Programming Interface (VPI);SystemVerilog}, 
    doi={10.1109/IEEESTD.2005.97972}, 
    ISSN={}, 
    month={Nov},}

%%number 12
@book{swiftProgLang2019,
    title = "The Swift Programming Language (Swift 5.0)",
    publisher = "Apple Inc.",
    year="2019",
    url  = "https://itunes.apple.com/us/book/the-swift-programming-language-swift-4-2/id881256329"
}

%%number 13
@book{ECMAScript_2018,
    title = "ECMAScript® 2018 Language Specification",
    publisher = "CH-1204 Geneva",
    month = "June",
    year= "2018",
    edition = "9th",
    page = "226",
    url  = "https://www.ecma-international.org/publications/files/ECMA-ST/Ecma-262.pdf"
}

%%number 14
@misc{openGroupBaseSpecif_2018,
    title = "The Open Group Base Specifications Issue 7, 2018 edition",
    howpublished = "IEEE Std 1003.1-2017",
    year= "2018",
    url = "https://pubs.opengroup.org/onlinepubs/9699919799.2018edition/"
}


%%number 15
@misc{reflex,
    title = "RE-flex",
    howpublished = "Genivia Inc",
    year= "2016",
    month = "Nov",
    url  = "https://github.com/Genivia/RE-flex"
}

%% citation from IEEE Xplore
%%number 16
@article{VHDLmanual_2009, 
    title="IEEE Standard VHDL Language Reference Manual", 
    journal="IEEE Std 1076-2008 (Revision of IEEE Std 1076-2002)", 
    year="2009", 
    pages="1-626", 
    keywords="hardware description languages;IEEE standard;VHDL language reference manual;VHSIC hardware description language;formal notation;electronic systems;IEEE Standards;Hardware design languages;Computer languages;computer languages;electronic systems;hardware;hardware design;VHDL", 
    doi="10.1109/IEEESTD.2009.4772740", 
    ISSN="", 
    month="Jan", 
    url = "https://ieeexplore.ieee.org/document/4772740/citations?tabFilter=papers"
}

%%number 17
@book{withMojoAndLucid_2017,
    author = "Justin Rajewski",
    title = "Learning FPGAs Digital Design for Beginners with Mojo and Lucid HDL",
    publisher = "O’Reilly Media, Inc., 1005 Gravenstein Highway North, Sebastopol, CA 95472",
    month = "August",
    year= "2017",
    edition = "First",
    url  = "https://electrovolt.ir/wp-content/uploads/2018/03/Learning-FPGAs-ElectroVolt.ir_.pdf"
}