
main.elf:     file format elf32-littlearm


Disassembly of section .text:

00008000 <_start>:
    8000:	e59ff018 	ldr	pc, [pc, #24]	; 8020 <reset_handler>
    8004:	e59ff018 	ldr	pc, [pc, #24]	; 8024 <undefined_handler>
    8008:	e59ff018 	ldr	pc, [pc, #24]	; 8028 <swi_handler>
    800c:	e59ff018 	ldr	pc, [pc, #24]	; 802c <prefetch_handler>
    8010:	e59ff018 	ldr	pc, [pc, #24]	; 8030 <data_handler>
    8014:	e59ff018 	ldr	pc, [pc, #24]	; 8034 <hyp_handler>
    8018:	e59ff018 	ldr	pc, [pc, #24]	; 8038 <irq_handler>
    801c:	e59ff018 	ldr	pc, [pc, #24]	; 803c <fiq_handler>

00008020 <reset_handler>:
    8020:	00008040 	andeq	r8, r0, r0, asr #32

00008024 <undefined_handler>:
    8024:	00008258 	andeq	r8, r0, r8, asr r2

00008028 <swi_handler>:
    8028:	000080e0 	andeq	r8, r0, r0, ror #1

0000802c <prefetch_handler>:
    802c:	00008264 	andeq	r8, r0, r4, ror #4

00008030 <data_handler>:
    8030:	00008260 	andeq	r8, r0, r0, ror #4

00008034 <hyp_handler>:
    8034:	000080dc 	ldrdeq	r8, [r0], -ip

00008038 <irq_handler>:
    8038:	00008100 	andeq	r8, r0, r0, lsl #2

0000803c <fiq_handler>:
    803c:	00008270 	andeq	r8, r0, r0, ror r2

00008040 <reset>:
    8040:	e10f0000 	mrs	r0, CPSR
    8044:	e3c0001f 	bic	r0, r0, #31
    8048:	e3800013 	orr	r0, r0, #19
    804c:	e16ff000 	msr	SPSR_fsxc, r0
    8050:	e28f0004 	add	r0, pc, #4
    8054:	e12ef300 	msr	ELR_hyp, r0
    8058:	e160006e 	eret

0000805c <skip>:
    805c:	ee1c1f10 	mrc	15, 0, r1, cr12, cr0, {0}
    8060:	e3a00902 	mov	r0, #32768	; 0x8000
    8064:	e8b003fc 	ldm	r0!, {r2, r3, r4, r5, r6, r7, r8, r9}
    8068:	e8a103fc 	stmia	r1!, {r2, r3, r4, r5, r6, r7, r8, r9}
    806c:	e8b003fc 	ldm	r0!, {r2, r3, r4, r5, r6, r7, r8, r9}
    8070:	e8a103fc 	stmia	r1!, {r2, r3, r4, r5, r6, r7, r8, r9}
    8074:	e3a0c000 	mov	ip, #0
    8078:	ee07cf3a 	mcr	15, 0, ip, cr7, cr10, {1}
    807c:	f57ff04f 	dsb	sy
    8080:	e3a0c000 	mov	ip, #0
    8084:	ee07cf15 	mcr	15, 0, ip, cr7, cr5, {0}
    8088:	e3a0c000 	mov	ip, #0
    808c:	ee07cfd5 	mcr	15, 0, ip, cr7, cr5, {6}
    8090:	f57ff04f 	dsb	sy
    8094:	f57ff06f 	isb	sy
    8098:	e1600070 	smc	0
    809c:	ee112f10 	mrc	15, 0, r2, cr1, cr0, {0}
    80a0:	e3c22a01 	bic	r2, r2, #4096	; 0x1000
    80a4:	e3c22004 	bic	r2, r2, #4
    80a8:	ee012f10 	mcr	15, 0, r2, cr1, cr0, {0}
    80ac:	e3a00902 	mov	r0, #32768	; 0x8000
    80b0:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}
    80b4:	e3a000d2 	mov	r0, #210	; 0xd2
    80b8:	e121f000 	msr	CPSR_c, r0
    80bc:	e3a0d902 	mov	sp, #32768	; 0x8000
    80c0:	e3a000d1 	mov	r0, #209	; 0xd1
    80c4:	e121f000 	msr	CPSR_c, r0
    80c8:	e3a0d901 	mov	sp, #16384	; 0x4000
    80cc:	e3a000d3 	mov	r0, #211	; 0xd3
    80d0:	e121f000 	msr	CPSR_c, r0
    80d4:	e3a0d302 	mov	sp, #134217728	; 0x8000000
    80d8:	eb00003b 	bl	81cc <notmain>

000080dc <hang>:
    80dc:	eafffffe 	b	80dc <hang>

000080e0 <smc>:
    80e0:	ee111f11 	mrc	15, 0, r1, cr1, cr1, {0}
    80e4:	e3c11001 	bic	r1, r1, #1
    80e8:	ee011f11 	mcr	15, 0, r1, cr1, cr1, {0}
    80ec:	e1b0f00e 	movs	pc, lr

000080f0 <__enable_interrupts>:
    80f0:	e10f0000 	mrs	r0, CPSR
    80f4:	e3c00080 	bic	r0, r0, #128	; 0x80
    80f8:	e121f000 	msr	CPSR_c, r0
    80fc:	e12fff1e 	bx	lr

00008100 <interrupt_vector>:
    8100:	e24ee004 	sub	lr, lr, #4
    8104:	e92d50ff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, ip, lr}
    8108:	eb00004b 	bl	823c <RPI_GetArmTimer>
    810c:	e3a06001 	mov	r6, #1
    8110:	e59f50a4 	ldr	r5, [pc, #164]	; 81bc <interrupt_vector+0xbc>
    8114:	e5953000 	ldr	r3, [r5]
    8118:	e3530000 	cmp	r3, #0
    811c:	e580600c 	str	r6, [r0, #12]
    8120:	1a000019 	bne	818c <interrupt_vector+0x8c>
    8124:	eb000040 	bl	822c <RPI_GetGpio>
    8128:	e3a03004 	mov	r3, #4
    812c:	e59f408c 	ldr	r4, [pc, #140]	; 81c0 <interrupt_vector+0xc0>
    8130:	e5942004 	ldr	r2, [r4, #4]
    8134:	e5803028 	str	r3, [r0, #40]	; 0x28
    8138:	e5943000 	ldr	r3, [r4]
    813c:	e3520000 	cmp	r2, #0
    8140:	e59f107c 	ldr	r1, [pc, #124]	; 81c4 <interrupt_vector+0xc4>
    8144:	12433032 	subne	r3, r3, #50	; 0x32
    8148:	02833032 	addeq	r3, r3, #50	; 0x32
    814c:	15843000 	strne	r3, [r4]
    8150:	05843000 	streq	r3, [r4]
    8154:	e1530001 	cmp	r3, r1
    8158:	e5856000 	str	r6, [r5]
    815c:	0a000006 	beq	817c <interrupt_vector+0x7c>
    8160:	e59f1060 	ldr	r1, [pc, #96]	; 81c8 <interrupt_vector+0xc8>
    8164:	e1530001 	cmp	r3, r1
    8168:	0a000003 	beq	817c <interrupt_vector+0x7c>
    816c:	eb000032 	bl	823c <RPI_GetArmTimer>
    8170:	e5943000 	ldr	r3, [r4]
    8174:	e5803000 	str	r3, [r0]
    8178:	e8fd90ff 	ldm	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, ip, pc}^
    817c:	e2722001 	rsbs	r2, r2, #1
    8180:	33a02000 	movcc	r2, #0
    8184:	e5842004 	str	r2, [r4, #4]
    8188:	eafffff7 	b	816c <interrupt_vector+0x6c>
    818c:	eb000026 	bl	822c <RPI_GetGpio>
    8190:	e3a02004 	mov	r2, #4
    8194:	e3a03000 	mov	r3, #0
    8198:	e580201c 	str	r2, [r0, #28]
    819c:	e5853000 	str	r3, [r5]
    81a0:	eb000025 	bl	823c <RPI_GetArmTimer>
    81a4:	e59f3014 	ldr	r3, [pc, #20]	; 81c0 <interrupt_vector+0xc0>
    81a8:	e5933000 	ldr	r3, [r3]
    81ac:	e2633c27 	rsb	r3, r3, #9984	; 0x2700
    81b0:	e2833010 	add	r3, r3, #16
    81b4:	e5803000 	str	r3, [r0]
    81b8:	e8fd90ff 	ldm	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, ip, pc}^
    81bc:	0000827c 	andeq	r8, r0, ip, ror r2
    81c0:	00008274 	andeq	r8, r0, r4, ror r2
    81c4:	00002710 	andeq	r2, r0, r0, lsl r7
    81c8:	00001388 	andeq	r1, r0, r8, lsl #7

000081cc <notmain>:
    81cc:	e92d4010 	push	{r4, lr}
    81d0:	eb00001d 	bl	824c <RPI_GetIrqController>
    81d4:	e3a04001 	mov	r4, #1
    81d8:	e5804024 	str	r4, [r0, #36]	; 0x24
    81dc:	eb000012 	bl	822c <RPI_GetGpio>
    81e0:	e5903000 	ldr	r3, [r0]
    81e4:	e3833040 	orr	r3, r3, #64	; 0x40
    81e8:	e5803000 	str	r3, [r0]
    81ec:	eb00000e 	bl	822c <RPI_GetGpio>
    81f0:	e3a05004 	mov	r5, #4
    81f4:	e5805028 	str	r5, [r0, #40]	; 0x28
    81f8:	eb00000b 	bl	822c <RPI_GetGpio>
    81fc:	e580501c 	str	r5, [r0, #28]
    8200:	eb00000d 	bl	823c <RPI_GetArmTimer>
    8204:	e59f301c 	ldr	r3, [pc, #28]	; 8228 <notmain+0x5c>
    8208:	e5803000 	str	r3, [r0]
    820c:	eb00000a 	bl	823c <RPI_GetArmTimer>
    8210:	e3a030a2 	mov	r3, #162	; 0xa2
    8214:	e5803008 	str	r3, [r0, #8]
    8218:	eb00000b 	bl	824c <RPI_GetIrqController>
    821c:	e5804018 	str	r4, [r0, #24]
    8220:	ebffffb2 	bl	80f0 <__enable_interrupts>
    8224:	eafffffe 	b	8224 <notmain+0x58>
    8228:	000f4240 	andeq	r4, pc, r0, asr #4

0000822c <RPI_GetGpio>:
    822c:	e59f0000 	ldr	r0, [pc]	; 8234 <RPI_GetGpio+0x8>
    8230:	e12fff1e 	bx	lr
    8234:	3f200000 	svccc	0x00200000

00008238 <RPI_GpioInit>:
    8238:	e12fff1e 	bx	lr

0000823c <RPI_GetArmTimer>:
    823c:	e59f0000 	ldr	r0, [pc]	; 8244 <RPI_GetArmTimer+0x8>
    8240:	e12fff1e 	bx	lr
    8244:	3f00b400 	svccc	0x0000b400

00008248 <RPI_ArmTimerInit>:
    8248:	e12fff1e 	bx	lr

0000824c <RPI_GetIrqController>:
    824c:	e59f0000 	ldr	r0, [pc]	; 8254 <RPI_GetIrqController+0x8>
    8250:	e12fff1e 	bx	lr
    8254:	3f00b200 	svccc	0x0000b200

00008258 <undefined_instruction_vector>:
    8258:	eafffffe 	b	8258 <undefined_instruction_vector>

0000825c <software_interrupt_vector>:
    825c:	eafffffe 	b	825c <software_interrupt_vector>

00008260 <data_abort_vector>:
    8260:	e25ef004 	subs	pc, lr, #4

00008264 <prefetch_abort_vector>:
    8264:	e25ef004 	subs	pc, lr, #4

00008268 <reset_vector>:
    8268:	e25ef004 	subs	pc, lr, #4
    826c:	eafffffe 	b	826c <reset_vector+0x4>

00008270 <fast_interrupt_vector>:
    8270:	e25ef004 	subs	pc, lr, #4

Disassembly of section .data:

00008274 <light.3746>:
    8274:	00002710 	andeq	r2, r0, r0, lsl r7

00008278 <aux.3749>:
    8278:	00000001 	andeq	r0, r0, r1

Disassembly of section .bss:

0000827c <lit.3750>:
    827c:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002b41 	andeq	r2, r0, r1, asr #22
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000021 	andeq	r0, r0, r1, lsr #32
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	00377620 	eorseq	r7, r7, r0, lsr #12
  18:	01080a06 	tsteq	r8, r6, lsl #20
  1c:	04120109 	ldreq	r0, [r2], #-265	; 0xfffffef7
  20:	01150114 	tsteq	r5, r4, lsl r1
  24:	01180317 	tsteq	r8, r7, lsl r3
  28:	0344011a 	movteq	r0, #16666	; 0x411a

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <lit.3750+0x10c8aa8>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	332e363a 			; <UNDEFINED> instruction: 0x332e363a
   c:	732b312e 			; <UNDEFINED> instruction: 0x732b312e
  10:	35326e76 	ldrcc	r6, [r2, #-3702]!	; 0xfffff18a
  14:	39333033 	ldmdbcc	r3!, {r0, r1, r4, r5, ip, sp}
  18:	7562312d 	strbvc	r3, [r2, #-301]!	; 0xfffffed3
  1c:	31646c69 	cmncc	r4, r9, ror #24
  20:	2e362029 	cdpcs	0, 3, cr2, cr6, cr9, {1}
  24:	20312e33 	eorscs	r2, r1, r3, lsr lr
  28:	37313032 			; <UNDEFINED> instruction: 0x37313032
  2c:	30323630 	eorscc	r3, r2, r0, lsr r6
	...
