{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 22 14:45:43 2010 " "Info: Processing started: Tue Jun 22 14:45:43 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off selection_storer -c selection_storer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off selection_storer -c selection_storer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "selection_storer EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"selection_storer\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "959 Top " "Info: Previous placement does not exist for 959 of 959 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifty_MHz_int_clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node fifty_MHz_int_clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_maker:clock_making\|TenMHz_output " "Info: Destination node clock_maker:clock_making\|TenMHz_output" {  } { { "clock_maker.v" "" { Text "C:/altera/71/quartus/selection_storer/clock_maker.v" 9 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_maker:clock_making|TenMHz_output } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_maker:clock_making|TenMHz_output } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 94 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "fifty_MHz_int_clock" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_int_clock } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_int_clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_maker:clock_making\|TenMHz_output  " "Info: Automatically promoted node clock_maker:clock_making\|TenMHz_output " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ten_MHz_synch_output " "Info: Destination node ten_MHz_synch_output" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 120 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_synch_output" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_synch_output } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_synch_output } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "clock_maker.v" "" { Text "C:/altera/71/quartus/selection_storer/clock_maker.v" 9 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_maker:clock_making|TenMHz_output } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_maker:clock_making|TenMHz_output } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.956 ns register register " "Info: Estimated most critical path is register to register delay of 6.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_read_write:data_reading_writing\|N\[9\] 1 REG LAB_X62_Y14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X62_Y14; Fanout = 3; REG Node = 'data_read_write:data_reading_writing\|N\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_read_write:data_reading_writing|N[9] } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.150 ns) 0.814 ns data_read_write:data_reading_writing\|LessThan1~516 2 COMB LAB_X61_Y14 1 " "Info: 2: + IC(0.664 ns) + CELL(0.150 ns) = 0.814 ns; Loc. = LAB_X61_Y14; Fanout = 1; COMB Node = 'data_read_write:data_reading_writing\|LessThan1~516'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { data_read_write:data_reading_writing|N[9] data_read_write:data_reading_writing|LessThan1~516 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.393 ns) 1.828 ns data_read_write:data_reading_writing\|LessThan1~519 3 COMB LAB_X61_Y13 2 " "Info: 3: + IC(0.621 ns) + CELL(0.393 ns) = 1.828 ns; Loc. = LAB_X61_Y13; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|LessThan1~519'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { data_read_write:data_reading_writing|LessThan1~516 data_read_write:data_reading_writing|LessThan1~519 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 2.393 ns data_read_write:data_reading_writing\|always0~92 4 COMB LAB_X61_Y13 3 " "Info: 4: + IC(0.145 ns) + CELL(0.420 ns) = 2.393 ns; Loc. = LAB_X61_Y13; Fanout = 3; COMB Node = 'data_read_write:data_reading_writing\|always0~92'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { data_read_write:data_reading_writing|LessThan1~519 data_read_write:data_reading_writing|always0~92 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 2.958 ns data_read_write:data_reading_writing\|always0~93 5 COMB LAB_X61_Y13 2 " "Info: 5: + IC(0.290 ns) + CELL(0.275 ns) = 2.958 ns; Loc. = LAB_X61_Y13; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|always0~93'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { data_read_write:data_reading_writing|always0~92 data_read_write:data_reading_writing|always0~93 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.393 ns) 4.242 ns data_read_write:data_reading_writing\|N\[0\]~347 6 COMB LAB_X62_Y14 2 " "Info: 6: + IC(0.891 ns) + CELL(0.393 ns) = 4.242 ns; Loc. = LAB_X62_Y14; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[0\]~347'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { data_read_write:data_reading_writing|always0~93 data_read_write:data_reading_writing|N[0]~347 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.313 ns data_read_write:data_reading_writing\|N\[1\]~348 7 COMB LAB_X62_Y14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.313 ns; Loc. = LAB_X62_Y14; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[1\]~348'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[0]~347 data_read_write:data_reading_writing|N[1]~348 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.384 ns data_read_write:data_reading_writing\|N\[2\]~349 8 COMB LAB_X62_Y14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.384 ns; Loc. = LAB_X62_Y14; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[2\]~349'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[1]~348 data_read_write:data_reading_writing|N[2]~349 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.455 ns data_read_write:data_reading_writing\|N\[3\]~350 9 COMB LAB_X62_Y14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.455 ns; Loc. = LAB_X62_Y14; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[3\]~350'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[2]~349 data_read_write:data_reading_writing|N[3]~350 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.526 ns data_read_write:data_reading_writing\|N\[4\]~351 10 COMB LAB_X62_Y14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.526 ns; Loc. = LAB_X62_Y14; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[4\]~351'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[3]~350 data_read_write:data_reading_writing|N[4]~351 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.597 ns data_read_write:data_reading_writing\|N\[5\]~352 11 COMB LAB_X62_Y14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.597 ns; Loc. = LAB_X62_Y14; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[5\]~352'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[4]~351 data_read_write:data_reading_writing|N[5]~352 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.668 ns data_read_write:data_reading_writing\|N\[6\]~353 12 COMB LAB_X62_Y14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.668 ns; Loc. = LAB_X62_Y14; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[6\]~353'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[5]~352 data_read_write:data_reading_writing|N[6]~353 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.739 ns data_read_write:data_reading_writing\|N\[7\]~354 13 COMB LAB_X62_Y14 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.739 ns; Loc. = LAB_X62_Y14; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[7\]~354'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[6]~353 data_read_write:data_reading_writing|N[7]~354 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.810 ns data_read_write:data_reading_writing\|N\[8\]~355 14 COMB LAB_X62_Y14 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.810 ns; Loc. = LAB_X62_Y14; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[8\]~355'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[7]~354 data_read_write:data_reading_writing|N[8]~355 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.881 ns data_read_write:data_reading_writing\|N\[9\]~356 15 COMB LAB_X62_Y14 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.881 ns; Loc. = LAB_X62_Y14; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[9\]~356'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[8]~355 data_read_write:data_reading_writing|N[9]~356 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.952 ns data_read_write:data_reading_writing\|N\[10\]~357 16 COMB LAB_X62_Y14 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.952 ns; Loc. = LAB_X62_Y14; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[10\]~357'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[9]~356 data_read_write:data_reading_writing|N[10]~357 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.023 ns data_read_write:data_reading_writing\|N\[11\]~358 17 COMB LAB_X62_Y14 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.023 ns; Loc. = LAB_X62_Y14; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[11\]~358'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[10]~357 data_read_write:data_reading_writing|N[11]~358 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.094 ns data_read_write:data_reading_writing\|N\[12\]~359 18 COMB LAB_X62_Y14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.094 ns; Loc. = LAB_X62_Y14; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[12\]~359'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[11]~358 data_read_write:data_reading_writing|N[12]~359 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.165 ns data_read_write:data_reading_writing\|N\[13\]~360 19 COMB LAB_X62_Y14 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 5.165 ns; Loc. = LAB_X62_Y14; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[13\]~360'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[12]~359 data_read_write:data_reading_writing|N[13]~360 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.236 ns data_read_write:data_reading_writing\|N\[14\]~361 20 COMB LAB_X62_Y14 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 5.236 ns; Loc. = LAB_X62_Y14; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[14\]~361'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[13]~360 data_read_write:data_reading_writing|N[14]~361 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.307 ns data_read_write:data_reading_writing\|N\[15\]~362 21 COMB LAB_X62_Y14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.307 ns; Loc. = LAB_X62_Y14; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[15\]~362'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[14]~361 data_read_write:data_reading_writing|N[15]~362 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 5.468 ns data_read_write:data_reading_writing\|N\[16\]~363 22 COMB LAB_X62_Y13 2 " "Info: 22: + IC(0.090 ns) + CELL(0.071 ns) = 5.468 ns; Loc. = LAB_X62_Y13; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[16\]~363'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { data_read_write:data_reading_writing|N[15]~362 data_read_write:data_reading_writing|N[16]~363 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.539 ns data_read_write:data_reading_writing\|N\[17\]~364 23 COMB LAB_X62_Y13 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.539 ns; Loc. = LAB_X62_Y13; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[17\]~364'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[16]~363 data_read_write:data_reading_writing|N[17]~364 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.610 ns data_read_write:data_reading_writing\|N\[18\]~365 24 COMB LAB_X62_Y13 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 5.610 ns; Loc. = LAB_X62_Y13; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[18\]~365'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[17]~364 data_read_write:data_reading_writing|N[18]~365 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.681 ns data_read_write:data_reading_writing\|N\[19\]~366 25 COMB LAB_X62_Y13 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 5.681 ns; Loc. = LAB_X62_Y13; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[19\]~366'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[18]~365 data_read_write:data_reading_writing|N[19]~366 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.752 ns data_read_write:data_reading_writing\|N\[20\]~367 26 COMB LAB_X62_Y13 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 5.752 ns; Loc. = LAB_X62_Y13; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[20\]~367'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[19]~366 data_read_write:data_reading_writing|N[20]~367 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.823 ns data_read_write:data_reading_writing\|N\[21\]~368 27 COMB LAB_X62_Y13 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 5.823 ns; Loc. = LAB_X62_Y13; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[21\]~368'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[20]~367 data_read_write:data_reading_writing|N[21]~368 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.894 ns data_read_write:data_reading_writing\|N\[22\]~369 28 COMB LAB_X62_Y13 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 5.894 ns; Loc. = LAB_X62_Y13; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[22\]~369'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[21]~368 data_read_write:data_reading_writing|N[22]~369 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.965 ns data_read_write:data_reading_writing\|N\[23\]~370 29 COMB LAB_X62_Y13 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 5.965 ns; Loc. = LAB_X62_Y13; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[23\]~370'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[22]~369 data_read_write:data_reading_writing|N[23]~370 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.036 ns data_read_write:data_reading_writing\|N\[24\]~371 30 COMB LAB_X62_Y13 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 6.036 ns; Loc. = LAB_X62_Y13; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[24\]~371'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[23]~370 data_read_write:data_reading_writing|N[24]~371 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.107 ns data_read_write:data_reading_writing\|N\[25\]~372 31 COMB LAB_X62_Y13 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.107 ns; Loc. = LAB_X62_Y13; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[25\]~372'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[24]~371 data_read_write:data_reading_writing|N[25]~372 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.178 ns data_read_write:data_reading_writing\|N\[26\]~373 32 COMB LAB_X62_Y13 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 6.178 ns; Loc. = LAB_X62_Y13; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[26\]~373'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[25]~372 data_read_write:data_reading_writing|N[26]~373 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.249 ns data_read_write:data_reading_writing\|N\[27\]~374 33 COMB LAB_X62_Y13 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 6.249 ns; Loc. = LAB_X62_Y13; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[27\]~374'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[26]~373 data_read_write:data_reading_writing|N[27]~374 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.320 ns data_read_write:data_reading_writing\|N\[28\]~375 34 COMB LAB_X62_Y13 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 6.320 ns; Loc. = LAB_X62_Y13; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[28\]~375'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[27]~374 data_read_write:data_reading_writing|N[28]~375 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.391 ns data_read_write:data_reading_writing\|N\[29\]~376 35 COMB LAB_X62_Y13 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 6.391 ns; Loc. = LAB_X62_Y13; Fanout = 2; COMB Node = 'data_read_write:data_reading_writing\|N\[29\]~376'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[28]~375 data_read_write:data_reading_writing|N[29]~376 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.462 ns data_read_write:data_reading_writing\|N\[30\]~377 36 COMB LAB_X62_Y13 1 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 6.462 ns; Loc. = LAB_X62_Y13; Fanout = 1; COMB Node = 'data_read_write:data_reading_writing\|N\[30\]~377'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_read_write:data_reading_writing|N[29]~376 data_read_write:data_reading_writing|N[30]~377 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.872 ns data_read_write:data_reading_writing\|N\[31\]~290 37 COMB LAB_X62_Y13 1 " "Info: 37: + IC(0.000 ns) + CELL(0.410 ns) = 6.872 ns; Loc. = LAB_X62_Y13; Fanout = 1; COMB Node = 'data_read_write:data_reading_writing\|N\[31\]~290'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { data_read_write:data_reading_writing|N[30]~377 data_read_write:data_reading_writing|N[31]~290 } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.956 ns data_read_write:data_reading_writing\|N\[31\] 38 REG LAB_X62_Y13 3 " "Info: 38: + IC(0.000 ns) + CELL(0.084 ns) = 6.956 ns; Loc. = LAB_X62_Y13; Fanout = 3; REG Node = 'data_read_write:data_reading_writing\|N\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { data_read_write:data_reading_writing|N[31]~290 data_read_write:data_reading_writing|N[31] } "NODE_NAME" } } { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.255 ns ( 61.17 % ) " "Info: Total cell delay = 4.255 ns ( 61.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.701 ns ( 38.83 % ) " "Info: Total interconnect delay = 2.701 ns ( 38.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.956 ns" { data_read_write:data_reading_writing|N[9] data_read_write:data_reading_writing|LessThan1~516 data_read_write:data_reading_writing|LessThan1~519 data_read_write:data_reading_writing|always0~92 data_read_write:data_reading_writing|always0~93 data_read_write:data_reading_writing|N[0]~347 data_read_write:data_reading_writing|N[1]~348 data_read_write:data_reading_writing|N[2]~349 data_read_write:data_reading_writing|N[3]~350 data_read_write:data_reading_writing|N[4]~351 data_read_write:data_reading_writing|N[5]~352 data_read_write:data_reading_writing|N[6]~353 data_read_write:data_reading_writing|N[7]~354 data_read_write:data_reading_writing|N[8]~355 data_read_write:data_reading_writing|N[9]~356 data_read_write:data_reading_writing|N[10]~357 data_read_write:data_reading_writing|N[11]~358 data_read_write:data_reading_writing|N[12]~359 data_read_write:data_reading_writing|N[13]~360 data_read_write:data_reading_writing|N[14]~361 data_read_write:data_reading_writing|N[15]~362 data_read_write:data_reading_writing|N[16]~363 data_read_write:data_reading_writing|N[17]~364 data_read_write:data_reading_writing|N[18]~365 data_read_write:data_reading_writing|N[19]~366 data_read_write:data_reading_writing|N[20]~367 data_read_write:data_reading_writing|N[21]~368 data_read_write:data_reading_writing|N[22]~369 data_read_write:data_reading_writing|N[23]~370 data_read_write:data_reading_writing|N[24]~371 data_read_write:data_reading_writing|N[25]~372 data_read_write:data_reading_writing|N[26]~373 data_read_write:data_reading_writing|N[27]~374 data_read_write:data_reading_writing|N[28]~375 data_read_write:data_reading_writing|N[29]~376 data_read_write:data_reading_writing|N[30]~377 data_read_write:data_reading_writing|N[31]~290 data_read_write:data_reading_writing|N[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 3 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 3%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X44_Y12 X54_Y23 " "Info: The peak interconnect region extends from location X44_Y12 to location X54_Y23" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "61 " "Warning: Found 61 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ten_MHz_synch_output 0 " "Info: Pin \"ten_MHz_synch_output\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_ctrl_output 0 " "Info: Pin \"data_ctrl_output\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[0\] 0 " "Info: Pin \"Hex_displays\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[1\] 0 " "Info: Pin \"Hex_displays\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[2\] 0 " "Info: Pin \"Hex_displays\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[3\] 0 " "Info: Pin \"Hex_displays\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[4\] 0 " "Info: Pin \"Hex_displays\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[5\] 0 " "Info: Pin \"Hex_displays\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[6\] 0 " "Info: Pin \"Hex_displays\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[7\] 0 " "Info: Pin \"Hex_displays\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[8\] 0 " "Info: Pin \"Hex_displays\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[9\] 0 " "Info: Pin \"Hex_displays\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[10\] 0 " "Info: Pin \"Hex_displays\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[11\] 0 " "Info: Pin \"Hex_displays\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[12\] 0 " "Info: Pin \"Hex_displays\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[13\] 0 " "Info: Pin \"Hex_displays\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[14\] 0 " "Info: Pin \"Hex_displays\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[15\] 0 " "Info: Pin \"Hex_displays\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[16\] 0 " "Info: Pin \"Hex_displays\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[17\] 0 " "Info: Pin \"Hex_displays\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[18\] 0 " "Info: Pin \"Hex_displays\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[19\] 0 " "Info: Pin \"Hex_displays\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[20\] 0 " "Info: Pin \"Hex_displays\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[21\] 0 " "Info: Pin \"Hex_displays\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[22\] 0 " "Info: Pin \"Hex_displays\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[23\] 0 " "Info: Pin \"Hex_displays\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[24\] 0 " "Info: Pin \"Hex_displays\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[25\] 0 " "Info: Pin \"Hex_displays\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[26\] 0 " "Info: Pin \"Hex_displays\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[27\] 0 " "Info: Pin \"Hex_displays\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[28\] 0 " "Info: Pin \"Hex_displays\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[29\] 0 " "Info: Pin \"Hex_displays\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[30\] 0 " "Info: Pin \"Hex_displays\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[31\] 0 " "Info: Pin \"Hex_displays\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[32\] 0 " "Info: Pin \"Hex_displays\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[33\] 0 " "Info: Pin \"Hex_displays\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[34\] 0 " "Info: Pin \"Hex_displays\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[35\] 0 " "Info: Pin \"Hex_displays\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[36\] 0 " "Info: Pin \"Hex_displays\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[37\] 0 " "Info: Pin \"Hex_displays\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[38\] 0 " "Info: Pin \"Hex_displays\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[39\] 0 " "Info: Pin \"Hex_displays\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[40\] 0 " "Info: Pin \"Hex_displays\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[41\] 0 " "Info: Pin \"Hex_displays\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[42\] 0 " "Info: Pin \"Hex_displays\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[43\] 0 " "Info: Pin \"Hex_displays\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[44\] 0 " "Info: Pin \"Hex_displays\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[45\] 0 " "Info: Pin \"Hex_displays\[45\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[46\] 0 " "Info: Pin \"Hex_displays\[46\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[47\] 0 " "Info: Pin \"Hex_displays\[47\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[48\] 0 " "Info: Pin \"Hex_displays\[48\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[49\] 0 " "Info: Pin \"Hex_displays\[49\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[50\] 0 " "Info: Pin \"Hex_displays\[50\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[51\] 0 " "Info: Pin \"Hex_displays\[51\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[52\] 0 " "Info: Pin \"Hex_displays\[52\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[53\] 0 " "Info: Pin \"Hex_displays\[53\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[54\] 0 " "Info: Pin \"Hex_displays\[54\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex_displays\[55\] 0 " "Info: Pin \"Hex_displays\[55\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sending_trigger_output 0 " "Info: Pin \"sending_trigger_output\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displaying_trigger_output 0 " "Info: Pin \"displaying_trigger_output\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "serial_output 0 " "Info: Pin \"serial_output\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "28 " "Warning: Following 28 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[28\] VCC " "Info: Pin Hex_displays\[28\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[28\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[28] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[29\] VCC " "Info: Pin Hex_displays\[29\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[29\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[30\] VCC " "Info: Pin Hex_displays\[30\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[30\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[31\] VCC " "Info: Pin Hex_displays\[31\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[31\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[32\] VCC " "Info: Pin Hex_displays\[32\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[32\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[32] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[33\] VCC " "Info: Pin Hex_displays\[33\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[33\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[33] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[34\] VCC " "Info: Pin Hex_displays\[34\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[34\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[34] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[35\] VCC " "Info: Pin Hex_displays\[35\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[35\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[35] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[36\] VCC " "Info: Pin Hex_displays\[36\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[36\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[36] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[36] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[37\] VCC " "Info: Pin Hex_displays\[37\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[37\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[37] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[37] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[38\] VCC " "Info: Pin Hex_displays\[38\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[38\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[38] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[38] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[39\] VCC " "Info: Pin Hex_displays\[39\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[39\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[39] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[39] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[40\] VCC " "Info: Pin Hex_displays\[40\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[40\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[40] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[40] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[41\] VCC " "Info: Pin Hex_displays\[41\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[41\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[41] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[41] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[42\] VCC " "Info: Pin Hex_displays\[42\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[42\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[42] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[42] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[43\] VCC " "Info: Pin Hex_displays\[43\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[43\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[43] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[43] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[44\] VCC " "Info: Pin Hex_displays\[44\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[44\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[44] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[45\] VCC " "Info: Pin Hex_displays\[45\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[45\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[45] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[45] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[46\] VCC " "Info: Pin Hex_displays\[46\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[46\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[46] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[46] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[47\] VCC " "Info: Pin Hex_displays\[47\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[47\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[47] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[47] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[48\] VCC " "Info: Pin Hex_displays\[48\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[48\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[48] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[48] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[49\] VCC " "Info: Pin Hex_displays\[49\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[49\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[49] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[49] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[50\] VCC " "Info: Pin Hex_displays\[50\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[50\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[50] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[50] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[51\] VCC " "Info: Pin Hex_displays\[51\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[51\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[51] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[51] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[52\] VCC " "Info: Pin Hex_displays\[52\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[52\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[52] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[52] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[53\] VCC " "Info: Pin Hex_displays\[53\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[53\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[53] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[53] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[54\] VCC " "Info: Pin Hex_displays\[54\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[54\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[54] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[54] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Hex_displays\[55\] VCC " "Info: Pin Hex_displays\[55\] has VCC driving its datain port" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 124 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex_displays\[55\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[55] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hex_displays[55] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/71/quartus/selection_storer/selection_storer.fit.smsg " "Info: Generated suppressed messages file C:/altera/71/quartus/selection_storer/selection_storer.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Allocated 244 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 22 14:45:59 2010 " "Info: Processing ended: Tue Jun 22 14:45:59 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
