{
    "wire/input_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "wire/input_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "input_wire.blif",
        "max_rss(MiB)": 36.5,
        "exec_time(ms)": 84.1,
        "simulation_time(ms)": 1.6,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 5,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "wire/input_wire/k6_N10_40nm": {
        "test_name": "wire/input_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "input_wire.blif",
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 10.2,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 5,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "wire/input_wire/k6_N10_mem32K_40nm": {
        "test_name": "wire/input_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "input_wire.blif",
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 81.1,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 5,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "wire/input_wire/no_arch": {
        "test_name": "wire/input_wire/no_arch",
        "blif": "input_wire.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 4.3,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 5,
        "logic element": 5,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "wire/wire_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "wire/wire_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "wire_failure.blif",
        "max_rss(MiB)": 35.8,
        "exec_time(ms)": 62.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "wire/wire_failure/k6_N10_40nm": {
        "test_name": "wire/wire_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "wire_failure.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 9.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "wire/wire_failure/k6_N10_mem32K_40nm": {
        "test_name": "wire/wire_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "wire_failure.blif",
        "max_rss(MiB)": 34.9,
        "exec_time(ms)": 46.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "wire/wire_failure/no_arch": {
        "test_name": "wire/wire_failure/no_arch",
        "blif": "wire_failure.blif",
        "max_rss(MiB)": 14.1,
        "exec_time(ms)": 2.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "wire/wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "wire/wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "wire.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Invalid vector header format in regression_test/benchmark/verilog/keywords/wire/wire_input."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector header mismatch:"
        ],
        "generic logic size": 4
    },
    "wire/wire/k6_N10_40nm": {
        "test_name": "wire/wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "wire.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Invalid vector header format in regression_test/benchmark/verilog/keywords/wire/wire_input."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector header mismatch:"
        ],
        "generic logic size": 6
    },
    "wire/wire/k6_N10_mem32K_40nm": {
        "test_name": "wire/wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "wire.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Invalid vector header format in regression_test/benchmark/verilog/keywords/wire/wire_input."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector header mismatch:"
        ],
        "generic logic size": 6
    },
    "wire/wire/no_arch": {
        "test_name": "wire/wire/no_arch",
        "blif": "wire.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Invalid vector header format in regression_test/benchmark/verilog/keywords/wire/wire_input."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector header mismatch:"
        ]
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
