// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign.assign_in( in );
// assign out to in
wire_assign.assign_out( out );
// Design a module that adds the input to the output
module wire_add( input in, output out );
// add in to out
wire_add.assign_in( in );
// add in to out
wire_add.assign_out( out );
// Design a module that multiplies the input by the output
module wire_multiply( input in, output out );
// multiply in by out
wire_multiply.assign_in( in );
// multiply in by out
wire_multiply.assign_out( out );
// Design a module that divides the input by the output
module wire_divide( input in, output out );
// divide in by out
wire_divide.assign_in(endmodule
