C:/Efinity/2019.3/bin/efx_map --project PllClkExample --write-efx-verilog C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/outflow/PllClkExample.map.v --binary-db C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/PllClkExample.vdb --device T8F81 --family Trion --syn_options mode=speed --veri_option verilog_mode=verilog_2k,vhdl_mode=vhdl_2008 --work-dir C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/work_syn --output-dir C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/outflow --v C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v,t:verilog_2k --I C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample