// Seed: 2189567531
module module_0 (
    output uwire id_0,
    input uwire id_1,
    output wand id_2,
    input wor id_3,
    output wire id_4,
    output wire id_5,
    output supply1 id_6,
    input wor id_7,
    input supply0 id_8,
    output wor id_9
    , id_15,
    input wand id_10,
    output tri1 id_11,
    input tri1 id_12,
    input wand id_13
);
  assign id_6 = id_7;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    output wor id_2,
    output wor id_3,
    input wire id_4,
    input tri0 id_5,
    input wand id_6,
    input wand id_7,
    input wand id_8,
    input wand id_9,
    input uwire id_10,
    input wire id_11,
    output uwire id_12,
    input tri1 id_13,
    input wand id_14,
    input supply1 id_15,
    input uwire id_16,
    input supply1 id_17,
    input tri id_18,
    output wand id_19
);
  logic id_21;
  ;
  module_0 modCall_1 (
      id_19,
      id_15,
      id_19,
      id_8,
      id_3,
      id_3,
      id_12,
      id_18,
      id_14,
      id_2,
      id_14,
      id_12,
      id_9,
      id_4
  );
  assign modCall_1.id_10 = 0;
  assign id_19 = id_13;
endmodule
