#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f877ff1f8d0 .scope module, "ICESTORM_LC" "ICESTORM_LC" 2 668;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0"
    .port_info 1 /INPUT 1 "I1"
    .port_info 2 /INPUT 1 "I2"
    .port_info 3 /INPUT 1 "I3"
    .port_info 4 /INPUT 1 "CIN"
    .port_info 5 /INPUT 1 "CLK"
    .port_info 6 /INPUT 1 "CEN"
    .port_info 7 /INPUT 1 "SR"
    .port_info 8 /OUTPUT 1 "LO"
    .port_info 9 /OUTPUT 1 "O"
    .port_info 10 /OUTPUT 1 "COUT"
P_0x7f877ff20e30 .param/l "ASYNC_SR" 0 2 678, C4<0>;
P_0x7f877ff20e70 .param/l "CARRY_ENABLE" 0 2 675, C4<0>;
P_0x7f877ff20eb0 .param/l "DFF_ENABLE" 0 2 676, C4<0>;
P_0x7f877ff20ef0 .param/l "LUT_INIT" 0 2 672, C4<0000000000000000>;
P_0x7f877ff20f30 .param/l "NEG_CLK" 0 2 674, C4<0>;
P_0x7f877ff20f70 .param/l "SET_NORESET" 0 2 677, C4<0>;
L_0x7f877fe5f9f0 .functor BUFZ 1, L_0x7f877fe5f910, C4<0>, C4<0>, C4<0>;
o0x1010f3068 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1011250e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f877fe5faa0 .functor XOR 1, o0x1010f3068, L_0x1011250e0, C4<0>, C4<0>;
L_0x7f877fe5fbb0 .functor BUFZ 1, L_0x7f877fe5f910, C4<0>, C4<0>, C4<0>;
o0x1010f3008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff2cf50_0 .net "CEN", 0 0, o0x1010f3008;  0 drivers
o0x1010f3038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3cbf0_0 .net "CIN", 0 0, o0x1010f3038;  0 drivers
v0x7f877ff3cc90_0 .net "CLK", 0 0, o0x1010f3068;  0 drivers
L_0x101125008 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7f877ff3cd20_0 .net "COUT", 0 0, L_0x101125008;  1 drivers
o0x1010f30c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3cdc0_0 .net "I0", 0 0, o0x1010f30c8;  0 drivers
o0x1010f30f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3cea0_0 .net "I1", 0 0, o0x1010f30f8;  0 drivers
o0x1010f3128 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3cf40_0 .net "I2", 0 0, o0x1010f3128;  0 drivers
o0x1010f3158 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3cfe0_0 .net "I3", 0 0, o0x1010f3158;  0 drivers
v0x7f877ff3d080_0 .net "LO", 0 0, L_0x7f877fe5f9f0;  1 drivers
v0x7f877ff3d190_0 .net "O", 0 0, L_0x7f877fe5fbb0;  1 drivers
o0x1010f31e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3d220_0 .net "SR", 0 0, o0x1010f31e8;  0 drivers
v0x7f877ff3d2c0_0 .net *"_s11", 3 0, L_0x7f877fe5f220;  1 drivers
v0x7f877ff3d370_0 .net *"_s15", 1 0, L_0x7f877fe5f420;  1 drivers
v0x7f877ff3d420_0 .net *"_s17", 1 0, L_0x7f877fe5f530;  1 drivers
L_0x101125050 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f877ff3d4d0_0 .net/2u *"_s2", 7 0, L_0x101125050;  1 drivers
v0x7f877ff3d580_0 .net *"_s21", 0 0, L_0x7f877fe5f740;  1 drivers
v0x7f877ff3d630_0 .net *"_s23", 0 0, L_0x7f877fe5f820;  1 drivers
v0x7f877ff3d7c0_0 .net/2u *"_s28", 0 0, L_0x1011250e0;  1 drivers
L_0x101125098 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f877ff3d850_0 .net/2u *"_s4", 7 0, L_0x101125098;  1 drivers
v0x7f877ff3d900_0 .net *"_s9", 3 0, L_0x7f877fe5f140;  1 drivers
v0x7f877ff3d9b0_0 .net "lut_o", 0 0, L_0x7f877fe5f910;  1 drivers
v0x7f877ff3da50_0 .net "lut_s1", 1 0, L_0x7f877fe5f5d0;  1 drivers
v0x7f877ff3db00_0 .net "lut_s2", 3 0, L_0x7f877fe5f2c0;  1 drivers
v0x7f877ff3dbb0_0 .net "lut_s3", 7 0, L_0x7f877fe5efe0;  1 drivers
v0x7f877ff3dc60_0 .var "o_reg", 0 0;
v0x7f877ff3dd00_0 .net "polarized_clk", 0 0, L_0x7f877fe5faa0;  1 drivers
E_0x7f877ff0fe10 .event posedge, v0x7f877ff3d220_0, v0x7f877ff3dd00_0;
E_0x7f877ff1d0a0 .event posedge, v0x7f877ff3dd00_0;
L_0x7f877fe5efe0 .functor MUXZ 8, L_0x101125098, L_0x101125050, o0x1010f3158, C4<>;
L_0x7f877fe5f140 .part L_0x7f877fe5efe0, 4, 4;
L_0x7f877fe5f220 .part L_0x7f877fe5efe0, 0, 4;
L_0x7f877fe5f2c0 .functor MUXZ 4, L_0x7f877fe5f220, L_0x7f877fe5f140, o0x1010f3128, C4<>;
L_0x7f877fe5f420 .part L_0x7f877fe5f2c0, 2, 2;
L_0x7f877fe5f530 .part L_0x7f877fe5f2c0, 0, 2;
L_0x7f877fe5f5d0 .functor MUXZ 2, L_0x7f877fe5f530, L_0x7f877fe5f420, o0x1010f30f8, C4<>;
L_0x7f877fe5f740 .part L_0x7f877fe5f5d0, 1, 1;
L_0x7f877fe5f820 .part L_0x7f877fe5f5d0, 0, 1;
L_0x7f877fe5f910 .functor MUXZ 1, L_0x7f877fe5f820, L_0x7f877fe5f740, o0x1010f30c8, C4<>;
S_0x7f877ff21160 .scope module, "SB_CARRY" "SB_CARRY" 2 129;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CO"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "CI"
o0x1010f3758 .functor BUFZ 1, C4<z>; HiZ drive
o0x1010f3788 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f877fc141c0 .functor AND 1, o0x1010f3758, o0x1010f3788, C4<1>, C4<1>;
L_0x7f877fc0fa60 .functor OR 1, o0x1010f3758, o0x1010f3788, C4<0>, C4<0>;
o0x1010f36f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f877fc07420 .functor AND 1, L_0x7f877fc0fa60, o0x1010f36f8, C4<1>, C4<1>;
L_0x7f877fc077c0 .functor OR 1, L_0x7f877fc141c0, L_0x7f877fc07420, C4<0>, C4<0>;
v0x7f877ff3deb0_0 .net "CI", 0 0, o0x1010f36f8;  0 drivers
v0x7f877ff3df40_0 .net "CO", 0 0, L_0x7f877fc077c0;  1 drivers
v0x7f877ff3dfd0_0 .net "I0", 0 0, o0x1010f3758;  0 drivers
v0x7f877ff3e060_0 .net "I1", 0 0, o0x1010f3788;  0 drivers
v0x7f877ff3e0f0_0 .net *"_s0", 0 0, L_0x7f877fc141c0;  1 drivers
v0x7f877ff3e180_0 .net *"_s2", 0 0, L_0x7f877fc0fa60;  1 drivers
v0x7f877ff3e210_0 .net *"_s4", 0 0, L_0x7f877fc07420;  1 drivers
S_0x7f877ff106a0 .scope module, "SB_DFF" "SB_DFF" 2 135;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x1010f3908 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3e320_0 .net "C", 0 0, o0x1010f3908;  0 drivers
o0x1010f3938 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3e3d0_0 .net "D", 0 0, o0x1010f3938;  0 drivers
v0x7f877ff3e470_0 .var "Q", 0 0;
E_0x7f877ff3e2d0 .event posedge, v0x7f877ff3e320_0;
S_0x7f877ff102f0 .scope module, "SB_DFFE" "SB_DFFE" 2 141;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x1010f3a28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3e5a0_0 .net "C", 0 0, o0x1010f3a28;  0 drivers
o0x1010f3a58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3e650_0 .net "D", 0 0, o0x1010f3a58;  0 drivers
o0x1010f3a88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3e6f0_0 .net "E", 0 0, o0x1010f3a88;  0 drivers
v0x7f877ff3e780_0 .var "Q", 0 0;
E_0x7f877ff3e550 .event posedge, v0x7f877ff3e5a0_0;
S_0x7f877ff231e0 .scope module, "SB_DFFER" "SB_DFFER" 2 195;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x1010f3ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3e8d0_0 .net "C", 0 0, o0x1010f3ba8;  0 drivers
o0x1010f3bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3e980_0 .net "D", 0 0, o0x1010f3bd8;  0 drivers
o0x1010f3c08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3ea20_0 .net "E", 0 0, o0x1010f3c08;  0 drivers
v0x7f877ff3eab0_0 .var "Q", 0 0;
o0x1010f3c68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3eb50_0 .net "R", 0 0, o0x1010f3c68;  0 drivers
E_0x7f877ff3e880 .event posedge, v0x7f877ff3eb50_0, v0x7f877ff3e8d0_0;
S_0x7f877ff23340 .scope module, "SB_DFFES" "SB_DFFES" 2 215;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x1010f3d88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3ecb0_0 .net "C", 0 0, o0x1010f3d88;  0 drivers
o0x1010f3db8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3ed60_0 .net "D", 0 0, o0x1010f3db8;  0 drivers
o0x1010f3de8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3ee00_0 .net "E", 0 0, o0x1010f3de8;  0 drivers
v0x7f877ff3eeb0_0 .var "Q", 0 0;
o0x1010f3e48 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3ef50_0 .net "S", 0 0, o0x1010f3e48;  0 drivers
E_0x7f877ff10450 .event posedge, v0x7f877ff3ef50_0, v0x7f877ff3ecb0_0;
S_0x7f877ff234a0 .scope module, "SB_DFFESR" "SB_DFFESR" 2 184;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x1010f3f68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3f0b0_0 .net "C", 0 0, o0x1010f3f68;  0 drivers
o0x1010f3f98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3f160_0 .net "D", 0 0, o0x1010f3f98;  0 drivers
o0x1010f3fc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3f200_0 .net "E", 0 0, o0x1010f3fc8;  0 drivers
v0x7f877ff3f2b0_0 .var "Q", 0 0;
o0x1010f4028 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3f350_0 .net "R", 0 0, o0x1010f4028;  0 drivers
E_0x7f877ff0fd30 .event posedge, v0x7f877ff3f0b0_0;
S_0x7f877ff23600 .scope module, "SB_DFFESS" "SB_DFFESS" 2 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x1010f4148 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3f4b0_0 .net "C", 0 0, o0x1010f4148;  0 drivers
o0x1010f4178 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3f560_0 .net "D", 0 0, o0x1010f4178;  0 drivers
o0x1010f41a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3f600_0 .net "E", 0 0, o0x1010f41a8;  0 drivers
v0x7f877ff3f6b0_0 .var "Q", 0 0;
o0x1010f4208 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3f750_0 .net "S", 0 0, o0x1010f4208;  0 drivers
E_0x7f877ff10800 .event posedge, v0x7f877ff3f4b0_0;
S_0x7f877ff23760 .scope module, "SB_DFFN" "SB_DFFN" 2 226;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x1010f4328 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3f8b0_0 .net "C", 0 0, o0x1010f4328;  0 drivers
o0x1010f4358 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3f960_0 .net "D", 0 0, o0x1010f4358;  0 drivers
v0x7f877ff3fa00_0 .var "Q", 0 0;
E_0x7f877ff0f830 .event negedge, v0x7f877ff3f8b0_0;
S_0x7f877ff238c0 .scope module, "SB_DFFNE" "SB_DFFNE" 2 232;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x1010f4448 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3fb50_0 .net "C", 0 0, o0x1010f4448;  0 drivers
o0x1010f4478 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3fc00_0 .net "D", 0 0, o0x1010f4478;  0 drivers
o0x1010f44a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3fca0_0 .net "E", 0 0, o0x1010f44a8;  0 drivers
v0x7f877ff3fd30_0 .var "Q", 0 0;
E_0x7f877ff3fb00 .event negedge, v0x7f877ff3fb50_0;
S_0x7f877ff23a20 .scope module, "SB_DFFNER" "SB_DFFNER" 2 286;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x1010f45c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3fe80_0 .net "C", 0 0, o0x1010f45c8;  0 drivers
o0x1010f45f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3ff30_0 .net "D", 0 0, o0x1010f45f8;  0 drivers
o0x1010f4628 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff3ffd0_0 .net "E", 0 0, o0x1010f4628;  0 drivers
v0x7f877ff40060_0 .var "Q", 0 0;
o0x1010f4688 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff40100_0 .net "R", 0 0, o0x1010f4688;  0 drivers
E_0x7f877ff3fe30/0 .event negedge, v0x7f877ff3fe80_0;
E_0x7f877ff3fe30/1 .event posedge, v0x7f877ff40100_0;
E_0x7f877ff3fe30 .event/or E_0x7f877ff3fe30/0, E_0x7f877ff3fe30/1;
S_0x7f877ff23b80 .scope module, "SB_DFFNES" "SB_DFFNES" 2 306;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x1010f47a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff40260_0 .net "C", 0 0, o0x1010f47a8;  0 drivers
o0x1010f47d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff40310_0 .net "D", 0 0, o0x1010f47d8;  0 drivers
o0x1010f4808 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff403b0_0 .net "E", 0 0, o0x1010f4808;  0 drivers
v0x7f877ff40460_0 .var "Q", 0 0;
o0x1010f4868 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff40500_0 .net "S", 0 0, o0x1010f4868;  0 drivers
E_0x7f877ff000b0/0 .event negedge, v0x7f877ff40260_0;
E_0x7f877ff000b0/1 .event posedge, v0x7f877ff40500_0;
E_0x7f877ff000b0 .event/or E_0x7f877ff000b0/0, E_0x7f877ff000b0/1;
S_0x7f877ff23ce0 .scope module, "SB_DFFNESR" "SB_DFFNESR" 2 275;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x1010f4988 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff40660_0 .net "C", 0 0, o0x1010f4988;  0 drivers
o0x1010f49b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff40710_0 .net "D", 0 0, o0x1010f49b8;  0 drivers
o0x1010f49e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff407b0_0 .net "E", 0 0, o0x1010f49e8;  0 drivers
v0x7f877ff40860_0 .var "Q", 0 0;
o0x1010f4a48 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff40900_0 .net "R", 0 0, o0x1010f4a48;  0 drivers
E_0x7f877ff20b10 .event negedge, v0x7f877ff40660_0;
S_0x7f877ff23e40 .scope module, "SB_DFFNESS" "SB_DFFNESS" 2 295;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x1010f4b68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff40a60_0 .net "C", 0 0, o0x1010f4b68;  0 drivers
o0x1010f4b98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff40b10_0 .net "D", 0 0, o0x1010f4b98;  0 drivers
o0x1010f4bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff40bb0_0 .net "E", 0 0, o0x1010f4bc8;  0 drivers
v0x7f877ff40c60_0 .var "Q", 0 0;
o0x1010f4c28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff40d00_0 .net "S", 0 0, o0x1010f4c28;  0 drivers
E_0x7f877ff1fdb0 .event negedge, v0x7f877ff40a60_0;
S_0x7f877ff23fa0 .scope module, "SB_DFFNR" "SB_DFFNR" 2 248;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x1010f4d48 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff40e60_0 .net "C", 0 0, o0x1010f4d48;  0 drivers
o0x1010f4d78 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff40f10_0 .net "D", 0 0, o0x1010f4d78;  0 drivers
v0x7f877ff40fb0_0 .var "Q", 0 0;
o0x1010f4dd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff41060_0 .net "R", 0 0, o0x1010f4dd8;  0 drivers
E_0x7f877ff1fde0/0 .event negedge, v0x7f877ff40e60_0;
E_0x7f877ff1fde0/1 .event posedge, v0x7f877ff41060_0;
E_0x7f877ff1fde0 .event/or E_0x7f877ff1fde0/0, E_0x7f877ff1fde0/1;
S_0x7f877ff24100 .scope module, "SB_DFFNS" "SB_DFFNS" 2 266;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x1010f4ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff411b0_0 .net "C", 0 0, o0x1010f4ec8;  0 drivers
o0x1010f4ef8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff41260_0 .net "D", 0 0, o0x1010f4ef8;  0 drivers
v0x7f877ff41300_0 .var "Q", 0 0;
o0x1010f4f58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff41390_0 .net "S", 0 0, o0x1010f4f58;  0 drivers
E_0x7f877ff41160/0 .event negedge, v0x7f877ff411b0_0;
E_0x7f877ff41160/1 .event posedge, v0x7f877ff41390_0;
E_0x7f877ff41160 .event/or E_0x7f877ff41160/0, E_0x7f877ff41160/1;
S_0x7f877ff24260 .scope module, "SB_DFFNSR" "SB_DFFNSR" 2 239;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x1010f5048 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff414e0_0 .net "C", 0 0, o0x1010f5048;  0 drivers
o0x1010f5078 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff41590_0 .net "D", 0 0, o0x1010f5078;  0 drivers
v0x7f877ff41630_0 .var "Q", 0 0;
o0x1010f50d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff416c0_0 .net "R", 0 0, o0x1010f50d8;  0 drivers
E_0x7f877ff41490 .event negedge, v0x7f877ff414e0_0;
S_0x7f877ff243c0 .scope module, "SB_DFFNSS" "SB_DFFNSS" 2 257;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x1010f51c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff41810_0 .net "C", 0 0, o0x1010f51c8;  0 drivers
o0x1010f51f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff418c0_0 .net "D", 0 0, o0x1010f51f8;  0 drivers
v0x7f877ff41960_0 .var "Q", 0 0;
o0x1010f5258 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff419f0_0 .net "S", 0 0, o0x1010f5258;  0 drivers
E_0x7f877ff417c0 .event negedge, v0x7f877ff41810_0;
S_0x7f877ff24520 .scope module, "SB_DFFR" "SB_DFFR" 2 157;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x1010f5348 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff41b40_0 .net "C", 0 0, o0x1010f5348;  0 drivers
o0x1010f5378 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff41bf0_0 .net "D", 0 0, o0x1010f5378;  0 drivers
v0x7f877ff41c90_0 .var "Q", 0 0;
o0x1010f53d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff41d20_0 .net "R", 0 0, o0x1010f53d8;  0 drivers
E_0x7f877ff41af0 .event posedge, v0x7f877ff41d20_0, v0x7f877ff41b40_0;
S_0x7f877ff24680 .scope module, "SB_DFFS" "SB_DFFS" 2 175;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x1010f54c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff41e70_0 .net "C", 0 0, o0x1010f54c8;  0 drivers
o0x1010f54f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff41f20_0 .net "D", 0 0, o0x1010f54f8;  0 drivers
v0x7f877ff41fc0_0 .var "Q", 0 0;
o0x1010f5558 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff42050_0 .net "S", 0 0, o0x1010f5558;  0 drivers
E_0x7f877ff41e20 .event posedge, v0x7f877ff42050_0, v0x7f877ff41e70_0;
S_0x7f877ff24840 .scope module, "SB_DFFSR" "SB_DFFSR" 2 148;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x1010f5648 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff421a0_0 .net "C", 0 0, o0x1010f5648;  0 drivers
o0x1010f5678 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff42250_0 .net "D", 0 0, o0x1010f5678;  0 drivers
v0x7f877ff422f0_0 .var "Q", 0 0;
o0x1010f56d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff42380_0 .net "R", 0 0, o0x1010f56d8;  0 drivers
E_0x7f877ff42150 .event posedge, v0x7f877ff421a0_0;
S_0x7f877ff24a00 .scope module, "SB_DFFSS" "SB_DFFSS" 2 166;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x1010f57c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff424d0_0 .net "C", 0 0, o0x1010f57c8;  0 drivers
o0x1010f57f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff42580_0 .net "D", 0 0, o0x1010f57f8;  0 drivers
v0x7f877ff42620_0 .var "Q", 0 0;
o0x1010f5858 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877ff426b0_0 .net "S", 0 0, o0x1010f5858;  0 drivers
E_0x7f877ff42480 .event posedge, v0x7f877ff424d0_0;
S_0x7f877ff24bc0 .scope module, "SB_GB" "SB_GB" 2 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
o0x1010f5978 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f877fc07a60 .functor BUFZ 1, o0x1010f5978, C4<0>, C4<0>, C4<0>;
v0x7f877ff427b0_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x7f877fc07a60;  1 drivers
v0x7f877ff42860_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o0x1010f5978;  0 drivers
S_0x7f877ff24d20 .scope module, "SB_GB_IO" "SB_GB_IO" 2 73;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 3 /INPUT 1 "CLOCK_ENABLE"
    .port_info 4 /INPUT 1 "INPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_CLK"
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 7 /INPUT 1 "D_OUT_0"
    .port_info 8 /INPUT 1 "D_OUT_1"
    .port_info 9 /OUTPUT 1 "D_IN_0"
    .port_info 10 /OUTPUT 1 "D_IN_1"
P_0x7f877ff24e80 .param/str "IO_STANDARD" 0 2 89, "SB_LVCMOS";
P_0x7f877ff24ec0 .param/l "NEG_TRIGGER" 0 2 88, C4<0>;
P_0x7f877ff24f00 .param/l "PIN_TYPE" 0 2 86, C4<000000>;
P_0x7f877ff24f40 .param/l "PULLUP" 0 2 87, C4<0>;
o0x1010f5bb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f877fc07600 .functor BUFZ 1, o0x1010f5bb8, C4<0>, C4<0>, C4<0>;
o0x1010f5a08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe052b0_0 .net "CLOCK_ENABLE", 0 0, o0x1010f5a08;  0 drivers
v0x7f877fe53e60_0 .net "D_IN_0", 0 0, L_0x7f877fc09e50;  1 drivers
v0x7f877fe486c0_0 .net "D_IN_1", 0 0, L_0x7f877fd11140;  1 drivers
o0x1010f5a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe3aa50_0 .net "D_OUT_0", 0 0, o0x1010f5a98;  0 drivers
o0x1010f5ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe166c0_0 .net "D_OUT_1", 0 0, o0x1010f5ac8;  0 drivers
v0x7f877fe3a980_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x7f877fc07600;  1 drivers
o0x1010f5af8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe4fe30_0 .net "INPUT_CLK", 0 0, o0x1010f5af8;  0 drivers
o0x1010f5b28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe36130_0 .net "LATCH_INPUT_VALUE", 0 0, o0x1010f5b28;  0 drivers
o0x1010f5b58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe050d0_0 .net "OUTPUT_CLK", 0 0, o0x1010f5b58;  0 drivers
o0x1010f5b88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe546e0_0 .net "OUTPUT_ENABLE", 0 0, o0x1010f5b88;  0 drivers
v0x7f877fe490d0_0 .net "PACKAGE_PIN", 0 0, o0x1010f5bb8;  0 drivers
S_0x7f877ff42910 .scope module, "IO" "SB_IO" 2 98, 2 7 0, S_0x7f877ff24d20;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 2 /INPUT 1 "CLOCK_ENABLE"
    .port_info 3 /INPUT 1 "INPUT_CLK"
    .port_info 4 /INPUT 1 "OUTPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 6 /INPUT 1 "D_OUT_0"
    .port_info 7 /INPUT 1 "D_OUT_1"
    .port_info 8 /OUTPUT 1 "D_IN_0"
    .port_info 9 /OUTPUT 1 "D_IN_1"
P_0x7f877ff42ac0 .param/str "IO_STANDARD" 0 2 22, "SB_LVCMOS";
P_0x7f877ff42b00 .param/l "NEG_TRIGGER" 0 2 21, C4<0>;
P_0x7f877ff42b40 .param/l "PIN_TYPE" 0 2 19, C4<000000>;
P_0x7f877ff42b80 .param/l "PULLUP" 0 2 20, C4<0>;
L_0x7f877fc09e50 .functor BUFZ 1, v0x7f877ff43960_0, C4<0>, C4<0>, C4<0>;
L_0x7f877fd11140 .functor BUFZ 1, v0x7f877ff43a00_0, C4<0>, C4<0>, C4<0>;
v0x7f877ff43260_0 .net "CLOCK_ENABLE", 0 0, o0x1010f5a08;  alias, 0 drivers
v0x7f877ff43310_0 .net "D_IN_0", 0 0, L_0x7f877fc09e50;  alias, 1 drivers
v0x7f877ff433b0_0 .net "D_IN_1", 0 0, L_0x7f877fd11140;  alias, 1 drivers
v0x7f877ff43460_0 .net "D_OUT_0", 0 0, o0x1010f5a98;  alias, 0 drivers
v0x7f877ff43500_0 .net "D_OUT_1", 0 0, o0x1010f5ac8;  alias, 0 drivers
v0x7f877ff435e0_0 .net "INPUT_CLK", 0 0, o0x1010f5af8;  alias, 0 drivers
v0x7f877ff43680_0 .net "LATCH_INPUT_VALUE", 0 0, o0x1010f5b28;  alias, 0 drivers
v0x7f877ff43720_0 .net "OUTPUT_CLK", 0 0, o0x1010f5b58;  alias, 0 drivers
v0x7f877ff437c0_0 .net "OUTPUT_ENABLE", 0 0, o0x1010f5b88;  alias, 0 drivers
v0x7f877ff438d0_0 .net "PACKAGE_PIN", 0 0, o0x1010f5bb8;  alias, 0 drivers
v0x7f877ff43960_0 .var "din_0", 0 0;
v0x7f877ff43a00_0 .var "din_1", 0 0;
v0x7f877ff43aa0_0 .var "din_q_0", 0 0;
v0x7f877ff43b40_0 .var "din_q_1", 0 0;
v0x7f877ff43be0_0 .var "dout", 0 0;
v0x7f877ff43c80_0 .var "dout_q_0", 0 0;
v0x7f877ff43d20_0 .var "dout_q_1", 0 0;
v0x7f877ff43eb0_0 .var "outclk_delayed_1", 0 0;
v0x7f877ff43f40_0 .var "outclk_delayed_2", 0 0;
v0x7f877ff43fd0_0 .var "outena_q", 0 0;
E_0x7f877ff42e70 .event edge, v0x7f877ff43f40_0, v0x7f877ff43c80_0, v0x7f877ff43d20_0;
E_0x7f877ff42ea0 .event edge, v0x7f877ff43eb0_0;
E_0x7f877ff42ee0 .event edge, v0x7f877ff43720_0;
E_0x7f877ff42f30 .event edge, v0x7f877ff43680_0, v0x7f877ff43aa0_0, v0x7f877ff43b40_0;
S_0x7f877ff42f80 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0x7f877ff42910;
 .timescale 0 0;
E_0x7f877ff43140 .event posedge, v0x7f877ff43720_0;
E_0x7f877ff43190 .event negedge, v0x7f877ff43720_0;
E_0x7f877ff431d0 .event negedge, v0x7f877ff435e0_0;
E_0x7f877ff43220 .event posedge, v0x7f877ff435e0_0;
S_0x7f877ff250f0 .scope module, "SB_LUT4" "SB_LUT4" 2 121;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /INPUT 1 "I3"
P_0x7f877ff20ad0 .param/l "LUT_INIT" 0 2 122, C4<0000000000000000>;
o0x1010f61e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe4f690_0 .net "I0", 0 0, o0x1010f61e8;  0 drivers
o0x1010f6218 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe4bec0_0 .net "I1", 0 0, o0x1010f6218;  0 drivers
o0x1010f6248 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe3fba0_0 .net "I2", 0 0, o0x1010f6248;  0 drivers
o0x1010f6278 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe35990_0 .net "I3", 0 0, o0x1010f6278;  0 drivers
v0x7f877fe321c0_0 .net "O", 0 0, L_0x7f877fd225a0;  1 drivers
L_0x101125128 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f877fe2ef00_0 .net/2u *"_s0", 7 0, L_0x101125128;  1 drivers
v0x7f877fe2b640_0 .net *"_s13", 1 0, L_0x7f877fd1eab0;  1 drivers
v0x7f877fe08cd0_0 .net *"_s15", 1 0, L_0x7f877fd1eb50;  1 drivers
v0x7f877fe48d80_0 .net *"_s19", 0 0, L_0x7f877fd22460;  1 drivers
L_0x101125170 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f877fe48e10_0 .net/2u *"_s2", 7 0, L_0x101125170;  1 drivers
v0x7f877fe4bbd0_0 .net *"_s21", 0 0, L_0x7f877fd22500;  1 drivers
v0x7f877fe4bc60_0 .net *"_s7", 3 0, L_0x7f877fd211b0;  1 drivers
v0x7f877fe31ed0_0 .net *"_s9", 3 0, L_0x7f877fd1e970;  1 drivers
v0x7f877fe31f60_0 .net "s1", 1 0, L_0x7f877fd223c0;  1 drivers
v0x7f877fe290b0_0 .net "s2", 3 0, L_0x7f877fd1ea10;  1 drivers
v0x7f877fe29140_0 .net "s3", 7 0, L_0x7f877fd21110;  1 drivers
L_0x7f877fd21110 .functor MUXZ 8, L_0x101125170, L_0x101125128, o0x1010f6278, C4<>;
L_0x7f877fd211b0 .part L_0x7f877fd21110, 4, 4;
L_0x7f877fd1e970 .part L_0x7f877fd21110, 0, 4;
L_0x7f877fd1ea10 .functor MUXZ 4, L_0x7f877fd1e970, L_0x7f877fd211b0, o0x1010f6248, C4<>;
L_0x7f877fd1eab0 .part L_0x7f877fd1ea10, 2, 2;
L_0x7f877fd1eb50 .part L_0x7f877fd1ea10, 0, 2;
L_0x7f877fd223c0 .functor MUXZ 2, L_0x7f877fd1eb50, L_0x7f877fd1eab0, o0x1010f6218, C4<>;
L_0x7f877fd22460 .part L_0x7f877fd223c0, 1, 1;
L_0x7f877fd22500 .part L_0x7f877fd223c0, 0, 1;
L_0x7f877fd225a0 .functor MUXZ 1, L_0x7f877fd22500, L_0x7f877fd22460, o0x1010f61e8, C4<>;
S_0x7f877ff25380 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 2 806;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x7f8781804000 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 823, "FIXED";
P_0x7f8781804040 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 824, "FIXED";
P_0x7f8781804080 .param/l "DIVF" 0 2 831, C4<0000000>;
P_0x7f87818040c0 .param/l "DIVQ" 0 2 832, C4<000>;
P_0x7f8781804100 .param/l "DIVR" 0 2 830, C4<0000>;
P_0x7f8781804140 .param/l "ENABLE_ICEGATE_PORTA" 0 2 834, C4<0>;
P_0x7f8781804180 .param/l "ENABLE_ICEGATE_PORTB" 0 2 835, C4<0>;
P_0x7f87818041c0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 837, +C4<00000000000000000000000000000001>;
P_0x7f8781804200 .param/l "FDA_FEEDBACK" 0 2 826, C4<0000>;
P_0x7f8781804240 .param/l "FDA_RELATIVE" 0 2 827, C4<0000>;
P_0x7f8781804280 .param/str "FEEDBACK_PATH" 0 2 822, "SIMPLE";
P_0x7f87818042c0 .param/l "FILTER_RANGE" 0 2 833, C4<000>;
P_0x7f8781804300 .param/str "PLLOUT_SELECT_PORTA" 0 2 828, "GENCLK";
P_0x7f8781804340 .param/str "PLLOUT_SELECT_PORTB" 0 2 829, "GENCLK";
P_0x7f8781804380 .param/l "SHIFTREG_DIV_MODE" 0 2 825, C4<0>;
P_0x7f87818043c0 .param/l "TEST_MODE" 0 2 836, C4<0>;
o0x1010f65d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe1be00_0 .net "BYPASS", 0 0, o0x1010f65d8;  0 drivers
o0x1010f6608 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f877fe1be90_0 .net "DYNAMICDELAY", 7 0, o0x1010f6608;  0 drivers
o0x1010f6638 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe54300_0 .net "EXTFEEDBACK", 0 0, o0x1010f6638;  0 drivers
o0x1010f6668 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe54390_0 .net "LATCHINPUTVALUE", 0 0, o0x1010f6668;  0 drivers
o0x1010f6698 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe54fb0_0 .net "LOCK", 0 0, o0x1010f6698;  0 drivers
o0x1010f66c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe55040_0 .net "PLLOUTCOREA", 0 0, o0x1010f66c8;  0 drivers
o0x1010f66f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe30310_0 .net "PLLOUTCOREB", 0 0, o0x1010f66f8;  0 drivers
o0x1010f6728 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe303a0_0 .net "PLLOUTGLOBALA", 0 0, o0x1010f6728;  0 drivers
o0x1010f6758 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe2bd10_0 .net "PLLOUTGLOBALB", 0 0, o0x1010f6758;  0 drivers
o0x1010f6788 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe2bda0_0 .net "REFERENCECLK", 0 0, o0x1010f6788;  0 drivers
o0x1010f67b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe2bb10_0 .net "RESETB", 0 0, o0x1010f67b8;  0 drivers
o0x1010f67e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe2bba0_0 .net "SCLK", 0 0, o0x1010f67e8;  0 drivers
o0x1010f6818 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe51350_0 .net "SDI", 0 0, o0x1010f6818;  0 drivers
o0x1010f6848 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe513e0_0 .net "SDO", 0 0, o0x1010f6848;  0 drivers
S_0x7f877ff25a60 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 2 841;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x7f8781804400 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 858, "FIXED";
P_0x7f8781804440 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 859, "FIXED";
P_0x7f8781804480 .param/l "DIVF" 0 2 866, C4<0000000>;
P_0x7f87818044c0 .param/l "DIVQ" 0 2 867, C4<000>;
P_0x7f8781804500 .param/l "DIVR" 0 2 865, C4<0000>;
P_0x7f8781804540 .param/l "ENABLE_ICEGATE_PORTA" 0 2 869, C4<0>;
P_0x7f8781804580 .param/l "ENABLE_ICEGATE_PORTB" 0 2 870, C4<0>;
P_0x7f87818045c0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 872, +C4<00000000000000000000000000000001>;
P_0x7f8781804600 .param/l "FDA_FEEDBACK" 0 2 861, C4<0000>;
P_0x7f8781804640 .param/l "FDA_RELATIVE" 0 2 862, C4<0000>;
P_0x7f8781804680 .param/str "FEEDBACK_PATH" 0 2 857, "SIMPLE";
P_0x7f87818046c0 .param/l "FILTER_RANGE" 0 2 868, C4<000>;
P_0x7f8781804700 .param/str "PLLOUT_SELECT_PORTA" 0 2 863, "GENCLK";
P_0x7f8781804740 .param/str "PLLOUT_SELECT_PORTB" 0 2 864, "GENCLK";
P_0x7f8781804780 .param/l "SHIFTREG_DIV_MODE" 0 2 860, C4<00>;
P_0x7f87818047c0 .param/l "TEST_MODE" 0 2 871, C4<0>;
o0x1010f6b18 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe4d130_0 .net "BYPASS", 0 0, o0x1010f6b18;  0 drivers
o0x1010f6b48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f877fe4d1c0_0 .net "DYNAMICDELAY", 7 0, o0x1010f6b48;  0 drivers
o0x1010f6b78 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe49640_0 .net "EXTFEEDBACK", 0 0, o0x1010f6b78;  0 drivers
o0x1010f6ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe496d0_0 .net "LATCHINPUTVALUE", 0 0, o0x1010f6ba8;  0 drivers
o0x1010f6bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe30ab0_0 .net "LOCK", 0 0, o0x1010f6bd8;  0 drivers
o0x1010f6c08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe30b40_0 .net "PACKAGEPIN", 0 0, o0x1010f6c08;  0 drivers
o0x1010f6c38 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe33430_0 .net "PLLOUTCOREA", 0 0, o0x1010f6c38;  0 drivers
o0x1010f6c68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe334c0_0 .net "PLLOUTCOREB", 0 0, o0x1010f6c68;  0 drivers
o0x1010f6c98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe39590_0 .net "PLLOUTGLOBALA", 0 0, o0x1010f6c98;  0 drivers
o0x1010f6cc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe39620_0 .net "PLLOUTGLOBALB", 0 0, o0x1010f6cc8;  0 drivers
o0x1010f6cf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe38e00_0 .net "RESETB", 0 0, o0x1010f6cf8;  0 drivers
o0x1010f6d28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe38e90_0 .net "SCLK", 0 0, o0x1010f6d28;  0 drivers
o0x1010f6d58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe288c0_0 .net "SDI", 0 0, o0x1010f6d58;  0 drivers
o0x1010f6d88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe28950_0 .net "SDO", 0 0, o0x1010f6d88;  0 drivers
S_0x7f877ff26180 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 2 772;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x7f877ff262e0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 789, "FIXED";
P_0x7f877ff26320 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 790, "FIXED";
P_0x7f877ff26360 .param/l "DIVF" 0 2 796, C4<0000000>;
P_0x7f877ff263a0 .param/l "DIVQ" 0 2 797, C4<000>;
P_0x7f877ff263e0 .param/l "DIVR" 0 2 795, C4<0000>;
P_0x7f877ff26420 .param/l "ENABLE_ICEGATE_PORTA" 0 2 799, C4<0>;
P_0x7f877ff26460 .param/l "ENABLE_ICEGATE_PORTB" 0 2 800, C4<0>;
P_0x7f877ff264a0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 802, +C4<00000000000000000000000000000001>;
P_0x7f877ff264e0 .param/l "FDA_FEEDBACK" 0 2 792, C4<0000>;
P_0x7f877ff26520 .param/l "FDA_RELATIVE" 0 2 793, C4<0000>;
P_0x7f877ff26560 .param/str "FEEDBACK_PATH" 0 2 788, "SIMPLE";
P_0x7f877ff265a0 .param/l "FILTER_RANGE" 0 2 798, C4<000>;
P_0x7f877ff265e0 .param/str "PLLOUT_SELECT_PORTB" 0 2 794, "GENCLK";
P_0x7f877ff26620 .param/l "SHIFTREG_DIV_MODE" 0 2 791, C4<0>;
P_0x7f877ff26660 .param/l "TEST_MODE" 0 2 801, C4<0>;
o0x1010f7058 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe2c340_0 .net "BYPASS", 0 0, o0x1010f7058;  0 drivers
o0x1010f7088 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f877fe2c3d0_0 .net "DYNAMICDELAY", 7 0, o0x1010f7088;  0 drivers
o0x1010f70b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe2e040_0 .net "EXTFEEDBACK", 0 0, o0x1010f70b8;  0 drivers
o0x1010f70e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe2e0d0_0 .net "LATCHINPUTVALUE", 0 0, o0x1010f70e8;  0 drivers
o0x1010f7118 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe2dd30_0 .net "LOCK", 0 0, o0x1010f7118;  0 drivers
o0x1010f7148 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe2ddc0_0 .net "PACKAGEPIN", 0 0, o0x1010f7148;  0 drivers
o0x1010f7178 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe2cfa0_0 .net "PLLOUTCOREA", 0 0, o0x1010f7178;  0 drivers
o0x1010f71a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe2d030_0 .net "PLLOUTCOREB", 0 0, o0x1010f71a8;  0 drivers
o0x1010f71d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe2cc90_0 .net "PLLOUTGLOBALA", 0 0, o0x1010f71d8;  0 drivers
o0x1010f7208 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe2cd20_0 .net "PLLOUTGLOBALB", 0 0, o0x1010f7208;  0 drivers
o0x1010f7238 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe2c980_0 .net "RESETB", 0 0, o0x1010f7238;  0 drivers
o0x1010f7268 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe2ca10_0 .net "SCLK", 0 0, o0x1010f7268;  0 drivers
o0x1010f7298 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe52a70_0 .net "SDI", 0 0, o0x1010f7298;  0 drivers
o0x1010f72c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe52b00_0 .net "SDO", 0 0, o0x1010f72c8;  0 drivers
S_0x7f877ff26c20 .scope module, "SB_PLL40_CORE" "SB_PLL40_CORE" 2 710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0x7f877ff26d80 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 725, "FIXED";
P_0x7f877ff26dc0 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 726, "FIXED";
P_0x7f877ff26e00 .param/l "DIVF" 0 2 732, C4<0000000>;
P_0x7f877ff26e40 .param/l "DIVQ" 0 2 733, C4<000>;
P_0x7f877ff26e80 .param/l "DIVR" 0 2 731, C4<0000>;
P_0x7f877ff26ec0 .param/l "ENABLE_ICEGATE" 0 2 735, C4<0>;
P_0x7f877ff26f00 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 737, +C4<00000000000000000000000000000001>;
P_0x7f877ff26f40 .param/l "FDA_FEEDBACK" 0 2 728, C4<0000>;
P_0x7f877ff26f80 .param/l "FDA_RELATIVE" 0 2 729, C4<0000>;
P_0x7f877ff26fc0 .param/str "FEEDBACK_PATH" 0 2 724, "SIMPLE";
P_0x7f877ff27000 .param/l "FILTER_RANGE" 0 2 734, C4<000>;
P_0x7f877ff27040 .param/str "PLLOUT_SELECT" 0 2 730, "GENCLK";
P_0x7f877ff27080 .param/l "SHIFTREG_DIV_MODE" 0 2 727, C4<0>;
P_0x7f877ff270c0 .param/l "TEST_MODE" 0 2 736, C4<0>;
o0x1010f7598 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe4add0_0 .net "BYPASS", 0 0, o0x1010f7598;  0 drivers
o0x1010f75c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f877fe4ae60_0 .net "DYNAMICDELAY", 7 0, o0x1010f75c8;  0 drivers
o0x1010f75f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe4b8b0_0 .net "EXTFEEDBACK", 0 0, o0x1010f75f8;  0 drivers
o0x1010f7628 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe4b940_0 .net "LATCHINPUTVALUE", 0 0, o0x1010f7628;  0 drivers
o0x1010f7658 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe47e80_0 .net "LOCK", 0 0, o0x1010f7658;  0 drivers
o0x1010f7688 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe47f10_0 .net "PLLOUTCORE", 0 0, o0x1010f7688;  0 drivers
o0x1010f76b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe46ab0_0 .net "PLLOUTGLOBAL", 0 0, o0x1010f76b8;  0 drivers
o0x1010f76e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe46b40_0 .net "REFERENCECLK", 0 0, o0x1010f76e8;  0 drivers
o0x1010f7718 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe45a20_0 .net "RESETB", 0 0, o0x1010f7718;  0 drivers
o0x1010f7748 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe45ab0_0 .net "SCLK", 0 0, o0x1010f7748;  0 drivers
o0x1010f7778 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe43ca0_0 .net "SDI", 0 0, o0x1010f7778;  0 drivers
o0x1010f77a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe43d30_0 .net "SDO", 0 0, o0x1010f77a8;  0 drivers
S_0x7f877ff276d0 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 2 741;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0x7f877ff27830 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 756, "FIXED";
P_0x7f877ff27870 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 757, "FIXED";
P_0x7f877ff278b0 .param/l "DIVF" 0 2 763, C4<0000000>;
P_0x7f877ff278f0 .param/l "DIVQ" 0 2 764, C4<000>;
P_0x7f877ff27930 .param/l "DIVR" 0 2 762, C4<0000>;
P_0x7f877ff27970 .param/l "ENABLE_ICEGATE" 0 2 766, C4<0>;
P_0x7f877ff279b0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 768, +C4<00000000000000000000000000000001>;
P_0x7f877ff279f0 .param/l "FDA_FEEDBACK" 0 2 759, C4<0000>;
P_0x7f877ff27a30 .param/l "FDA_RELATIVE" 0 2 760, C4<0000>;
P_0x7f877ff27a70 .param/str "FEEDBACK_PATH" 0 2 755, "SIMPLE";
P_0x7f877ff27ab0 .param/l "FILTER_RANGE" 0 2 765, C4<000>;
P_0x7f877ff27af0 .param/str "PLLOUT_SELECT" 0 2 761, "GENCLK";
P_0x7f877ff27b30 .param/l "SHIFTREG_DIV_MODE" 0 2 758, C4<0>;
P_0x7f877ff27b70 .param/l "TEST_MODE" 0 2 767, C4<0>;
o0x1010f7a18 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe30db0_0 .net "BYPASS", 0 0, o0x1010f7a18;  0 drivers
o0x1010f7a48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f877fe30e40_0 .net "DYNAMICDELAY", 7 0, o0x1010f7a48;  0 drivers
o0x1010f7a78 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe415e0_0 .net "EXTFEEDBACK", 0 0, o0x1010f7a78;  0 drivers
o0x1010f7aa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe41670_0 .net "LATCHINPUTVALUE", 0 0, o0x1010f7aa8;  0 drivers
o0x1010f7ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe40b40_0 .net "LOCK", 0 0, o0x1010f7ad8;  0 drivers
o0x1010f7b08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe40bd0_0 .net "PACKAGEPIN", 0 0, o0x1010f7b08;  0 drivers
o0x1010f7b38 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe38250_0 .net "PLLOUTCORE", 0 0, o0x1010f7b38;  0 drivers
o0x1010f7b68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe382e0_0 .net "PLLOUTGLOBAL", 0 0, o0x1010f7b68;  0 drivers
o0x1010f7b98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe31bb0_0 .net "RESETB", 0 0, o0x1010f7b98;  0 drivers
o0x1010f7bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe31c40_0 .net "SCLK", 0 0, o0x1010f7bc8;  0 drivers
o0x1010f7bf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe2eb90_0 .net "SDI", 0 0, o0x1010f7bf8;  0 drivers
o0x1010f7c28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe2ec20_0 .net "SDO", 0 0, o0x1010f7c28;  0 drivers
S_0x7f877ff281c0 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 2 480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x7f8781804800 .param/l "INIT_0" 0 2 491, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781804840 .param/l "INIT_1" 0 2 492, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781804880 .param/l "INIT_2" 0 2 493, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f87818048c0 .param/l "INIT_3" 0 2 494, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781804900 .param/l "INIT_4" 0 2 495, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781804940 .param/l "INIT_5" 0 2 496, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781804980 .param/l "INIT_6" 0 2 497, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f87818049c0 .param/l "INIT_7" 0 2 498, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781804a00 .param/l "INIT_8" 0 2 499, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781804a40 .param/l "INIT_9" 0 2 500, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781804a80 .param/l "INIT_A" 0 2 501, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781804ac0 .param/l "INIT_B" 0 2 502, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781804b00 .param/l "INIT_C" 0 2 503, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781804b40 .param/l "INIT_D" 0 2 504, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781804b80 .param/l "INIT_E" 0 2 505, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781804bc0 .param/l "INIT_F" 0 2 506, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781804c00 .param/l "READ_MODE" 0 2 489, +C4<00000000000000000000000000000000>;
P_0x7f8781804c40 .param/l "WRITE_MODE" 0 2 488, +C4<00000000000000000000000000000000>;
o0x1010f83a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f877fd48110 .functor NOT 1, o0x1010f83a8, C4<0>, C4<0>, C4<0>;
o0x1010f7e98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f877fe30940_0 .net "MASK", 15 0, o0x1010f7e98;  0 drivers
o0x1010f7ec8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x7f877fe0c890_0 .net "RADDR", 10 0, o0x1010f7ec8;  0 drivers
o0x1010f7f28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe0c920_0 .net "RCLKE", 0 0, o0x1010f7f28;  0 drivers
v0x7f877fe0be50_0 .net "RCLKN", 0 0, o0x1010f83a8;  0 drivers
v0x7f877fe0bee0_0 .net "RDATA", 15 0, L_0x7f877fd47ea0;  1 drivers
o0x1010f7fb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe2e3d0_0 .net "RE", 0 0, o0x1010f7fb8;  0 drivers
o0x1010f8018 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x7f877fe2e460_0 .net "WADDR", 10 0, o0x1010f8018;  0 drivers
o0x1010f8048 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe294f0_0 .net "WCLK", 0 0, o0x1010f8048;  0 drivers
o0x1010f8078 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe29580_0 .net "WCLKE", 0 0, o0x1010f8078;  0 drivers
o0x1010f80a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f877fe28db0_0 .net "WDATA", 15 0, o0x1010f80a8;  0 drivers
o0x1010f8108 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe28e40_0 .net "WE", 0 0, o0x1010f8108;  0 drivers
S_0x7f877fe537c0 .scope module, "RAM" "SB_RAM40_4K" 2 527, 2 317 0, S_0x7f877ff281c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x7f8781000800 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781000840 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781000880 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f87810008c0 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781000900 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781000940 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781000980 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f87810009c0 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781000a00 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781000a40 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781000a80 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781000ac0 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781000b00 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781000b40 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781000b80 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781000bc0 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781000c00 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x7f8781000c40 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x7f877fe52160_0 .net "MASK", 15 0, o0x1010f7e98;  alias, 0 drivers
v0x7f877fe521f0_0 .net "RADDR", 10 0, o0x1010f7ec8;  alias, 0 drivers
v0x7f877fe51780_0 .net "RCLK", 0 0, L_0x7f877fd48110;  1 drivers
v0x7f877fe51810_0 .net "RCLKE", 0 0, o0x1010f7f28;  alias, 0 drivers
v0x7f877fe4b1f0_0 .net "RDATA", 15 0, L_0x7f877fd47ea0;  alias, 1 drivers
v0x7f877fe4b280_0 .var "RDATA_I", 15 0;
v0x7f877fe49430_0 .net "RE", 0 0, o0x1010f7fb8;  alias, 0 drivers
L_0x1011251b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f877fe494c0_0 .net "RMASK_I", 15 0, L_0x1011251b8;  1 drivers
v0x7f877fe4f350_0 .net "WADDR", 10 0, o0x1010f8018;  alias, 0 drivers
v0x7f877fe4f3e0_0 .net "WCLK", 0 0, o0x1010f8048;  alias, 0 drivers
v0x7f877fe46ed0_0 .net "WCLKE", 0 0, o0x1010f8078;  alias, 0 drivers
v0x7f877fe46f60_0 .net "WDATA", 15 0, o0x1010f80a8;  alias, 0 drivers
v0x7f877fe45e40_0 .net "WDATA_I", 15 0, L_0x7f877fd553d0;  1 drivers
v0x7f877fe45ed0_0 .net "WE", 0 0, o0x1010f8108;  alias, 0 drivers
v0x7f877fe427c0_0 .net "WMASK_I", 15 0, L_0x7f877fd112d0;  1 drivers
v0x7f877fe42850_0 .var/i "i", 31 0;
v0x7f877fe308b0 .array "memory", 255 0, 15 0;
E_0x7f877fe54250 .event posedge, v0x7f877fe51780_0;
E_0x7f877fe54540 .event posedge, v0x7f877fe4f3e0_0;
S_0x7f877fe0b9e0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x7f877fe537c0;
 .timescale 0 0;
L_0x7f877fd112d0 .functor BUFZ 16, o0x1010f7e98, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x7f877fe0ad70 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x7f877fe537c0;
 .timescale 0 0;
S_0x7f877fe0a280 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x7f877fe537c0;
 .timescale 0 0;
L_0x7f877fd553d0 .functor BUFZ 16, o0x1010f80a8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x7f877fe3b390 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x7f877fe537c0;
 .timescale 0 0;
L_0x7f877fd47ea0 .functor BUFZ 16, v0x7f877fe4b280_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x7f877ff299d0 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 2 604;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x7f8781805200 .param/l "INIT_0" 0 2 615, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805240 .param/l "INIT_1" 0 2 616, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805280 .param/l "INIT_2" 0 2 617, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f87818052c0 .param/l "INIT_3" 0 2 618, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805300 .param/l "INIT_4" 0 2 619, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805340 .param/l "INIT_5" 0 2 620, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805380 .param/l "INIT_6" 0 2 621, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f87818053c0 .param/l "INIT_7" 0 2 622, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805400 .param/l "INIT_8" 0 2 623, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805440 .param/l "INIT_9" 0 2 624, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805480 .param/l "INIT_A" 0 2 625, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f87818054c0 .param/l "INIT_B" 0 2 626, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805500 .param/l "INIT_C" 0 2 627, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805540 .param/l "INIT_D" 0 2 628, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805580 .param/l "INIT_E" 0 2 629, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f87818055c0 .param/l "INIT_F" 0 2 630, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805600 .param/l "READ_MODE" 0 2 613, +C4<00000000000000000000000000000000>;
P_0x7f8781805640 .param/l "WRITE_MODE" 0 2 612, +C4<00000000000000000000000000000000>;
o0x1010f8af8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f877fd47c30 .functor NOT 1, o0x1010f8af8, C4<0>, C4<0>, C4<0>;
o0x1010f8b28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f877fd47800 .functor NOT 1, o0x1010f8b28, C4<0>, C4<0>, C4<0>;
o0x1010f85e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f877fe158e0_0 .net "MASK", 15 0, o0x1010f85e8;  0 drivers
o0x1010f8618 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x7f877fe4b480_0 .net "RADDR", 10 0, o0x1010f8618;  0 drivers
o0x1010f8678 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe4b510_0 .net "RCLKE", 0 0, o0x1010f8678;  0 drivers
v0x7f877fe4b5a0_0 .net "RCLKN", 0 0, o0x1010f8af8;  0 drivers
v0x7f877fe31780_0 .net "RDATA", 15 0, L_0x7f877fd47ce0;  1 drivers
o0x1010f8708 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe31810_0 .net "RE", 0 0, o0x1010f8708;  0 drivers
o0x1010f8768 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x7f877fe318a0_0 .net "WADDR", 10 0, o0x1010f8768;  0 drivers
o0x1010f87c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe4fa30_0 .net "WCLKE", 0 0, o0x1010f87c8;  0 drivers
v0x7f877fe4fac0_0 .net "WCLKN", 0 0, o0x1010f8b28;  0 drivers
o0x1010f87f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f877fe4fb50_0 .net "WDATA", 15 0, o0x1010f87f8;  0 drivers
o0x1010f8858 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe4fbe0_0 .net "WE", 0 0, o0x1010f8858;  0 drivers
S_0x7f877fe1c240 .scope module, "RAM" "SB_RAM40_4K" 2 651, 2 317 0, S_0x7f877ff299d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x7f8781007000 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007040 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007080 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f87810070c0 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007100 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007140 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007180 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f87810071c0 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007200 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007240 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007280 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f87810072c0 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007300 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007340 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007380 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f87810073c0 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007400 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x7f8781007440 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x7f877fe37600_0 .net "MASK", 15 0, o0x1010f85e8;  alias, 0 drivers
v0x7f877fe379f0_0 .net "RADDR", 10 0, o0x1010f8618;  alias, 0 drivers
v0x7f877fe312a0_0 .net "RCLK", 0 0, L_0x7f877fd47c30;  1 drivers
v0x7f877fe315d0_0 .net "RCLKE", 0 0, o0x1010f8678;  alias, 0 drivers
v0x7f877fe504e0_0 .net "RDATA", 15 0, L_0x7f877fd47ce0;  alias, 1 drivers
v0x7f877fe50840_0 .var "RDATA_I", 15 0;
v0x7f877fe50ba0_0 .net "RE", 0 0, o0x1010f8708;  alias, 0 drivers
L_0x101125200 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f877fe50f00_0 .net "RMASK_I", 15 0, L_0x101125200;  1 drivers
v0x7f877fe49b20_0 .net "WADDR", 10 0, o0x1010f8768;  alias, 0 drivers
v0x7f877fe2d7c0_0 .net "WCLK", 0 0, L_0x7f877fd47800;  1 drivers
v0x7f877fe2dbe0_0 .net "WCLKE", 0 0, o0x1010f87c8;  alias, 0 drivers
v0x7f877fe2c1f0_0 .net "WDATA", 15 0, o0x1010f87f8;  alias, 0 drivers
v0x7f877fe2c830_0 .net "WDATA_I", 15 0, L_0x7f877fd47f50;  1 drivers
v0x7f877fe17300_0 .net "WE", 0 0, o0x1010f8858;  alias, 0 drivers
v0x7f877fe17390_0 .net "WMASK_I", 15 0, L_0x7f877fd481c0;  1 drivers
v0x7f877fe16fa0_0 .var/i "i", 31 0;
v0x7f877fe17030 .array "memory", 255 0, 15 0;
E_0x7f877fe05240 .event posedge, v0x7f877fe312a0_0;
E_0x7f877fe35790 .event posedge, v0x7f877fe2d7c0_0;
S_0x7f877fe366e0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x7f877fe1c240;
 .timescale 0 0;
L_0x7f877fd481c0 .functor BUFZ 16, o0x1010f85e8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x7f877fe1c5e0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x7f877fe1c240;
 .timescale 0 0;
S_0x7f877fe1baf0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x7f877fe1c240;
 .timescale 0 0;
L_0x7f877fd47f50 .functor BUFZ 16, o0x1010f87f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x7f877fe15b10 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x7f877fe1c240;
 .timescale 0 0;
L_0x7f877fd47ce0 .functor BUFZ 16, v0x7f877fe50840_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x7f877ff2b160 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 2 542;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x7f8781805800 .param/l "INIT_0" 0 2 553, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805840 .param/l "INIT_1" 0 2 554, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805880 .param/l "INIT_2" 0 2 555, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f87818058c0 .param/l "INIT_3" 0 2 556, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805900 .param/l "INIT_4" 0 2 557, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805940 .param/l "INIT_5" 0 2 558, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805980 .param/l "INIT_6" 0 2 559, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f87818059c0 .param/l "INIT_7" 0 2 560, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805a00 .param/l "INIT_8" 0 2 561, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805a40 .param/l "INIT_9" 0 2 562, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805a80 .param/l "INIT_A" 0 2 563, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805ac0 .param/l "INIT_B" 0 2 564, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805b00 .param/l "INIT_C" 0 2 565, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805b40 .param/l "INIT_D" 0 2 566, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805b80 .param/l "INIT_E" 0 2 567, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805bc0 .param/l "INIT_F" 0 2 568, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781805c00 .param/l "READ_MODE" 0 2 551, +C4<00000000000000000000000000000000>;
P_0x7f8781805c40 .param/l "WRITE_MODE" 0 2 550, +C4<00000000000000000000000000000000>;
o0x1010f9278 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f877fd47590 .functor NOT 1, o0x1010f9278, C4<0>, C4<0>, C4<0>;
o0x1010f8d68 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f877fd56180_0 .net "MASK", 15 0, o0x1010f8d68;  0 drivers
o0x1010f8d98 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x7f877fd4c440_0 .net "RADDR", 10 0, o0x1010f8d98;  0 drivers
o0x1010f8dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fd4c640_0 .net "RCLK", 0 0, o0x1010f8dc8;  0 drivers
o0x1010f8df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fd4c9c0_0 .net "RCLKE", 0 0, o0x1010f8df8;  0 drivers
v0x7f877fd4cb80_0 .net "RDATA", 15 0, L_0x7f877fd47750;  1 drivers
o0x1010f8e88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fd01e40_0 .net "RE", 0 0, o0x1010f8e88;  0 drivers
o0x1010f8ee8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x7f877fd02000_0 .net "WADDR", 10 0, o0x1010f8ee8;  0 drivers
o0x1010f8f48 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fd020c0_0 .net "WCLKE", 0 0, o0x1010f8f48;  0 drivers
v0x7f877fd09bd0_0 .net "WCLKN", 0 0, o0x1010f9278;  0 drivers
o0x1010f8f78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f877fd09d90_0 .net "WDATA", 15 0, o0x1010f8f78;  0 drivers
o0x1010f8fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fd09e50_0 .net "WE", 0 0, o0x1010f8fd8;  0 drivers
S_0x7f877fe35d30 .scope module, "RAM" "SB_RAM40_4K" 2 589, 2 317 0, S_0x7f877ff2b160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x7f8781007600 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007640 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007680 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f87810076c0 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007700 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007740 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007780 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f87810077c0 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007800 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007840 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007880 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f87810078c0 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007900 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007940 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007980 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f87810079c0 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x7f8781007a00 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x7f8781007a40 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x7f877fe57130_0 .net "MASK", 15 0, o0x1010f8d68;  alias, 0 drivers
v0x7f877fe571c0_0 .net "RADDR", 10 0, o0x1010f8d98;  alias, 0 drivers
v0x7f877fe57250_0 .net "RCLK", 0 0, o0x1010f8dc8;  alias, 0 drivers
v0x7f877fe572e0_0 .net "RCLKE", 0 0, o0x1010f8df8;  alias, 0 drivers
v0x7f877fe57370_0 .net "RDATA", 15 0, L_0x7f877fd47750;  alias, 1 drivers
v0x7f877fe57440_0 .var "RDATA_I", 15 0;
v0x7f877fe574d0_0 .net "RE", 0 0, o0x1010f8e88;  alias, 0 drivers
L_0x101125248 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f877fe57560_0 .net "RMASK_I", 15 0, L_0x101125248;  1 drivers
v0x7f877fe575f0_0 .net "WADDR", 10 0, o0x1010f8ee8;  alias, 0 drivers
v0x7f877fe57700_0 .net "WCLK", 0 0, L_0x7f877fd47590;  1 drivers
v0x7f877fe57790_0 .net "WCLKE", 0 0, o0x1010f8f48;  alias, 0 drivers
v0x7f877fe57820_0 .net "WDATA", 15 0, o0x1010f8f78;  alias, 0 drivers
v0x7f877fe578b0_0 .net "WDATA_I", 15 0, L_0x7f877fd47a70;  1 drivers
v0x7f877fe57940_0 .net "WE", 0 0, o0x1010f8fd8;  alias, 0 drivers
v0x7f877fe579d0_0 .net "WMASK_I", 15 0, L_0x7f877fd479c0;  1 drivers
v0x7f877fe57a60_0 .var/i "i", 31 0;
v0x7f877fe57af0 .array "memory", 255 0, 15 0;
E_0x7f877fe480b0 .event posedge, v0x7f877fe57250_0;
E_0x7f877fe47d90 .event posedge, v0x7f877fe57700_0;
S_0x7f877fe56ac0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x7f877fe35d30;
 .timescale 0 0;
L_0x7f877fd479c0 .functor BUFZ 16, o0x1010f8d68, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x7f877fe56c70 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x7f877fe35d30;
 .timescale 0 0;
S_0x7f877fe56e20 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x7f877fe35d30;
 .timescale 0 0;
L_0x7f877fd47a70 .functor BUFZ 16, o0x1010f8f78, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x7f877fe56f80 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x7f877fe35d30;
 .timescale 0 0;
L_0x7f877fd47750 .functor BUFZ 16, v0x7f877fe57440_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x7f877ff2caf0 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 2 878;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BOOT"
    .port_info 1 /INPUT 1 "S1"
    .port_info 2 /INPUT 1 "S0"
o0x1010f94b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fd098d0_0 .net "BOOT", 0 0, o0x1010f94b8;  0 drivers
o0x1010f94e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fd47b10_0 .net "S0", 0 0, o0x1010f94e8;  0 drivers
o0x1010f9518 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fd47ff0_0 .net "S1", 0 0, o0x1010f9518;  0 drivers
S_0x7f877ff2cc50 .scope module, "mkTb" "mkTb" 3 44;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /OUTPUT 1 "USBPU"
    .port_info 3 /OUTPUT 1 "RDY_usbpu"
    .port_info 4 /OUTPUT 1 "PIN_24"
    .port_info 5 /OUTPUT 1 "RDY_uart_tx"
    .port_info 6 /OUTPUT 1 "PIN_22"
    .port_info 7 /OUTPUT 1 "RDY_led"
    .port_info 8 /INPUT 1 "uart_rx_data_bit"
    .port_info 9 /INPUT 1 "EN_uart_rx"
    .port_info 10 /OUTPUT 1 "RDY_uart_rx"
    .port_info 11 /OUTPUT 1 "CLK_slow_clockUART_TX"
    .port_info 12 /OUTPUT 1 "CLK_GATE_slow_clockUART_TX"
    .port_info 13 /OUTPUT 1 "CLK_slow_clockLED"
    .port_info 14 /OUTPUT 1 "CLK_GATE_slow_clockLED"
    .port_info 15 /OUTPUT 1 "CLK_slow_clockUART_RX"
    .port_info 16 /OUTPUT 1 "CLK_GATE_slow_clockUART_RX"
L_0x7f877fd4bc80 .functor BUFZ 1, L_0x7f877fe600e0, C4<0>, C4<0>, C4<0>;
L_0x7f877fd4bef0 .functor BUFZ 1, L_0x7f877ff46b20, C4<0>, C4<0>, C4<0>;
L_0x7f877ff1d010 .functor BUFZ 1, L_0x7f877ff46d60, C4<0>, C4<0>, C4<0>;
L_0x7f877ff46850 .functor BUFZ 1, L_0x7f877fe605d0, C4<0>, C4<0>, C4<0>;
L_0x7f877ff46900 .functor BUFZ 1, L_0x7f877fe606c0, C4<0>, C4<0>, C4<0>;
L_0x7f877fd25c40 .functor AND 1, L_0x7f877fe60150, L_0x7f877fd16870, C4<1>, C4<1>;
L_0x7f877fd25760 .functor AND 1, L_0x7f877fe60150, L_0x7f877fd16910, C4<1>, C4<1>;
L_0x7f877fd4c560 .functor AND 1, L_0x7f877fe60150, L_0x7f877fd14150, C4<1>, C4<1>;
L_0x7f877fd4caa0 .functor AND 1, L_0x7f877fe60150, L_0x7f877fd141f0, C4<1>, C4<1>;
L_0x7f877fd0bf70 .functor AND 1, L_0x7f877fe60150, L_0x7f877fd14310, C4<1>, C4<1>;
L_0x7f877fd09a40 .functor OR 1, L_0x7f877fd4c560, L_0x7f877fd25c40, C4<0>, C4<0>;
L_0x7f877fd17ce0 .functor OR 1, L_0x7f877fd0bf70, L_0x7f877fd25c40, C4<0>, C4<0>;
L_0x7f877fd17d90 .functor OR 1, L_0x7f877fd17ce0, L_0x7f877fd25760, C4<0>, C4<0>;
L_0x7f877fd155a0 .functor OR 1, L_0x7f877fd17d90, L_0x7f877fd4c560, C4<0>, C4<0>;
L_0x7f877fd15650 .functor OR 1, L_0x7f877fd155a0, L_0x7f877fd4caa0, C4<0>, C4<0>;
o0x1010fcc98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f877fd4c0c0 .functor BUFZ 1, o0x1010fcc98, C4<0>, C4<0>, C4<0>;
o0x1010fc578 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f877fd15740 .functor BUFZ 1, o0x1010fc578, C4<0>, C4<0>, C4<0>;
L_0x7f877fd0f420 .functor OR 1, L_0x7f877fd0bf70, L_0x7f877fd25760, C4<0>, C4<0>;
L_0x7f877fd0f490 .functor OR 1, L_0x7f877fd0f420, L_0x7f877fd4c560, C4<0>, C4<0>;
L_0x7f877fd0e760 .functor OR 1, L_0x7f877fd0f490, L_0x7f877fd25c40, C4<0>, C4<0>;
L_0x7f877fd0e7d0 .functor OR 1, L_0x7f877fd0e760, L_0x7f877fd4caa0, C4<0>, C4<0>;
o0x1010f95d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe5c810_0 .net "CLK", 0 0, o0x1010f95d8;  0 drivers
L_0x1011252d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5c8a0_0 .net "CLK_GATE_slow_clockLED", 0 0, L_0x1011252d8;  1 drivers
L_0x101125320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5c930_0 .net "CLK_GATE_slow_clockUART_RX", 0 0, L_0x101125320;  1 drivers
L_0x101125290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5c9c0_0 .net "CLK_GATE_slow_clockUART_TX", 0 0, L_0x101125290;  1 drivers
v0x7f877fe5ca50_0 .net "CLK_slow_clockLED", 0 0, L_0x7f877fd4bef0;  1 drivers
v0x7f877fe5cae0_0 .net "CLK_slow_clockUART_RX", 0 0, L_0x7f877ff1d010;  1 drivers
v0x7f877fe5cb70_0 .net "CLK_slow_clockUART_TX", 0 0, L_0x7f877fd4bc80;  1 drivers
v0x7f877fe5cc00_0 .net "EN_uart_rx", 0 0, o0x1010fc578;  0 drivers
v0x7f877fe5cc90_0 .net "MUX_tx$data_store_1__SEL_3", 0 0, L_0x7f877fd09a40;  1 drivers
v0x7f877fe5cd20_0 .net "PIN_22", 0 0, L_0x7f877ff46a00;  1 drivers
v0x7f877fe5cdb0_0 .net "PIN_24", 0 0, L_0x7f877ff46850;  1 drivers
L_0x1011253f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5ce40_0 .net "RDY_led", 0 0, L_0x1011253f8;  1 drivers
L_0x101125440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5ced0_0 .net "RDY_uart_rx", 0 0, L_0x101125440;  1 drivers
v0x7f877fe5cf70_0 .net "RDY_uart_tx", 0 0, L_0x7f877ff46900;  1 drivers
L_0x1011253b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5d010_0 .net "RDY_usbpu", 0 0, L_0x1011253b0;  1 drivers
o0x1010fa628 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f877fe5d0b0_0 .net "RST", 0 0, o0x1010fa628;  0 drivers
L_0x101125368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5d140_0 .net "USBPU", 0 0, L_0x101125368;  1 drivers
v0x7f877fe5d2e0_0 .net "WILL_FIRE_RL_sendSignal1", 0 0, L_0x7f877fd25c40;  1 drivers
v0x7f877fe5d380_0 .net "WILL_FIRE_RL_sendSignal2", 0 0, L_0x7f877fd25760;  1 drivers
v0x7f877fe5d420_0 .net "WILL_FIRE_RL_sendSignal3", 0 0, L_0x7f877fd4c560;  1 drivers
v0x7f877fe5d4c0_0 .net "WILL_FIRE_RL_sendSignal4", 0 0, L_0x7f877fd4caa0;  1 drivers
v0x7f877fe5d560_0 .net "WILL_FIRE_RL_sendSignal5", 0 0, L_0x7f877fd0bf70;  1 drivers
L_0x1011262e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5d600_0 .net "_1__q1", 1 0, L_0x1011262e0;  1 drivers
L_0x1011260a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5d6b0_0 .net/2u *"_s36", 2 0, L_0x1011260a0;  1 drivers
v0x7f877fe5d760_0 .net *"_s38", 0 0, L_0x7f877fd16870;  1 drivers
L_0x1011260e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5d800_0 .net/2u *"_s42", 2 0, L_0x1011260e8;  1 drivers
v0x7f877fe5d8b0_0 .net *"_s44", 0 0, L_0x7f877fd16910;  1 drivers
L_0x101126130 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5d950_0 .net/2u *"_s48", 2 0, L_0x101126130;  1 drivers
v0x7f877fe5da00_0 .net *"_s50", 0 0, L_0x7f877fd14150;  1 drivers
L_0x101126178 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5daa0_0 .net/2u *"_s54", 2 0, L_0x101126178;  1 drivers
v0x7f877fe5db50_0 .net *"_s56", 0 0, L_0x7f877fd141f0;  1 drivers
L_0x1011261c0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5dbf0_0 .net/2u *"_s60", 2 0, L_0x1011261c0;  1 drivers
v0x7f877fe5dca0_0 .net *"_s62", 0 0, L_0x7f877fd14310;  1 drivers
L_0x101126208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5d1e0_0 .net/2u *"_s68", 0 0, L_0x101126208;  1 drivers
v0x7f877fe5df30_0 .net *"_s74", 0 0, L_0x7f877fd17ce0;  1 drivers
v0x7f877fe5dfc0_0 .net *"_s76", 0 0, L_0x7f877fd17d90;  1 drivers
v0x7f877fe5e050_0 .net *"_s78", 0 0, L_0x7f877fd155a0;  1 drivers
v0x7f877fe5e0e0_0 .net *"_s88", 0 0, L_0x7f877fd0f420;  1 drivers
v0x7f877fe5e170_0 .net *"_s90", 0 0, L_0x7f877fd0f490;  1 drivers
v0x7f877fe5e210_0 .net *"_s92", 0 0, L_0x7f877fd0e760;  1 drivers
v0x7f877fe5e2b0_0 .var "counter", 0 0;
v0x7f877fe5e350_0 .net "counter$D_IN", 0 0, L_0x7f877fd17ba0;  1 drivers
L_0x101126250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5e3f0_0 .net "counter$EN", 0 0, L_0x101126250;  1 drivers
v0x7f877fe5e490_0 .net "led_c1$CLK_OUT", 0 0, L_0x7f877ff46b20;  1 drivers
v0x7f877fe5e540_0 .net "rx$CLK_slow_clock", 0 0, L_0x7f877ff46d60;  1 drivers
v0x7f877fe5e5f0_0 .net "rx$EN_data_input", 0 0, L_0x7f877fd15740;  1 drivers
L_0x101126298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5e680_0 .net "rx$EN_output_data", 0 0, L_0x101126298;  1 drivers
v0x7f877fe5e710_0 .net "rx$data_input_data_bit", 0 0, L_0x7f877fd4c0c0;  1 drivers
v0x7f877fe5e7a0_0 .var "state1", 2 0;
v0x7f877fe5e830_0 .var "state1$D_IN", 2 0;
v0x7f877fe5e8c0_0 .net "state1$EN", 0 0, L_0x7f877fd15650;  1 drivers
v0x7f877fe5e950_0 .net "tx$CLK_slow_clock", 0 0, L_0x7f877fe600e0;  1 drivers
v0x7f877fe5ea00_0 .net "tx$EN_data_store", 0 0, L_0x7f877fd0e7d0;  1 drivers
v0x7f877fe5eab0_0 .net "tx$RDY_data_send", 0 0, L_0x7f877fe606c0;  1 drivers
v0x7f877fe5eb60_0 .net "tx$RDY_data_store", 0 0, L_0x7f877fe60150;  1 drivers
v0x7f877fe5ec10_0 .net "tx$data_send", 0 0, L_0x7f877fe605d0;  1 drivers
v0x7f877fe5ecc0_0 .var "tx$data_store_data", 7 0;
v0x7f877fe5ed70_0 .net "uart_rx_data_bit", 0 0, o0x1010fcc98;  0 drivers
E_0x7f877fd7b070 .event posedge, v0x7f877fd47630_0;
E_0x7f877fd7adc0 .event edge, v0x7f877fe5d4c0_0, v0x7f877fe5cc90_0, v0x7f877fe5d380_0, v0x7f877fe5d560_0;
E_0x7f877fd57a10/0 .event edge, v0x7f877fe5d4c0_0, v0x7f877fe5d420_0, v0x7f877fe5d380_0, v0x7f877fe5d2e0_0;
E_0x7f877fd57a10/1 .event edge, v0x7f877fe5d560_0;
E_0x7f877fd57a10 .event/or E_0x7f877fd57a10/0, E_0x7f877fd57a10/1;
L_0x7f877ff46a00 .part/v L_0x1011262e0, v0x7f877fe5e2b0_0, 1;
L_0x7f877fd16870 .cmp/eq 3, v0x7f877fe5e7a0_0, L_0x1011260a0;
L_0x7f877fd16910 .cmp/eq 3, v0x7f877fe5e7a0_0, L_0x1011260e8;
L_0x7f877fd14150 .cmp/eq 3, v0x7f877fe5e7a0_0, L_0x101126130;
L_0x7f877fd141f0 .cmp/eq 3, v0x7f877fe5e7a0_0, L_0x101126178;
L_0x7f877fd14310 .cmp/eq 3, v0x7f877fe5e7a0_0, L_0x1011261c0;
L_0x7f877fd17ba0 .arith/sum 1, v0x7f877fe5e2b0_0, L_0x101126208;
S_0x7f877fd473a0 .scope module, "led_c1" "ClockDiv" 3 185, 4 53 0, S_0x7f877ff2cc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_IN"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /OUTPUT 1 "PREEDGE"
    .port_info 3 /OUTPUT 1 "CLK_OUT"
P_0x7f877fd43560 .param/l "lower" 0 4 56, C4<00000000000001011110111000000000>;
P_0x7f877fd435a0 .param/l "offset" 0 4 58, C4<00000000000000000000000000000000>;
P_0x7f877fd435e0 .param/l "upper" 0 4 57, C4<00000000111110100001000111111111>;
P_0x7f877fd43620 .param/l "width" 0 4 55, C4<00000000000000000000000000011000>;
v0x7f877fd478a0_0 .net "CLK_IN", 0 0, o0x1010f95d8;  alias, 0 drivers
v0x7f877fd47630_0 .net "CLK_OUT", 0 0, L_0x7f877ff46b20;  alias, 1 drivers
v0x7f877fd4b8f0_0 .var "PREEDGE", 0 0;
L_0x101125560 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f877fd4bdd0_0 .net "RST", 0 0, L_0x101125560;  1 drivers
v0x7f877fd4bb60_0 .var "cntr", 23 0;
L_0x1011254d0 .functor BUFT 1, C4<000001011110111000000000>, C4<0>, C4<0>, C4<0>;
v0x7f877fd4b680_0 .net "lower_w", 23 0, L_0x1011254d0;  1 drivers
L_0x101125518 .functor BUFT 1, C4<011111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x7f877fd4b410_0 .net "nexttick", 23 0, L_0x101125518;  1 drivers
L_0x101125488 .functor BUFT 1, C4<111110100001000111111111>, C4<0>, C4<0>, C4<0>;
v0x7f877fd44070_0 .net "upper_w", 23 0, L_0x101125488;  1 drivers
E_0x7f877fd47e00/0 .event negedge, v0x7f877fd4bdd0_0;
E_0x7f877fd47e00/1 .event posedge, v0x7f877fd478a0_0;
E_0x7f877fd47e00 .event/or E_0x7f877fd47e00/0, E_0x7f877fd47e00/1;
E_0x7f877fd581f0 .event edge, v0x7f877fd4b410_0, v0x7f877fd4bb60_0;
L_0x7f877ff46b20 .part v0x7f877fd4bb60_0, 23, 1;
S_0x7f877fd4b180 .scope module, "rx" "mkRX" 3 191, 5 39 0, S_0x7f877ff2cc50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "baud_rate"
    .port_info 1 /INPUT 32 "clockSpeed"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RST_N"
    .port_info 4 /INPUT 1 "data_input_data_bit"
    .port_info 5 /INPUT 1 "EN_data_input"
    .port_info 6 /OUTPUT 1 "RDY_data_input"
    .port_info 7 /INPUT 1 "EN_output_data"
    .port_info 8 /OUTPUT 8 "output_data"
    .port_info 9 /OUTPUT 1 "RDY_output_data"
    .port_info 10 /OUTPUT 1 "CLK_slow_clock"
    .port_info 11 /OUTPUT 1 "CLK_GATE_slow_clock"
L_0x7f877ff46d60 .functor BUFZ 1, L_0x7f877ff46fd0, C4<0>, C4<0>, C4<0>;
L_0x7f877ff46e10 .functor BUFZ 8, v0x7f877fd10110_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f877ff46ee0 .functor BUFZ 1, v0x7f877fd13200_0, C4<0>, C4<0>, C4<0>;
L_0x7f877ff480a0 .functor AND 1, v0x7f877fd110b0_0, L_0x7f877ff47fc0, C4<1>, C4<1>;
L_0x7f877ff48230 .functor AND 1, L_0x7f877ff480a0, L_0x7f877ff48150, C4<1>, C4<1>;
L_0x7f877ff48460 .functor AND 1, L_0x7f877ff48230, L_0x7f877ff48360, C4<1>, C4<1>;
L_0x7f877ff48930 .functor BUFZ 1, L_0x7f877ff48230, C4<0>, C4<0>, C4<0>;
L_0x7f877ff489e0 .functor OR 8, v0x7f877fe598f0_0, L_0x7f877fe5fee0, C4<00000000>, C4<00000000>;
L_0x7f877ff48a90 .functor AND 8, v0x7f877fe598f0_0, L_0x7f877fe60030, C4<11111111>, C4<11111111>;
L_0x7f877ff48e10 .functor AND 1, L_0x7f877fd15740, L_0x7f877ff48cf0, C4<1>, C4<1>;
L_0x7f877ff49190 .functor AND 1, L_0x7f877ff48230, L_0x7f877ff49060, C4<1>, C4<1>;
L_0x7f877ff49380 .functor AND 1, L_0x7f877fd15740, L_0x7f877ff492e0, C4<1>, C4<1>;
L_0x7f877ff49470 .functor OR 1, L_0x7f877ff49190, L_0x7f877ff49380, C4<0>, C4<0>;
L_0x7f877ff495d0 .functor BUFZ 8, v0x7f877fe598f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f877ff497a0 .functor AND 1, L_0x7f877ff48230, L_0x7f877ff49680, C4<1>, C4<1>;
L_0x7f877ff49560 .functor AND 1, L_0x7f877ff497a0, v0x7f877fd110b0_0, C4<1>, C4<1>;
L_0x7f877fe5fc20 .functor BUFZ 1, L_0x101126298, C4<0>, C4<0>, C4<0>;
L_0x7f877fe60030 .functor NOT 8, L_0x7f877fe5fee0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f877fe57b80_0 .net "CLK", 0 0, o0x1010f95d8;  alias, 0 drivers
L_0x1011255a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f877fe57c10_0 .net "CLK_GATE_slow_clock", 0 0, L_0x1011255a8;  1 drivers
v0x7f877fe57ca0_0 .net "CLK_slow_clock", 0 0, L_0x7f877ff46d60;  alias, 1 drivers
v0x7f877fe57d30_0 .net "EN_data_input", 0 0, L_0x7f877fd15740;  alias, 1 drivers
v0x7f877fe57dc0_0 .net "EN_output_data", 0 0, L_0x101126298;  alias, 1 drivers
v0x7f877fe57e50_0 .net "MUX_state1$write_1__SEL_1", 0 0, L_0x7f877ff48460;  1 drivers
L_0x1011255f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f877fe57ee0_0 .net "RDY_data_input", 0 0, L_0x1011255f0;  1 drivers
v0x7f877fe57f70_0 .net "RDY_output_data", 0 0, L_0x7f877ff46ee0;  1 drivers
v0x7f877fe58000_0 .net "RST_N", 0 0, o0x1010fa628;  alias, 0 drivers
v0x7f877fe58090_0 .net "WILL_FIRE_RL_iterate_data", 0 0, L_0x7f877ff48230;  1 drivers
L_0x101125830 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f877fe58120_0 .net/2u *"_s14", 1 0, L_0x101125830;  1 drivers
v0x7f877fe581b0_0 .net *"_s16", 0 0, L_0x7f877ff47fc0;  1 drivers
v0x7f877fe58240_0 .net *"_s18", 0 0, L_0x7f877ff480a0;  1 drivers
v0x7f877fe582d0_0 .net *"_s21", 0 0, L_0x7f877ff48150;  1 drivers
L_0x101125878 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x7f877fe58360_0 .net/2u *"_s24", 3 0, L_0x101125878;  1 drivers
v0x7f877fe583f0_0 .net *"_s26", 0 0, L_0x7f877ff48360;  1 drivers
L_0x1011258c0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x7f877fe58480_0 .net/2u *"_s30", 3 0, L_0x1011258c0;  1 drivers
v0x7f877fe58610_0 .net *"_s32", 0 0, L_0x7f877ff48590;  1 drivers
L_0x101125908 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f877fe586a0_0 .net/2u *"_s34", 3 0, L_0x101125908;  1 drivers
v0x7f877fe58730_0 .net *"_s40", 7 0, L_0x7f877ff489e0;  1 drivers
v0x7f877fe587c0_0 .net *"_s42", 7 0, L_0x7f877ff48a90;  1 drivers
L_0x101125950 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f877fe58850_0 .net/2u *"_s46", 1 0, L_0x101125950;  1 drivers
v0x7f877fe588e0_0 .net *"_s48", 0 0, L_0x7f877ff48cf0;  1 drivers
L_0x101125998 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7f877fe58970_0 .net/2u *"_s52", 1 0, L_0x101125998;  1 drivers
L_0x1011259e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f877fe58a00_0 .net/2u *"_s54", 1 0, L_0x1011259e0;  1 drivers
L_0x101125a28 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x7f877fe58a90_0 .net/2u *"_s58", 3 0, L_0x101125a28;  1 drivers
v0x7f877fe58b20_0 .net *"_s60", 0 0, L_0x7f877ff49060;  1 drivers
v0x7f877fe58bb0_0 .net *"_s62", 0 0, L_0x7f877ff49190;  1 drivers
v0x7f877fe58c40_0 .net *"_s65", 0 0, L_0x7f877ff492e0;  1 drivers
v0x7f877fe58cd0_0 .net *"_s66", 0 0, L_0x7f877ff49380;  1 drivers
L_0x101125a70 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x7f877fe58d60_0 .net/2u *"_s72", 3 0, L_0x101125a70;  1 drivers
v0x7f877fe58df0_0 .net *"_s74", 0 0, L_0x7f877ff49680;  1 drivers
v0x7f877fe58e80_0 .net *"_s76", 0 0, L_0x7f877ff497a0;  1 drivers
L_0x101125ab8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7f877fe58510_0 .net/2u *"_s82", 3 0, L_0x101125ab8;  1 drivers
L_0x101125b00 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x7f877fe59110_0 .net/2u *"_s86", 7 0, L_0x101125b00;  1 drivers
L_0x101125b48 .functor BUFT 1, C4<00000000000000011100001000000000>, C4<0>, C4<0>, C4<0>;
v0x7f877fe591a0_0 .net "baud_rate", 31 0, L_0x101125b48;  1 drivers
v0x7f877fe59230_0 .net "c1$CLK_OUT", 0 0, L_0x7f877ff46fd0;  1 drivers
L_0x101125b90 .functor BUFT 1, C4<00000000111101000010010000000000>, C4<0>, C4<0>, C4<0>;
v0x7f877fe592c0_0 .net "clockSpeed", 31 0, L_0x101125b90;  1 drivers
v0x7f877fe59350_0 .var "count", 3 0;
v0x7f877fe593e0_0 .net "count$D_IN", 3 0, L_0x7f877ff46c00;  1 drivers
v0x7f877fe59470_0 .net "count$EN", 0 0, L_0x7f877ff48930;  1 drivers
v0x7f877fe59500_0 .net "data_fifo$dDEQ", 0 0, L_0x7f877fe5fc20;  1 drivers
v0x7f877fe59590_0 .net "data_fifo$dD_OUT", 7 0, v0x7f877fd10110_0;  1 drivers
v0x7f877fe59620_0 .net "data_fifo$dEMPTY_N", 0 0, v0x7f877fd13200_0;  1 drivers
v0x7f877fe596b0_0 .net "data_fifo$sD_IN", 7 0, L_0x7f877ff495d0;  1 drivers
v0x7f877fe59740_0 .net "data_fifo$sENQ", 0 0, L_0x7f877ff49560;  1 drivers
v0x7f877fe597d0_0 .net "data_fifo$sFULL_N", 0 0, v0x7f877fd110b0_0;  1 drivers
v0x7f877fe59860_0 .net "data_input_data_bit", 0 0, L_0x7f877fd4c0c0;  alias, 1 drivers
v0x7f877fe598f0_0 .var "data_out", 7 0;
v0x7f877fe59980_0 .net "data_out$D_IN", 7 0, L_0x7f877ff48bd0;  1 drivers
v0x7f877fe59a10_0 .net "data_out$EN", 0 0, L_0x7f877ff48e10;  1 drivers
v0x7f877fe59aa0_0 .net "output_data", 7 0, L_0x7f877ff46e10;  1 drivers
v0x7f877fc07180_0 .var "state1", 1 0;
v0x7f877fc07360_0 .net "state1$D_IN", 1 0, L_0x7f877ff48ee0;  1 drivers
v0x7f877fc07080_0 .net "state1$EN", 0 0, L_0x7f877ff49470;  1 drivers
v0x7f877fc076e0_0 .net "x__h368", 3 0, L_0x7f877fe5fd60;  1 drivers
v0x7f877fc09910_0 .net "x__h721", 7 0, L_0x7f877fe5fee0;  1 drivers
v0x7f877fc09ab0_0 .net "y__h764", 7 0, L_0x7f877fe60030;  1 drivers
L_0x7f877ff47fc0 .cmp/eq 2, v0x7f877fc07180_0, L_0x101125830;
L_0x7f877ff48150 .reduce/nor L_0x7f877fd15740;
L_0x7f877ff48360 .cmp/eq 4, v0x7f877fe59350_0, L_0x101125878;
L_0x7f877ff48590 .cmp/eq 4, v0x7f877fe59350_0, L_0x1011258c0;
L_0x7f877ff46c00 .functor MUXZ 4, L_0x7f877fe5fd60, L_0x101125908, L_0x7f877ff48590, C4<>;
L_0x7f877ff48bd0 .functor MUXZ 8, L_0x7f877ff48a90, L_0x7f877ff489e0, L_0x7f877fd4c0c0, C4<>;
L_0x7f877ff48cf0 .cmp/eq 2, v0x7f877fc07180_0, L_0x101125950;
L_0x7f877ff48ee0 .functor MUXZ 2, L_0x1011259e0, L_0x101125998, L_0x7f877ff48460, C4<>;
L_0x7f877ff49060 .cmp/eq 4, v0x7f877fe59350_0, L_0x101125a28;
L_0x7f877ff492e0 .reduce/nor L_0x7f877fd4c0c0;
L_0x7f877ff49680 .cmp/eq 4, v0x7f877fe59350_0, L_0x101125a70;
L_0x7f877fe5fd60 .arith/sum 4, v0x7f877fe59350_0, L_0x101125ab8;
L_0x7f877fe5fee0 .shift/l 8, L_0x101125b00, v0x7f877fe59350_0;
S_0x7f877fd76090 .scope module, "c1" "ClockDiv" 5 124, 4 53 0, S_0x7f877fd4b180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_IN"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /OUTPUT 1 "PREEDGE"
    .port_info 3 /OUTPUT 1 "CLK_OUT"
P_0x7f877fd25010 .param/l "lower" 0 4 56, C4<00000000000000000000000000111010>;
P_0x7f877fd25050 .param/l "offset" 0 4 58, C4<00000000000000000000000000000000>;
P_0x7f877fd25090 .param/l "upper" 0 4 57, C4<00000000000000000000000011000100>;
P_0x7f877fd250d0 .param/l "width" 0 4 55, C4<00000000000000000000000000001000>;
v0x7f877fd442e0_0 .net "CLK_IN", 0 0, o0x1010f95d8;  alias, 0 drivers
v0x7f877fd43e00_0 .net "CLK_OUT", 0 0, L_0x7f877ff46fd0;  alias, 1 drivers
v0x7f877fd43b90_0 .var "PREEDGE", 0 0;
L_0x101125710 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f877fd43920_0 .net "RST", 0 0, L_0x101125710;  1 drivers
v0x7f877fd25b20_0 .var "cntr", 7 0;
L_0x101125680 .functor BUFT 1, C4<00111010>, C4<0>, C4<0>, C4<0>;
v0x7f877fd25d90_0 .net "lower_w", 7 0, L_0x101125680;  1 drivers
L_0x1011256c8 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0x7f877fd258b0_0 .net "nexttick", 7 0, L_0x1011256c8;  1 drivers
L_0x101125638 .functor BUFT 1, C4<11000100>, C4<0>, C4<0>, C4<0>;
v0x7f877fd25640_0 .net "upper_w", 7 0, L_0x101125638;  1 drivers
E_0x7f877fd57ef0/0 .event negedge, v0x7f877fd43920_0;
E_0x7f877fd57ef0/1 .event posedge, v0x7f877fd478a0_0;
E_0x7f877fd57ef0 .event/or E_0x7f877fd57ef0/0, E_0x7f877fd57ef0/1;
E_0x7f877fd56880 .event edge, v0x7f877fd258b0_0, v0x7f877fd25b20_0;
L_0x7f877ff46fd0 .part v0x7f877fd25b20_0, 7, 1;
S_0x7f877fd551b0 .scope module, "data_fifo" "SyncFIFO" 5 132, 6 53 0, S_0x7f877fd4b180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sCLK"
    .port_info 1 /INPUT 1 "sRST"
    .port_info 2 /INPUT 1 "dCLK"
    .port_info 3 /INPUT 1 "sENQ"
    .port_info 4 /INPUT 8 "sD_IN"
    .port_info 5 /OUTPUT 1 "sFULL_N"
    .port_info 6 /INPUT 1 "dDEQ"
    .port_info 7 /OUTPUT 8 "dD_OUT"
    .port_info 8 /OUTPUT 1 "dEMPTY_N"
P_0x7f877fd55310 .param/l "dataWidth" 0 6 66, C4<00000000000000000000000000001000>;
P_0x7f877fd55350 .param/l "depth" 0 6 67, C4<00000000000000000000000000000100>;
P_0x7f877fd55390 .param/l "indxWidth" 0 6 68, C4<00000000000000000000000000000010>;
L_0x101125758 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
L_0x101126328 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
L_0x7f877ff471d0 .functor OR 3, L_0x101125758, L_0x101126328, C4<000>, C4<000>;
L_0x1011257e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f877ff472c0 .functor BUFZ 1, L_0x1011257e8, C4<0>, C4<0>, C4<0>;
L_0x7f877ff47850 .functor XOR 3, L_0x7f877ff47750, L_0x7f877ff471d0, C4<000>, C4<000>;
L_0x7f877ff47b50 .functor XOR 3, L_0x7f877ff47a60, L_0x7f877ff471d0, C4<000>, C4<000>;
v0x7f877fd085d0_0 .net *"_s23", 2 0, L_0x7f877ff47750;  1 drivers
v0x7f877fd08660_0 .net *"_s24", 2 0, L_0x7f877ff47850;  1 drivers
v0x7f877fd0ac90_0 .net *"_s29", 2 0, L_0x7f877ff47a60;  1 drivers
v0x7f877fd0ad20_0 .net *"_s30", 2 0, L_0x7f877ff47b50;  1 drivers
v0x7f877fd0adb0_0 .net *"_s35", 2 0, L_0x7f877ff47d80;  1 drivers
v0x7f877fd0ae40_0 .net *"_s6", 2 0, L_0x101126328;  1 drivers
v0x7f877fd12120_0 .net "dCLK", 0 0, o0x1010f95d8;  alias, 0 drivers
v0x7f877fd121b0_0 .net "dDEQ", 0 0, L_0x7f877fe5fc20;  alias, 1 drivers
v0x7f877fd12240_0 .net "dD_OUT", 7 0, v0x7f877fd10110_0;  alias, 1 drivers
v0x7f877fd122d0_0 .net "dDeqPtrIndx", 1 0, L_0x7f877ff47670;  1 drivers
v0x7f877fd10110_0 .var "dDoutReg", 7 0;
v0x7f877fd101a0_0 .net "dEMPTY_N", 0 0, v0x7f877fd13200_0;  alias, 1 drivers
v0x7f877fd10230_0 .var "dEnqPtr", 2 0;
v0x7f877fd102c0_0 .var "dGDeqPtr", 3 0;
v0x7f877fd130e0_0 .var "dGDeqPtr1", 3 0;
v0x7f877fd13170_0 .net "dNextNotEmpty", 0 0, L_0x7f877ff47ea0;  1 drivers
v0x7f877fd13200_0 .var "dNotEmptyReg", 0 0;
v0x7f877fd13290_0 .net "dRST", 0 0, L_0x7f877ff472c0;  1 drivers
v0x7f877fd111b0_0 .var "dSyncReg1", 2 0;
v0x7f877fd11240 .array "fifoMem", 3 0, 7 0;
v0x7f877fd1c940_0 .net "msb12set", 2 0, L_0x7f877ff471d0;  1 drivers
L_0x1011257a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7f877fd1c9d0_0 .net "msb2set", 1 0, L_0x1011257a0;  1 drivers
v0x7f877fd1ca60_0 .net "msbset", 2 0, L_0x101125758;  1 drivers
v0x7f877fd1caf0_0 .net "sCLK", 0 0, L_0x7f877ff46fd0;  alias, 1 drivers
v0x7f877fd1a930_0 .net "sD_IN", 7 0, L_0x7f877ff495d0;  alias, 1 drivers
v0x7f877fd1a9c0_0 .var "sDeqPtr", 2 0;
v0x7f877fd1aa50_0 .net "sENQ", 0 0, L_0x7f877ff49560;  alias, 1 drivers
v0x7f877fd1aae0_0 .net "sEnqPtrIndx", 1 0, L_0x7f877ff475b0;  1 drivers
v0x7f877fd1d900_0 .net "sFULL_N", 0 0, v0x7f877fd110b0_0;  alias, 1 drivers
v0x7f877fd1d990_0 .net "sFutureNotFull", 0 0, L_0x7f877ff47c60;  1 drivers
v0x7f877fd1da20_0 .var "sGEnqPtr", 3 0;
v0x7f877fd1dab0_0 .var "sGEnqPtr1", 3 0;
v0x7f877fd1b8d0_0 .net "sNextNotFull", 0 0, L_0x7f877ff47980;  1 drivers
v0x7f877fd110b0_0 .var "sNotFullReg", 0 0;
v0x7f877fd20ff0_0 .net "sRST", 0 0, L_0x1011257e8;  1 drivers
v0x7f877fd21080_0 .var "sSyncReg1", 2 0;
E_0x7f877fd57ff0/0 .event negedge, v0x7f877fd20ff0_0;
E_0x7f877fd57ff0/1 .event posedge, v0x7f877fd43e00_0;
E_0x7f877fd57ff0 .event/or E_0x7f877fd57ff0/0, E_0x7f877fd57ff0/1;
E_0x7f877fd580f0 .event posedge, v0x7f877fd478a0_0;
E_0x7f877fd577d0/0 .event negedge, v0x7f877fd13290_0;
E_0x7f877fd577d0/1 .event posedge, v0x7f877fd478a0_0;
E_0x7f877fd577d0 .event/or E_0x7f877fd577d0/0, E_0x7f877fd577d0/1;
E_0x7f877fd57c10 .event posedge, v0x7f877fd43e00_0;
L_0x7f877ff475b0 .part v0x7f877fd1da20_0, 0, 2;
L_0x7f877ff47670 .part v0x7f877fd102c0_0, 0, 2;
L_0x7f877ff47750 .part v0x7f877fd1da20_0, 1, 3;
L_0x7f877ff47980 .cmp/ne 3, L_0x7f877ff47850, v0x7f877fd1a9c0_0;
L_0x7f877ff47a60 .part v0x7f877fd1dab0_0, 1, 3;
L_0x7f877ff47c60 .cmp/ne 3, L_0x7f877ff47b50, v0x7f877fd1a9c0_0;
L_0x7f877ff47d80 .part v0x7f877fd102c0_0, 1, 3;
L_0x7f877ff47ea0 .cmp/ne 3, L_0x7f877ff47d80, v0x7f877fd10230_0;
S_0x7f877fd4ee50 .scope function, "incrGray" "incrGray" 6 311, 6 311 0, S_0x7f877fd551b0;
 .timescale 0 0;
v0x7f877fd45d50_0 .var "grayin", 2 0;
v0x7f877fd45de0_0 .var "incrGray", 2 0;
v0x7f877fd499d0_0 .var "parity", 0 0;
TD_mkTb.rx.data_fifo.incrGray ;
    %fork t_1, S_0x7f877fd45bf0;
    %jmp t_0;
    .scope S_0x7f877fd45bf0;
t_1 ;
    %load/vec4 v0x7f877fd499d0_0;
    %nor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f877fd253d0_0, 4, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f877fd4cc60_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7f877fd4cc60_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7f877fd45d50_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x7f877fd4cc60_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f877fd4c7f0_0, 0, 3;
    %load/vec4 v0x7f877fd499d0_0;
    %load/vec4 v0x7f877fd45d50_0;
    %load/vec4 v0x7f877fd4cc60_0;
    %subi 1, 0, 32;
    %part/s 1;
    %and;
    %load/vec4 v0x7f877fd4c7f0_0;
    %or/r;
    %inv;
    %and;
    %ix/getv/s 4, v0x7f877fd4cc60_0;
    %store/vec4 v0x7f877fd253d0_0, 4, 1;
    %load/vec4 v0x7f877fd4cc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f877fd4cc60_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x7f877fd45d50_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f877fd4c7f0_0, 0, 3;
    %load/vec4 v0x7f877fd499d0_0;
    %load/vec4 v0x7f877fd4c7f0_0;
    %or/r;
    %inv;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f877fd253d0_0, 4, 1;
    %load/vec4 v0x7f877fd253d0_0;
    %load/vec4 v0x7f877fd45d50_0;
    %xor;
    %store/vec4 v0x7f877fd45de0_0, 0, 3;
    %end;
    .scope S_0x7f877fd4ee50;
t_0 %join;
    %end;
S_0x7f877fd45bf0 .scope begin, "incrGrayBlock" "incrGrayBlock" 6 315, 6 315 0, S_0x7f877fd4ee50;
 .timescale 0 0;
v0x7f877fd253d0_0 .var "flips", 2 0;
v0x7f877fd4cc60_0 .var/i "i", 31 0;
v0x7f877fd4c7f0_0 .var "tempshift", 2 0;
S_0x7f877fd49a60 .scope function, "incrGrayP" "incrGrayP" 6 297, 6 297 0, S_0x7f877fd551b0;
 .timescale 0 0;
v0x7f877fd23670_0 .var "grayPin", 3 0;
v0x7f877fd23700_0 .var "incrGrayP", 3 0;
TD_mkTb.rx.data_fifo.incrGrayP ;
    %fork t_3, S_0x7f877fd41be0;
    %jmp t_2;
    .scope S_0x7f877fd41be0;
t_3 ;
    %load/vec4 v0x7f877fd23670_0;
    %parti/s 3, 1, 2;
    %store/vec4 v0x7f877fd49bc0_0, 0, 3;
    %load/vec4 v0x7f877fd23670_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7f877fd41dd0_0, 0, 1;
    %load/vec4 v0x7f877fd49bc0_0;
    %load/vec4 v0x7f877fd41dd0_0;
    %store/vec4 v0x7f877fd499d0_0, 0, 1;
    %store/vec4 v0x7f877fd45d50_0, 0, 3;
    %fork TD_mkTb.rx.data_fifo.incrGray, S_0x7f877fd4ee50;
    %join;
    %load/vec4  v0x7f877fd45de0_0;
    %store/vec4 v0x7f877fd41d40_0, 0, 3;
    %load/vec4 v0x7f877fd41d40_0;
    %load/vec4 v0x7f877fd41dd0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f877fd23700_0, 0, 4;
    %end;
    .scope S_0x7f877fd49a60;
t_2 %join;
    %end;
S_0x7f877fd41be0 .scope begin, "incrGrayPBlock" "incrGrayPBlock" 6 300, 6 300 0, S_0x7f877fd49a60;
 .timescale 0 0;
v0x7f877fd49bc0_0 .var "g", 2 0;
v0x7f877fd41d40_0 .var "i", 2 0;
v0x7f877fd41dd0_0 .var "p", 0 0;
S_0x7f877fd23790 .scope begin, "initBlock" "initBlock" 6 238, 6 238 0, S_0x7f877fd551b0;
 .timescale 0 0;
v0x7f877fd0b440_0 .var/i "i", 31 0;
S_0x7f877fd0b4d0 .scope begin, "parameter_assertions" "parameter_assertions" 6 270, 6 270 0, S_0x7f877fd551b0;
 .timescale 0 0;
v0x7f877fd0b630_0 .var/i "expDepth", 31 0;
v0x7f877fd084b0_0 .var/i "i", 31 0;
v0x7f877fd08540_0 .var/i "ok", 31 0;
S_0x7f877fe59b30 .scope module, "tx" "mkTX" 3 205, 7 38 0, S_0x7f877ff2cc50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "baud_rate"
    .port_info 1 /INPUT 32 "clockSpeed"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RST_N"
    .port_info 4 /INPUT 8 "data_store_data"
    .port_info 5 /INPUT 1 "EN_data_store"
    .port_info 6 /OUTPUT 1 "RDY_data_store"
    .port_info 7 /OUTPUT 1 "data_send"
    .port_info 8 /OUTPUT 1 "RDY_data_send"
    .port_info 9 /OUTPUT 1 "CLK_slow_clock"
    .port_info 10 /OUTPUT 1 "CLK_GATE_slow_clock"
L_0x7f877fe600e0 .functor BUFZ 1, L_0x7f877fe60730, C4<0>, C4<0>, C4<0>;
L_0x7f877fe60150 .functor BUFZ 1, v0x7f877ff44300_0, C4<0>, C4<0>, C4<0>;
L_0x7f877fe604e0 .functor AND 1, L_0x7f877fe60320, L_0x7f877fe60400, C4<1>, C4<1>;
L_0x7f877fe605d0 .functor OR 1, L_0x7f877fe60240, L_0x7f877fe604e0, C4<0>, C4<0>;
L_0x7f877fe606c0 .functor BUFZ 1, v0x7f877ff44270_0, C4<0>, C4<0>, C4<0>;
L_0x7f877fd4b370 .functor BUFZ 1, v0x7f877ff44270_0, C4<0>, C4<0>, C4<0>;
L_0x7f877fd44400 .functor BUFZ 1, L_0x7f877fd0e7d0, C4<0>, C4<0>, C4<0>;
L_0x7f877fd43af0 .functor AND 1, v0x7f877ff44270_0, L_0x7f877fd18f90, C4<1>, C4<1>;
v0x7f877ff45020_0 .net "CLK", 0 0, o0x1010f95d8;  alias, 0 drivers
L_0x101125bd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f877ff450b0_0 .net "CLK_GATE_slow_clock", 0 0, L_0x101125bd8;  1 drivers
v0x7f877ff45140_0 .net "CLK_slow_clock", 0 0, L_0x7f877fe600e0;  alias, 1 drivers
v0x7f877ff451d0_0 .net "EN_data_store", 0 0, L_0x7f877fd0e7d0;  alias, 1 drivers
v0x7f877ff45260_0 .net "RDY_data_send", 0 0, L_0x7f877fe606c0;  alias, 1 drivers
v0x7f877ff452f0_0 .net "RDY_data_store", 0 0, L_0x7f877fe60150;  alias, 1 drivers
v0x7f877ff45380_0 .net "RST_N", 0 0, o0x1010fa628;  alias, 0 drivers
v0x7f877ff45410_0 .net *"_s10", 0 0, L_0x7f877fe60320;  1 drivers
v0x7f877ff454a0_0 .net *"_s13", 0 0, L_0x7f877fe60400;  1 drivers
v0x7f877ff45530_0 .net *"_s14", 0 0, L_0x7f877fe604e0;  1 drivers
L_0x101125e60 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x7f877ff455c0_0 .net/2u *"_s24", 3 0, L_0x101125e60;  1 drivers
v0x7f877ff45650_0 .net *"_s26", 0 0, L_0x7f877fd19c90;  1 drivers
L_0x101125ea8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f877ff456e0_0 .net/2u *"_s28", 3 0, L_0x101125ea8;  1 drivers
L_0x101125ef0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7f877ff45770_0 .net/2u *"_s34", 1 0, L_0x101125ef0;  1 drivers
L_0x101125f38 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x7f877ff45800_0 .net/2u *"_s40", 3 0, L_0x101125f38;  1 drivers
v0x7f877ff45890_0 .net *"_s42", 0 0, L_0x7f877fd18f90;  1 drivers
L_0x101125f80 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7f877ff45920_0 .net/2u *"_s46", 3 0, L_0x101125f80;  1 drivers
L_0x101125fc8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7f877ff45ab0_0 .net/2u *"_s50", 3 0, L_0x101125fc8;  1 drivers
v0x7f877ff45b40_0 .net *"_s7", 0 0, L_0x7f877fe60240;  1 drivers
L_0x101125c20 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f877ff45bd0_0 .net/2u *"_s8", 3 0, L_0x101125c20;  1 drivers
L_0x101126010 .functor BUFT 1, C4<00000000000000011100001000000000>, C4<0>, C4<0>, C4<0>;
v0x7f877ff45c60_0 .net "baud_rate", 31 0, L_0x101126010;  1 drivers
v0x7f877ff45cf0_0 .net "c1$CLK_OUT", 0 0, L_0x7f877fe60730;  1 drivers
L_0x101126058 .functor BUFT 1, C4<00000000111101000010010000000000>, C4<0>, C4<0>, C4<0>;
v0x7f877ff45d80_0 .net "clockSpeed", 31 0, L_0x101126058;  1 drivers
v0x7f877ff45e20_0 .var "count", 3 0;
v0x7f877ff45ed0_0 .net "count$D_IN", 3 0, L_0x7f877fd18e50;  1 drivers
v0x7f877ff45f80_0 .net "count$EN", 0 0, L_0x7f877fd4b370;  1 drivers
v0x7f877ff46020_0 .net "data_fifo$dDEQ", 0 0, L_0x7f877fd43af0;  1 drivers
v0x7f877ff460d0_0 .net "data_fifo$dD_OUT", 9 0, v0x7f877fe5c620_0;  1 drivers
v0x7f877ff46190_0 .net "data_fifo$dEMPTY_N", 0 0, v0x7f877ff44270_0;  1 drivers
v0x7f877ff46240_0 .net "data_fifo$sD_IN", 9 0, L_0x7f877fd18ef0;  1 drivers
v0x7f877ff46300_0 .net "data_fifo$sENQ", 0 0, L_0x7f877fd44400;  1 drivers
v0x7f877ff46390_0 .net "data_fifo$sFULL_N", 0 0, v0x7f877ff44300_0;  1 drivers
v0x7f877ff46420_0 .net "data_send", 0 0, L_0x7f877fe605d0;  alias, 1 drivers
v0x7f877ff459b0_0 .net "data_store_data", 7 0, v0x7f877fe5ecc0_0;  1 drivers
v0x7f877ff466b0_0 .net "i__h350", 3 0, L_0x7f877fd19030;  1 drivers
v0x7f877ff46740_0 .net "x__h241", 3 0, L_0x7f877fd167d0;  1 drivers
L_0x7f877fe60240 .reduce/nor v0x7f877ff44270_0;
L_0x7f877fe60320 .cmp/ne 4, v0x7f877ff45e20_0, L_0x101125c20;
L_0x7f877fe60400 .part/v v0x7f877fe5c620_0, L_0x7f877fd19030, 1;
L_0x7f877fd19c90 .cmp/eq 4, v0x7f877ff45e20_0, L_0x101125e60;
L_0x7f877fd18e50 .functor MUXZ 4, L_0x7f877fd167d0, L_0x101125ea8, L_0x7f877fd19c90, C4<>;
L_0x7f877fd18ef0 .concat [ 8 2 0 0], v0x7f877fe5ecc0_0, L_0x101125ef0;
L_0x7f877fd18f90 .cmp/eq 4, v0x7f877ff45e20_0, L_0x101125f38;
L_0x7f877fd19030 .arith/sub 4, v0x7f877ff45e20_0, L_0x101125f80;
L_0x7f877fd167d0 .arith/sum 4, v0x7f877ff45e20_0, L_0x101125fc8;
S_0x7f877fe59da0 .scope module, "c1" "ClockDiv" 7 109, 4 53 0, S_0x7f877fe59b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_IN"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /OUTPUT 1 "PREEDGE"
    .port_info 3 /OUTPUT 1 "CLK_OUT"
P_0x7f877fe59f50 .param/l "lower" 0 4 56, C4<00000000000000000000000000111010>;
P_0x7f877fe59f90 .param/l "offset" 0 4 58, C4<00000000000000000000000000000000>;
P_0x7f877fe59fd0 .param/l "upper" 0 4 57, C4<00000000000000000000000011000100>;
P_0x7f877fe5a010 .param/l "width" 0 4 55, C4<00000000000000000000000000001000>;
v0x7f877fe5a1b0_0 .net "CLK_IN", 0 0, o0x1010f95d8;  alias, 0 drivers
v0x7f877fe5a240_0 .net "CLK_OUT", 0 0, L_0x7f877fe60730;  alias, 1 drivers
v0x7f877fe5a2d0_0 .var "PREEDGE", 0 0;
L_0x101125d40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5a360_0 .net "RST", 0 0, L_0x101125d40;  1 drivers
v0x7f877fe5a3f0_0 .var "cntr", 7 0;
L_0x101125cb0 .functor BUFT 1, C4<00111010>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5a4c0_0 .net "lower_w", 7 0, L_0x101125cb0;  1 drivers
L_0x101125cf8 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5a550_0 .net "nexttick", 7 0, L_0x101125cf8;  1 drivers
L_0x101125c68 .functor BUFT 1, C4<11000100>, C4<0>, C4<0>, C4<0>;
v0x7f877fe5a5e0_0 .net "upper_w", 7 0, L_0x101125c68;  1 drivers
E_0x7f877fe08e70/0 .event negedge, v0x7f877fe5a360_0;
E_0x7f877fe08e70/1 .event posedge, v0x7f877fd478a0_0;
E_0x7f877fe08e70 .event/or E_0x7f877fe08e70/0, E_0x7f877fe08e70/1;
E_0x7f877fe09020 .event edge, v0x7f877fe5a550_0, v0x7f877fe5a3f0_0;
L_0x7f877fe60730 .part v0x7f877fe5a3f0_0, 7, 1;
S_0x7f877fe5a670 .scope module, "data_fifo" "SyncFIFO" 7 117, 6 53 0, S_0x7f877fe59b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sCLK"
    .port_info 1 /INPUT 1 "sRST"
    .port_info 2 /INPUT 1 "dCLK"
    .port_info 3 /INPUT 1 "sENQ"
    .port_info 4 /INPUT 10 "sD_IN"
    .port_info 5 /OUTPUT 1 "sFULL_N"
    .port_info 6 /INPUT 1 "dDEQ"
    .port_info 7 /OUTPUT 10 "dD_OUT"
    .port_info 8 /OUTPUT 1 "dEMPTY_N"
P_0x7f877fe5a820 .param/l "dataWidth" 0 6 66, C4<00000000000000000000000000001010>;
P_0x7f877fe5a860 .param/l "depth" 0 6 67, C4<00000000000000000000000000000100>;
P_0x7f877fe5a8a0 .param/l "indxWidth" 0 6 68, C4<00000000000000000000000000000010>;
L_0x101125d88 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
L_0x101126370 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
L_0x7f877fe60850 .functor OR 3, L_0x101125d88, L_0x101126370, C4<000>, C4<000>;
L_0x101125e18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f877fe60900 .functor BUFZ 1, L_0x101125e18, C4<0>, C4<0>, C4<0>;
L_0x7f877fd4bfa0 .functor XOR 3, L_0x7f877fd1fde0, L_0x7f877fe60850, C4<000>, C4<000>;
L_0x7f877fd4bd30 .functor XOR 3, L_0x7f877fd1ff20, L_0x7f877fe60850, C4<000>, C4<000>;
v0x7f877fe5bea0_0 .net *"_s23", 2 0, L_0x7f877fd1fde0;  1 drivers
v0x7f877fe5bf60_0 .net *"_s24", 2 0, L_0x7f877fd4bfa0;  1 drivers
v0x7f877fe5c010_0 .net *"_s29", 2 0, L_0x7f877fd1ff20;  1 drivers
v0x7f877fe5c0d0_0 .net *"_s30", 2 0, L_0x7f877fd4bd30;  1 drivers
v0x7f877fe5c180_0 .net *"_s35", 2 0, L_0x7f877fd19b50;  1 drivers
v0x7f877fe5c270_0 .net *"_s6", 2 0, L_0x101126370;  1 drivers
v0x7f877fe5c320_0 .net "dCLK", 0 0, L_0x7f877fe60730;  alias, 1 drivers
v0x7f877fe5c3b0_0 .net "dDEQ", 0 0, L_0x7f877fd43af0;  alias, 1 drivers
v0x7f877fe5c440_0 .net "dD_OUT", 9 0, v0x7f877fe5c620_0;  alias, 1 drivers
v0x7f877fe5c570_0 .net "dDeqPtrIndx", 1 0, L_0x7f877fd1fd40;  1 drivers
v0x7f877fe5c620_0 .var "dDoutReg", 9 0;
v0x7f877fe5c6d0_0 .net "dEMPTY_N", 0 0, v0x7f877ff44270_0;  alias, 1 drivers
v0x7f877fe5c770_0 .var "dEnqPtr", 2 0;
v0x7f877ff440c0_0 .var "dGDeqPtr", 3 0;
v0x7f877ff44150_0 .var "dGDeqPtr1", 3 0;
v0x7f877ff441e0_0 .net "dNextNotEmpty", 0 0, L_0x7f877fd19bf0;  1 drivers
v0x7f877ff44270_0 .var "dNotEmptyReg", 0 0;
v0x7f877ff44400_0 .net "dRST", 0 0, L_0x7f877fe60900;  1 drivers
v0x7f877ff44490_0 .var "dSyncReg1", 2 0;
v0x7f877ff44520 .array "fifoMem", 3 0, 9 0;
v0x7f877ff445b0_0 .net "msb12set", 2 0, L_0x7f877fe60850;  1 drivers
L_0x101125dd0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7f877ff44640_0 .net "msb2set", 1 0, L_0x101125dd0;  1 drivers
v0x7f877ff446d0_0 .net "msbset", 2 0, L_0x101125d88;  1 drivers
v0x7f877ff44760_0 .net "sCLK", 0 0, o0x1010f95d8;  alias, 0 drivers
v0x7f877ff447f0_0 .net "sD_IN", 9 0, L_0x7f877fd18ef0;  alias, 1 drivers
v0x7f877ff44880_0 .var "sDeqPtr", 2 0;
v0x7f877ff44910_0 .net "sENQ", 0 0, L_0x7f877fd44400;  alias, 1 drivers
v0x7f877ff449a0_0 .net "sEnqPtrIndx", 1 0, L_0x7f877fc693a0;  1 drivers
v0x7f877ff44a30_0 .net "sFULL_N", 0 0, v0x7f877ff44300_0;  alias, 1 drivers
v0x7f877ff44ac0_0 .net "sFutureNotFull", 0 0, L_0x7f877fd19ab0;  1 drivers
v0x7f877ff44b50_0 .var "sGEnqPtr", 3 0;
v0x7f877ff44be0_0 .var "sGEnqPtr1", 3 0;
v0x7f877ff44c70_0 .net "sNextNotFull", 0 0, L_0x7f877fd1fe80;  1 drivers
v0x7f877ff44300_0 .var "sNotFullReg", 0 0;
v0x7f877ff44f00_0 .net "sRST", 0 0, L_0x101125e18;  1 drivers
v0x7f877ff44f90_0 .var "sSyncReg1", 2 0;
E_0x7f877fe03f80/0 .event negedge, v0x7f877ff44f00_0;
E_0x7f877fe03f80/1 .event posedge, v0x7f877fd478a0_0;
E_0x7f877fe03f80 .event/or E_0x7f877fe03f80/0, E_0x7f877fe03f80/1;
E_0x7f877fe04be0 .event posedge, v0x7f877fe5a240_0;
E_0x7f877fe04580/0 .event negedge, v0x7f877ff44400_0;
E_0x7f877fe04580/1 .event posedge, v0x7f877fe5a240_0;
E_0x7f877fe04580 .event/or E_0x7f877fe04580/0, E_0x7f877fe04580/1;
L_0x7f877fc693a0 .part v0x7f877ff44b50_0, 0, 2;
L_0x7f877fd1fd40 .part v0x7f877ff440c0_0, 0, 2;
L_0x7f877fd1fde0 .part v0x7f877ff44b50_0, 1, 3;
L_0x7f877fd1fe80 .cmp/ne 3, L_0x7f877fd4bfa0, v0x7f877ff44880_0;
L_0x7f877fd1ff20 .part v0x7f877ff44be0_0, 1, 3;
L_0x7f877fd19ab0 .cmp/ne 3, L_0x7f877fd4bd30, v0x7f877ff44880_0;
L_0x7f877fd19b50 .part v0x7f877ff440c0_0, 1, 3;
L_0x7f877fd19bf0 .cmp/ne 3, L_0x7f877fd19b50, v0x7f877fe5c770_0;
S_0x7f877fe5ab50 .scope function, "incrGray" "incrGray" 6 311, 6 311 0, S_0x7f877fe5a670;
 .timescale 0 0;
v0x7f877fe5b010_0 .var "grayin", 2 0;
v0x7f877fe5b0a0_0 .var "incrGray", 2 0;
v0x7f877fe5b130_0 .var "parity", 0 0;
TD_mkTb.tx.data_fifo.incrGray ;
    %fork t_5, S_0x7f877fe5acb0;
    %jmp t_4;
    .scope S_0x7f877fe5acb0;
t_5 ;
    %load/vec4 v0x7f877fe5b130_0;
    %nor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f877fe5ae60_0, 4, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f877fe5aef0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7f877fe5aef0_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0x7f877fe5b010_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x7f877fe5aef0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f877fe5af80_0, 0, 3;
    %load/vec4 v0x7f877fe5b130_0;
    %load/vec4 v0x7f877fe5b010_0;
    %load/vec4 v0x7f877fe5aef0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %and;
    %load/vec4 v0x7f877fe5af80_0;
    %or/r;
    %inv;
    %and;
    %ix/getv/s 4, v0x7f877fe5aef0_0;
    %store/vec4 v0x7f877fe5ae60_0, 4, 1;
    %load/vec4 v0x7f877fe5aef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f877fe5aef0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %load/vec4 v0x7f877fe5b010_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f877fe5af80_0, 0, 3;
    %load/vec4 v0x7f877fe5b130_0;
    %load/vec4 v0x7f877fe5af80_0;
    %or/r;
    %inv;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f877fe5ae60_0, 4, 1;
    %load/vec4 v0x7f877fe5ae60_0;
    %load/vec4 v0x7f877fe5b010_0;
    %xor;
    %store/vec4 v0x7f877fe5b0a0_0, 0, 3;
    %end;
    .scope S_0x7f877fe5ab50;
t_4 %join;
    %end;
S_0x7f877fe5acb0 .scope begin, "incrGrayBlock" "incrGrayBlock" 6 315, 6 315 0, S_0x7f877fe5ab50;
 .timescale 0 0;
v0x7f877fe5ae60_0 .var "flips", 2 0;
v0x7f877fe5aef0_0 .var/i "i", 31 0;
v0x7f877fe5af80_0 .var "tempshift", 2 0;
S_0x7f877fe5b1c0 .scope function, "incrGrayP" "incrGrayP" 6 297, 6 297 0, S_0x7f877fe5a670;
 .timescale 0 0;
v0x7f877fe5b6d0_0 .var "grayPin", 3 0;
v0x7f877fe5b790_0 .var "incrGrayP", 3 0;
TD_mkTb.tx.data_fifo.incrGrayP ;
    %fork t_7, S_0x7f877fe5b370;
    %jmp t_6;
    .scope S_0x7f877fe5b370;
t_7 ;
    %load/vec4 v0x7f877fe5b6d0_0;
    %parti/s 3, 1, 2;
    %store/vec4 v0x7f877fe5b520_0, 0, 3;
    %load/vec4 v0x7f877fe5b6d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7f877fe5b640_0, 0, 1;
    %load/vec4 v0x7f877fe5b520_0;
    %load/vec4 v0x7f877fe5b640_0;
    %store/vec4 v0x7f877fe5b130_0, 0, 1;
    %store/vec4 v0x7f877fe5b010_0, 0, 3;
    %fork TD_mkTb.tx.data_fifo.incrGray, S_0x7f877fe5ab50;
    %join;
    %load/vec4  v0x7f877fe5b0a0_0;
    %store/vec4 v0x7f877fe5b5b0_0, 0, 3;
    %load/vec4 v0x7f877fe5b5b0_0;
    %load/vec4 v0x7f877fe5b640_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f877fe5b790_0, 0, 4;
    %end;
    .scope S_0x7f877fe5b1c0;
t_6 %join;
    %end;
S_0x7f877fe5b370 .scope begin, "incrGrayPBlock" "incrGrayPBlock" 6 300, 6 300 0, S_0x7f877fe5b1c0;
 .timescale 0 0;
v0x7f877fe5b520_0 .var "g", 2 0;
v0x7f877fe5b5b0_0 .var "i", 2 0;
v0x7f877fe5b640_0 .var "p", 0 0;
S_0x7f877fe5b840 .scope begin, "initBlock" "initBlock" 6 238, 6 238 0, S_0x7f877fe5a670;
 .timescale 0 0;
v0x7f877fe5ba10_0 .var/i "i", 31 0;
S_0x7f877fe5bac0 .scope begin, "parameter_assertions" "parameter_assertions" 6 270, 6 270 0, S_0x7f877fe5a670;
 .timescale 0 0;
v0x7f877fe5bc70_0 .var/i "expDepth", 31 0;
v0x7f877fe5bd30_0 .var/i "i", 31 0;
v0x7f877fe5bde0_0 .var/i "ok", 31 0;
    .scope S_0x7f877ff1f8d0;
T_4 ;
    %wait E_0x7f877ff1d0a0;
    %load/vec4 v0x7f877ff2cf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7f877ff3d220_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0x7f877ff3d9b0_0;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %assign/vec4 v0x7f877ff3dc60_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f877ff1f8d0;
T_5 ;
    %wait E_0x7f877ff0fe10;
    %load/vec4 v0x7f877ff3d220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f877ff3dc60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f877ff2cf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7f877ff3d9b0_0;
    %assign/vec4 v0x7f877ff3dc60_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f877ff106a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff3e470_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7f877ff106a0;
T_7 ;
    %wait E_0x7f877ff3e2d0;
    %load/vec4 v0x7f877ff3e3d0_0;
    %assign/vec4 v0x7f877ff3e470_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f877ff102f0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff3e780_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7f877ff102f0;
T_9 ;
    %wait E_0x7f877ff3e550;
    %load/vec4 v0x7f877ff3e6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7f877ff3e650_0;
    %assign/vec4 v0x7f877ff3e780_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f877ff231e0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff3eab0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x7f877ff231e0;
T_11 ;
    %wait E_0x7f877ff3e880;
    %load/vec4 v0x7f877ff3eb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f877ff3eab0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7f877ff3ea20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7f877ff3e980_0;
    %assign/vec4 v0x7f877ff3eab0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f877ff23340;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff3eeb0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x7f877ff23340;
T_13 ;
    %wait E_0x7f877ff10450;
    %load/vec4 v0x7f877ff3ef50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f877ff3eeb0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7f877ff3ee00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7f877ff3ed60_0;
    %assign/vec4 v0x7f877ff3eeb0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f877ff234a0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff3f2b0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7f877ff234a0;
T_15 ;
    %wait E_0x7f877ff0fd30;
    %load/vec4 v0x7f877ff3f200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7f877ff3f350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f877ff3f2b0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7f877ff3f160_0;
    %assign/vec4 v0x7f877ff3f2b0_0, 0;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f877ff23600;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff3f6b0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x7f877ff23600;
T_17 ;
    %wait E_0x7f877ff10800;
    %load/vec4 v0x7f877ff3f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7f877ff3f750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f877ff3f6b0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x7f877ff3f560_0;
    %assign/vec4 v0x7f877ff3f6b0_0, 0;
T_17.3 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f877ff23760;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff3fa00_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x7f877ff23760;
T_19 ;
    %wait E_0x7f877ff0f830;
    %load/vec4 v0x7f877ff3f960_0;
    %assign/vec4 v0x7f877ff3fa00_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f877ff238c0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff3fd30_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x7f877ff238c0;
T_21 ;
    %wait E_0x7f877ff3fb00;
    %load/vec4 v0x7f877ff3fca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x7f877ff3fc00_0;
    %assign/vec4 v0x7f877ff3fd30_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f877ff23a20;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff40060_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x7f877ff23a20;
T_23 ;
    %wait E_0x7f877ff3fe30;
    %load/vec4 v0x7f877ff40100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f877ff40060_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7f877ff3ffd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x7f877ff3ff30_0;
    %assign/vec4 v0x7f877ff40060_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7f877ff23b80;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff40460_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x7f877ff23b80;
T_25 ;
    %wait E_0x7f877ff000b0;
    %load/vec4 v0x7f877ff40500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f877ff40460_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7f877ff403b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x7f877ff40310_0;
    %assign/vec4 v0x7f877ff40460_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7f877ff23ce0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff40860_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x7f877ff23ce0;
T_27 ;
    %wait E_0x7f877ff20b10;
    %load/vec4 v0x7f877ff407b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x7f877ff40900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f877ff40860_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x7f877ff40710_0;
    %assign/vec4 v0x7f877ff40860_0, 0;
T_27.3 ;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7f877ff23e40;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff40c60_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x7f877ff23e40;
T_29 ;
    %wait E_0x7f877ff1fdb0;
    %load/vec4 v0x7f877ff40bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x7f877ff40d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f877ff40c60_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x7f877ff40b10_0;
    %assign/vec4 v0x7f877ff40c60_0, 0;
T_29.3 ;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7f877ff23fa0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff40fb0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x7f877ff23fa0;
T_31 ;
    %wait E_0x7f877ff1fde0;
    %load/vec4 v0x7f877ff41060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f877ff40fb0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7f877ff40f10_0;
    %assign/vec4 v0x7f877ff40fb0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7f877ff24100;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff41300_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x7f877ff24100;
T_33 ;
    %wait E_0x7f877ff41160;
    %load/vec4 v0x7f877ff41390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f877ff41300_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x7f877ff41260_0;
    %assign/vec4 v0x7f877ff41300_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7f877ff24260;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff41630_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x7f877ff24260;
T_35 ;
    %wait E_0x7f877ff41490;
    %load/vec4 v0x7f877ff416c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f877ff41630_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x7f877ff41590_0;
    %assign/vec4 v0x7f877ff41630_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7f877ff243c0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff41960_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x7f877ff243c0;
T_37 ;
    %wait E_0x7f877ff417c0;
    %load/vec4 v0x7f877ff419f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f877ff41960_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7f877ff418c0_0;
    %assign/vec4 v0x7f877ff41960_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7f877ff24520;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff41c90_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x7f877ff24520;
T_39 ;
    %wait E_0x7f877ff41af0;
    %load/vec4 v0x7f877ff41d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f877ff41c90_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x7f877ff41bf0_0;
    %assign/vec4 v0x7f877ff41c90_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7f877ff24680;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff41fc0_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x7f877ff24680;
T_41 ;
    %wait E_0x7f877ff41e20;
    %load/vec4 v0x7f877ff42050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f877ff41fc0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x7f877ff41f20_0;
    %assign/vec4 v0x7f877ff41fc0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7f877ff24840;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff422f0_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x7f877ff24840;
T_43 ;
    %wait E_0x7f877ff42150;
    %load/vec4 v0x7f877ff42380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f877ff422f0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x7f877ff42250_0;
    %assign/vec4 v0x7f877ff422f0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7f877ff24a00;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff42620_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0x7f877ff24a00;
T_45 ;
    %wait E_0x7f877ff42480;
    %load/vec4 v0x7f877ff426b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f877ff42620_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x7f877ff42580_0;
    %assign/vec4 v0x7f877ff42620_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7f877ff42f80;
T_46 ;
    %wait E_0x7f877ff43220;
    %load/vec4 v0x7f877ff43260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x7f877ff438d0_0;
    %assign/vec4 v0x7f877ff43aa0_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7f877ff42f80;
T_47 ;
    %wait E_0x7f877ff431d0;
    %load/vec4 v0x7f877ff43260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x7f877ff438d0_0;
    %assign/vec4 v0x7f877ff43b40_0, 0;
T_47.0 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7f877ff42f80;
T_48 ;
    %wait E_0x7f877ff43140;
    %load/vec4 v0x7f877ff43260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x7f877ff43460_0;
    %assign/vec4 v0x7f877ff43c80_0, 0;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7f877ff42f80;
T_49 ;
    %wait E_0x7f877ff43190;
    %load/vec4 v0x7f877ff43260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x7f877ff43500_0;
    %assign/vec4 v0x7f877ff43d20_0, 0;
T_49.0 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x7f877ff42f80;
T_50 ;
    %wait E_0x7f877ff43140;
    %load/vec4 v0x7f877ff43260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x7f877ff437c0_0;
    %assign/vec4 v0x7f877ff43fd0_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x7f877ff42910;
T_51 ;
    %wait E_0x7f877ff42f30;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x7f877ff43680_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_51.0, 9;
    %load/vec4 v0x7f877ff43aa0_0;
    %store/vec4 v0x7f877ff43960_0, 0, 1;
T_51.0 ;
    %load/vec4 v0x7f877ff43b40_0;
    %store/vec4 v0x7f877ff43a00_0, 0, 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x7f877ff42910;
T_52 ;
    %wait E_0x7f877ff42ee0;
    %load/vec4 v0x7f877ff43720_0;
    %assign/vec4 v0x7f877ff43eb0_0, 0;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x7f877ff42910;
T_53 ;
    %wait E_0x7f877ff42ea0;
    %load/vec4 v0x7f877ff43eb0_0;
    %assign/vec4 v0x7f877ff43f40_0, 0;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x7f877ff42910;
T_54 ;
    %wait E_0x7f877ff42e70;
    %load/vec4 v0x7f877ff43f40_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_54.0, 9;
    %load/vec4 v0x7f877ff43c80_0;
    %jmp/1 T_54.1, 9;
T_54.0 ; End of true expr.
    %load/vec4 v0x7f877ff43d20_0;
    %jmp/0 T_54.1, 9;
 ; End of false expr.
    %blend;
T_54.1;
    %store/vec4 v0x7f877ff43be0_0, 0, 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x7f877fe537c0;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f877fe42850_0, 0, 32;
T_55.0 ;
    %load/vec4 v0x7f877fe42850_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_55.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe42850_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x7f877fe42850_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe42850_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x7f877fe42850_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe42850_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x7f877fe42850_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe42850_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x7f877fe42850_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe42850_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x7f877fe42850_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe42850_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x7f877fe42850_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe42850_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x7f877fe42850_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe42850_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x7f877fe42850_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe42850_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x7f877fe42850_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe42850_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x7f877fe42850_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe42850_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x7f877fe42850_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe42850_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x7f877fe42850_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe42850_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x7f877fe42850_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe42850_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x7f877fe42850_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe42850_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x7f877fe42850_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe42850_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x7f877fe42850_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 0, 4;
    %load/vec4 v0x7f877fe42850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f877fe42850_0, 0, 32;
    %jmp T_55.0;
T_55.1 ;
    %end;
    .thread T_55;
    .scope S_0x7f877fe537c0;
T_56 ;
    %wait E_0x7f877fe54540;
    %load/vec4 v0x7f877fe45ed0_0;
    %load/vec4 v0x7f877fe46ed0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x7f877fe427c0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x7f877fe45e40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f877fe4f350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 0, 4;
T_56.2 ;
    %load/vec4 v0x7f877fe427c0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.4, 8;
    %load/vec4 v0x7f877fe45e40_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7f877fe4f350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 4, 5;
T_56.4 ;
    %load/vec4 v0x7f877fe427c0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.6, 8;
    %load/vec4 v0x7f877fe45e40_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7f877fe4f350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 4, 5;
T_56.6 ;
    %load/vec4 v0x7f877fe427c0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.8, 8;
    %load/vec4 v0x7f877fe45e40_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7f877fe4f350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 4, 5;
T_56.8 ;
    %load/vec4 v0x7f877fe427c0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.10, 8;
    %load/vec4 v0x7f877fe45e40_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7f877fe4f350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 4, 5;
T_56.10 ;
    %load/vec4 v0x7f877fe427c0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.12, 8;
    %load/vec4 v0x7f877fe45e40_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x7f877fe4f350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 4, 5;
T_56.12 ;
    %load/vec4 v0x7f877fe427c0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.14, 8;
    %load/vec4 v0x7f877fe45e40_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x7f877fe4f350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 4, 5;
T_56.14 ;
    %load/vec4 v0x7f877fe427c0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.16, 8;
    %load/vec4 v0x7f877fe45e40_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7f877fe4f350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 4, 5;
T_56.16 ;
    %load/vec4 v0x7f877fe427c0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.18, 8;
    %load/vec4 v0x7f877fe45e40_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x7f877fe4f350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 4, 5;
T_56.18 ;
    %load/vec4 v0x7f877fe427c0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.20, 8;
    %load/vec4 v0x7f877fe45e40_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x7f877fe4f350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 4, 5;
T_56.20 ;
    %load/vec4 v0x7f877fe427c0_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.22, 8;
    %load/vec4 v0x7f877fe45e40_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x7f877fe4f350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 4, 5;
T_56.22 ;
    %load/vec4 v0x7f877fe427c0_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.24, 8;
    %load/vec4 v0x7f877fe45e40_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x7f877fe4f350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 4, 5;
T_56.24 ;
    %load/vec4 v0x7f877fe427c0_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.26, 8;
    %load/vec4 v0x7f877fe45e40_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x7f877fe4f350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 4, 5;
T_56.26 ;
    %load/vec4 v0x7f877fe427c0_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.28, 8;
    %load/vec4 v0x7f877fe45e40_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x7f877fe4f350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 4, 5;
T_56.28 ;
    %load/vec4 v0x7f877fe427c0_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.30, 8;
    %load/vec4 v0x7f877fe45e40_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x7f877fe4f350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 4, 5;
T_56.30 ;
    %load/vec4 v0x7f877fe427c0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.32, 8;
    %load/vec4 v0x7f877fe45e40_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7f877fe4f350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe308b0, 4, 5;
T_56.32 ;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x7f877fe537c0;
T_57 ;
    %wait E_0x7f877fe54250;
    %load/vec4 v0x7f877fe49430_0;
    %load/vec4 v0x7f877fe51810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0x7f877fe521f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7f877fe308b0, 4;
    %load/vec4 v0x7f877fe494c0_0;
    %inv;
    %and;
    %assign/vec4 v0x7f877fe4b280_0, 0;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x7f877fe1c240;
T_58 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f877fe16fa0_0, 0, 32;
T_58.0 ;
    %load/vec4 v0x7f877fe16fa0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_58.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe16fa0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x7f877fe16fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe16fa0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x7f877fe16fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe16fa0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x7f877fe16fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe16fa0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x7f877fe16fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe16fa0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x7f877fe16fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe16fa0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x7f877fe16fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe16fa0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x7f877fe16fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe16fa0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x7f877fe16fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe16fa0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x7f877fe16fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe16fa0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x7f877fe16fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe16fa0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x7f877fe16fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe16fa0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x7f877fe16fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe16fa0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x7f877fe16fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe16fa0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x7f877fe16fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe16fa0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x7f877fe16fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe16fa0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x7f877fe16fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 0, 4;
    %load/vec4 v0x7f877fe16fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f877fe16fa0_0, 0, 32;
    %jmp T_58.0;
T_58.1 ;
    %end;
    .thread T_58;
    .scope S_0x7f877fe1c240;
T_59 ;
    %wait E_0x7f877fe35790;
    %load/vec4 v0x7f877fe17300_0;
    %load/vec4 v0x7f877fe2dbe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x7f877fe17390_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x7f877fe2c830_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f877fe49b20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 0, 4;
T_59.2 ;
    %load/vec4 v0x7f877fe17390_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.4, 8;
    %load/vec4 v0x7f877fe2c830_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7f877fe49b20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 4, 5;
T_59.4 ;
    %load/vec4 v0x7f877fe17390_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.6, 8;
    %load/vec4 v0x7f877fe2c830_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7f877fe49b20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 4, 5;
T_59.6 ;
    %load/vec4 v0x7f877fe17390_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.8, 8;
    %load/vec4 v0x7f877fe2c830_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7f877fe49b20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 4, 5;
T_59.8 ;
    %load/vec4 v0x7f877fe17390_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.10, 8;
    %load/vec4 v0x7f877fe2c830_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7f877fe49b20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 4, 5;
T_59.10 ;
    %load/vec4 v0x7f877fe17390_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.12, 8;
    %load/vec4 v0x7f877fe2c830_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x7f877fe49b20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 4, 5;
T_59.12 ;
    %load/vec4 v0x7f877fe17390_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.14, 8;
    %load/vec4 v0x7f877fe2c830_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x7f877fe49b20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 4, 5;
T_59.14 ;
    %load/vec4 v0x7f877fe17390_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.16, 8;
    %load/vec4 v0x7f877fe2c830_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7f877fe49b20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 4, 5;
T_59.16 ;
    %load/vec4 v0x7f877fe17390_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.18, 8;
    %load/vec4 v0x7f877fe2c830_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x7f877fe49b20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 4, 5;
T_59.18 ;
    %load/vec4 v0x7f877fe17390_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.20, 8;
    %load/vec4 v0x7f877fe2c830_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x7f877fe49b20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 4, 5;
T_59.20 ;
    %load/vec4 v0x7f877fe17390_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.22, 8;
    %load/vec4 v0x7f877fe2c830_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x7f877fe49b20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 4, 5;
T_59.22 ;
    %load/vec4 v0x7f877fe17390_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.24, 8;
    %load/vec4 v0x7f877fe2c830_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x7f877fe49b20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 4, 5;
T_59.24 ;
    %load/vec4 v0x7f877fe17390_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.26, 8;
    %load/vec4 v0x7f877fe2c830_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x7f877fe49b20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 4, 5;
T_59.26 ;
    %load/vec4 v0x7f877fe17390_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.28, 8;
    %load/vec4 v0x7f877fe2c830_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x7f877fe49b20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 4, 5;
T_59.28 ;
    %load/vec4 v0x7f877fe17390_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.30, 8;
    %load/vec4 v0x7f877fe2c830_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x7f877fe49b20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 4, 5;
T_59.30 ;
    %load/vec4 v0x7f877fe17390_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.32, 8;
    %load/vec4 v0x7f877fe2c830_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7f877fe49b20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe17030, 4, 5;
T_59.32 ;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x7f877fe1c240;
T_60 ;
    %wait E_0x7f877fe05240;
    %load/vec4 v0x7f877fe50ba0_0;
    %load/vec4 v0x7f877fe315d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x7f877fe379f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7f877fe17030, 4;
    %load/vec4 v0x7f877fe50f00_0;
    %inv;
    %and;
    %assign/vec4 v0x7f877fe50840_0, 0;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x7f877fe35d30;
T_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f877fe57a60_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x7f877fe57a60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe57a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x7f877fe57a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe57a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x7f877fe57a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe57a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x7f877fe57a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe57a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x7f877fe57a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe57a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x7f877fe57a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe57a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x7f877fe57a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe57a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x7f877fe57a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe57a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x7f877fe57a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe57a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x7f877fe57a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe57a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x7f877fe57a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe57a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x7f877fe57a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe57a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x7f877fe57a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe57a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x7f877fe57a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe57a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x7f877fe57a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe57a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x7f877fe57a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f877fe57a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x7f877fe57a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 0, 4;
    %load/vec4 v0x7f877fe57a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f877fe57a60_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %end;
    .thread T_61;
    .scope S_0x7f877fe35d30;
T_62 ;
    %wait E_0x7f877fe47d90;
    %load/vec4 v0x7f877fe57940_0;
    %load/vec4 v0x7f877fe57790_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v0x7f877fe579d0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x7f877fe578b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f877fe575f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 0, 4;
T_62.2 ;
    %load/vec4 v0x7f877fe579d0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %load/vec4 v0x7f877fe578b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7f877fe575f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 4, 5;
T_62.4 ;
    %load/vec4 v0x7f877fe579d0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.6, 8;
    %load/vec4 v0x7f877fe578b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7f877fe575f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 4, 5;
T_62.6 ;
    %load/vec4 v0x7f877fe579d0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.8, 8;
    %load/vec4 v0x7f877fe578b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7f877fe575f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 4, 5;
T_62.8 ;
    %load/vec4 v0x7f877fe579d0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.10, 8;
    %load/vec4 v0x7f877fe578b0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7f877fe575f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 4, 5;
T_62.10 ;
    %load/vec4 v0x7f877fe579d0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.12, 8;
    %load/vec4 v0x7f877fe578b0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x7f877fe575f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 4, 5;
T_62.12 ;
    %load/vec4 v0x7f877fe579d0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.14, 8;
    %load/vec4 v0x7f877fe578b0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x7f877fe575f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 4, 5;
T_62.14 ;
    %load/vec4 v0x7f877fe579d0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.16, 8;
    %load/vec4 v0x7f877fe578b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7f877fe575f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 4, 5;
T_62.16 ;
    %load/vec4 v0x7f877fe579d0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.18, 8;
    %load/vec4 v0x7f877fe578b0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x7f877fe575f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 4, 5;
T_62.18 ;
    %load/vec4 v0x7f877fe579d0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x7f877fe578b0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x7f877fe575f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 4, 5;
T_62.20 ;
    %load/vec4 v0x7f877fe579d0_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.22, 8;
    %load/vec4 v0x7f877fe578b0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x7f877fe575f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 4, 5;
T_62.22 ;
    %load/vec4 v0x7f877fe579d0_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.24, 8;
    %load/vec4 v0x7f877fe578b0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x7f877fe575f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 4, 5;
T_62.24 ;
    %load/vec4 v0x7f877fe579d0_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.26, 8;
    %load/vec4 v0x7f877fe578b0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x7f877fe575f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 4, 5;
T_62.26 ;
    %load/vec4 v0x7f877fe579d0_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.28, 8;
    %load/vec4 v0x7f877fe578b0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x7f877fe575f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 4, 5;
T_62.28 ;
    %load/vec4 v0x7f877fe579d0_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.30, 8;
    %load/vec4 v0x7f877fe578b0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x7f877fe575f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 4, 5;
T_62.30 ;
    %load/vec4 v0x7f877fe579d0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.32, 8;
    %load/vec4 v0x7f877fe578b0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7f877fe575f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fe57af0, 4, 5;
T_62.32 ;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x7f877fe35d30;
T_63 ;
    %wait E_0x7f877fe480b0;
    %load/vec4 v0x7f877fe574d0_0;
    %load/vec4 v0x7f877fe572e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x7f877fe571c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7f877fe57af0, 4;
    %load/vec4 v0x7f877fe57560_0;
    %inv;
    %and;
    %assign/vec4 v0x7f877fe57440_0, 0;
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x7f877fd473a0;
T_64 ;
    %wait E_0x7f877fd581f0;
    %delay 0, 0;
    %load/vec4 v0x7f877fd4bb60_0;
    %load/vec4 v0x7f877fd4b410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7f877fd4b8f0_0, 0;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x7f877fd473a0;
T_65 ;
    %wait E_0x7f877fd47e00;
    %load/vec4 v0x7f877fd4bdd0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_65.0, 4;
    %pushi/vec4 16388607, 0, 24;
    %store/vec4 v0x7f877fd4bb60_0, 0, 24;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x7f877fd4bb60_0;
    %load/vec4 v0x7f877fd44070_0;
    %cmp/u;
    %jmp/0xz  T_65.2, 5;
    %load/vec4 v0x7f877fd4bb60_0;
    %addi 1, 0, 24;
    %store/vec4 v0x7f877fd4bb60_0, 0, 24;
    %jmp T_65.3;
T_65.2 ;
    %load/vec4 v0x7f877fd4b680_0;
    %store/vec4 v0x7f877fd4bb60_0, 0, 24;
T_65.3 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x7f877fd473a0;
T_66 ;
    %delay 0, 0;
    %pushi/vec4 16388607, 0, 24;
    %store/vec4 v0x7f877fd4bb60_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877fd4b8f0_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0x7f877fd76090;
T_67 ;
    %wait E_0x7f877fd56880;
    %delay 0, 0;
    %load/vec4 v0x7f877fd25b20_0;
    %load/vec4 v0x7f877fd258b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7f877fd43b90_0, 0;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x7f877fd76090;
T_68 ;
    %wait E_0x7f877fd57ef0;
    %load/vec4 v0x7f877fd43920_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_68.0, 4;
    %pushi/vec4 196, 0, 8;
    %store/vec4 v0x7f877fd25b20_0, 0, 8;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x7f877fd25b20_0;
    %load/vec4 v0x7f877fd25640_0;
    %cmp/u;
    %jmp/0xz  T_68.2, 5;
    %load/vec4 v0x7f877fd25b20_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f877fd25b20_0, 0, 8;
    %jmp T_68.3;
T_68.2 ;
    %load/vec4 v0x7f877fd25d90_0;
    %store/vec4 v0x7f877fd25b20_0, 0, 8;
T_68.3 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x7f877fd76090;
T_69 ;
    %delay 0, 0;
    %pushi/vec4 196, 0, 8;
    %store/vec4 v0x7f877fd25b20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877fd43b90_0, 0, 1;
    %end;
    .thread T_69;
    .scope S_0x7f877fd551b0;
T_70 ;
    %wait E_0x7f877fd57c10;
    %load/vec4 v0x7f877fd1aa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x7f877fd1a930_0;
    %load/vec4 v0x7f877fd1aae0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877fd11240, 0, 4;
T_70.0 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x7f877fd551b0;
T_71 ;
    %wait E_0x7f877fd57ff0;
    %load/vec4 v0x7f877fd20ff0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_71.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f877fd1da20_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f877fd1dab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f877fd110b0_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x7f877fd1aa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0x7f877fd1dab0_0;
    %store/vec4 v0x7f877fd23670_0, 0, 4;
    %fork TD_mkTb.rx.data_fifo.incrGrayP, S_0x7f877fd49a60;
    %join;
    %load/vec4  v0x7f877fd23700_0;
    %assign/vec4 v0x7f877fd1dab0_0, 0;
    %load/vec4 v0x7f877fd1dab0_0;
    %assign/vec4 v0x7f877fd1da20_0, 0;
    %load/vec4 v0x7f877fd1d990_0;
    %assign/vec4 v0x7f877fd110b0_0, 0;
    %jmp T_71.3;
T_71.2 ;
    %load/vec4 v0x7f877fd1b8d0_0;
    %assign/vec4 v0x7f877fd110b0_0, 0;
T_71.3 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x7f877fd551b0;
T_72 ;
    %wait E_0x7f877fd577d0;
    %load/vec4 v0x7f877fd13290_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_72.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f877fd111b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f877fd10230_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x7f877fd1da20_0;
    %parti/s 3, 1, 2;
    %assign/vec4 v0x7f877fd111b0_0, 0;
    %load/vec4 v0x7f877fd111b0_0;
    %assign/vec4 v0x7f877fd10230_0, 0;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x7f877fd551b0;
T_73 ;
    %wait E_0x7f877fd577d0;
    %load/vec4 v0x7f877fd13290_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_73.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f877fd102c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f877fd130e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f877fd13200_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x7f877fd13200_0;
    %nor/r;
    %load/vec4 v0x7f877fd121b0_0;
    %or;
    %load/vec4 v0x7f877fd13170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x7f877fd130e0_0;
    %assign/vec4 v0x7f877fd102c0_0, 0;
    %load/vec4 v0x7f877fd130e0_0;
    %store/vec4 v0x7f877fd23670_0, 0, 4;
    %fork TD_mkTb.rx.data_fifo.incrGrayP, S_0x7f877fd49a60;
    %join;
    %load/vec4  v0x7f877fd23700_0;
    %assign/vec4 v0x7f877fd130e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f877fd13200_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x7f877fd121b0_0;
    %load/vec4 v0x7f877fd13170_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f877fd13200_0, 0;
T_73.4 ;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x7f877fd551b0;
T_74 ;
    %wait E_0x7f877fd580f0;
    %load/vec4 v0x7f877fd13200_0;
    %nor/r;
    %load/vec4 v0x7f877fd121b0_0;
    %or;
    %load/vec4 v0x7f877fd13170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x7f877fd122d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7f877fd11240, 4;
    %assign/vec4 v0x7f877fd10110_0, 0;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x7f877fd551b0;
T_75 ;
    %wait E_0x7f877fd57ff0;
    %load/vec4 v0x7f877fd20ff0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_75.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f877fd21080_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f877fd1a9c0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x7f877fd102c0_0;
    %parti/s 3, 1, 2;
    %assign/vec4 v0x7f877fd21080_0, 0;
    %load/vec4 v0x7f877fd21080_0;
    %assign/vec4 v0x7f877fd1a9c0_0, 0;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x7f877fd551b0;
T_76 ;
    %fork t_9, S_0x7f877fd23790;
    %jmp t_8;
    .scope S_0x7f877fd23790;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f877fd0b440_0, 0, 32;
T_76.0 ;
    %load/vec4 v0x7f877fd0b440_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz T_76.1, 5;
    %pushi/vec4 170, 0, 8;
    %ix/getv/s 4, v0x7f877fd0b440_0;
    %store/vec4a v0x7f877fd11240, 4, 0;
    %load/vec4 v0x7f877fd0b440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f877fd0b440_0, 0, 32;
    %jmp T_76.0;
T_76.1 ;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7f877fd10110_0, 0, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f877fd1da20_0, 0, 4;
    %load/vec4 v0x7f877fd1da20_0;
    %store/vec4 v0x7f877fd1dab0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877fd110b0_0, 0, 1;
    %load/vec4 v0x7f877fd1da20_0;
    %store/vec4 v0x7f877fd102c0_0, 0, 4;
    %load/vec4 v0x7f877fd1da20_0;
    %store/vec4 v0x7f877fd130e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877fd13200_0, 0, 1;
    %load/vec4 v0x7f877fd1da20_0;
    %pad/u 3;
    %store/vec4 v0x7f877fd21080_0, 0, 3;
    %load/vec4 v0x7f877fd1da20_0;
    %pad/u 3;
    %store/vec4 v0x7f877fd1a9c0_0, 0, 3;
    %load/vec4 v0x7f877fd1da20_0;
    %pad/u 3;
    %store/vec4 v0x7f877fd111b0_0, 0, 3;
    %load/vec4 v0x7f877fd1da20_0;
    %pad/u 3;
    %store/vec4 v0x7f877fd10230_0, 0, 3;
    %end;
    .scope S_0x7f877fd551b0;
t_8 %join;
    %end;
    .thread T_76;
    .scope S_0x7f877fd551b0;
T_77 ;
    %fork t_11, S_0x7f877fd0b4d0;
    %jmp t_10;
    .scope S_0x7f877fd0b4d0;
t_11 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f877fd08540_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f877fd0b630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f877fd084b0_0, 0, 32;
T_77.0 ;
    %load/vec4 v0x7f877fd084b0_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_77.1, 5;
    %load/vec4 v0x7f877fd0b630_0;
    %muli 2, 0, 32;
    %store/vec4 v0x7f877fd0b630_0, 0, 32;
    %load/vec4 v0x7f877fd084b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f877fd084b0_0, 0, 32;
    %jmp T_77.0;
T_77.1 ;
    %load/vec4 v0x7f877fd0b630_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_77.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f877fd08540_0, 0, 32;
    %vpi_call 6 286 "$display", "ERROR SyncFiFO.v: index size and depth do not match;" {0 0 0};
    %vpi_call 6 287 "$display", "\011depth must equal 2 ** index size. expected %0d", v0x7f877fd0b630_0 {0 0 0};
T_77.2 ;
    %delay 0, 0;
    %load/vec4 v0x7f877fd08540_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_77.4, 4;
    %vpi_call 6 291 "$finish" {0 0 0};
T_77.4 ;
    %end;
    .scope S_0x7f877fd551b0;
t_10 %join;
    %end;
    .thread T_77;
    .scope S_0x7f877fd4b180;
T_78 ;
    %wait E_0x7f877fd57c10;
    %load/vec4 v0x7f877fe59470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x7f877fe593e0_0;
    %assign/vec4 v0x7f877fe59350_0, 0;
T_78.0 ;
    %load/vec4 v0x7f877fe59a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0x7f877fe59980_0;
    %assign/vec4 v0x7f877fe598f0_0, 0;
T_78.2 ;
    %load/vec4 v0x7f877fc07080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %load/vec4 v0x7f877fc07360_0;
    %assign/vec4 v0x7f877fc07180_0, 0;
T_78.4 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x7f877fd4b180;
T_79 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f877fe59350_0, 0, 4;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7f877fe598f0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f877fc07180_0, 0, 2;
    %end;
    .thread T_79;
    .scope S_0x7f877fe59da0;
T_80 ;
    %wait E_0x7f877fe09020;
    %delay 0, 0;
    %load/vec4 v0x7f877fe5a3f0_0;
    %load/vec4 v0x7f877fe5a550_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7f877fe5a2d0_0, 0;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x7f877fe59da0;
T_81 ;
    %wait E_0x7f877fe08e70;
    %load/vec4 v0x7f877fe5a360_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_81.0, 4;
    %pushi/vec4 196, 0, 8;
    %store/vec4 v0x7f877fe5a3f0_0, 0, 8;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x7f877fe5a3f0_0;
    %load/vec4 v0x7f877fe5a5e0_0;
    %cmp/u;
    %jmp/0xz  T_81.2, 5;
    %load/vec4 v0x7f877fe5a3f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f877fe5a3f0_0, 0, 8;
    %jmp T_81.3;
T_81.2 ;
    %load/vec4 v0x7f877fe5a4c0_0;
    %store/vec4 v0x7f877fe5a3f0_0, 0, 8;
T_81.3 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x7f877fe59da0;
T_82 ;
    %delay 0, 0;
    %pushi/vec4 196, 0, 8;
    %store/vec4 v0x7f877fe5a3f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877fe5a2d0_0, 0, 1;
    %end;
    .thread T_82;
    .scope S_0x7f877fe5a670;
T_83 ;
    %wait E_0x7f877fd580f0;
    %load/vec4 v0x7f877ff44910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %load/vec4 v0x7f877ff447f0_0;
    %load/vec4 v0x7f877ff449a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f877ff44520, 0, 4;
T_83.0 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x7f877fe5a670;
T_84 ;
    %wait E_0x7f877fe03f80;
    %load/vec4 v0x7f877ff44f00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_84.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f877ff44b50_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f877ff44be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f877ff44300_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x7f877ff44910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0x7f877ff44be0_0;
    %store/vec4 v0x7f877fe5b6d0_0, 0, 4;
    %fork TD_mkTb.tx.data_fifo.incrGrayP, S_0x7f877fe5b1c0;
    %join;
    %load/vec4  v0x7f877fe5b790_0;
    %assign/vec4 v0x7f877ff44be0_0, 0;
    %load/vec4 v0x7f877ff44be0_0;
    %assign/vec4 v0x7f877ff44b50_0, 0;
    %load/vec4 v0x7f877ff44ac0_0;
    %assign/vec4 v0x7f877ff44300_0, 0;
    %jmp T_84.3;
T_84.2 ;
    %load/vec4 v0x7f877ff44c70_0;
    %assign/vec4 v0x7f877ff44300_0, 0;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x7f877fe5a670;
T_85 ;
    %wait E_0x7f877fe04580;
    %load/vec4 v0x7f877ff44400_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_85.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f877ff44490_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f877fe5c770_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x7f877ff44b50_0;
    %parti/s 3, 1, 2;
    %assign/vec4 v0x7f877ff44490_0, 0;
    %load/vec4 v0x7f877ff44490_0;
    %assign/vec4 v0x7f877fe5c770_0, 0;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x7f877fe5a670;
T_86 ;
    %wait E_0x7f877fe04580;
    %load/vec4 v0x7f877ff44400_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_86.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f877ff440c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f877ff44150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f877ff44270_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x7f877ff44270_0;
    %nor/r;
    %load/vec4 v0x7f877fe5c3b0_0;
    %or;
    %load/vec4 v0x7f877ff441e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x7f877ff44150_0;
    %assign/vec4 v0x7f877ff440c0_0, 0;
    %load/vec4 v0x7f877ff44150_0;
    %store/vec4 v0x7f877fe5b6d0_0, 0, 4;
    %fork TD_mkTb.tx.data_fifo.incrGrayP, S_0x7f877fe5b1c0;
    %join;
    %load/vec4  v0x7f877fe5b790_0;
    %assign/vec4 v0x7f877ff44150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f877ff44270_0, 0;
    %jmp T_86.3;
T_86.2 ;
    %load/vec4 v0x7f877fe5c3b0_0;
    %load/vec4 v0x7f877ff441e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f877ff44270_0, 0;
T_86.4 ;
T_86.3 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x7f877fe5a670;
T_87 ;
    %wait E_0x7f877fe04be0;
    %load/vec4 v0x7f877ff44270_0;
    %nor/r;
    %load/vec4 v0x7f877fe5c3b0_0;
    %or;
    %load/vec4 v0x7f877ff441e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %load/vec4 v0x7f877fe5c570_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7f877ff44520, 4;
    %assign/vec4 v0x7f877fe5c620_0, 0;
T_87.0 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x7f877fe5a670;
T_88 ;
    %wait E_0x7f877fe03f80;
    %load/vec4 v0x7f877ff44f00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_88.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f877ff44f90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f877ff44880_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x7f877ff440c0_0;
    %parti/s 3, 1, 2;
    %assign/vec4 v0x7f877ff44f90_0, 0;
    %load/vec4 v0x7f877ff44f90_0;
    %assign/vec4 v0x7f877ff44880_0, 0;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x7f877fe5a670;
T_89 ;
    %fork t_13, S_0x7f877fe5b840;
    %jmp t_12;
    .scope S_0x7f877fe5b840;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f877fe5ba10_0, 0, 32;
T_89.0 ;
    %load/vec4 v0x7f877fe5ba10_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz T_89.1, 5;
    %pushi/vec4 682, 0, 10;
    %ix/getv/s 4, v0x7f877fe5ba10_0;
    %store/vec4a v0x7f877ff44520, 4, 0;
    %load/vec4 v0x7f877fe5ba10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f877fe5ba10_0, 0, 32;
    %jmp T_89.0;
T_89.1 ;
    %pushi/vec4 682, 0, 10;
    %store/vec4 v0x7f877fe5c620_0, 0, 10;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f877ff44b50_0, 0, 4;
    %load/vec4 v0x7f877ff44b50_0;
    %store/vec4 v0x7f877ff44be0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff44300_0, 0, 1;
    %load/vec4 v0x7f877ff44b50_0;
    %store/vec4 v0x7f877ff440c0_0, 0, 4;
    %load/vec4 v0x7f877ff44b50_0;
    %store/vec4 v0x7f877ff44150_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877ff44270_0, 0, 1;
    %load/vec4 v0x7f877ff44b50_0;
    %pad/u 3;
    %store/vec4 v0x7f877ff44f90_0, 0, 3;
    %load/vec4 v0x7f877ff44b50_0;
    %pad/u 3;
    %store/vec4 v0x7f877ff44880_0, 0, 3;
    %load/vec4 v0x7f877ff44b50_0;
    %pad/u 3;
    %store/vec4 v0x7f877ff44490_0, 0, 3;
    %load/vec4 v0x7f877ff44b50_0;
    %pad/u 3;
    %store/vec4 v0x7f877fe5c770_0, 0, 3;
    %end;
    .scope S_0x7f877fe5a670;
t_12 %join;
    %end;
    .thread T_89;
    .scope S_0x7f877fe5a670;
T_90 ;
    %fork t_15, S_0x7f877fe5bac0;
    %jmp t_14;
    .scope S_0x7f877fe5bac0;
t_15 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f877fe5bde0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f877fe5bc70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f877fe5bd30_0, 0, 32;
T_90.0 ;
    %load/vec4 v0x7f877fe5bd30_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_90.1, 5;
    %load/vec4 v0x7f877fe5bc70_0;
    %muli 2, 0, 32;
    %store/vec4 v0x7f877fe5bc70_0, 0, 32;
    %load/vec4 v0x7f877fe5bd30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f877fe5bd30_0, 0, 32;
    %jmp T_90.0;
T_90.1 ;
    %load/vec4 v0x7f877fe5bc70_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_90.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f877fe5bde0_0, 0, 32;
    %vpi_call 6 286 "$display", "ERROR SyncFiFO.v: index size and depth do not match;" {0 0 0};
    %vpi_call 6 287 "$display", "\011depth must equal 2 ** index size. expected %0d", v0x7f877fe5bc70_0 {0 0 0};
T_90.2 ;
    %delay 0, 0;
    %load/vec4 v0x7f877fe5bde0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_90.4, 4;
    %vpi_call 6 291 "$finish" {0 0 0};
T_90.4 ;
    %end;
    .scope S_0x7f877fe5a670;
t_14 %join;
    %end;
    .thread T_90;
    .scope S_0x7f877fe59b30;
T_91 ;
    %wait E_0x7f877fe04be0;
    %load/vec4 v0x7f877ff45f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %load/vec4 v0x7f877ff45ed0_0;
    %assign/vec4 v0x7f877ff45e20_0, 0;
T_91.0 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x7f877fe59b30;
T_92 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f877ff45e20_0, 0, 4;
    %end;
    .thread T_92;
    .scope S_0x7f877ff2cc50;
T_93 ;
    %wait E_0x7f877fd57a10;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x7f877fe5d560_0;
    %cmp/u;
    %jmp/1 T_93.0, 6;
    %dup/vec4;
    %load/vec4 v0x7f877fe5d2e0_0;
    %cmp/u;
    %jmp/1 T_93.1, 6;
    %dup/vec4;
    %load/vec4 v0x7f877fe5d380_0;
    %cmp/u;
    %jmp/1 T_93.2, 6;
    %dup/vec4;
    %load/vec4 v0x7f877fe5d420_0;
    %cmp/u;
    %jmp/1 T_93.3, 6;
    %dup/vec4;
    %load/vec4 v0x7f877fe5d4c0_0;
    %cmp/u;
    %jmp/1 T_93.4, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f877fe5e830_0, 0, 3;
    %jmp T_93.6;
T_93.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f877fe5e830_0, 0, 3;
    %jmp T_93.6;
T_93.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f877fe5e830_0, 0, 3;
    %jmp T_93.6;
T_93.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f877fe5e830_0, 0, 3;
    %jmp T_93.6;
T_93.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f877fe5e830_0, 0, 3;
    %jmp T_93.6;
T_93.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f877fe5e830_0, 0, 3;
    %jmp T_93.6;
T_93.6 ;
    %pop/vec4 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x7f877ff2cc50;
T_94 ;
    %wait E_0x7f877fd7adc0;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x7f877fe5d560_0;
    %cmp/u;
    %jmp/1 T_94.0, 6;
    %dup/vec4;
    %load/vec4 v0x7f877fe5d380_0;
    %cmp/u;
    %jmp/1 T_94.1, 6;
    %dup/vec4;
    %load/vec4 v0x7f877fe5cc90_0;
    %cmp/u;
    %jmp/1 T_94.2, 6;
    %dup/vec4;
    %load/vec4 v0x7f877fe5d4c0_0;
    %cmp/u;
    %jmp/1 T_94.3, 6;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7f877fe5ecc0_0, 0, 8;
    %jmp T_94.5;
T_94.0 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x7f877fe5ecc0_0, 0, 8;
    %jmp T_94.5;
T_94.1 ;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x7f877fe5ecc0_0, 0, 8;
    %jmp T_94.5;
T_94.2 ;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v0x7f877fe5ecc0_0, 0, 8;
    %jmp T_94.5;
T_94.3 ;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x7f877fe5ecc0_0, 0, 8;
    %jmp T_94.5;
T_94.5 ;
    %pop/vec4 1;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x7f877ff2cc50;
T_95 ;
    %wait E_0x7f877fd580f0;
    %load/vec4 v0x7f877fe5e8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %load/vec4 v0x7f877fe5e830_0;
    %assign/vec4 v0x7f877fe5e7a0_0, 0;
T_95.0 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x7f877ff2cc50;
T_96 ;
    %wait E_0x7f877fd7b070;
    %load/vec4 v0x7f877fe5e3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %load/vec4 v0x7f877fe5e350_0;
    %assign/vec4 v0x7f877fe5e2b0_0, 0;
T_96.0 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x7f877ff2cc50;
T_97 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f877fe5e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f877fe5e7a0_0, 0, 3;
    %end;
    .thread T_97;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "/Users/babu_wanyeki/.apio/packages/toolchain-iverilog/vlib/cells_sim.v";
    "mkTb.v";
    "ClockDiv.v";
    "mkRX.v";
    "SyncFIFO.v";
    "mkTX.v";
