Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 06:12:34 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[2]/CK (DFFR_X2)                            0.0000     0.0000 r
  weight_reg[2]/QN (DFFR_X2)                            0.4121     0.4121 f
  U807/ZN (INV_X8)                                      0.1632     0.5753 r
  U943/ZN (XNOR2_X2)                                    0.3130     0.8883 r
  U942/ZN (XNOR2_X2)                                    0.3361     1.2244 r
  U966/ZN (XNOR2_X2)                                    0.3456     1.5700 r
  U491/ZN (NAND3_X2)                                    0.0951     1.6651 f
  U490/ZN (NAND3_X2)                                    0.1159     1.7809 r
  U758/ZN (NAND2_X2)                                    0.0869     1.8678 f
  U511/ZN (INV_X4)                                      0.0531     1.9210 r
  U1142/ZN (AOI21_X2)                                   0.0510     1.9719 f
  dut_sram_write_data_reg[8]/D (DFF_X2)                 0.0000     1.9719 f
  data arrival time                                                1.9719

  clock clk (rise edge)                                 2.3200     2.3200
  clock network delay (ideal)                           0.0000     2.3200
  clock uncertainty                                    -0.0500     2.2700
  dut_sram_write_data_reg[8]/CK (DFF_X2)                0.0000     2.2700 r
  library setup time                                   -0.3080     1.9620
  data required time                                               1.9620
  --------------------------------------------------------------------------
  data required time                                               1.9620
  data arrival time                                               -1.9719
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.0099


1
