// top.v

module top #(parameter ISSIMU=0)
(
    output              ADC_SEL,
    output              AUD_BCLK,
    output              AUD_DIN,
    output              AUD_MCLK,
    output              AUD_RESET,
    output              AUD_WCLK,

    input               BTN_A,
    input               BTN_B,
    input               BTN_DPAD_DOWN,
    input               BTN_DPAD_LEFT,
    input               BTN_DPAD_RIGHT,
    input               BTN_DPAD_UP,
    input               BTN_MENU,
    input               BTN_SEL,
    input               BTN_START,

    output  [15:0]      CART_A,
    output              CART_CLK,
    output              CART_CS,
    inout   [7:0]       CART_D,
    output              CART_RD,
    inout               CART_RST,
    output              CART_WR,
    output              CART_DATA_DIR_E,

    input               CART_DET,
    inout               CART_AUDIN,

    input               CLK_FPGA,       // 33.55432MHz
    input               CLK_27MHz,
    input               CLK_24MHz,

    output reg          ESP32_EN,

    output              SDIO_LS,
    input               POWER_ON_FPGA,
    output              POWER_DOWN_IO,
    input               VBUS_DET,

    output reg          ESP32_IO0,

    output              I2S_BCLK,       // D16 IO33
    input               I2S_WS,         // D15 IO25 CC
    input               I2S_DIN,        // D14 IO26
    input               I2S_DOUT,       // D13 IO27
    input               ESP32_MCU_D12,  // D12 IO9
    output              ESP32_MCU_D11,  // D11 IO10 CC
    input               QSPI_CS,        // CS D10 IO5 CC
    input               QSPI_CLK,       // CLK D9 IO18 CC
    inout               QSPI_MOSI,      // D D8 IO23 - flash bridge drives it back during quad-read data
    inout               QSPI_MISO,      // Q D7 IO19 - flash bridge drives flash MISO back on it
    inout               QSPI_WP,        // WP D6 IO22 - flash bridge data lane during quad-read data
    inout               QSPI_HD,        // HD D5 IO21 CC - flash bridge data lane during quad-read data
    output              ESP32_MCU_D4,   // RXD
    input               ESP32_MCU_D3,   // TXD

    output              FPGA_LED_EN,
    output  reg         FPGA_LED_R,
    output  reg         FPGA_LED_G,
    output  reg         FPGA_LED_B,

    output  [2:0]       HDMI_D_P,
    output  [2:0]       HDMI_D_N,
    output              HDMI_CLK_P,
    output              HDMI_CLK_N,
    input               HDMI_SBU1_HPD,
    output              HDMI_SBU2_CEC,

    input               IR_RX,
    output              IR_LED,

    output              LCD_PWM,

    output [5:0]        LCD_DB,
    output              LCD_DOTCLK,
    output              LCD_ENABLE,
    output              LCD_HSYNC,
    output              LCD_RESET,
    output              LCD_SPI_CSX,
    output              LCD_SPI_SCLK,
    output              LCD_SPI_SDA,
    input               LCD_TE,
    output              LCD_VSYNC,

    inout               LINK_CLK,
    input               LINK_IN,
    output              LINK_OUT,
    output              LINK_SD,

    output              PS_CE_N,
    output              PS_CLK,
    inout   [7:0]       PS_DQ,
    inout               PS_DQS,

    inout               SCL,
    inout               SDA,

    input               USBC_FLIP,
    inout               usb_dxp_io,
    inout               usb_dxn_io,
    input               usb_rxdp_i,
    input               usb_rxdn_i,
    output              usb_pullup_en_o,
    inout               usb_term_dp_io,
    inout               usb_term_dn_io,

    output              FLASH_MCLK,
    output              FLASH_MCSN,
    inout               FLASH_MOSI,     // flash IO0: flash drives it during quad-read data
    input               FLASH_MISO,     // flash IO1
    input               FLASH_MD2,      // flash IO2 (WP_n function disabled: QE=1 from factory)
    input               FLASH_MD3,      // flash IO3 (HOLD_n function disabled: QE=1 from factory)

    input               VBAT_ADC_P,
    input               VBAT_ADC_N
);

    assign POWER_DOWN_IO = 1'bZ;
    assign SDIO_LS = 1'd1;


    assign FPGA_LED_EN = 1'd1;

    wire lock_o;

    wire fClk;
    wire pClk;
    wire hClk;
    wire gClk;
    wire xClk;

    Gowin_PLL u_Gowin_PLL(
        .reset(1'd0),//input reset
        .clkout0(fClk), //output clkout0 ~150MHz
        .clkout1(pClk), //output clkout1 ~33.554MHz
        .clkout2(hClk), //output clkout2 ~16.777MHz
        .clkout3(gClk), //output clkout3 ~8.388MHz
        .clkout4(xClk), //output clkout4 ~75MHz
//        .clkout5(hdmiclk), //output clkout4 ~75MHz
        .lock(lock_o), //output lock
        .clkin(CLK_FPGA) //input clkin
    );

    reg [13:0] voltageSim = 14'd1500;
    reg voltageSimDir = 1'b0;

    reg [22:0] secondCounter = 'd0;
    reg secondEna;
    reg halfSecondEna;
    reg [16:0] percentCounter = 'd0;
    reg percentEna;

    always@(posedge gClk) begin
        percentEna <= 1'b0;
        if (percentCounter == 83886) begin
            percentEna     <= 1'b1;
            percentCounter <= 17'd0;
        end else begin
            percentCounter <= percentCounter + 1'd1;
        end

        secondEna      <= 1'b0;
        halfSecondEna  <= 1'b0;
        if (secondCounter == 4194303) begin
            halfSecondEna  <= 1'b1;
        end
        if (secondCounter == 8388607) begin
            secondEna      <= 1'b1;
            halfSecondEna  <= 1'b1;
            secondCounter  <= 23'd0;
            percentCounter <= 17'd0;
        end else begin
            secondCounter <= secondCounter + 1'd1;
        end

        if (secondEna) begin
            if (voltageSimDir) begin
                voltageSim <= voltageSim + 50;
                if (voltageSim > 1800) begin
                  voltageSimDir <= 1'b0;
                end
            end else begin
                voltageSim <= voltageSim - 50;
                if (voltageSim < 950) begin
                  voltageSimDir <= 1'b1;
                end
            end
        end
    end

    wire low_battery;
    wire boot_rom_enabled;
    wire LED_Green;
    wire LED_Red;
    wire LED_Yellow;
    wire LED_White;
    wire [7:0]  pmic_sys_status;

    always@(posedge xClk)
    begin
        if (LED_White) begin
            FPGA_LED_R <= 1'd0;
            FPGA_LED_B <= 1'd0;
            FPGA_LED_G <= 1'd0;
        end else if (LED_Green) begin
            FPGA_LED_R <= 1'd1;
            FPGA_LED_B <= 1'd1;
            FPGA_LED_G <= 1'd0;
        end else if (LED_Yellow) begin
            FPGA_LED_R <= 1'd0;
            FPGA_LED_B <= 1'd1;
            FPGA_LED_G <= secondCounter[4];
        end else if (LED_Red) begin
            FPGA_LED_R <= 1'd0;
            FPGA_LED_B <= 1'd1;
            FPGA_LED_G <= 1'd1;
        end else begin
            FPGA_LED_R <= 1'd1;
            FPGA_LED_B <= 1'd1;
            FPGA_LED_G <= 1'd1;
        end
    end

    wire [15:0]       hWrBurstQ;
    wire [15:0]       hWrBurstQ2;
    wire              hValid;
    wire              hHsync;
    wire              hVsync;

    wire gb_lcd_clkena;
    wire [14:0] gb_lcd_data;
    wire [1:0] gb_lcd_mode;
    wire gb_lcd_on;
    wire gb_lcd_vsync;
    wire LCD_INIT_DONE;

    wire              hGBNewLine;
    wire [22:0]       hGBAddress;
    wire              hGBWrite;
    wire [15:0]       hGBData;
    wire              LCD_ENABLE_UVC;


    reg LCD_VSYNC_r1;
    always@(posedge gClk)
        LCD_VSYNC_r1 <= LCD_VSYNC;

    // Declared up here because the LCD_EN gating below and the LCD_RESET
    // override both need it; the latch itself lives with the cart-bus mux
    // further down, where the debounced buttons it samples are in scope.
    reg        dumper_en      = 1'b0;   // cart bus + panel belong to the reader
    reg        core_park      = 1'b0;   // emulator held in reset
    reg        dumper_latched = 1'b0;
    reg [23:0] dumper_arm     = 24'd0;
    wire       ep3_to_dumper;           // magic CDC line rate selects EP3 owner
    wire       rdr_session;             // reader has completed the LK handshake
    reg        memrst_pulse   = 1'b0;   // restart core + re-init panel on exit

    reg memrst = 1'd0;

    reg LCD_EN1;
    reg LCD_EN0;
    reg LCD_EN;
    wire qMenuInit;
    wire LCD_BACKLIGHT_INIT;
    always@(posedge gClk or posedge memrst) begin
        if(memrst) begin
            LCD_EN <= 1'd0;
            LCD_EN0 <= 1'd0;
            LCD_EN1 <= 1'd0;
        end else begin
            if(LCD_VSYNC&~LCD_VSYNC_r1) begin
                LCD_EN0 <= LCD_INIT_DONE & LCD_BACKLIGHT_INIT & ~dumper_en;
                LCD_EN1 <= LCD_EN0;
                LCD_EN  <= LCD_EN1;
            end
            // synthesis translate_off
            LCD_EN  <= 1'd1;
            // synthesis translate_on
        end
    end

    wire [31:0] debug_system;
    wire [15:0] system_control;
    wire [17:0] LCD_DB_UVC;
    wire menuDisabled;
    wire slideOutActive;
    // Panel handling while the dumper owns the cart bus.
    //
    // The panel's timing comes from the EMULATOR, not from a free-running
    // generator: vid_system_top has
    //     assign hVsync = gb_lcd_vsync;
    //     assign hHsync = gb_lcd_mode[1];
    // so parking the core stops both axes no matter what else is running. A
    // starved ST7785 is what makes the display misbehave, so hold it in reset
    // (LCD_RST is active low) and drop LCD_EN for the duration. Leaving
    // vid_system_top itself out of reset still matters - it also owns the
    // backlight-init logic and the SPI sequencer, and resetting those was a
    // separate bug - but it cannot substitute for timing it does not generate.
    //
    // Exiting dumper mode is a power cycle by design, so the ST7785 gets its
    // full init sequence again on the way back; there is no resume path to get
    // wrong here.
    wire lcd_reset_vid;
    assign LCD_RESET = dumper_en ? 1'b0 : lcd_reset_vid;

    wire hDrawOSD;
    vid_system_top #(ISSIMU)
    u_vid_system_top(
        .gClk(gClk),
        .hClk(hClk),
        .pClk(pClk),
        .reset(memrst),

        .BTN_MENU(menuDisabled),
        .slideOutActive(slideOutActive),

        .LCD_DB(LCD_DB),
        .LCD_ENABLE_UVC(LCD_ENABLE_UVC),
        .LCD_DB_UVC(LCD_DB_UVC),
        .LCD_DOTCLK(LCD_DOTCLK),
        .LCD_ENABLE(LCD_ENABLE),
        .LCD_HSYNC(LCD_HSYNC),
        .LCD_EN(LCD_EN),
        .LCD_RESET(lcd_reset_vid),
        .LCD_SPI_CSX(LCD_SPI_CSX),
        .LCD_SPI_SCLK(LCD_SPI_SCLK),
        .LCD_SPI_SDA(LCD_SPI_SDA),
        .LCD_TE(LCD_TE),
        .LCD_VSYNC(LCD_VSYNC),
        .LCD_GENLOCK(),

        .frameBlendEnable(system_control[1]),
        .colorCorrectionEnableLCD(system_control[2]),
        .colorCorrectionEnableUVC(system_control[3]),
        .voltageLow(low_battery),
        .lowBattDispMode(system_control[14:13]),
        .showTimer(1'b0), //system_control[8]),
        .runTimer(system_control[9]),
        .resetTimer(system_control[10]),
        .gSecondEna(secondEna),
        .gPercentEna(percentEna),
        .debug_system(debug_system),
        .debug_system_on(1'b0),

        .hDrawOSD(hDrawOSD),
        .hGBNewLine(hGBNewLine),
        .hGBAddress(hGBAddress),
        .hGBWrite(hGBWrite),
        .hGBData(hGBData),

        .hValid(hValid),
        .hHsync(hHsync),
        .hVsync(hVsync),
        .hWrBurstQ(hWrBurstQ),
        .hWrBurstQ2(hWrBurstQ2),

        .LCD_INIT_DONE(LCD_INIT_DONE),
        .gb_lcd_clkena(gb_lcd_clkena),
        .gb_lcd_mode(gb_lcd_mode),
        .gb_lcd_on(gb_lcd_on),
        .gb_lcd_vsync(gb_lcd_vsync),
        .gb_lcd_data(gb_lcd_data)
    );

    wire [15:0] left, right;
    wire [7:0]  volume;
    wire        hHeadphones;

    aud_system_top u_aud_system_top(
        .gClk(gClk),
        .hClk(hClk),
        .reset_n(lock_o),
        .left(left),
        .right(right),

        .AUD_BCLK(AUD_BCLK),
        .AUD_DIN(AUD_DIN),
        .AUD_DOUT(),
        .AUD_MCLK(AUD_MCLK),
        .AUD_RESET(AUD_RESET),
        .AUD_WCLK(AUD_WCLK),

        .software_mute(system_control[0]),
        .pmic_sys_status(pmic_sys_status),
        .volume(volume),
        .hHeadphones(hHeadphones),
        .SCL(SCL),
        .SDA(SDA)
    );

    reg [17:0] CART_DET_sr;
    always@(posedge xClk)
        CART_DET_sr <= {CART_DET_sr[16:0], CART_DET};

    // CART_DET = 0 (no cart inserted)
    always@(posedge xClk or negedge lock_o)
        if(~lock_o)
            memrst <= 1'd1;
        else
            memrst <= CART_DET_sr[17:2] == 16'h7FFF || CART_DET_sr[17:2] == 16'h8000
                   || memrst_pulse;

    mem_system_top #(ISSIMU)
    u_mem_system_top
    (
        .xClk(xClk),
        .fClk(fClk),
        .hClk(hClk),
        .reset(memrst),

        .QSPI_CLK(QSPI_CLK),
        .QSPI_MOSI(QSPI_MOSI),
        .QSPI_MISO(QSPI_MISO),
        .QSPI_CS(QSPI_CS),
        .QSPI_WP(QSPI_WP),
        .QSPI_HD(QSPI_HD),

        .PS_CE_N(PS_CE_N),
        .PS_CLK(PS_CLK),
        .PS_DQ(PS_DQ),
        .PS_DQS(PS_DQS),

        .qMenuInit(qMenuInit),
        .hGBNewLine(hGBNewLine),
        .hGBAddress(hGBAddress),
        .hGBWrite(hGBWrite),
        .hGBData(hGBData),

        // mm_burst_read_to_stream
        .hValid(gb_lcd_clkena),
        .hHsync(gb_lcd_mode[1]),
        .hVsync(gb_lcd_vsync),
        .hWrBurstQ(hWrBurstQ),
        .hWrBurstQ2(hWrBurstQ2)
    );

    wire IR_RX_FILTER;

    wire lcd_on_int;
    wire lcd_off_overwrite;

    wire [8:0] MCU_buttons;

    wire BTN_MENU_ored = BTN_MENU & ~MCU_buttons[8]; // BTN_MENU is low active


    wire BTN_A_filtered;
    wire BTN_B_filtered;
    wire BTN_DPAD_DOWN_filtered;
    wire BTN_DPAD_LEFT_filtered;
    wire BTN_DPAD_RIGHT_filtered;
    wire BTN_DPAD_UP_filtered;
    wire BTN_SEL_filtered;
    wire BTN_START_filtered;

    button_debouncer debouncer_A         (gClk, BTN_A         , BTN_A_filtered         );
    button_debouncer debouncer_B         (gClk, BTN_B         , BTN_B_filtered         );
    button_debouncer debouncer_DPAD_DOWN (gClk, BTN_DPAD_DOWN , BTN_DPAD_DOWN_filtered );
    button_debouncer debouncer_DPAD_LEFT (gClk, BTN_DPAD_LEFT , BTN_DPAD_LEFT_filtered );
    button_debouncer debouncer_DPAD_RIGHT(gClk, BTN_DPAD_RIGHT, BTN_DPAD_RIGHT_filtered);
    button_debouncer debouncer_DPAD_UP   (gClk, BTN_DPAD_UP   , BTN_DPAD_UP_filtered   );
    button_debouncer debouncer_SEL       (gClk, BTN_SEL       , BTN_SEL_filtered       );
    button_debouncer debouncer_START     (gClk, BTN_START     , BTN_START_filtered     );

    wire [63:0] paletteBGIn;
    wire [63:0] paletteOBJ0In;
    wire [63:0] paletteOBJ1In;
    wire gbc_mode;
    wire [63:0] gpd;

    // ================= cartridge bus ownership =========================
    // Either the emulator or the dumper drives the cart pins, never both.
    // CART_D has exactly ONE tristate driver, below - cart.v used to hold its
    // own, which is why cart.v/emu_system_top now export D_o/D_oe instead.
    wire [15:0] emu_CART_A;
    wire        emu_CART_CLK, emu_CART_CS, emu_CART_RD, emu_CART_WR;
    wire        emu_CART_DATA_DIR_E, emu_CART_D_oe;
    wire [7:0]  emu_CART_D_o;

    wire [15:0] rdr_CART_A;
    wire        rdr_CART_CLK, rdr_CART_CS, rdr_CART_RD, rdr_CART_WR;
    wire        rdr_CART_RST, rdr_CART_D_oe, rdr_pullups;
    wire [7:0]  rdr_CART_D_o;

    // ---- entering and leaving dumper mode -----------------------------
    //
    // Two independent gates, so neither can misfire on its own:
    //
    //   1. EP3 ownership follows the CDC line rate (see DUMPER_MAGIC_BAUD in
    //      usbuvcuart_top). Nothing the ESP32 or esptool ever sends can reach
    //      cart_reader, because they run at 115200. This also means FlashGBX's
    //      GBxCartRW/GBFlash/JoeyJr probes - which open at 1M/1.5M/2M and
    //      include an identical 0x55 0xAA - never touch the reader at all.
    //
    //   2. The CART BUS only changes hands once the reader reports a live
    //      session, i.e. the host completed the LK handshake. Answering the
    //      identify query needs no cart access, so a game keeps running
    //      untouched while a host merely looks for a dumper.
    //
    // SELECT+START at power-on stays as an override for when USB is the thing
    // that is broken.
    reg btn_req = 1'b0;
    always @(posedge gClk)
        if (!dumper_latched) begin
            if (&dumper_arm) begin
                btn_req        <= BTN_SEL_filtered & BTN_START_filtered;
                dumper_latched <= 1'b1;
            end else
                dumper_arm <= dumper_arm + 1'b1;
        end

    // Belt and braces: a reader session cannot mean anything unless EP3 is
    // actually routed to the reader. Requiring both would have contained the
    // default-true session_active decode that parked the core from boot.
    wire dumper_req = (rdr_session & ep3_to_dumper) | btn_req;

    // Handover is SEQUENCED, not combinational. A session can begin while a
    // game is running, and switching the mux mid-M-cycle would corrupt
    // whatever the core was doing - mid-SRAM-write, that is the player's save.
    // So: park the core, wait for the bus to be genuinely idle, then take it.
    // Reverse on the way out, and pulse memrst so the core restarts and
    // ST7785_init runs again (the panel init sequencer hangs off that reset).
    reg  [1:0] ho_state = 2'd0;
    reg  [9:0] ho_cnt   = 10'd0;
    // Explicitly initialised. Everything else in this block is, and these two
    // gate core_park - an uninitialised 1 here parks the emulator from boot,
    // which is the same failure the session_active decode just caused.
    reg        req_h1 = 1'b0, req_h2 = 1'b0;
    always @(posedge hClk) begin req_h1 <= dumper_req; req_h2 <= req_h1; end

    wire cart_bus_idle = emu_CART_CS & emu_CART_RD & emu_CART_WR;

    localparam HO_IDLE = 2'd0, HO_PARK = 2'd1, HO_OWN = 2'd2, HO_RELEASE = 2'd3;

    always @(posedge hClk) begin
        memrst_pulse <= 1'b0;
        case (ho_state)
        HO_IDLE: if (req_h2) begin
                     core_park <= 1'b1;
                     ho_cnt    <= 10'd0;
                     ho_state  <= HO_PARK;
                 end
        HO_PARK: begin
                     // 1023 consecutive idle hClk is ~61 us, comfortably longer
                     // than the ~1 us DMG M-cycle the core might be mid-way
                     // through when it was parked.
                     if (cart_bus_idle) ho_cnt <= ho_cnt + 1'b1;
                     else               ho_cnt <= 10'd0;
                     if (&ho_cnt) begin dumper_en <= 1'b1; ho_state <= HO_OWN; end
                 end
        HO_OWN:  if (!req_h2) begin
                     dumper_en <= 1'b0;
                     ho_cnt    <= 10'd0;
                     ho_state  <= HO_RELEASE;
                 end
        HO_RELEASE: begin
                     ho_cnt <= ho_cnt + 1'b1;
                     if (&ho_cnt) begin
                         memrst_pulse <= 1'b1;   // restart core, re-init panel
                         core_park    <= 1'b0;
                         ho_state     <= HO_IDLE;
                     end
                 end
        endcase
    end

    assign CART_A          = dumper_en ? rdr_CART_A   : emu_CART_A;
    assign CART_CLK        = dumper_en ? rdr_CART_CLK : emu_CART_CLK;
    assign CART_CS         = dumper_en ? rdr_CART_CS  : emu_CART_CS;
    assign CART_RD         = dumper_en ? rdr_CART_RD  : emu_CART_RD;
    assign CART_WR         = dumper_en ? rdr_CART_WR  : emu_CART_WR;
    assign CART_DATA_DIR_E = dumper_en ? ~rdr_CART_D_oe : emu_CART_DATA_DIR_E;
    assign CART_RST        = dumper_en ? rdr_CART_RST : 1'bZ;

    wire       cart_d_oe = dumper_en ? rdr_CART_D_oe : emu_CART_D_oe;
    wire [7:0] cart_d_o  = dumper_en ? rdr_CART_D_o  : emu_CART_D_o;
    assign CART_D = cart_d_oe ? cart_d_o
                              : ((dumper_en && rdr_pullups) ? 8'hFF : 8'bZ);

    // EP3 is the CDC data endpoint. In normal operation it is the ESP32 UART
    // bridge that MRUpdater/esptool drive; in dumper mode it carries FlashGBX.
    wire       ep3_rx_valid, ep3_tx_valid_rdr;
    wire [7:0] ep3_rx_data,  ep3_tx_data_rdr;

    cart_reader #(.CLK_FREQ(60_000_000)) u_cart_reader (
        .clk                  (PHY_CLKOUT),
        .reset                (~usblocked | ~ep3_to_dumper),
        .rx_valid             (ep3_rx_valid & ep3_to_dumper),
        .rx_data              (ep3_rx_data),
        .tx_valid             (ep3_tx_valid_rdr),
        .tx_data              (ep3_tx_data_rdr),
        .cart_a               (rdr_CART_A),
        .cart_clk             (rdr_CART_CLK),
        .cart_cs              (rdr_CART_CS),
        .cart_rd              (rdr_CART_RD),
        .cart_wr              (rdr_CART_WR),
        .cart_rst             (rdr_CART_RST),
        .cart_data_dir_e      (rdr_CART_D_oe),
        .cart_d_out           (rdr_CART_D_o),
        .cart_d_in            (CART_D),
        .cart_audio           (CART_AUDIN),
        .cart_det             (CART_DET),
        .cart_pullups_enabled (rdr_pullups),
        .session_active       (rdr_session)
    );

    emu_system_top u_emu_system_top(
        .hclk(hClk),
        .pclk(pClk),
        // Dumper mode parks the CORE only. memrst must not be used for this:
        // it also resets vid_system_top (panel timing, the SPI init sequencer
        // and LCD_RESET itself), the LCD_EN/backlight logic and the memory
        // system. Holding those down is what upsets the panel - it is not
        // merely starved of pixels, its controller is held in reset. Keeping
        // them running leaves the display initialised and quietly showing
        // nothing while the cart bus belongs to cart_reader.
        .reset_n(~(memrst | core_park)),
        .POWER_GOOD(~POWER_ON_FPGA),

        .customPaletteEna(paletteBGIn[63]),
        .paletteOff(system_control[12]),
        .paletteBGIn(paletteBGIn),
        .paletteOBJ0In(paletteOBJ0In),
        .paletteOBJ1In(paletteOBJ1In),
        .gbc_mode(gbc_mode),
        .gpd(gpd),

        .BTN_NODIAGONAL(system_control[11]),
        .BTN_A(BTN_A_filtered | MCU_buttons[3]),
        .BTN_B(BTN_B_filtered | MCU_buttons[2]),
        .BTN_DPAD_DOWN(BTN_DPAD_DOWN_filtered | MCU_buttons[7]),
        .BTN_DPAD_LEFT(BTN_DPAD_LEFT_filtered | MCU_buttons[6]),
        .BTN_DPAD_RIGHT(BTN_DPAD_RIGHT_filtered | MCU_buttons[5]),
        .BTN_DPAD_UP(BTN_DPAD_UP_filtered | MCU_buttons[4]),
        .BTN_MENU(~BTN_MENU_ored),
        .BTN_SEL(BTN_SEL_filtered | MCU_buttons[1]),
        .BTN_START(BTN_START_filtered | MCU_buttons[0]),
        .MENU_CLOSED(menuDisabled & ~slideOutActive),

        .CART_A(emu_CART_A),
        .CART_CLK(emu_CART_CLK),
        .CART_CS(emu_CART_CS),
        .CART_D(CART_D),
        .CART_D_o(emu_CART_D_o),
        .CART_D_oe(emu_CART_D_oe),
        .CART_RD(emu_CART_RD),
        .CART_RST(CART_RST),
        .CART_WR(emu_CART_WR),
        .CART_DATA_DIR_E(emu_CART_DATA_DIR_E),

        .IR_RX(IR_RX),
        .IR_LED(IR_LED),

        .LINK_CLK(LINK_CLK),
        .LINK_IN(LINK_IN),
        .LINK_OUT(LINK_OUT),

        .lcd_on_int(lcd_on_int),
        .lcd_off_overwrite(lcd_off_overwrite),

        .boot_rom_enabled(boot_rom_enabled),

        // audio
        .left(left),
        .right(right),
        // video
        .LCD_INIT_DONE(LCD_INIT_DONE),
        .gb_lcd_clkena(gb_lcd_clkena),
        .gb_lcd_mode(gb_lcd_mode),
        .gb_lcd_on(gb_lcd_on),
        .gb_lcd_vsync(gb_lcd_vsync),
        .gb_lcd_data(gb_lcd_data)
    );

    reg UART_TXD;
    wire UART_RXD;
    wire PHY_CLKOUT;
    wire usblocked;
    wire mcu_status_txd;
    reg  mcu_rxd_q = 1'd1;
    always@(posedge PHY_CLKOUT or negedge usblocked)
    begin
        if(~usblocked)
        begin
            UART_TXD     <= 1'd1;
            mcu_rxd_q    <= 1'd1;
        end
        else
        begin
            UART_TXD     <= ESP32_MCU_D3;
            mcu_rxd_q    <= UART_RXD;
        end
    end
    wire UART_DTR;
    wire UART_RTS;
    wire [1:0] DTRRTS = {UART_DTR, UART_RTS};



    reg [11:0] ESP_BOOT_DELAY_COUNTER = 0;
    reg [7:0] ESP_BOOT_DELAY_SHIFT = 0;


    reg ESP32_EN_INT = 1;
    reg ESP32_IO0_INT = 1;

    // 8MHz clock
    always@(posedge gClk) begin

        ESP32_IO0 <= ESP32_IO0_INT;

        ESP_BOOT_DELAY_COUNTER <= ESP_BOOT_DELAY_COUNTER + 1'b1;

        if(ESP_BOOT_DELAY_COUNTER == 0) begin
            ESP_BOOT_DELAY_SHIFT <= {ESP_BOOT_DELAY_SHIFT[6:0], ESP32_EN_INT};
            ESP32_EN <= ESP_BOOT_DELAY_SHIFT[7];
           end

        if(~ESP32_EN_INT) begin
            ESP_BOOT_DELAY_SHIFT <= 8'b0;
            ESP32_EN <= 0;
        end

        // Hold the MCU in reset while this gateware is loaded: its firmware may not speak our protocols.
        ESP32_EN  <= 1'b0;
        ESP32_IO0 <= 1'b1;
    end

    always@(posedge PHY_CLKOUT or negedge usblocked)
    begin
        if(~usblocked)
        begin
            ESP32_EN_INT <= 1'd1;
            ESP32_IO0_INT <= 1'd1;
        end
        else
        begin
            ESP32_EN_INT <= ~UART_RTS;
            ESP32_IO0_INT <= (DTRRTS == 2'b00);
        end
    end

    wire clk24;
    wire [7:0] debugs;

    assign HDMI_D_P   = 3'bzzz;
    assign HDMI_D_N   = 3'bzzz;
    assign HDMI_CLK_P = 1'bz;
    assign HDMI_CLK_N = 1'bz;

    reg hr1;
    reg vr1;
    reg he1;
    reg [17:0] d1;

    always@(posedge gClk or posedge memrst)
    begin
        if(memrst)
        begin
            hr1 <= 'd0;
            vr1 <= 'd0;
            he1 <= 'd0;
            d1  <= 'd0;
        end
        else
        begin
            hr1 <= LCD_HSYNC;
            vr1 <= LCD_VSYNC;
            he1 <= LCD_ENABLE_UVC;
            d1  <= LCD_DB_UVC;
        end
    end

    reg [23:0] usbinitcnt;
    reg usbrst = 1'd1;

    // 8388607 = 1s
    always@(posedge gClk or negedge lock_o)
        if(~lock_o)
        begin
            usbinitcnt <= 'd0;
            usbrst     <= 1'd1;
        end
        else
            if(usbinitcnt < 8388607)
            begin
                usbinitcnt <= usbinitcnt + 1'd1;
                usbrst <= 1'd1;
            end
            else
                usbrst <= 1'd0;

    wire usb_sof_div;
    usbuvcuart_top u_usb_top(
        .ep3_to_dumper(ep3_to_dumper),
        .ep3_rx_valid(ep3_rx_valid),
        .ep3_rx_data_o(ep3_rx_data),
        .ep3_tx_valid(ep3_tx_valid_rdr),
        .ep3_tx_data(ep3_tx_data_rdr),
        .CLK_24MHz(CLK_24MHz),
        .ERST(usbrst),
        .pClk(PHY_CLKOUT),
        .usblocked(usblocked),
        .hClk(gClk),

        .UART_TXD(UART_RXD), // output
        .UART_RXD(UART_TXD), // input
        .E_UART_DTR(UART_DTR), // used for ESP32_EN
        .E_UART_RTS(UART_RTS), // used for ESP32_IO0 (bootloader select)

        .left(left),
        .right(right),

        .hLineValid(hr1),
        .hEnable(he1),
        .hFrameValid(vr1),
        .hData(d1),
        .debugs(debugs),
        .sof_div_o(usb_sof_div),
        .playerNum({4'd0, system_control[7:4]}),
        .usb_dxp_io(usb_dxp_io),
        .usb_dxn_io(usb_dxn_io),
        .usb_rxdp_i(usb_rxdp_i),
        .usb_rxdn_i(usb_rxdn_i),
        .usb_pullup_en_o(usb_pullup_en_o),
        .usb_term_dp_io(usb_term_dp_io),
        .usb_term_dn_io(usb_term_dn_io)
    );

    wire [13:0] hAdcValue_r1;
    wire hAdcReq_ext;
    wire hAdcReady_r1;
    adc_wrap u_adc_wrap(
        .clk(gClk),
        .reset_n(lock_o),
        .hAdcReq_ext(hAdcReq_ext),
        .hAdcValue_r1(hAdcValue_r1),
        .hAdcReady_r1(hAdcReady_r1),
        .VBAT_ADC_P(VBAT_ADC_P),
        .VBAT_ADC_N(VBAT_ADC_N)
    );

    wire [7:0]  uart_tx_data;
    wire        uart_tx_busy;
    wire        uart_tx_val;

    wire [15:0] uart_rx_data;
    wire        uart_rx_val;

    wire menu_gated = qMenuInit&(CART_DET_sr[6:3]==4'b1111) ? BTN_MENU_ored : 1'b1;

    // ESP32-mastered access to the config flash. The MCU shares the display
    // link's QSPI pins and selects the flash bridge with its own chip select
    // on I2S_WS (D15, ESP32 IO25) - an otherwise unused pin, pulled up in
    // the cst so the bridge is inert while the ESP32 boots with floating
    // pins. QSPI_Slave never sees these transactions because its own CS
    // stays high, and the bridge is gated on the display CS being idle so a
    // misconfigured master cannot address both slaves at once.
    //
    // flash_bridge passes 1-bit commands transparently and additionally
    // decodes quad-output fast read (0x6B), reversing all four data lanes
    // for its data phase. CLK and CS_n stay plain drives (the fabric never
    // coexists with another bus master: JTAG SPI programming erases the
    // SRAM configuration first); the IO lanes are tri-stated per phase
    // because the flash itself drives them during quad-read data. WP_n and
    // HOLD_n functions are disabled in this flash (QE=1 from the factory),
    // so FLASH_MD2/MD3 are pure data lanes with cst pull-ups for the
    // fabric-absent states.
    flash_bridge u_flash_bridge(
        .cs2_n(I2S_WS),
        .disp_cs_n(QSPI_CS),
        .sclk(QSPI_CLK),
        .host_io0(QSPI_MOSI),
        .host_io1(QSPI_MISO),
        .host_io2(QSPI_WP),
        .host_io3(QSPI_HD),
        .flash_clk(FLASH_MCLK),
        .flash_cs_n(FLASH_MCSN),
        .flash_io0(FLASH_MOSI),
        .flash_io1(FLASH_MISO),
        .flash_io2(FLASH_MD2),
        .flash_io3(FLASH_MD3)
    );

    system_monitor u_system_monitor(
        .clk(gClk),
        .reset(~lock_o),
        .BTN_A(BTN_A_filtered),
        .BTN_B(BTN_B_filtered),
        .BTN_DPAD_DOWN(BTN_DPAD_DOWN_filtered),
        .BTN_DPAD_LEFT(BTN_DPAD_LEFT_filtered),
        .BTN_DPAD_RIGHT(BTN_DPAD_RIGHT_filtered),
        .BTN_DPAD_UP(BTN_DPAD_UP_filtered),
        .BTN_MENU(menu_gated),
        .BTN_SEL(BTN_SEL_filtered),
        .BTN_START(BTN_START_filtered),
        .menuDisabled(menuDisabled),
        .usb_sof_div(usb_sof_div),
        .LCD_BACKLIGHT_INIT(LCD_BACKLIGHT_INIT),
        .LCD_INIT_DONE(LCD_INIT_DONE & ~boot_rom_enabled),
        .LCD_PWM(LCD_PWM),
        .hAdcReq_ext(hAdcReq_ext),
        //.hAdcValue_r1(voltageSim),
        .hAdcValue_r1(hAdcValue_r1),
        .hAdcReady_r1(hAdcReady_r1),
        .ADC_SEL(ADC_SEL),
        .hButtons(9'd0),
        .MCU_buttons(MCU_buttons),
        .hVolume(volume[6:0]),
        .pmic_sys_status(pmic_sys_status),
        .hHeadphones(hHeadphones),
        .gSecondEna(secondEna),
        .gHalfSecondEna(halfSecondEna),
        .debug_system(debug_system),
        .low_battery(low_battery),
        .LED_Green(LED_Green),
        .LED_Red(LED_Red),
        .LED_Yellow(LED_Yellow),
        .LED_White(LED_White),
        .system_control(system_control),
        .paletteBGIn(paletteBGIn),
        .paletteOBJ0In(paletteOBJ0In),
        .paletteOBJ1In(paletteOBJ1In),
        .gbc_mode(gbc_mode),
        .gpd(gpd),
        .uart_rx_data(uart_rx_data[7:0]),
        .uart_rx_val(uart_rx_val),
        .uart_tx_busy(uart_tx_busy),
        .uart_tx_data(uart_tx_data),
        .uart_tx_val(uart_tx_val)
    );

    UART2
    #(.CLK_FREQ(30'd8388608))
    u_UART2
    (
        .CLK(gClk), // clock
        .RST(~lock_o), // reset
        // UART INTERFACE
        .UART_TXD(mcu_status_txd), //output
        .UART_RXD(ESP32_MCU_D12), //input
        .UART_RTS(), //output // when UART_RTS = 0, UART This Device Ready to receive.
        .UART_CTS(1'd0), //input// when UART_CTS = 0, UART Opposite Device Ready to receive.
        // UART Control Reg
        .BAUD_RATE(32'd115200), //input 32
        .PARITY_BIT(8'd0), // input 8
        .STOP_BIT(8'd0), // input 8
        .DATA_BITS(8'd8), // input 8
        // USER DATA INPUT INTERFACE
        .TX_DATA({8'd0, uart_tx_data}), //input 16
        .TX_DATA_VAL(uart_tx_val), //input 1 when TX_DATA_VAL = 1, data on TX_DATA will be transmit, DATA_SEND can set to 1 only when BUSY = 0
        .TX_BUSY(uart_tx_busy), //output when BUSY = 1 transiever is busy, you must not set DATA_SEND to 1
        // USER FIFO CONTROL INTERFACE
        .RX_DATA(uart_rx_data), //output 16
        .RX_DATA_VAL(uart_rx_val)//output
    );

    // MCU held in reset: nothing drives its pins.
    assign ESP32_MCU_D11 = 1'bz;
    assign ESP32_MCU_D4  = 1'bz;
    assign I2S_BCLK      = 1'bz;

endmodule
