INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/OneDrive/Documents/Vivado/ESFA/ESFA.srcs/sources_1/new/ESFADesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ESFADesign
INFO: [VRFC 10-2458] undeclared symbol c6handle, assumed default net type wire [C:/Users/justi/OneDrive/Documents/Vivado/ESFA/ESFA.srcs/sources_1/new/ESFADesign.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/OneDrive/Documents/Vivado/ESFA/ESFA.srcs/sources_1/new/MemoryCell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryCell
INFO: [VRFC 10-2458] undeclared symbol new_handle, assumed default net type wire [C:/Users/justi/OneDrive/Documents/Vivado/ESFA/ESFA.srcs/sources_1/new/MemoryCell.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/OneDrive/Documents/Vivado/ESFA/ESFA.srcs/sources_1/new/NodeCombinator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NodeCombinator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/OneDrive/Documents/Vivado/ESFA/ESFA.srcs/sim_1/new/assert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module assert
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/OneDrive/Documents/Vivado/ESFA/ESFA.srcs/sources_1/new/congrueDownDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module congrueDownDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/OneDrive/Documents/Vivado/ESFA/ESFA.srcs/sources_1/new/congrueUpDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module congrueUpDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/OneDrive/Documents/Vivado/ESFA/ESFA.srcs/sources_1/new/deleteDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deleteDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/OneDrive/Documents/Vivado/ESFA/ESFA.srcs/sources_1/new/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/OneDrive/Documents/Vivado/ESFA/ESFA.srcs/sources_1/new/lookUpFinalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lookUpFinalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/OneDrive/Documents/Vivado/ESFA/ESFA.srcs/sources_1/new/lookUpScan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lookUpScan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/OneDrive/Documents/Vivado/ESFA/ESFA.srcs/sources_1/new/markAvailableCell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module markAvailableCell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/OneDrive/Documents/Vivado/ESFA/ESFA.srcs/sources_1/new/updateDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updateDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/OneDrive/Documents/Vivado/ESFA/ESFA.srcs/sim_1/new/esfa_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module esfa_test
