# parallella-fpga - elink-redesign branch

The aim is to create an environment for fpga development for [Parallella](http://www.parallella.org/) using [Yocto](http://www.yoctoproject.org/). Longer term this will move to use open hardware libaries to build the parallella fpga

START IN [peteasa/parallella](https://github.com/peteasa/parallella/wiki/Home) for a full description of the project

### Requirements

* Xilinx Vivado 2015.4.

### Brief note about this repository

Note each of these sources is likely to be covered by a different license.  Please refer to the original source for copyright information

### Tutorials

[Tutorials](https://github.com/peteasa/parallella/wiki/Tutorial-index) - Tutorial index for the peteasa/parallella project

### References:

- [OH!](https://github.com/parallella/oh.git) - Open Hardware for Chip Designers
- [Analog Devices Inc HDL IP](https://github.com/analogdevicesinc/hdl) - Analog Devices HDL libraries and projects used in this project
- [Xilinx device tree scripts](https://github.com/Xilinx/device-tree-xlnx) - used to create the device tree template from the FPGA design

