# FIFO_Verification
This micro project verifies the FIFO using SystemVerilog through a set of generators, driver, monitor and scoreboard
