<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/lib/ahb_to_axi4.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL branch coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/lib</a> - ahb_to_axi4.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">23</td>
            <td class="headerCovTableEntry">23</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:09</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="5"><span class="lineNum">       5 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="6"><span class="lineNum">       6 </span>            : // You may obtain a copy of the License at</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="11"><span class="lineNum">      11 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="12"><span class="lineNum">      12 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="13"><span class="lineNum">      13 </span>            : // See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            : // limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            : //********************************************************************************</a>
<a name="16"><span class="lineNum">      16 </span>            : // $Id$</a>
<a name="17"><span class="lineNum">      17 </span>            : //</a>
<a name="18"><span class="lineNum">      18 </span>            : // Owner:</a>
<a name="19"><span class="lineNum">      19 </span>            : // Function: AHB to AXI4 Bridge</a>
<a name="20"><span class="lineNum">      20 </span>            : // Comments:</a>
<a name="21"><span class="lineNum">      21 </span>            : //</a>
<a name="22"><span class="lineNum">      22 </span>            : //********************************************************************************</a>
<a name="23"><span class="lineNum">      23 </span>            : module ahb_to_axi4</a>
<a name="24"><span class="lineNum">      24 </span>            : import el2_pkg::*;</a>
<a name="25"><span class="lineNum">      25 </span>            : #(</a>
<a name="26"><span class="lineNum">      26 </span>            :    TAG = 1,</a>
<a name="27"><span class="lineNum">      27 </span>            :    `include &quot;el2_param.vh&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : )</a>
<a name="29"><span class="lineNum">      29 </span>            : //   ,TAG  = 1)</a>
<a name="30"><span class="lineNum">      30 </span>            : (</a>
<a name="31"><span class="lineNum">      31 </span>            :    input                   clk,</a>
<a name="32"><span class="lineNum">      32 </span>            :    input                   rst_l,</a>
<a name="33"><span class="lineNum">      33 </span>            :    input                   scan_mode,</a>
<a name="34"><span class="lineNum">      34 </span>            :    input                   bus_clk_en,</a>
<a name="35"><span class="lineNum">      35 </span>            :    input                   clk_override,</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span>            :    // AXI signals</a>
<a name="38"><span class="lineNum">      38 </span>            :    // AXI Write Channels</a>
<a name="39"><span class="lineNum">      39 </span>            :    output logic            axi_awvalid,</a>
<a name="40"><span class="lineNum">      40 </span>            :    input  logic            axi_awready,</a>
<a name="41"><span class="lineNum">      41 </span>            :    output logic [TAG-1:0]  axi_awid,</a>
<a name="42"><span class="lineNum">      42 </span>            :    output logic [31:0]     axi_awaddr,</a>
<a name="43"><span class="lineNum">      43 </span>            :    output logic [2:0]      axi_awsize,</a>
<a name="44"><span class="lineNum">      44 </span>            :    output logic [2:0]      axi_awprot,</a>
<a name="45"><span class="lineNum">      45 </span>            :    output logic [7:0]      axi_awlen,</a>
<a name="46"><span class="lineNum">      46 </span>            :    output logic [1:0]      axi_awburst,</a>
<a name="47"><span class="lineNum">      47 </span>            : </a>
<a name="48"><span class="lineNum">      48 </span>            :    output logic            axi_wvalid,</a>
<a name="49"><span class="lineNum">      49 </span>            :    input  logic            axi_wready,</a>
<a name="50"><span class="lineNum">      50 </span>            :    output logic [63:0]     axi_wdata,</a>
<a name="51"><span class="lineNum">      51 </span>            :    output logic [7:0]      axi_wstrb,</a>
<a name="52"><span class="lineNum">      52 </span>            :    output logic            axi_wlast,</a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span>            :    input  logic            axi_bvalid,</a>
<a name="55"><span class="lineNum">      55 </span>            :    output logic            axi_bready,</a>
<a name="56"><span class="lineNum">      56 </span>            :    input  logic [1:0]      axi_bresp,</a>
<a name="57"><span class="lineNum">      57 </span>            :    input  logic [TAG-1:0]  axi_bid,</a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span>            :    // AXI Read Channels</a>
<a name="60"><span class="lineNum">      60 </span>            :    output logic            axi_arvalid,</a>
<a name="61"><span class="lineNum">      61 </span>            :    input  logic            axi_arready,</a>
<a name="62"><span class="lineNum">      62 </span>            :    output logic [TAG-1:0]  axi_arid,</a>
<a name="63"><span class="lineNum">      63 </span>            :    output logic [31:0]     axi_araddr,</a>
<a name="64"><span class="lineNum">      64 </span>            :    output logic [2:0]      axi_arsize,</a>
<a name="65"><span class="lineNum">      65 </span>            :    output logic [2:0]      axi_arprot,</a>
<a name="66"><span class="lineNum">      66 </span>            :    output logic [7:0]      axi_arlen,</a>
<a name="67"><span class="lineNum">      67 </span>            :    output logic [1:0]      axi_arburst,</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span>            :    input  logic            axi_rvalid,</a>
<a name="70"><span class="lineNum">      70 </span>            :    output logic            axi_rready,</a>
<a name="71"><span class="lineNum">      71 </span>            :    input  logic [TAG-1:0]  axi_rid,</a>
<a name="72"><span class="lineNum">      72 </span>            :    input  logic [63:0]     axi_rdata,</a>
<a name="73"><span class="lineNum">      73 </span>            :    input  logic [1:0]      axi_rresp,</a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span>            :    // AHB-Lite signals</a>
<a name="76"><span class="lineNum">      76 </span>            :    input logic [31:0]      ahb_haddr,     // ahb bus address</a>
<a name="77"><span class="lineNum">      77 </span>            :    input logic [2:0]       ahb_hburst,    // tied to 0</a>
<a name="78"><span class="lineNum">      78 </span>            :    input logic             ahb_hmastlock, // tied to 0</a>
<a name="79"><span class="lineNum">      79 </span>            :    input logic [3:0]       ahb_hprot,     // tied to 4'b0011</a>
<a name="80"><span class="lineNum">      80 </span>            :    input logic [2:0]       ahb_hsize,     // size of bus transaction (possible values 0,1,2,3)</a>
<a name="81"><span class="lineNum">      81 </span>            :    input logic [1:0]       ahb_htrans,    // Transaction type (possible values 0,2 only right now)</a>
<a name="82"><span class="lineNum">      82 </span>            :    input logic             ahb_hwrite,    // ahb bus write</a>
<a name="83"><span class="lineNum">      83 </span>            :    input logic [63:0]      ahb_hwdata,    // ahb bus write data</a>
<a name="84"><span class="lineNum">      84 </span>            :    input logic             ahb_hsel,      // this slave was selected</a>
<a name="85"><span class="lineNum">      85 </span>            :    input logic             ahb_hreadyin,  // previous hready was accepted or not</a>
<a name="86"><span class="lineNum">      86 </span>            : </a>
<a name="87"><span class="lineNum">      87 </span>            :    output logic [63:0]      ahb_hrdata,      // ahb bus read data</a>
<a name="88"><span class="lineNum">      88 </span>            :    output logic             ahb_hreadyout,   // slave ready to accept transaction</a>
<a name="89"><span class="lineNum">      89 </span>            :    output logic             ahb_hresp        // slave response (high indicates erro)</a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span>            : );</a>
<a name="92"><span class="lineNum">      92 </span>            : </a>
<a name="93"><span class="lineNum">      93 </span>            :    logic [7:0]       master_wstrb;</a>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<a name="95"><span class="lineNum">      95 </span>            :  typedef enum logic [1:0] {   IDLE   = 2'b00,    // Nothing in the buffer. No commands yet recieved</a>
<a name="96"><span class="lineNum">      96 </span>            :                               WR     = 2'b01,    // Write Command recieved</a>
<a name="97"><span class="lineNum">      97 </span>            :                               RD     = 2'b10,    // Read Command recieved</a>
<a name="98"><span class="lineNum">      98 </span>            :                               PEND   = 2'b11     // Waiting on Read Data from core</a>
<a name="99"><span class="lineNum">      99 </span>            :                             } state_t;</a>
<a name="100"><span class="lineNum">     100 </span>            :    state_t      buf_state, buf_nxtstate;</a>
<a name="101"><span class="lineNum">     101 </span>            :    logic        buf_state_en;</a>
<a name="102"><span class="lineNum">     102 </span>            : </a>
<a name="103"><span class="lineNum">     103 </span>            :    // Buffer signals (one entry buffer)</a>
<a name="104"><span class="lineNum">     104 </span>            :    logic                    buf_read_error_in, buf_read_error;</a>
<a name="105"><span class="lineNum">     105 </span>            :    logic [63:0]             buf_rdata;</a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span>            :    logic                    ahb_hready;</a>
<a name="108"><span class="lineNum">     108 </span>            :    logic                    ahb_hready_q;</a>
<a name="109"><span class="lineNum">     109 </span>            :    logic [1:0]              ahb_htrans_in, ahb_htrans_q;</a>
<a name="110"><span class="lineNum">     110 </span>            :    logic [2:0]              ahb_hsize_q;</a>
<a name="111"><span class="lineNum">     111 </span>            :    logic                    ahb_hwrite_q;</a>
<a name="112"><span class="lineNum">     112 </span>            :    logic [31:0]             ahb_haddr_q;</a>
<a name="113"><span class="lineNum">     113 </span>            :    logic [63:0]             ahb_hwdata_q;</a>
<a name="114"><span class="lineNum">     114 </span>            :    logic                    ahb_hresp_q;</a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span>            :     //Miscellaneous signals</a>
<a name="117"><span class="lineNum">     117 </span>            :    logic                    ahb_addr_in_dccm, ahb_addr_in_iccm, ahb_addr_in_pic;</a>
<a name="118"><span class="lineNum">     118 </span>            :    logic                    ahb_addr_in_dccm_region_nc, ahb_addr_in_iccm_region_nc, ahb_addr_in_pic_region_nc;</a>
<a name="119"><span class="lineNum">     119 </span>            :    // signals needed for the read data coming back from the core and to block any further commands as AHB is a blocking bus</a>
<a name="120"><span class="lineNum">     120 </span>            :    logic                    buf_rdata_en;</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span>            :    logic                    ahb_addr_clk_en, buf_rdata_clk_en;</a>
<a name="123"><span class="lineNum">     123 </span>            :    logic                    bus_clk, ahb_addr_clk, buf_rdata_clk;</a>
<a name="124"><span class="lineNum">     124 </span>            :    // Command buffer is the holding station where we convert to AXI and send to core</a>
<a name="125"><span class="lineNum">     125 </span>            :    logic                    cmdbuf_wr_en, cmdbuf_rst;</a>
<a name="126"><span class="lineNum">     126 </span>            :    logic                    cmdbuf_full;</a>
<a name="127"><span class="lineNum">     127 </span>            :    logic                    cmdbuf_vld, cmdbuf_write;</a>
<a name="128"><span class="lineNum">     128 </span>            :    logic [1:0]              cmdbuf_size;</a>
<a name="129"><span class="lineNum">     129 </span>            :    logic [7:0]              cmdbuf_wstrb;</a>
<a name="130"><span class="lineNum">     130 </span>            :    logic [31:0]             cmdbuf_addr;</a>
<a name="131"><span class="lineNum">     131 </span>            :    logic [63:0]             cmdbuf_wdata;</a>
<a name="132"><span class="lineNum">     132 </span>            : </a>
<a name="133"><span class="lineNum">     133 </span>            : // FSM to control the bus states and when to block the hready and load the command buffer</a>
<a name="134"><span class="lineNum">     134 </span><span class="lineCov">         18 :    always_comb begin</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineCov">         18 :       buf_nxtstate      = IDLE;</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">         18 :       buf_state_en      = 1'b0;</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineCov">         18 :       buf_rdata_en      = 1'b0;              // signal to load the buffer when the core sends read data back</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineCov">         18 :       buf_read_error_in = 1'b0;              // signal indicating that an error came back with the read from the core</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineCov">         18 :       cmdbuf_wr_en      = 1'b0;              // all clear from the gasket to load the buffer with the command for reads, command/dat for writes</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">         18 :       case (buf_state)</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineCov">    6851532 :          IDLE: begin  // No commands recieved</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">    6851532 :                   buf_nxtstate      = ahb_hwrite ? WR : RD;</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineCov">    6851532 :                   buf_state_en      = ahb_hready &amp; ahb_htrans[1] &amp; ahb_hsel;                 // only transition on a valid hrtans</span></a>
<a name="144"><span class="lineNum">     144 </span>            :           end</a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">       2210 :          WR: begin // Write command recieved last cycle</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineCov">       2210 :                   buf_nxtstate      = (ahb_hresp | (ahb_htrans[1:0] == 2'b0) | ~ahb_hsel) ? IDLE : ahb_hwrite  ? WR : RD;</span></a>
<a name="147"><span class="lineNum">     147 </span><span class="lineCov">       2210 :                   buf_state_en      = (~cmdbuf_full | ahb_hresp) ;</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineCov">       2210 :                   cmdbuf_wr_en      = ~cmdbuf_full &amp; ~(ahb_hresp | ((ahb_htrans[1:0] == 2'b01) &amp; ahb_hsel));   // Dont send command to the buffer in case of an error or when the master is not ready with the data now.</span></a>
<a name="149"><span class="lineNum">     149 </span>            :          end</a>
<a name="150"><span class="lineNum">     150 </span><span class="lineCov">        606 :          RD: begin // Read command recieved last cycle.</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">        606 :                  buf_nxtstate      = ahb_hresp ? IDLE :PEND;                                       // If error go to idle, else wait for read data</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">        606 :                  buf_state_en      = (~cmdbuf_full | ahb_hresp);                                   // only when command can go, or if its an error</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineCov">        606 :                  cmdbuf_wr_en      = ~ahb_hresp &amp; ~cmdbuf_full;                                    // send command only when no error</span></a>
<a name="154"><span class="lineNum">     154 </span>            :          end</a>
<a name="155"><span class="lineNum">     155 </span><span class="lineCov">       4248 :          PEND: begin // Read Command has been sent. Waiting on Data.</span></a>
<a name="156"><span class="lineNum">     156 </span><span class="lineCov">       4248 :                  buf_nxtstate      = IDLE;                                                          // go back for next command and present data next cycle</span></a>
<a name="157"><span class="lineNum">     157 </span><span class="lineCov">       4248 :                  buf_state_en      = axi_rvalid &amp; ~cmdbuf_write;                                    // read data is back</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineCov">       4248 :                  buf_rdata_en      = buf_state_en;                                                  // buffer the read data coming back from core</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineCov">       4248 :                  buf_read_error_in = buf_state_en &amp; |axi_rresp[1:0];                                // buffer error flag if return has Error ( ECC )</span></a>
<a name="160"><span class="lineNum">     160 </span>            :          end</a>
<a name="161"><span class="lineNum">     161 </span>            :      endcase</a>
<a name="162"><span class="lineNum">     162 </span>            :    end // always_comb begin</a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span>            :     rvdffs_fpga #($bits(state_t)) state_reg (.*, .din(buf_nxtstate), .dout({buf_state}), .en(buf_state_en), .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk));</a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span>            :    assign master_wstrb[7:0]   = ({8{ahb_hsize_q[2:0] == 3'b0}}  &amp; (8'b1    &lt;&lt; ahb_haddr_q[2:0])) |</a>
<a name="167"><span class="lineNum">     167 </span>            :                                 ({8{ahb_hsize_q[2:0] == 3'b1}}  &amp; (8'b11   &lt;&lt; ahb_haddr_q[2:0])) |</a>
<a name="168"><span class="lineNum">     168 </span>            :                                 ({8{ahb_hsize_q[2:0] == 3'b10}} &amp; (8'b1111 &lt;&lt; ahb_haddr_q[2:0])) |</a>
<a name="169"><span class="lineNum">     169 </span>            :                                 ({8{ahb_hsize_q[2:0] == 3'b11}} &amp; 8'b1111_1111);</a>
<a name="170"><span class="lineNum">     170 </span>            : </a>
<a name="171"><span class="lineNum">     171 </span>            :    // AHB signals</a>
<a name="172"><span class="lineNum">     172 </span>            :    assign ahb_hreadyout       = ahb_hresp ? (ahb_hresp_q &amp; ~ahb_hready_q) :</a>
<a name="173"><span class="lineNum">     173 </span>            :                                          ((~cmdbuf_full | (buf_state == IDLE)) &amp; ~(buf_state == RD | buf_state == PEND)  &amp; ~buf_read_error);</a>
<a name="174"><span class="lineNum">     174 </span>            : </a>
<a name="175"><span class="lineNum">     175 </span>            :    assign ahb_hready          = ahb_hreadyout &amp; ahb_hreadyin;</a>
<a name="176"><span class="lineNum">     176 </span>            :    assign ahb_htrans_in[1:0]  = {2{ahb_hsel}} &amp; ahb_htrans[1:0];</a>
<a name="177"><span class="lineNum">     177 </span>            :    assign ahb_hrdata[63:0]    = buf_rdata[63:0];</a>
<a name="178"><span class="lineNum">     178 </span>            :    assign ahb_hresp        = ((ahb_htrans_q[1:0] != 2'b0) &amp; (buf_state != IDLE)  &amp;</a>
<a name="179"><span class="lineNum">     179 </span>            : </a>
<a name="180"><span class="lineNum">     180 </span>            :                              ((~(ahb_addr_in_dccm | ahb_addr_in_iccm)) |                                                                                   // request not for ICCM or DCCM</a>
<a name="181"><span class="lineNum">     181 </span>            :                              ((ahb_addr_in_iccm | (ahb_addr_in_dccm &amp;  ahb_hwrite_q)) &amp; ~((ahb_hsize_q[1:0] == 2'b10) | (ahb_hsize_q[1:0] == 2'b11))) |    // ICCM Rd/Wr OR DCCM Wr not the right size</a>
<a name="182"><span class="lineNum">     182 </span>            :                              ((ahb_hsize_q[2:0] == 3'h1) &amp; ahb_haddr_q[0])   |                                                                             // HW size but unaligned</a>
<a name="183"><span class="lineNum">     183 </span>            :                              ((ahb_hsize_q[2:0] == 3'h2) &amp; (|ahb_haddr_q[1:0])) |                                                                          // W size but unaligned</a>
<a name="184"><span class="lineNum">     184 </span>            :                              ((ahb_hsize_q[2:0] == 3'h3) &amp; (|ahb_haddr_q[2:0])))) |                                                                        // DW size but unaligned</a>
<a name="185"><span class="lineNum">     185 </span>            :                              buf_read_error |                                                                                                              // Read ECC error</a>
<a name="186"><span class="lineNum">     186 </span>            :                              (ahb_hresp_q &amp; ~ahb_hready_q);</a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span>            :    // Buffer signals - needed for the read data and ECC error response</a>
<a name="189"><span class="lineNum">     189 </span>            :    rvdff_fpga  #(.WIDTH(64)) buf_rdata_ff     (.din(axi_rdata[63:0]),   .dout(buf_rdata[63:0]), .clk(buf_rdata_clk), .clken(buf_rdata_clk_en), .rawclk(clk), .*);</a>
<a name="190"><span class="lineNum">     190 </span>            :    rvdff_fpga  #(.WIDTH(1))  buf_read_error_ff(.din(buf_read_error_in), .dout(buf_read_error),  .clk(bus_clk),       .clken(bus_clk_en),       .rawclk(clk), .*);          // buf_read_error will be high only one cycle</a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span>            :    // All the Master signals are captured before presenting it to the command buffer. We check for Hresp before sending it to the cmd buffer.</a>
<a name="193"><span class="lineNum">     193 </span>            :    rvdff_fpga #(.WIDTH(1))  hresp_ff  (.din(ahb_hresp),          .dout(ahb_hresp_q),       .clk(bus_clk),      .clken(bus_clk_en),      .rawclk(clk), .*);</a>
<a name="194"><span class="lineNum">     194 </span>            :    rvdff_fpga #(.WIDTH(1))  hready_ff (.din(ahb_hready),         .dout(ahb_hready_q),      .clk(bus_clk),      .clken(bus_clk_en),      .rawclk(clk), .*);</a>
<a name="195"><span class="lineNum">     195 </span>            :    rvdff_fpga #(.WIDTH(2))  htrans_ff (.din(ahb_htrans_in[1:0]), .dout(ahb_htrans_q[1:0]), .clk(bus_clk),      .clken(bus_clk_en),      .rawclk(clk), .*);</a>
<a name="196"><span class="lineNum">     196 </span>            :    rvdff_fpga #(.WIDTH(3))  hsize_ff  (.din(ahb_hsize[2:0]),     .dout(ahb_hsize_q[2:0]),  .clk(ahb_addr_clk), .clken(ahb_addr_clk_en), .rawclk(clk), .*);</a>
<a name="197"><span class="lineNum">     197 </span>            :    rvdff_fpga #(.WIDTH(1))  hwrite_ff (.din(ahb_hwrite),         .dout(ahb_hwrite_q),      .clk(ahb_addr_clk), .clken(ahb_addr_clk_en), .rawclk(clk), .*);</a>
<a name="198"><span class="lineNum">     198 </span>            :    rvdff_fpga #(.WIDTH(32)) haddr_ff  (.din(ahb_haddr[31:0]),    .dout(ahb_haddr_q[31:0]), .clk(ahb_addr_clk), .clken(ahb_addr_clk_en), .rawclk(clk), .*);</a>
<a name="199"><span class="lineNum">     199 </span>            : </a>
<a name="200"><span class="lineNum">     200 </span>            :    // Address check  dccm</a>
<a name="201"><span class="lineNum">     201 </span>            :    rvrangecheck #(.CCM_SADR(pt.DCCM_SADR),</a>
<a name="202"><span class="lineNum">     202 </span>            :                   .CCM_SIZE(pt.DCCM_SIZE)) addr_dccm_rangecheck (</a>
<a name="203"><span class="lineNum">     203 </span>            :       .addr(ahb_haddr_q[31:0]),</a>
<a name="204"><span class="lineNum">     204 </span>            :       .in_range(ahb_addr_in_dccm),</a>
<a name="205"><span class="lineNum">     205 </span>            :       .in_region(ahb_addr_in_dccm_region_nc)</a>
<a name="206"><span class="lineNum">     206 </span>            :    );</a>
<a name="207"><span class="lineNum">     207 </span>            : </a>
<a name="208"><span class="lineNum">     208 </span>            :    // Address check  iccm</a>
<a name="209"><span class="lineNum">     209 </span>            :    if (pt.ICCM_ENABLE == 1) begin: GenICCM</a>
<a name="210"><span class="lineNum">     210 </span>            :       rvrangecheck #(.CCM_SADR(pt.ICCM_SADR),</a>
<a name="211"><span class="lineNum">     211 </span>            :                      .CCM_SIZE(pt.ICCM_SIZE)) addr_iccm_rangecheck (</a>
<a name="212"><span class="lineNum">     212 </span>            :          .addr(ahb_haddr_q[31:0]),</a>
<a name="213"><span class="lineNum">     213 </span>            :          .in_range(ahb_addr_in_iccm),</a>
<a name="214"><span class="lineNum">     214 </span>            :          .in_region(ahb_addr_in_iccm_region_nc)</a>
<a name="215"><span class="lineNum">     215 </span>            :       );</a>
<a name="216"><span class="lineNum">     216 </span>            :    end else begin: GenNoICCM</a>
<a name="217"><span class="lineNum">     217 </span>            :       assign ahb_addr_in_iccm = '0;</a>
<a name="218"><span class="lineNum">     218 </span>            :       assign ahb_addr_in_iccm_region_nc = '0;</a>
<a name="219"><span class="lineNum">     219 </span>            :    end</a>
<a name="220"><span class="lineNum">     220 </span>            : </a>
<a name="221"><span class="lineNum">     221 </span>            :    // PIC memory address check</a>
<a name="222"><span class="lineNum">     222 </span>            :    rvrangecheck #(.CCM_SADR(pt.PIC_BASE_ADDR),</a>
<a name="223"><span class="lineNum">     223 </span>            :                   .CCM_SIZE(pt.PIC_SIZE)) addr_pic_rangecheck (</a>
<a name="224"><span class="lineNum">     224 </span>            :       .addr(ahb_haddr_q[31:0]),</a>
<a name="225"><span class="lineNum">     225 </span>            :       .in_range(ahb_addr_in_pic),</a>
<a name="226"><span class="lineNum">     226 </span>            :       .in_region(ahb_addr_in_pic_region_nc)</a>
<a name="227"><span class="lineNum">     227 </span>            :    );</a>
<a name="228"><span class="lineNum">     228 </span>            : </a>
<a name="229"><span class="lineNum">     229 </span>            :    // Command Buffer - Holding for the commands to be sent for the AXI. It will be converted to the AXI signals.</a>
<a name="230"><span class="lineNum">     230 </span>            :    assign cmdbuf_rst         = (((axi_awvalid &amp; axi_awready) | (axi_arvalid &amp; axi_arready)) &amp; ~cmdbuf_wr_en) | (ahb_hresp &amp; ~cmdbuf_write);</a>
<a name="231"><span class="lineNum">     231 </span>            :    assign cmdbuf_full        = (cmdbuf_vld &amp; ~((axi_awvalid &amp; axi_awready) | (axi_arvalid &amp; axi_arready)));</a>
<a name="232"><span class="lineNum">     232 </span>            : </a>
<a name="233"><span class="lineNum">     233 </span>            :    rvdffsc_fpga #(.WIDTH(1))  cmdbuf_vldff      (.din(1'b1),              .dout(cmdbuf_vld),         .en(cmdbuf_wr_en), .clear(cmdbuf_rst), .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk), .*);</a>
<a name="234"><span class="lineNum">     234 </span>            :    rvdffs_fpga  #(.WIDTH(1))  cmdbuf_writeff    (.din(ahb_hwrite_q),      .dout(cmdbuf_write),       .en(cmdbuf_wr_en),                     .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk), .*);</a>
<a name="235"><span class="lineNum">     235 </span>            :    rvdffs_fpga  #(.WIDTH(2))  cmdbuf_sizeff     (.din(ahb_hsize_q[1:0]),  .dout(cmdbuf_size[1:0]),   .en(cmdbuf_wr_en),                     .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk), .*);</a>
<a name="236"><span class="lineNum">     236 </span>            :    rvdffs_fpga  #(.WIDTH(8))  cmdbuf_wstrbff    (.din(master_wstrb[7:0]), .dout(cmdbuf_wstrb[7:0]),  .en(cmdbuf_wr_en),                     .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk), .*);</a>
<a name="237"><span class="lineNum">     237 </span>            :    rvdffe       #(.WIDTH(32)) cmdbuf_addrff     (.din(ahb_haddr_q[31:0]), .dout(cmdbuf_addr[31:0]),  .en(cmdbuf_wr_en &amp; bus_clk_en),        .clk(clk), .*);</a>
<a name="238"><span class="lineNum">     238 </span>            :    rvdffe       #(.WIDTH(64)) cmdbuf_wdataff    (.din(ahb_hwdata[63:0]),  .dout(cmdbuf_wdata[63:0]), .en(cmdbuf_wr_en &amp; bus_clk_en),        .clk(clk), .*);</a>
<a name="239"><span class="lineNum">     239 </span>            : </a>
<a name="240"><span class="lineNum">     240 </span>            :    // AXI Write Command Channel</a>
<a name="241"><span class="lineNum">     241 </span>            :    assign axi_awvalid           = cmdbuf_vld &amp; cmdbuf_write;</a>
<a name="242"><span class="lineNum">     242 </span>            :    assign axi_awid[TAG-1:0]     = '0;</a>
<a name="243"><span class="lineNum">     243 </span>            :    assign axi_awaddr[31:0]      = cmdbuf_addr[31:0];</a>
<a name="244"><span class="lineNum">     244 </span>            :    assign axi_awsize[2:0]       = {1'b0, cmdbuf_size[1:0]};</a>
<a name="245"><span class="lineNum">     245 </span>            :    assign axi_awprot[2:0]       = 3'b0;</a>
<a name="246"><span class="lineNum">     246 </span>            :    assign axi_awlen[7:0]        = '0;</a>
<a name="247"><span class="lineNum">     247 </span>            :    assign axi_awburst[1:0]      = 2'b01;</a>
<a name="248"><span class="lineNum">     248 </span>            :    // AXI Write Data Channel - This is tied to the command channel as we only write the command buffer once we have the data.</a>
<a name="249"><span class="lineNum">     249 </span>            :    assign axi_wvalid            = cmdbuf_vld &amp; cmdbuf_write;</a>
<a name="250"><span class="lineNum">     250 </span>            :    assign axi_wdata[63:0]       = cmdbuf_wdata[63:0];</a>
<a name="251"><span class="lineNum">     251 </span>            :    assign axi_wstrb[7:0]        = cmdbuf_wstrb[7:0];</a>
<a name="252"><span class="lineNum">     252 </span>            :    assign axi_wlast             = 1'b1;</a>
<a name="253"><span class="lineNum">     253 </span>            :   // AXI Write Response - Always ready. AHB does not require a write response.</a>
<a name="254"><span class="lineNum">     254 </span>            :    assign axi_bready            = 1'b1;</a>
<a name="255"><span class="lineNum">     255 </span>            :    // AXI Read Channels</a>
<a name="256"><span class="lineNum">     256 </span>            :    assign axi_arvalid           = cmdbuf_vld &amp; ~cmdbuf_write;</a>
<a name="257"><span class="lineNum">     257 </span>            :    assign axi_arid[TAG-1:0]     = '0;</a>
<a name="258"><span class="lineNum">     258 </span>            :    assign axi_araddr[31:0]      = cmdbuf_addr[31:0];</a>
<a name="259"><span class="lineNum">     259 </span>            :    assign axi_arsize[2:0]       = {1'b0, cmdbuf_size[1:0]};</a>
<a name="260"><span class="lineNum">     260 </span>            :    assign axi_arprot            = 3'b0;</a>
<a name="261"><span class="lineNum">     261 </span>            :    assign axi_arlen[7:0]        = '0;</a>
<a name="262"><span class="lineNum">     262 </span>            :    assign axi_arburst[1:0]      = 2'b01;</a>
<a name="263"><span class="lineNum">     263 </span>            :    // AXI Read Response Channel - Always ready as AHB reads are blocking and the the buffer is available for the read coming back always.</a>
<a name="264"><span class="lineNum">     264 </span>            :    assign axi_rready            = 1'b1;</a>
<a name="265"><span class="lineNum">     265 </span>            : </a>
<a name="266"><span class="lineNum">     266 </span>            :    // Clock header logic</a>
<a name="267"><span class="lineNum">     267 </span>            :    assign ahb_addr_clk_en = bus_clk_en &amp; (ahb_hready &amp; ahb_htrans[1]);</a>
<a name="268"><span class="lineNum">     268 </span>            :    assign buf_rdata_clk_en    = bus_clk_en &amp; buf_rdata_en;</a>
<a name="269"><span class="lineNum">     269 </span>            : </a>
<a name="270"><span class="lineNum">     270 </span>            : `ifdef RV_FPGA_OPTIMIZE</a>
<a name="271"><span class="lineNum">     271 </span>            :    assign bus_clk = 1'b0;</a>
<a name="272"><span class="lineNum">     272 </span>            :    assign ahb_addr_clk = 1'b0;</a>
<a name="273"><span class="lineNum">     273 </span>            :    assign buf_rdata_clk = 1'b0;</a>
<a name="274"><span class="lineNum">     274 </span>            : `else</a>
<a name="275"><span class="lineNum">     275 </span>            :    rvclkhdr bus_cgc       (.en(bus_clk_en),       .l1clk(bus_clk),       .*);</a>
<a name="276"><span class="lineNum">     276 </span>            :    rvclkhdr ahb_addr_cgc  (.en(ahb_addr_clk_en),  .l1clk(ahb_addr_clk),  .*);</a>
<a name="277"><span class="lineNum">     277 </span>            :    rvclkhdr buf_rdata_cgc (.en(buf_rdata_clk_en), .l1clk(buf_rdata_clk), .*);</a>
<a name="278"><span class="lineNum">     278 </span>            : `endif</a>
<a name="279"><span class="lineNum">     279 </span>            : </a>
<a name="280"><span class="lineNum">     280 </span>            : `ifdef RV_ASSERT_ON</a>
<a name="281"><span class="lineNum">     281 </span>            :    property ahb_error_protocol;</a>
<a name="282"><span class="lineNum">     282 </span>            :       @(posedge bus_clk) (ahb_hready &amp; ahb_hresp) |-&gt; (~$past(ahb_hready) &amp; $past(ahb_hresp));</a>
<a name="283"><span class="lineNum">     283 </span>            :    endproperty</a>
<a name="284"><span class="lineNum">     284 </span>            :    assert_ahb_error_protocol: assert property (ahb_error_protocol) else</a>
<a name="285"><span class="lineNum">     285 </span>            :       $display(&quot;Bus Error with hReady isn't preceded with Bus Error without hready&quot;);</a>
<a name="286"><span class="lineNum">     286 </span>            : </a>
<a name="287"><span class="lineNum">     287 </span>            : `endif</a>
<a name="288"><span class="lineNum">     288 </span>            : </a>
<a name="289"><span class="lineNum">     289 </span>            : endmodule // ahb_to_axi4</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
