

================================================================
== Vitis HLS Report for 'VITIS_LOOP_132_4_proc32_Pipeline_VITIS_LOOP_132_4'
================================================================
* Date:           Mon Sep  4 23:52:19 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_132_4  |       10|       10|         8|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     205|    390|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     186|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     391|    505|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U3205  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|   2|  205|  390|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln132_fu_103_p2        |         +|   0|  0|  11|           3|           1|
    |add_ln134_fu_113_p2        |         +|   0|  0|  14|           6|           6|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln132_fu_97_p2        |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  38|          14|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_55      |   9|          2|    3|          6|
    |block_C_drainer_211_blk_n  |   9|          2|    1|          2|
    |j_fu_46                    |   9|          2|    3|          6|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|    9|         18|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |C_2_addr_reg_152                  |   8|   0|    8|          0|
    |C_2_load_reg_163                  |  32|   0|   32|          0|
    |add73_2_i_i_i_reg_173             |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |block_C_drainer_211_read_reg_158  |  32|   0|   32|          0|
    |j_fu_46                           |   3|   0|    3|          0|
    |C_2_addr_reg_152                  |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 186|  32|  130|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_132_4_proc32_Pipeline_VITIS_LOOP_132_4|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_132_4_proc32_Pipeline_VITIS_LOOP_132_4|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_132_4_proc32_Pipeline_VITIS_LOOP_132_4|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_132_4_proc32_Pipeline_VITIS_LOOP_132_4|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_132_4_proc32_Pipeline_VITIS_LOOP_132_4|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_132_4_proc32_Pipeline_VITIS_LOOP_132_4|  return value|
|block_C_drainer_211_dout            |   in|   32|     ap_fifo|                                block_C_drainer_211|       pointer|
|block_C_drainer_211_num_data_valid  |   in|    2|     ap_fifo|                                block_C_drainer_211|       pointer|
|block_C_drainer_211_fifo_cap        |   in|    2|     ap_fifo|                                block_C_drainer_211|       pointer|
|block_C_drainer_211_empty_n         |   in|    1|     ap_fifo|                                block_C_drainer_211|       pointer|
|block_C_drainer_211_read            |  out|    1|     ap_fifo|                                block_C_drainer_211|       pointer|
|C_2_address0                        |  out|    8|   ap_memory|                                                C_2|         array|
|C_2_ce0                             |  out|    1|   ap_memory|                                                C_2|         array|
|C_2_we0                             |  out|    1|   ap_memory|                                                C_2|         array|
|C_2_d0                              |  out|   32|   ap_memory|                                                C_2|         array|
|C_2_address1                        |  out|    8|   ap_memory|                                                C_2|         array|
|C_2_ce1                             |  out|    1|   ap_memory|                                                C_2|         array|
|C_2_q1                              |   in|   32|   ap_memory|                                                C_2|         array|
|tmp_64                              |   in|    6|     ap_none|                                             tmp_64|        scalar|
|ii_load                             |   in|    2|     ap_none|                                            ii_load|        scalar|
+------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+

