****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : topmodule
Version: J-2014.12-SP3
Date   : Mon Dec 19 21:53:53 2016
****************************************

Warning: There is 1 invalid end point for constrained paths. (UITE-416)

  Startpoint: pe2/Rpipe_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe3/Rpipe_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pe2/Rpipe_reg[0]/CLK (DFFX1_HVT)         0.00       0.00 r
  pe2/Rpipe_reg[0]/Q (DFFX1_HVT)           0.07 +     0.07 r
  pe3/Rpipe_reg[0]/D (DFFX1_HVT)           0.00 +     0.07 r
  data arrival time                                   0.07

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock reconvergence pessimism            0.00       0.00
  pe3/Rpipe_reg[0]/CLK (DFFX1_HVT)                    0.00 r
  library hold time                       -0.00      -0.00
  data required time                                 -0.00
  ---------------------------------------------------------------
  data required time                                 -0.00
  data arrival time                                  -0.07
  ---------------------------------------------------------------
  slack (MET)                                         0.07


1
