# Nexys4_Utils


**Making Progress...**

---
**Requirement**:
* Vivado
* Nexys4
    * Artix XC7A100T-CSG324


## Modules

* [X] 7-Segment (With built-in graph display)
* [X] 100mhz clock frequency divider
* [X] Enter
* [X] MultiCh_32 (Without Modification)
* [X] Anti_jitter
* [X] PIO


## Variables

### BTN_OK
```text
        BTNU                                BTN_OK[3]
BTNL    BTNC    BTNR    =>      BTN_OK[4]   BTN_OK[0]   BTN_OK[2]
        BTND                                BTN_OK[1]
```

