# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:21:50 on Sep 12,2025
# vlog -reportprogress 300 siso.v "+acc" 
# -- Compiling module siso
# -- Compiling module siso_tb
# 
# Top level modules:
# 	siso_tb
# End time: 12:21:50 on Sep 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim siso_tb 
# Start time: 12:21:50 on Sep 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: siso.v(6): Module 'dff1' is not defined.
# ** Error: siso.v(7): Module 'dff1' is not defined.
# ** Error: siso.v(8): Module 'dff1' is not defined.
# ** Error: siso.v(9): Module 'dff1' is not defined.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:22:22 on Sep 12,2025
# vlog -reportprogress 300 siso.v "+acc" 
# -- Compiling module dff1
# ** Error: (vlog-13038) ** while parsing file included at siso.v(1)
# ** at dff1.v(5): near ")": Missing port in ansi port list.
# End time: 12:22:22 on Sep 12,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog siso.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:22:26 on Sep 12,2025
# vlog -reportprogress 300 siso.v "+acc" 
# -- Compiling module dff1
# ** Error: (vlog-13038) ** while parsing file included at siso.v(1)
# ** at dff1.v(5): near ")": Missing port in ansi port list.
# End time: 12:22:26 on Sep 12,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog siso.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:23:41 on Sep 12,2025
# vlog -reportprogress 300 siso.v "+acc" 
# -- Compiling module dff1
# ** Error: (vlog-13038) ** while parsing file included at siso.v(1)
# ** at dff1.v(4): near ")": Missing port in ansi port list.
# End time: 12:23:41 on Sep 12,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog siso.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:25:00 on Sep 12,2025
# vlog -reportprogress 300 siso.v "+acc" 
# -- Compiling module dff1
# ** Error: (vlog-13038) ** while parsing file included at siso.v(1)
# ** at dff1.v(4): near ")": Missing port in ansi port list.
# End time: 12:25:00 on Sep 12,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog siso.v +acc"
ls
# dff1.v  run.do  siso.v  transcript  work        
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:27:21 on Sep 12,2025
# vlog -reportprogress 300 siso.v "+acc" 
# -- Compiling module dff1
# ** Error: (vlog-13038) ** while parsing file included at siso.v(1)
# ** at dff1.v(4): near ")": Missing port in ansi port list.
# End time: 12:27:21 on Sep 12,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog siso.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:28:37 on Sep 12,2025
# vlog -reportprogress 300 siso.v "+acc" 
# -- Compiling module dff1
# -- Compiling module siso
# -- Compiling module siso_tb
# 
# Top level modules:
# 	siso_tb
# End time: 12:28:37 on Sep 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim siso_tb 
# Start time: 12:21:50 on Sep 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.siso_tb(fast)
# Loading work.siso(fast)
# Loading work.dff1(fast)
# rst=0 clk=0 I=x y0=x y1=x y2=x y3=x Time=0
# rst=1 clk=1 I=0 y0=0 y1=x y2=x y3=x Time=5
# rst=1 clk=0 I=0 y0=0 y1=x y2=x y3=x Time=10
# rst=1 clk=1 I=0 y0=0 y1=0 y2=x y3=x Time=15
# rst=1 clk=0 I=0 y0=0 y1=0 y2=x y3=x Time=20
# rst=1 clk=1 I=1 y0=1 y1=0 y2=0 y3=x Time=25
# rst=1 clk=0 I=1 y0=1 y1=0 y2=0 y3=x Time=30
# rst=1 clk=1 I=1 y0=1 y1=1 y2=0 y3=0 Time=35
# rst=1 clk=0 I=1 y0=1 y1=1 y2=0 y3=0 Time=40
# rst=1 clk=1 I=1 y0=1 y1=1 y2=1 y3=0 Time=45
# rst=1 clk=0 I=1 y0=1 y1=1 y2=1 y3=0 Time=50
# rst=1 clk=1 I=1 y0=1 y1=1 y2=1 y3=1 Time=55
# rst=1 clk=0 I=1 y0=1 y1=1 y2=1 y3=1 Time=60
# rst=1 clk=1 I=0 y0=0 y1=1 y2=1 y3=1 Time=65
# rst=1 clk=0 I=0 y0=0 y1=1 y2=1 y3=1 Time=70
# rst=1 clk=1 I=0 y0=0 y1=0 y2=1 y3=1 Time=75
# rst=1 clk=0 I=0 y0=0 y1=0 y2=1 y3=1 Time=80
# rst=1 clk=1 I=0 y0=0 y1=0 y2=0 y3=1 Time=85
# rst=1 clk=0 I=0 y0=0 y1=0 y2=0 y3=1 Time=90
# rst=1 clk=1 I=0 y0=0 y1=0 y2=0 y3=0 Time=95
# rst=1 clk=0 I=0 y0=0 y1=0 y2=0 y3=0 Time=100
# rst=1 clk=1 I=0 y0=0 y1=0 y2=0 y3=0 Time=105
# rst=1 clk=0 I=0 y0=0 y1=0 y2=0 y3=0 Time=110
# rst=1 clk=1 I=0 y0=0 y1=0 y2=0 y3=0 Time=115
# rst=1 clk=0 I=0 y0=0 y1=0 y2=0 y3=0 Time=120
# rst=1 clk=1 I=0 y0=0 y1=0 y2=0 y3=0 Time=125
# rst=1 clk=0 I=0 y0=0 y1=0 y2=0 y3=0 Time=130
# rst=1 clk=1 I=0 y0=0 y1=0 y2=0 y3=0 Time=135
# rst=1 clk=0 I=0 y0=0 y1=0 y2=0 y3=0 Time=140
# rst=1 clk=1 I=0 y0=0 y1=0 y2=0 y3=0 Time=145
# ** Note: $stop    : siso.v(44)
#    Time: 150 ns  Iteration: 0  Instance: /siso_tb
# Break in Module siso_tb at siso.v line 44
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:30:11 on Sep 12,2025
# vlog -reportprogress 300 siso.v "+acc" 
# -- Compiling module dff1
# -- Compiling module siso
# -- Compiling module siso_tb
# 
# Top level modules:
# 	siso_tb
# End time: 12:30:11 on Sep 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:30:14 on Sep 12,2025, Elapsed time: 0:08:24
# Errors: 4, Warnings: 0
# vsim siso_tb 
# Start time: 12:30:14 on Sep 12,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.siso_tb(fast)
# Loading work.siso(fast)
# Loading work.dff1(fast)
# rst=0 clk=0 I=x y0=x y1=x y2=x y3=x Time=0
# rst=1 clk=0 I=0 y0=x y1=x y2=x y3=x Time=5
# rst=1 clk=1 I=0 y0=0 y1=x y2=x y3=x Time=10
# rst=1 clk=0 I=0 y0=0 y1=x y2=x y3=x Time=20
# rst=1 clk=0 I=1 y0=0 y1=x y2=x y3=x Time=25
# rst=1 clk=1 I=1 y0=1 y1=0 y2=x y3=x Time=30
# rst=1 clk=0 I=1 y0=1 y1=0 y2=x y3=x Time=40
# rst=1 clk=1 I=1 y0=1 y1=1 y2=0 y3=x Time=50
# rst=1 clk=0 I=1 y0=1 y1=1 y2=0 y3=x Time=60
# rst=1 clk=0 I=0 y0=1 y1=1 y2=0 y3=x Time=65
# rst=1 clk=1 I=0 y0=0 y1=1 y2=1 y3=0 Time=70
# rst=1 clk=0 I=0 y0=0 y1=1 y2=1 y3=0 Time=80
# rst=1 clk=1 I=0 y0=0 y1=0 y2=1 y3=1 Time=90
# rst=1 clk=0 I=0 y0=0 y1=0 y2=1 y3=1 Time=100
# rst=1 clk=1 I=0 y0=0 y1=0 y2=0 y3=1 Time=110
# rst=1 clk=0 I=0 y0=0 y1=0 y2=0 y3=1 Time=120
# rst=1 clk=1 I=0 y0=0 y1=0 y2=0 y3=0 Time=130
# rst=1 clk=0 I=0 y0=0 y1=0 y2=0 y3=0 Time=140
# ** Note: $stop    : siso.v(44)
#    Time: 150 ns  Iteration: 0  Instance: /siso_tb
# Break in Module siso_tb at siso.v line 44
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:31:20 on Sep 12,2025
# vlog -reportprogress 300 siso.v "+acc" 
# -- Compiling module dff1
# -- Compiling module siso
# -- Compiling module siso_tb
# 
# Top level modules:
# 	siso_tb
# End time: 12:31:20 on Sep 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:31:22 on Sep 12,2025, Elapsed time: 0:01:08
# Errors: 0, Warnings: 0
# vsim siso_tb 
# Start time: 12:31:22 on Sep 12,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.siso_tb(fast)
# Loading work.siso(fast)
# Loading work.dff1(fast)
# rst=0 clk=1 I=x y0=0 y1=0 y2=0 y3=0 Time=0
# rst=1 clk=1 I=0 y0=0 y1=0 y2=0 y3=0 Time=5
# rst=1 clk=0 I=0 y0=0 y1=0 y2=0 y3=0 Time=10
# rst=1 clk=1 I=0 y0=0 y1=0 y2=0 y3=0 Time=20
# rst=1 clk=1 I=1 y0=0 y1=0 y2=0 y3=0 Time=25
# rst=1 clk=0 I=1 y0=0 y1=0 y2=0 y3=0 Time=30
# rst=1 clk=1 I=1 y0=1 y1=0 y2=0 y3=0 Time=40
# rst=1 clk=0 I=1 y0=1 y1=0 y2=0 y3=0 Time=50
# rst=1 clk=1 I=1 y0=1 y1=1 y2=0 y3=0 Time=60
# rst=1 clk=1 I=0 y0=1 y1=1 y2=0 y3=0 Time=65
# rst=1 clk=0 I=0 y0=1 y1=1 y2=0 y3=0 Time=70
# rst=1 clk=1 I=0 y0=0 y1=1 y2=1 y3=0 Time=80
# rst=1 clk=0 I=0 y0=0 y1=1 y2=1 y3=0 Time=90
# rst=1 clk=1 I=0 y0=0 y1=0 y2=1 y3=1 Time=100
# rst=1 clk=0 I=0 y0=0 y1=0 y2=1 y3=1 Time=110
# rst=1 clk=1 I=0 y0=0 y1=0 y2=0 y3=1 Time=120
# rst=1 clk=0 I=0 y0=0 y1=0 y2=0 y3=1 Time=130
# rst=1 clk=1 I=0 y0=0 y1=0 y2=0 y3=0 Time=140
# ** Note: $stop    : siso.v(44)
#    Time: 150 ns  Iteration: 0  Instance: /siso_tb
# Break in Module siso_tb at siso.v line 44
# End time: 12:36:10 on Sep 12,2025, Elapsed time: 0:04:48
# Errors: 0, Warnings: 0
