# Generated by Yosys 0.38 (git sha1 a0cd5d1bb, gcc 11.2.1 -fPIC -Os)
autoidx 6841
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10"
module \BOOT_CLOCK
  parameter \PERIOD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:12.14-12.15"
  wire output 1 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10"
module \BRAM2x18_SDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 4
  parameter \CFG_ENABLE_D 4
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1156.27-1156.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1157.28-1157.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1158.11-1158.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1160.27-1160.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1161.27-1161.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1162.30-1162.34"
  wire width 4 input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1164.27-1164.33"
  wire width 11 input 7 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1165.28-1165.34"
  wire width 18 output 8 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1166.11-1166.15"
  wire input 9 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1153.11-1153.15"
  wire input 10 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1154.11-1154.15"
  wire input 11 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1168.27-1168.33"
  wire width 11 input 12 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1169.27-1169.33"
  wire width 18 input 13 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1170.30-1170.34"
  wire width 4 input 14 \D1EN
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10"
module \BRAM2x18_TDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 4
  parameter \CFG_ENABLE_D 4
  parameter \CFG_ENABLE_F 4
  parameter \CFG_ENABLE_H 4
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1103.27-1103.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1104.28-1104.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1105.11-1105.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1107.27-1107.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1108.27-1108.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1109.30-1109.34"
  wire width 4 input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1111.27-1111.33"
  wire width 11 input 7 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1112.28-1112.34"
  wire width 18 output 8 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1113.11-1113.15"
  wire input 9 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1098.11-1098.15"
  wire input 10 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1099.11-1099.15"
  wire input 11 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1100.11-1100.15"
  wire input 12 \CLK3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1101.11-1101.15"
  wire input 13 \CLK4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1115.27-1115.33"
  wire width 11 input 14 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1116.27-1116.33"
  wire width 18 input 15 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1117.30-1117.34"
  wire width 4 input 16 \D1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1119.27-1119.33"
  wire width 11 input 17 \E1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1120.28-1120.34"
  wire width 18 output 18 \E1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1121.11-1121.15"
  wire input 19 \E1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1123.27-1123.33"
  wire width 11 input 20 \F1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1124.27-1124.33"
  wire width 18 input 21 \F1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1125.30-1125.34"
  wire width 4 input 22 \F1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1127.27-1127.33"
  wire width 11 input 23 \G1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1128.28-1128.34"
  wire width 18 output 24 \G1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1129.11-1129.15"
  wire input 25 \G1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1131.27-1131.33"
  wire width 11 input 26 \H1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1132.27-1132.33"
  wire width 18 input 27 \H1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1133.30-1133.34"
  wire width 4 input 28 \H1EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10"
module \CARRY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:27.15-27.18"
  wire input 3 \CIN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:29.16-29.20"
  wire output 5 \COUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:26.15-26.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:28.16-28.17"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:25.15-25.16"
  wire input 1 \P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10"
module \CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:42.15-42.16"
  wire input 1 \I
  attribute \clkbuf_driver 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:44.16-44.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10"
module \DFFNRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:61.15-61.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:57.15-57.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:59.15-59.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:62.14-62.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:58.15-58.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10"
module \DFFRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:79.15-79.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:75.15-75.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:77.15-77.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:80.14-80.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:76.15-76.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10"
module \DSP19X2
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF1_0 10'0000000000
  parameter \COEFF1_1 10'0000000000
  parameter \COEFF1_2 10'0000000000
  parameter \COEFF1_3 10'0000000000
  parameter \COEFF2_0 10'0000000000
  parameter \COEFF2_1 10'0000000000
  parameter \COEFF2_2 10'0000000000
  parameter \COEFF2_3 10'0000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:105.21-105.23"
  wire width 10 input 1 \A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:109.21-109.23"
  wire width 10 input 5 \A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:116.21-116.28"
  wire width 5 input 11 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:106.21-106.23"
  wire width 9 input 2 \B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:110.21-110.23"
  wire width 9 input 6 \B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:114.15-114.18"
  wire input 9 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:108.22-108.28"
  wire width 9 output 4 \DLY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:112.22-112.28"
  wire width 9 output 8 \DLY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:117.21-117.29"
  wire width 3 input 12 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:118.15-118.23"
  wire input 13 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:115.15-115.20"
  wire input 10 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:123.15-123.20"
  wire input 18 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:121.15-121.23"
  wire input 16 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:122.21-122.32"
  wire width 5 input 17 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:124.15-124.23"
  wire input 19 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:119.15-119.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:120.15-120.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:107.23-107.25"
  wire width 19 output 3 \Z1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:111.23-111.25"
  wire width 19 output 7 \Z2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10"
module \DSP38
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF_0 20'00000000000000000000
  parameter \COEFF_1 20'00000000000000000000
  parameter \COEFF_2 20'00000000000000000000
  parameter \COEFF_3 20'00000000000000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:145.22-145.23"
  wire width 20 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:147.21-147.28"
  wire width 6 input 3 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:146.22-146.23"
  wire width 18 input 2 \B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:151.15-151.18"
  wire input 6 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:149.21-149.26"
  wire width 18 output 5 \DLY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:153.21-153.29"
  wire width 3 input 8 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:154.15-154.23"
  wire input 9 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:152.15-152.20"
  wire input 7 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:157.15-157.20"
  wire input 12 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:155.15-155.23"
  wire input 10 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:156.21-156.32"
  wire width 6 input 11 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:158.15-158.23"
  wire input 13 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:159.15-159.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:160.15-160.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:148.23-148.24"
  wire width 38 output 4 \Z
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10"
module \FIFO18KX2
  parameter \DATA_WRITE_WIDTH1 18
  parameter \DATA_READ_WIDTH1 18
  parameter \FIFO_TYPE1 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH1 11'00000000100
  parameter \PROG_FULL_THRESH1 11'11111111010
  parameter \DATA_WRITE_WIDTH2 18
  parameter \DATA_READ_WIDTH2 18
  parameter \FIFO_TYPE2 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH2 11'00000000100
  parameter \PROG_FULL_THRESH2 11'11111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:195.14-195.27"
  wire output 10 \ALMOST_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:212.14-212.27"
  wire output 25 \ALMOST_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:196.14-196.26"
  wire output 11 \ALMOST_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:213.14-213.26"
  wire output 26 \ALMOST_FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:193.14-193.20"
  wire output 8 \EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:210.14-210.20"
  wire output 23 \EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:194.14-194.19"
  wire output 9 \FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:211.14-211.19"
  wire output 24 \FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:199.14-199.23"
  wire output 14 \OVERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:216.14-216.23"
  wire output 29 \OVERFLOW2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:197.14-197.25"
  wire output 12 \PROG_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:214.14-214.25"
  wire output 27 \PROG_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:198.14-198.24"
  wire output 13 \PROG_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:215.14-215.24"
  wire output 28 \PROG_FULL2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:188.15-188.22"
  wire input 3 \RD_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:205.15-205.22"
  wire input 18 \RD_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:192.39-192.47"
  wire width 18 output 7 \RD_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:209.39-209.47"
  wire width 18 output 22 \RD_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:190.15-190.21"
  wire input 5 \RD_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:207.15-207.21"
  wire input 20 \RD_EN2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:184.15-184.21"
  wire input 1 \RESET1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:201.15-201.21"
  wire input 16 \RESET2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:200.14-200.24"
  wire output 15 \UNDERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:217.14-217.24"
  wire output 30 \UNDERFLOW2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.15-186.22"
  wire input 2 \WR_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:203.15-203.22"
  wire input 17 \WR_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:191.39-191.47"
  wire width 18 input 6 \WR_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:208.39-208.47"
  wire width 18 input 21 \WR_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:189.15-189.21"
  wire input 4 \WR_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:206.15-206.21"
  wire input 19 \WR_EN2
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10"
module \FIFO36K
  parameter \DATA_WRITE_WIDTH 36
  parameter \DATA_READ_WIDTH 36
  parameter \FIFO_TYPE "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH 12'000000000100
  parameter \PROG_FULL_THRESH 12'111111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:247.14-247.26"
  wire output 10 \ALMOST_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:248.14-248.25"
  wire output 11 \ALMOST_FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:245.14-245.19"
  wire output 8 \EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:246.14-246.18"
  wire output 9 \FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:251.14-251.22"
  wire output 14 \OVERFLOW
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:249.14-249.24"
  wire output 12 \PROG_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:250.14-250.23"
  wire output 13 \PROG_FULL
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:240.15-240.21"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:244.38-244.45"
  wire width 36 output 7 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:242.15-242.20"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:236.15-236.20"
  wire input 1 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:252.14-252.23"
  wire output 15 \UNDERFLOW
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:238.15-238.21"
  wire input 2 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.38-243.45"
  wire width 36 input 6 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:241.15-241.20"
  wire input 4 \WR_EN
end
attribute \top 1
attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:18.1-29.10"
module \I2CLog
  wire $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458
  wire $abc$1567$auto$rtlil.cc:2613:Mux$556[0]
  wire $abc$1567$auto$rtlil.cc:2613:Mux$556[10]
  wire $abc$1567$auto$rtlil.cc:2613:Mux$556[11]
  wire $abc$1567$auto$rtlil.cc:2613:Mux$556[12]
  wire $abc$1567$auto$rtlil.cc:2613:Mux$556[13]
  wire $abc$1567$auto$rtlil.cc:2613:Mux$556[14]
  wire $abc$1567$auto$rtlil.cc:2613:Mux$556[1]
  wire $abc$1567$auto$rtlil.cc:2613:Mux$556[2]
  wire $abc$1567$auto$rtlil.cc:2613:Mux$556[3]
  wire $abc$1567$auto$rtlil.cc:2613:Mux$556[4]
  wire $abc$1567$auto$rtlil.cc:2613:Mux$556[5]
  wire $abc$1567$auto$rtlil.cc:2613:Mux$556[6]
  wire $abc$1567$auto$rtlil.cc:2613:Mux$556[7]
  wire $abc$1567$auto$rtlil.cc:2613:Mux$556[8]
  wire $abc$1567$auto$rtlil.cc:2613:Mux$556[9]
  wire $abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444
  wire $abc$1775$li5_li5
  wire $abc$1775$li7_li7
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:98.1-122.11|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:179.11-179.43"
  wire $abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]
  wire $abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392
  wire $abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467
  wire $abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:146.1-170.11|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:178.11-178.42"
  wire $abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]
  wire $abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369
  wire $abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451
  wire $abc$2625$li00_li00
  wire $abc$2625$li01_li01
  wire $abc$2625$li02_li02
  wire $abc$2625$li03_li03
  wire $abc$2625$li04_li04
  wire $abc$2625$li05_li05
  wire $abc$2625$li06_li06
  wire $abc$2625$li07_li07
  wire $abc$2625$li08_li08
  wire $abc$2625$li09_li09
  wire $abc$2625$li10_li10
  wire $abc$2625$li11_li11
  wire $abc$2625$li12_li12
  wire $abc$2625$li13_li13
  wire $abc$2625$li14_li14
  wire $abc$2764$li10_li10
  wire $abc$2764$li11_li11
  wire $abc$2764$li12_li12
  wire $abc$2764$li13_li13
  wire $abc$2809$li3_li3
  wire $abc$2809$li4_li4
  wire $abc$2809$li6_li6
  wire $abc$2847$li0_li0
  wire $abc$2847$li1_li1
  wire $abc$2847$li2_li2
  wire $abc$2847$li3_li3
  wire $abc$2847$li4_li4
  wire $abc$2847$li5_li5
  wire $abc$2847$li6_li6
  wire $abc$2847$li7_li7
  wire $abc$2876$li0_li0
  wire $abc$2876$li1_li1
  wire $abc$2908$li0_li0
  wire $abc$2930$li0_li0
  wire $abc$2939$li0_li0
  wire $abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]
  wire $abc$6648$new_new_n134__
  wire $abc$6648$new_new_n171__
  wire $abc$6648$new_new_n174__
  wire $abc$6648$new_new_n178__
  wire $abc$6648$new_new_n182__
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.64-19.66"
  wire $abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.64-19.66"
  wire $abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.64-19.66"
  wire $abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342.65-342.67"
  wire $abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y
  wire $auto$clkbufmap.cc:266:execute$6726
  wire $auto$clkbufmap.cc:298:execute$6729
  attribute \force_downto 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/techmap.v:575.21-575.22"
  attribute \unused_bits "0 1"
  wire width 3 $auto$pmuxtree.cc:65:recursive_mux_generator$543.Y
  attribute \force_downto 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/techmap.v:583.28-583.35"
  attribute \unused_bits "0 3"
  wire width 6 $auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S
  wire $iopadmap$Clk
  wire $iopadmap$Rst
  wire $iopadmap$SCL
  wire $iopadmap$SDA
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:20.20-20.23"
  wire output 8 \ACK
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:20.11-20.13"
  wire output 5 \Ce
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:19.9-19.12"
  wire input 1 \Clk
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:22.17-22.29"
  wire width 15 output 10 \Current_addr
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:21.17-21.21"
  wire width 8 output 9 \Dout
  attribute \hdlname "ModByteWr ACK"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:240.19-240.22"
  wire \ModByteWr.ACK
  attribute \hdlname "ModByteWr Ce"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:240.13-240.15"
  wire \ModByteWr.Ce
  attribute \hdlname "ModByteWr Clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:236.11-236.14"
  wire \ModByteWr.Clk
  attribute \hdlname "ModByteWr Current_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29"
  wire width 15 \ModByteWr.Current_addr
  attribute \hdlname "ModByteWr Dout"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21"
  wire width 8 \ModByteWr.Dout
  attribute \hdlname "ModByteWr Mod1 DOUT"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:342.11-342.15|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:255.17-255.57"
  wire \ModByteWr.Mod1.DOUT
  attribute \hdlname "ModByteWr Next_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:245.26-245.35"
  wire width 15 \ModByteWr.Next_addr
  attribute \hdlname "ModByteWr Oe"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:240.10-240.12"
  wire \ModByteWr.Oe
  attribute \hdlname "ModByteWr RstByteRdy"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:242.17-242.27"
  wire \ModByteWr.RstByteRdy
  attribute \hdlname "ModByteWr We"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:240.16-240.18"
  wire \ModByteWr.We
  attribute \hdlname "ModByteWr next_state"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:247.20-247.30"
  wire width 3 \ModByteWr.next_state
  attribute \hdlname "ModByteWr state_reg"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:247.10-247.19"
  wire width 3 \ModByteWr.state_reg
  attribute \hdlname "ModRW Clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:28.17-28.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:359.13-359.16"
  wire \ModRW.Clk
  attribute \hdlname "ModRW state_reg"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:28.17-28.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:363.11-363.20"
  wire width 3 \ModRW.state_reg
  attribute \hdlname "ModSerial2Byte Byte"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:192.16-192.20"
  wire width 9 \ModSerial2Byte.Byte
  attribute \hdlname "ModSerial2Byte ByteRdy"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:193.20-193.27"
  wire \ModSerial2Byte.ByteRdy
  attribute \hdlname "ModSerial2Byte COUNT"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:197.16-197.21"
  wire width 4 \ModSerial2Byte.COUNT
  attribute \hdlname "ModStSp Clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:174.17-174.20"
  wire \ModStSp.Clk
  attribute \hdlname "ModStSp mod1 Clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:126.17-126.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:178.11-178.42"
  wire \ModStSp.mod1.Clk
  attribute \hdlname "ModStSp mod1 ModStop SpLatch Clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:136.15-136.42|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:68.14-68.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:55.14-55.42|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:178.11-178.42"
  wire \ModStSp.mod1.ModStop.SpLatch.Clk
  attribute \hdlname "ModStSp mod1 ModStop SpLatch Q"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:136.15-136.42|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:69.11-69.12|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:55.14-55.42|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:178.11-178.42"
  wire \ModStSp.mod1.ModStop.SpLatch.Q
  attribute \hdlname "ModStSp mod1 RstStop"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:130.17-130.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:178.11-178.42"
  wire \ModStSp.mod1.RstStop
  attribute \hdlname "ModStSp mod1 SpState_reg"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:128.19-128.30|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:178.11-178.42"
  wire width 2 \ModStSp.mod1.SpState_reg
  attribute \hdlname "ModStSp mod2 Clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:78.17-78.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:179.11-179.43"
  wire \ModStSp.mod2.Clk
  attribute \hdlname "ModStSp mod2 ModStart StLatch Clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:88.16-88.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:58.14-58.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:48.14-48.42|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:179.11-179.43"
  wire \ModStSp.mod2.ModStart.StLatch.Clk
  attribute \hdlname "ModStSp mod2 ModStart StLatch Q"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:88.16-88.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:59.11-59.12|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:48.14-48.42|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:179.11-179.43"
  wire \ModStSp.mod2.ModStart.StLatch.Q
  attribute \hdlname "ModStSp mod2 RstStart"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:82.17-82.25|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:179.11-179.43"
  wire \ModStSp.mod2.RstStart
  attribute \hdlname "ModStSp mod2 StState_reg"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:80.19-80.30|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:179.11-179.43"
  wire width 2 \ModStSp.mod2.StState_reg
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:20.14-20.16"
  wire output 6 \Oe
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:19.13-19.16"
  wire input 4 \Rst
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:19.21-19.24"
  wire input 3 \SCL
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:19.17-19.20"
  wire input 2 \SDA
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:20.17-20.19"
  wire output 7 \We
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2625$auto$blifparse.cc:377:parse_blif$2626
    connect \C \ModByteWr.Clk
    connect \D $abc$2625$li00_li00
    connect \E $abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444
    connect \Q \ModByteWr.Next_addr [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2625$auto$blifparse.cc:377:parse_blif$2627
    connect \C \ModByteWr.Clk
    connect \D $abc$2625$li01_li01
    connect \E $abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444
    connect \Q \ModByteWr.Next_addr [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2625$auto$blifparse.cc:377:parse_blif$2628
    connect \C \ModByteWr.Clk
    connect \D $abc$2625$li02_li02
    connect \E $abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444
    connect \Q \ModByteWr.Next_addr [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2625$auto$blifparse.cc:377:parse_blif$2629
    connect \C \ModByteWr.Clk
    connect \D $abc$2625$li03_li03
    connect \E $abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444
    connect \Q \ModByteWr.Next_addr [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2625$auto$blifparse.cc:377:parse_blif$2630
    connect \C \ModByteWr.Clk
    connect \D $abc$2625$li04_li04
    connect \E $abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444
    connect \Q \ModByteWr.Next_addr [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2625$auto$blifparse.cc:377:parse_blif$2631
    connect \C \ModByteWr.Clk
    connect \D $abc$2625$li05_li05
    connect \E $abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444
    connect \Q \ModByteWr.Next_addr [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2625$auto$blifparse.cc:377:parse_blif$2632
    connect \C \ModByteWr.Clk
    connect \D $abc$2625$li06_li06
    connect \E $abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444
    connect \Q \ModByteWr.Next_addr [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2625$auto$blifparse.cc:377:parse_blif$2633
    connect \C \ModByteWr.Clk
    connect \D $abc$2625$li07_li07
    connect \E $abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444
    connect \Q \ModByteWr.Next_addr [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2625$auto$blifparse.cc:377:parse_blif$2634
    connect \C \ModByteWr.Clk
    connect \D $abc$2625$li08_li08
    connect \E $abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444
    connect \Q \ModByteWr.Next_addr [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2625$auto$blifparse.cc:377:parse_blif$2635
    connect \C \ModByteWr.Clk
    connect \D $abc$2625$li09_li09
    connect \E $abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444
    connect \Q \ModByteWr.Next_addr [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2625$auto$blifparse.cc:377:parse_blif$2636
    connect \C \ModByteWr.Clk
    connect \D $abc$2625$li10_li10
    connect \E $abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444
    connect \Q \ModByteWr.Next_addr [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2625$auto$blifparse.cc:377:parse_blif$2637
    connect \C \ModByteWr.Clk
    connect \D $abc$2625$li11_li11
    connect \E $abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444
    connect \Q \ModByteWr.Next_addr [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2625$auto$blifparse.cc:377:parse_blif$2638
    connect \C \ModByteWr.Clk
    connect \D $abc$2625$li12_li12
    connect \E $abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444
    connect \Q \ModByteWr.Next_addr [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2625$auto$blifparse.cc:377:parse_blif$2639
    connect \C \ModByteWr.Clk
    connect \D $abc$2625$li13_li13
    connect \E $abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444
    connect \Q \ModByteWr.Next_addr [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2625$auto$blifparse.cc:377:parse_blif$2640
    connect \C \ModByteWr.Clk
    connect \D $abc$2625$li14_li14
    connect \E $abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444
    connect \Q \ModByteWr.Next_addr [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2688$auto$blifparse.cc:377:parse_blif$2689
    connect \C \ModByteWr.Clk
    connect \D $abc$1567$auto$rtlil.cc:2613:Mux$556[1]
    connect \E $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458
    connect \Q \ModByteWr.Current_addr [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2688$auto$blifparse.cc:377:parse_blif$2690
    connect \C \ModByteWr.Clk
    connect \D $abc$1567$auto$rtlil.cc:2613:Mux$556[2]
    connect \E $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458
    connect \Q \ModByteWr.Current_addr [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2688$auto$blifparse.cc:377:parse_blif$2691
    connect \C \ModByteWr.Clk
    connect \D $abc$1567$auto$rtlil.cc:2613:Mux$556[3]
    connect \E $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458
    connect \Q \ModByteWr.Current_addr [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2688$auto$blifparse.cc:377:parse_blif$2692
    connect \C \ModByteWr.Clk
    connect \D $abc$1567$auto$rtlil.cc:2613:Mux$556[4]
    connect \E $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458
    connect \Q \ModByteWr.Current_addr [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2688$auto$blifparse.cc:377:parse_blif$2693
    connect \C \ModByteWr.Clk
    connect \D $abc$1567$auto$rtlil.cc:2613:Mux$556[5]
    connect \E $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458
    connect \Q \ModByteWr.Current_addr [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2688$auto$blifparse.cc:377:parse_blif$2694
    connect \C \ModByteWr.Clk
    connect \D $abc$1567$auto$rtlil.cc:2613:Mux$556[6]
    connect \E $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458
    connect \Q \ModByteWr.Current_addr [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2688$auto$blifparse.cc:377:parse_blif$2695
    connect \C \ModByteWr.Clk
    connect \D $abc$1567$auto$rtlil.cc:2613:Mux$556[7]
    connect \E $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458
    connect \Q \ModByteWr.Current_addr [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2688$auto$blifparse.cc:377:parse_blif$2696
    connect \C \ModByteWr.Clk
    connect \D $abc$1567$auto$rtlil.cc:2613:Mux$556[8]
    connect \E $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458
    connect \Q \ModByteWr.Current_addr [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2688$auto$blifparse.cc:377:parse_blif$2697
    connect \C \ModByteWr.Clk
    connect \D $abc$1567$auto$rtlil.cc:2613:Mux$556[9]
    connect \E $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458
    connect \Q \ModByteWr.Current_addr [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2688$auto$blifparse.cc:377:parse_blif$2698
    connect \C \ModByteWr.Clk
    connect \D $abc$1567$auto$rtlil.cc:2613:Mux$556[10]
    connect \E $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458
    connect \Q \ModByteWr.Current_addr [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2688$auto$blifparse.cc:377:parse_blif$2699
    connect \C \ModByteWr.Clk
    connect \D $abc$1567$auto$rtlil.cc:2613:Mux$556[11]
    connect \E $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458
    connect \Q \ModByteWr.Current_addr [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2688$auto$blifparse.cc:377:parse_blif$2700
    connect \C \ModByteWr.Clk
    connect \D $abc$1567$auto$rtlil.cc:2613:Mux$556[12]
    connect \E $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458
    connect \Q \ModByteWr.Current_addr [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2688$auto$blifparse.cc:377:parse_blif$2701
    connect \C \ModByteWr.Clk
    connect \D $abc$1567$auto$rtlil.cc:2613:Mux$556[13]
    connect \E $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458
    connect \Q \ModByteWr.Current_addr [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2688$auto$blifparse.cc:377:parse_blif$2702
    connect \C \ModByteWr.Clk
    connect \D $abc$1567$auto$rtlil.cc:2613:Mux$556[14]
    connect \E $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458
    connect \Q \ModByteWr.Current_addr [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2688$auto$blifparse.cc:377:parse_blif$2703
    connect \C \ModByteWr.Clk
    connect \D $abc$1567$auto$rtlil.cc:2613:Mux$556[0]
    connect \E $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458
    connect \Q \ModByteWr.Current_addr [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2764$auto$blifparse.cc:377:parse_blif$2765
    connect \C $auto$clkbufmap.cc:298:execute$6729
    connect \D \ModSerial2Byte.COUNT [3]
    connect \E 1'1
    connect \Q $auto$clkbufmap.cc:266:execute$6726
    connect \R $abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2764$auto$blifparse.cc:377:parse_blif$2766
    connect \C $auto$clkbufmap.cc:298:execute$6729
    connect \D \ModStSp.mod1.ModStop.SpLatch.Clk
    connect \E 1'1
    connect \Q \ModSerial2Byte.Byte [0]
    connect \R $abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2764$auto$blifparse.cc:377:parse_blif$2767
    connect \C $auto$clkbufmap.cc:298:execute$6729
    connect \D \ModSerial2Byte.Byte [0]
    connect \E 1'1
    connect \Q \ModSerial2Byte.Byte [1]
    connect \R $abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2764$auto$blifparse.cc:377:parse_blif$2768
    connect \C $auto$clkbufmap.cc:298:execute$6729
    connect \D \ModSerial2Byte.Byte [1]
    connect \E 1'1
    connect \Q \ModSerial2Byte.Byte [2]
    connect \R $abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2764$auto$blifparse.cc:377:parse_blif$2769
    connect \C $auto$clkbufmap.cc:298:execute$6729
    connect \D \ModSerial2Byte.Byte [2]
    connect \E 1'1
    connect \Q \ModSerial2Byte.Byte [3]
    connect \R $abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2764$auto$blifparse.cc:377:parse_blif$2770
    connect \C $auto$clkbufmap.cc:298:execute$6729
    connect \D \ModSerial2Byte.Byte [3]
    connect \E 1'1
    connect \Q \ModSerial2Byte.Byte [4]
    connect \R $abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2764$auto$blifparse.cc:377:parse_blif$2771
    connect \C $auto$clkbufmap.cc:298:execute$6729
    connect \D \ModSerial2Byte.Byte [4]
    connect \E 1'1
    connect \Q \ModSerial2Byte.Byte [5]
    connect \R $abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2764$auto$blifparse.cc:377:parse_blif$2772
    connect \C $auto$clkbufmap.cc:298:execute$6729
    connect \D \ModSerial2Byte.Byte [5]
    connect \E 1'1
    connect \Q \ModSerial2Byte.Byte [6]
    connect \R $abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2764$auto$blifparse.cc:377:parse_blif$2773
    connect \C $auto$clkbufmap.cc:298:execute$6729
    connect \D \ModSerial2Byte.Byte [6]
    connect \E 1'1
    connect \Q \ModSerial2Byte.Byte [7]
    connect \R $abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2764$auto$blifparse.cc:377:parse_blif$2774
    connect \C $auto$clkbufmap.cc:298:execute$6729
    connect \D \ModSerial2Byte.Byte [7]
    connect \E 1'1
    connect \Q \ModSerial2Byte.Byte [8]
    connect \R $abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2764$auto$blifparse.cc:377:parse_blif$2775
    connect \C $auto$clkbufmap.cc:298:execute$6729
    connect \D $abc$2764$li10_li10
    connect \E 1'1
    connect \Q \ModSerial2Byte.COUNT [0]
    connect \R $abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2764$auto$blifparse.cc:377:parse_blif$2776
    connect \C $auto$clkbufmap.cc:298:execute$6729
    connect \D $abc$2764$li11_li11
    connect \E 1'1
    connect \Q \ModSerial2Byte.COUNT [1]
    connect \R $abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2764$auto$blifparse.cc:377:parse_blif$2777
    connect \C $auto$clkbufmap.cc:298:execute$6729
    connect \D $abc$2764$li12_li12
    connect \E 1'1
    connect \Q \ModSerial2Byte.COUNT [2]
    connect \R $abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2764$auto$blifparse.cc:377:parse_blif$2778
    connect \C $auto$clkbufmap.cc:298:execute$6729
    connect \D $abc$2764$li13_li13
    connect \E 1'1
    connect \Q \ModSerial2Byte.COUNT [3]
    connect \R $abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2809$auto$blifparse.cc:377:parse_blif$2810
    connect \C \ModByteWr.Clk
    connect \D \ModByteWr.next_state [0]
    connect \E 1'1
    connect \Q \ModByteWr.state_reg [0]
    connect \R $abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2809$auto$blifparse.cc:377:parse_blif$2811
    connect \C \ModByteWr.Clk
    connect \D \ModByteWr.next_state [1]
    connect \E 1'1
    connect \Q \ModByteWr.state_reg [1]
    connect \R $abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2809$auto$blifparse.cc:377:parse_blif$2812
    connect \C \ModByteWr.Clk
    connect \D \ModByteWr.next_state [2]
    connect \E 1'1
    connect \Q \ModByteWr.state_reg [2]
    connect \R $abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2809$auto$blifparse.cc:377:parse_blif$2813
    connect \C \ModByteWr.Clk
    connect \D $abc$2809$li3_li3
    connect \E 1'1
    connect \Q \ModRW.state_reg [0]
    connect \R $abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2809$auto$blifparse.cc:377:parse_blif$2814
    connect \C \ModByteWr.Clk
    connect \D $abc$2809$li4_li4
    connect \E 1'1
    connect \Q \ModStSp.mod1.SpState_reg [0]
    connect \R $abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2809$auto$blifparse.cc:377:parse_blif$2815
    connect \C \ModByteWr.Clk
    connect \D $abc$1775$li5_li5
    connect \E 1'1
    connect \Q \ModStSp.mod1.SpState_reg [1]
    connect \R $abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2809$auto$blifparse.cc:377:parse_blif$2816
    connect \C \ModByteWr.Clk
    connect \D $abc$2809$li6_li6
    connect \E 1'1
    connect \Q \ModStSp.mod2.StState_reg [0]
    connect \R $abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2809$auto$blifparse.cc:377:parse_blif$2817
    connect \C \ModByteWr.Clk
    connect \D $abc$1775$li7_li7
    connect \E 1'1
    connect \Q \ModStSp.mod2.StState_reg [1]
    connect \R $abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2847$auto$blifparse.cc:377:parse_blif$2848
    connect \C \ModByteWr.Clk
    connect \D $abc$2847$li0_li0
    connect \E $abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467
    connect \Q \ModByteWr.Dout [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2847$auto$blifparse.cc:377:parse_blif$2849
    connect \C \ModByteWr.Clk
    connect \D $abc$2847$li1_li1
    connect \E $abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467
    connect \Q \ModByteWr.Dout [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2847$auto$blifparse.cc:377:parse_blif$2850
    connect \C \ModByteWr.Clk
    connect \D $abc$2847$li2_li2
    connect \E $abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467
    connect \Q \ModByteWr.Dout [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2847$auto$blifparse.cc:377:parse_blif$2851
    connect \C \ModByteWr.Clk
    connect \D $abc$2847$li3_li3
    connect \E $abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467
    connect \Q \ModByteWr.Dout [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2847$auto$blifparse.cc:377:parse_blif$2852
    connect \C \ModByteWr.Clk
    connect \D $abc$2847$li4_li4
    connect \E $abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467
    connect \Q \ModByteWr.Dout [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2847$auto$blifparse.cc:377:parse_blif$2853
    connect \C \ModByteWr.Clk
    connect \D $abc$2847$li5_li5
    connect \E $abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467
    connect \Q \ModByteWr.Dout [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2847$auto$blifparse.cc:377:parse_blif$2854
    connect \C \ModByteWr.Clk
    connect \D $abc$2847$li6_li6
    connect \E $abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467
    connect \Q \ModByteWr.Dout [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2847$auto$blifparse.cc:377:parse_blif$2855
    connect \C \ModByteWr.Clk
    connect \D $abc$2847$li7_li7
    connect \E $abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467
    connect \Q \ModByteWr.Dout [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$2876$auto$blifparse.cc:377:parse_blif$2877
    connect \C \ModByteWr.Clk
    connect \D $abc$2876$li0_li0
    connect \E 1'1
    connect \Q \ModByteWr.next_state [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$2876$auto$blifparse.cc:377:parse_blif$2878
    connect \C \ModByteWr.Clk
    connect \D $abc$2876$li1_li1
    connect \E 1'1
    connect \Q \ModByteWr.next_state [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$2876$auto$blifparse.cc:377:parse_blif$2879
    connect \C \ModByteWr.Clk
    connect \D $auto$pmuxtree.cc:65:recursive_mux_generator$543.Y [2]
    connect \E 1'1
    connect \Q \ModByteWr.next_state [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342.12-342.69"
  cell \DFFNRE $abc$2896$auto$blifparse.cc:377:parse_blif$2897
    connect \C \ModStSp.mod1.ModStop.SpLatch.Clk
    connect \D $auto$clkbufmap.cc:298:execute$6729
    connect \E 1'1
    connect \Q \ModStSp.mod2.ModStart.StLatch.Q
    connect \R $abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2908$auto$blifparse.cc:377:parse_blif$2909
    connect \C \ModByteWr.Clk
    connect \D $abc$2908$li0_li0
    connect \E $abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488
    connect \Q \ModByteWr.We
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2920$auto$blifparse.cc:377:parse_blif$2921
    connect \C \ModStSp.mod1.ModStop.SpLatch.Clk
    connect \D $auto$clkbufmap.cc:298:execute$6729
    connect \E 1'1
    connect \Q \ModStSp.mod1.ModStop.SpLatch.Q
    connect \R $abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2930$auto$blifparse.cc:377:parse_blif$2931
    connect \C \ModByteWr.Clk
    connect \D $abc$2930$li0_li0
    connect \E $abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488
    connect \Q \ModByteWr.Ce
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2939$auto$blifparse.cc:377:parse_blif$2940
    connect \C \ModByteWr.Clk
    connect \D $abc$2939$li0_li0
    connect \E $abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451
    connect \Q \ModByteWr.RstByteRdy
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$2948$auto$blifparse.cc:377:parse_blif$2949
    connect \C \ModSerial2Byte.ByteRdy
    connect \D 1'1
    connect \E 1'1
    connect \Q \ModByteWr.Mod1.DOUT
    connect \R $abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$2954$auto$blifparse.cc:377:parse_blif$2955
    connect \C \ModByteWr.Clk
    connect \D \ModSerial2Byte.Byte [0]
    connect \E $auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S [4]
    connect \Q \ModByteWr.ACK
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$6648$auto$blifparse.cc:535:parse_blif$6649
    parameter \INIT_VALUE 4'0001
    connect \A { \ModStSp.mod1.RstStop $iopadmap$Rst }
    connect \Y $abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6650
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \ModRW.state_reg [0] \ModStSp.mod1.ModStop.SpLatch.Q \ModStSp.mod2.ModStart.StLatch.Q $iopadmap$Rst }
    connect \Y $abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$6648$auto$blifparse.cc:535:parse_blif$6651
    parameter \INIT_VALUE 4'0001
    connect \A { \ModStSp.mod2.RstStart $iopadmap$Rst }
    connect \Y $abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$6648$auto$blifparse.cc:535:parse_blif$6652
    parameter \INIT_VALUE 4'0100
    connect \A \ModStSp.mod1.SpState_reg
    connect \Y $abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6653
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModByteWr.state_reg [0] \ModByteWr.Next_addr [11] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$1567$auto$rtlil.cc:2613:Mux$556[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6654
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModByteWr.Next_addr [0] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$1567$auto$rtlil.cc:2613:Mux$556[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6655
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModSerial2Byte.Byte [2] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$2847$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$6648$auto$blifparse.cc:535:parse_blif$6656
    parameter \INIT_VALUE 8'01000000
    connect \A { \ModByteWr.state_reg [0] \ModByteWr.state_reg [2:1] }
    connect \Y $abc$6648$new_new_n134__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$6648$auto$blifparse.cc:535:parse_blif$6657
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { $abc$6648$new_new_n134__ \ModByteWr.Current_addr [4] \ModByteWr.Current_addr [1] \ModByteWr.Current_addr [2] \ModByteWr.Current_addr [0] \ModByteWr.Current_addr [3] }
    connect \Y $abc$2625$li04_li04
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6658
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModByteWr.Next_addr [5] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$1567$auto$rtlil.cc:2613:Mux$556[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6659
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModByteWr.Next_addr [4] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$1567$auto$rtlil.cc:2613:Mux$556[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6660
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModByteWr.Next_addr [3] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$1567$auto$rtlil.cc:2613:Mux$556[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6661
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModByteWr.Next_addr [2] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$1567$auto$rtlil.cc:2613:Mux$556[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6662
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModByteWr.Next_addr [6] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$1567$auto$rtlil.cc:2613:Mux$556[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6663
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModByteWr.Next_addr [12] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$1567$auto$rtlil.cc:2613:Mux$556[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6664
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModByteWr.Next_addr [13] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$1567$auto$rtlil.cc:2613:Mux$556[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6665
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModByteWr.state_reg [0] \ModByteWr.Next_addr [9] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$1567$auto$rtlil.cc:2613:Mux$556[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6666
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModByteWr.state_reg [0] \ModByteWr.Next_addr [7] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$1567$auto$rtlil.cc:2613:Mux$556[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$6648$auto$blifparse.cc:535:parse_blif$6667
    parameter \INIT_VALUE 64'0000011100001000000000000000000000000000000000000000000000000000
    connect \A { \ModByteWr.state_reg [2] \ModByteWr.state_reg [0] \ModByteWr.Current_addr [2] \ModByteWr.state_reg [1] \ModByteWr.Current_addr [1:0] }
    connect \Y $abc$2625$li02_li02
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6668
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModSerial2Byte.Byte [7] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$2847$li6_li6
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$6648$auto$blifparse.cc:535:parse_blif$6669
    parameter \INIT_VALUE 4'0001
    connect \A { \ModSerial2Byte.COUNT [0] \ModSerial2Byte.COUNT [3] }
    connect \Y $abc$2764$li10_li10
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$6648$auto$blifparse.cc:535:parse_blif$6670
    parameter \INIT_VALUE 32'11111111000000111111111111110101
    connect \A { \ModByteWr.state_reg [0] \ModByteWr.state_reg [2:1] \ModByteWr.Mod1.DOUT $iopadmap$Rst }
    connect \Y $abc$2876$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6671
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModSerial2Byte.Byte [3] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$2847$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6672
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModSerial2Byte.Byte [4] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$2847$li3_li3
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$6648$auto$blifparse.cc:535:parse_blif$6673
    parameter \INIT_VALUE 4'1000
    connect \A { \ModStSp.mod1.SpState_reg [0] \ModStSp.mod1.SpState_reg [1] }
    connect \Y $abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$6648$auto$blifparse.cc:535:parse_blif$6674
    parameter \INIT_VALUE 8'11000001
    connect \A { \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] \ModByteWr.state_reg [0] }
    connect \Y $abc$2930$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6675
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModByteWr.Next_addr [10] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$1567$auto$rtlil.cc:2613:Mux$556[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6676
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModByteWr.Next_addr [1] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$1567$auto$rtlil.cc:2613:Mux$556[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$6648$auto$blifparse.cc:535:parse_blif$6677
    parameter \INIT_VALUE 4'1011
    connect \A { \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$2908$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$6648$auto$blifparse.cc:535:parse_blif$6678
    parameter \INIT_VALUE 8'00011000
    connect \A \ModByteWr.state_reg
    connect \Y $auto$pmuxtree.cc:65:recursive_mux_generator$543.Y [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6679
    parameter \INIT_VALUE 16'0000001111111011
    connect \A { \ModByteWr.state_reg \ModByteWr.Mod1.DOUT }
    connect \Y $abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6680
    parameter \INIT_VALUE 16'1100100000001110
    connect \A { \ModByteWr.state_reg [2] \ModByteWr.state_reg [0] $iopadmap$Rst \ModByteWr.state_reg [1] }
    connect \Y $abc$2939$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$6648$auto$blifparse.cc:535:parse_blif$6681
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$6648$new_new_n134__ \ModByteWr.Current_addr [3] \ModByteWr.Current_addr [1] \ModByteWr.Current_addr [2] \ModByteWr.Current_addr [0] }
    connect \Y $abc$2625$li03_li03
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$6648$auto$blifparse.cc:535:parse_blif$6682
    parameter \INIT_VALUE 4'0100
    connect \A \ModStSp.mod2.StState_reg
    connect \Y $abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$6648$auto$blifparse.cc:535:parse_blif$6683
    parameter \INIT_VALUE 16777132
    connect \A { \ModByteWr.state_reg $iopadmap$Rst \ModByteWr.Mod1.DOUT }
    connect \Y $abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$6648$auto$blifparse.cc:535:parse_blif$6684
    parameter \INIT_VALUE 4'1000
    connect \A \ModStSp.mod2.StState_reg
    connect \Y $abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6685
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModSerial2Byte.Byte [8] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$2847$li7_li7
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6686
    parameter \INIT_VALUE 16'0011000000000010
    connect \A { \ModByteWr.state_reg [0] \ModByteWr.state_reg [2:1] $iopadmap$Rst }
    connect \Y $abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6687
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModByteWr.Next_addr [8] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$1567$auto$rtlil.cc:2613:Mux$556[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6688
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModByteWr.state_reg [2] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.Current_addr [0] }
    connect \Y $abc$2625$li00_li00
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6689
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModSerial2Byte.Byte [5] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$2847$li4_li4
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6690
    parameter \INIT_VALUE 16'0000001000110000
    connect \A { \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] \ModByteWr.Mod1.DOUT }
    connect \Y $abc$2876$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$6648$auto$blifparse.cc:535:parse_blif$6691
    parameter \INIT_VALUE 335544320
    connect \A { \ModByteWr.state_reg [2] \ModByteWr.state_reg [0] \ModByteWr.Current_addr [1:0] \ModByteWr.state_reg [1] }
    connect \Y $abc$2625$li01_li01
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6692
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModByteWr.Next_addr [14] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$1567$auto$rtlil.cc:2613:Mux$556[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$6648$auto$blifparse.cc:535:parse_blif$6693
    parameter \INIT_VALUE 64'1000000000000000000000000000000001111111111111111111111111111111
    connect \A { \ModByteWr.Current_addr [5] \ModByteWr.Current_addr [1] \ModByteWr.Current_addr [2] \ModByteWr.Current_addr [0] \ModByteWr.Current_addr [3] \ModByteWr.Current_addr [4] }
    connect \Y $abc$6648$new_new_n171__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$6648$auto$blifparse.cc:535:parse_blif$6694
    parameter \INIT_VALUE 4'0100
    connect \A { $abc$6648$new_new_n134__ $abc$6648$new_new_n171__ }
    connect \Y $abc$2625$li05_li05
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6695
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModSerial2Byte.Byte [6] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$2847$li5_li5
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$6648$auto$blifparse.cc:535:parse_blif$6696
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { \ModByteWr.Current_addr [1] \ModByteWr.Current_addr [2] \ModByteWr.Current_addr [0] \ModByteWr.Current_addr [5] \ModByteWr.Current_addr [3] \ModByteWr.Current_addr [4] }
    connect \Y $abc$6648$new_new_n174__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$6648$auto$blifparse.cc:535:parse_blif$6697
    parameter \INIT_VALUE 8'01100000
    connect \A { $abc$6648$new_new_n134__ $abc$6648$new_new_n174__ \ModByteWr.Current_addr [6] }
    connect \Y $abc$2625$li06_li06
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6698
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$6648$new_new_n134__ \ModByteWr.Current_addr [7] $abc$6648$new_new_n174__ \ModByteWr.Current_addr [6] }
    connect \Y $abc$2625$li07_li07
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$6648$auto$blifparse.cc:535:parse_blif$6699
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$6648$new_new_n134__ \ModByteWr.Current_addr [8] $abc$6648$new_new_n174__ \ModByteWr.Current_addr [7:6] }
    connect \Y $abc$2625$li08_li08
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$6648$auto$blifparse.cc:535:parse_blif$6700
    parameter \INIT_VALUE 8'10000000
    connect \A \ModByteWr.Current_addr [8:6]
    connect \Y $abc$6648$new_new_n178__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6701
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$6648$new_new_n134__ \ModByteWr.Current_addr [9] $abc$6648$new_new_n178__ $abc$6648$new_new_n174__ }
    connect \Y $abc$2625$li09_li09
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$6648$auto$blifparse.cc:535:parse_blif$6702
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$6648$new_new_n134__ \ModByteWr.Current_addr [10] $abc$6648$new_new_n178__ $abc$6648$new_new_n174__ \ModByteWr.Current_addr [9] }
    connect \Y $abc$2625$li10_li10
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$6648$auto$blifparse.cc:535:parse_blif$6703
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { $abc$6648$new_new_n134__ \ModByteWr.Current_addr [11] $abc$6648$new_new_n178__ $abc$6648$new_new_n174__ \ModByteWr.Current_addr [10:9] }
    connect \Y $abc$2625$li11_li11
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$6648$auto$blifparse.cc:535:parse_blif$6704
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A \ModByteWr.Current_addr [11:6]
    connect \Y $abc$6648$new_new_n182__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6705
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$6648$new_new_n134__ \ModByteWr.Current_addr [12] $abc$6648$new_new_n182__ $abc$6648$new_new_n174__ }
    connect \Y $abc$2625$li12_li12
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$6648$auto$blifparse.cc:535:parse_blif$6706
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$6648$new_new_n134__ \ModByteWr.Current_addr [13] $abc$6648$new_new_n182__ $abc$6648$new_new_n174__ \ModByteWr.Current_addr [12] }
    connect \Y $abc$2625$li13_li13
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$6648$auto$blifparse.cc:535:parse_blif$6707
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { $abc$6648$new_new_n134__ \ModByteWr.Current_addr [14] $abc$6648$new_new_n182__ $abc$6648$new_new_n174__ \ModByteWr.Current_addr [13:12] }
    connect \Y $abc$2625$li14_li14
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6708
    parameter \INIT_VALUE 16'0000000000001110
    connect \A { \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] $iopadmap$Rst \ModByteWr.state_reg [0] }
    connect \Y $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$6648$auto$blifparse.cc:535:parse_blif$6709
    parameter \INIT_VALUE 8'00010000
    connect \A { \ModStSp.mod1.ModStop.SpLatch.Q \ModStSp.mod1.SpState_reg [0] \ModStSp.mod1.SpState_reg [1] }
    connect \Y $abc$2809$li4_li4
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$6648$auto$blifparse.cc:535:parse_blif$6710
    parameter \INIT_VALUE 8'01011100
    connect \A { \ModRW.state_reg [0] \ModStSp.mod2.ModStart.StLatch.Q \ModStSp.mod1.ModStop.SpLatch.Q }
    connect \Y $abc$2809$li3_li3
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$6648$auto$blifparse.cc:535:parse_blif$6711
    parameter \INIT_VALUE 8'01111000
    connect \A \ModSerial2Byte.COUNT [2:0]
    connect \Y $abc$2764$li12_li12
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$6648$auto$blifparse.cc:535:parse_blif$6712
    parameter \INIT_VALUE 8'10000000
    connect \A \ModSerial2Byte.COUNT [2:0]
    connect \Y $abc$2764$li13_li13
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$6648$auto$blifparse.cc:535:parse_blif$6713
    parameter \INIT_VALUE 4'0110
    connect \A \ModSerial2Byte.COUNT [1:0]
    connect \Y $abc$2764$li11_li11
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6714
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModSerial2Byte.Byte [1] \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $abc$2847$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$6648$auto$blifparse.cc:535:parse_blif$6715
    parameter \INIT_VALUE 655372
    connect \A { \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] $iopadmap$Rst \ModByteWr.Mod1.DOUT }
    connect \Y $abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$6648$auto$blifparse.cc:535:parse_blif$6716
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \ModByteWr.Mod1.DOUT \ModByteWr.state_reg [0] \ModByteWr.state_reg [1] \ModByteWr.state_reg [2] }
    connect \Y $auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$6648$auto$blifparse.cc:535:parse_blif$6717
    parameter \INIT_VALUE 4'0100
    connect \A { \ModStSp.mod2.StState_reg [0] \ModStSp.mod2.StState_reg [1] }
    connect \Y $abc$1775$li7_li7
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$6648$auto$blifparse.cc:535:parse_blif$6718
    parameter \INIT_VALUE 4'0100
    connect \A { \ModStSp.mod1.SpState_reg [0] \ModStSp.mod1.SpState_reg [1] }
    connect \Y $abc$1775$li5_li5
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$6648$auto$blifparse.cc:535:parse_blif$6719
    parameter \INIT_VALUE 8'00010000
    connect \A { \ModStSp.mod2.ModStart.StLatch.Q \ModStSp.mod2.StState_reg }
    connect \Y $abc$2809$li6_li6
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$6648$auto$blifparse.cc:535:parse_blif$6720
    parameter \INIT_VALUE 2'01
    connect \A $iopadmap$Rst
    connect \Y $abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$6648$auto$blifparse.cc:535:parse_blif$6721
    parameter \INIT_VALUE 2'01
    connect \A \ModByteWr.RstByteRdy
    connect \Y $abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45"
  cell \CLK_BUF $auto$clkbufmap.cc:265:execute$6722
    connect \I $iopadmap$Clk
    connect \O \ModByteWr.Clk
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45"
  cell \CLK_BUF $auto$clkbufmap.cc:265:execute$6725
    connect \I $auto$clkbufmap.cc:266:execute$6726
    connect \O \ModSerial2Byte.ByteRdy
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45"
  cell \CLK_BUF $auto$clkbufmap.cc:265:execute$6727
    connect \I $iopadmap$SCL
    connect \O $auto$clkbufmap.cc:298:execute$6729
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45"
  cell \CLK_BUF $auto$clkbufmap.cc:265:execute$6730
    connect \I $iopadmap$SDA
    connect \O \ModStSp.mod1.ModStop.SpLatch.Clk
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.ACK
    connect \I \ModByteWr.ACK
    connect \O \ACK
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Ce
    connect \I \ModByteWr.Ce
    connect \O \Ce
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$I2CLog.Clk
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \Clk
    connect \O $iopadmap$Clk
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Current_addr
    connect \I \ModByteWr.Current_addr [0]
    connect \O \Current_addr [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Current_addr_1
    connect \I \ModByteWr.Current_addr [1]
    connect \O \Current_addr [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Current_addr_10
    connect \I \ModByteWr.Current_addr [10]
    connect \O \Current_addr [10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Current_addr_11
    connect \I \ModByteWr.Current_addr [11]
    connect \O \Current_addr [11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Current_addr_12
    connect \I \ModByteWr.Current_addr [12]
    connect \O \Current_addr [12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Current_addr_13
    connect \I \ModByteWr.Current_addr [13]
    connect \O \Current_addr [13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Current_addr_14
    connect \I \ModByteWr.Current_addr [14]
    connect \O \Current_addr [14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Current_addr_2
    connect \I \ModByteWr.Current_addr [2]
    connect \O \Current_addr [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Current_addr_3
    connect \I \ModByteWr.Current_addr [3]
    connect \O \Current_addr [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Current_addr_4
    connect \I \ModByteWr.Current_addr [4]
    connect \O \Current_addr [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Current_addr_5
    connect \I \ModByteWr.Current_addr [5]
    connect \O \Current_addr [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Current_addr_6
    connect \I \ModByteWr.Current_addr [6]
    connect \O \Current_addr [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Current_addr_7
    connect \I \ModByteWr.Current_addr [7]
    connect \O \Current_addr [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Current_addr_8
    connect \I \ModByteWr.Current_addr [8]
    connect \O \Current_addr [8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Current_addr_9
    connect \I \ModByteWr.Current_addr [9]
    connect \O \Current_addr [9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Dout
    connect \I \ModByteWr.Dout [0]
    connect \O \Dout [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Dout_1
    connect \I \ModByteWr.Dout [1]
    connect \O \Dout [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Dout_2
    connect \I \ModByteWr.Dout [2]
    connect \O \Dout [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Dout_3
    connect \I \ModByteWr.Dout [3]
    connect \O \Dout [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Dout_4
    connect \I \ModByteWr.Dout [4]
    connect \O \Dout [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Dout_5
    connect \I \ModByteWr.Dout [5]
    connect \O \Dout [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Dout_6
    connect \I \ModByteWr.Dout [6]
    connect \O \Dout [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Dout_7
    connect \I \ModByteWr.Dout [7]
    connect \O \Dout [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.Oe
    connect \I 1'1
    connect \O \Oe
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$I2CLog.Rst
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \Rst
    connect \O $iopadmap$Rst
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$I2CLog.SCL
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \SCL
    connect \O $iopadmap$SCL
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$I2CLog.SDA
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \SDA
    connect \O $iopadmap$SDA
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$I2CLog.We
    connect \I \ModByteWr.We
    connect \O \We
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:146.1-170.11|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:178.11-178.42|/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:650.12-650.51"
  cell \LATCHN \I2CLog:ModStSp.mod1.RstStop_923
    connect \D $abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]
    connect \G $abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369
    connect \Q \ModStSp.mod1.RstStop
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:98.1-122.11|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:179.11-179.43|/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:650.12-650.51"
  cell \LATCHN \I2CLog:ModStSp.mod2.RstStart_875
    connect \D $abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]
    connect \G $abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392
    connect \Q \ModStSp.mod2.RstStart
  end
  connect { $auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S [5] $auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S [2:1] } 3'000
  connect \ModByteWr.Oe 1'1
  connect \ModRW.Clk \ModByteWr.Clk
  connect \ModRW.state_reg [2:1] 2'00
  connect \ModStSp.Clk \ModByteWr.Clk
  connect \ModStSp.mod1.Clk \ModByteWr.Clk
  connect \ModStSp.mod2.Clk \ModByteWr.Clk
  connect \ModStSp.mod2.ModStart.StLatch.Clk \ModStSp.mod1.ModStop.SpLatch.Clk
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10"
module \I_BUF
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:294.15-294.17"
  wire input 2 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:293.15-293.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:295.16-295.17"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10"
module \I_BUF_DS
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DIFFERENTIAL_TERMINATION "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:273.15-273.17"
  wire input 3 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:272.15-272.18"
  wire input 2 \I_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:270.15-270.18"
  wire input 1 \I_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:274.14-274.15"
  wire output 4 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10"
module \I_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:312.15-312.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:308.15-308.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:310.15-310.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:313.20-313.21"
  wire width 2 output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:309.15-309.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10"
module \I_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:334.15-334.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:330.15-330.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:331.15-331.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:329.15-329.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:332.22-332.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:328.15-328.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:335.16-335.17"
  wire output 7 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10"
module \I_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  parameter \DPA_MODE "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:354.15-354.26"
  wire input 3 \BITSLIP_ADJ
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:357.15-357.21"
  wire input 5 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:358.16-358.23"
  wire output 6 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:352.15-352.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:360.16-360.26"
  wire output 8 \DATA_VALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:362.16-362.25"
  wire output 10 \DPA_ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.16-361.24"
  wire output 9 \DPA_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:355.15-355.17"
  wire input 4 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:364.15-364.22"
  wire input 12 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:363.15-363.23"
  wire input 11 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:359.28-359.29"
  wire width 4 output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:353.15-353.21"
  wire input 2 \RX_RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10"
module \LATCH
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1004.9-1004.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1005.9-1005.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1006.10-1006.11"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10"
module \LATCHN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1017.9-1017.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1018.9-1018.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1019.10-1019.11"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10"
module \LATCHNR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1060.9-1060.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.9-1061.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1062.10-1062.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1063.9-1063.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10"
module \LATCHNS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1075.9-1075.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1076.9-1076.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1077.10-1077.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1078.9-1078.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:265.1-285.10"
module \LATCHNSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:266.9-266.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:267.9-267.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:268.9-268.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:269.10-269.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:270.9-270.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:271.9-271.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10"
module \LATCHR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.9-1031.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1032.9-1032.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1033.10-1033.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1034.9-1034.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10"
module \LATCHS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1045.9-1045.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1046.9-1046.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1047.10-1047.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1048.9-1048.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:223.1-243.10"
module \LATCHSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:224.9-224.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:225.9-225.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:226.9-226.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:227.10-227.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:228.9-228.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:229.9-229.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10"
module \LUT1
  parameter \INIT_VALUE 2'00
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:379.15-379.16"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:380.16-380.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10"
module \LUT2
  parameter \INIT_VALUE 4'0000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:395.21-395.22"
  wire width 2 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:396.16-396.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10"
module \LUT3
  parameter \INIT_VALUE 8'00000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:411.21-411.22"
  wire width 3 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:412.16-412.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10"
module \LUT4
  parameter \INIT_VALUE 16'0000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:427.21-427.22"
  wire width 4 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:428.16-428.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10"
module \LUT5
  parameter \INIT_VALUE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:443.21-443.22"
  wire width 5 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:444.16-444.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10"
module \LUT6
  parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:459.21-459.22"
  wire width 6 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:460.16-460.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10"
module \O_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:552.15-552.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:554.16-554.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10"
module \O_BUFT
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:528.15-528.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:531.16-531.17"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:529.15-529.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10"
module \O_BUFT_DS
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:503.15-503.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:508.16-508.19"
  wire output 4 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:506.16-506.19"
  wire output 3 \O_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:504.15-504.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10"
module \O_BUF_DS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:480.15-480.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:484.16-484.19"
  wire output 3 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:482.16-482.19"
  wire output 2 \O_P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10"
module \O_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:571.15-571.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:567.21-567.22"
  wire width 2 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:569.15-569.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:572.14-572.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:568.15-568.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10"
module \O_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:593.15-593.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:589.15-589.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:590.15-590.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:588.15-588.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:591.22-591.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:587.15-587.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:594.16-594.17"
  wire output 7 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10"
module \O_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:637.15-637.35"
  wire input 8 \CHANNEL_BOND_SYNC_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:638.16-638.37"
  wire output 9 \CHANNEL_BOND_SYNC_OUT
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:633.15-633.21"
  wire input 4 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:629.27-629.28"
  wire width 4 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:631.15-631.24"
  wire input 3 \LOAD_WORD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:634.15-634.20"
  wire input 5 \OE_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:635.16-635.22"
  wire output 6 \OE_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:640.15-640.22"
  wire input 11 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.15-639.23"
  wire input 10 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:636.16-636.17"
  wire output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:630.15-630.18"
  wire input 2 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10"
module \O_SERDES_CLK
  parameter \DATA_RATE "SDR"
  parameter \CLOCK_PHASE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:610.15-610.21"
  wire input 1 \CLK_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:611.14-611.24"
  wire output 2 \OUTPUT_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:613.15-613.22"
  wire input 4 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:612.15-612.23"
  wire input 3 \PLL_LOCK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10"
module \PLL
  parameter \DIVIDE_CLK_IN_BY_2 "FALSE"
  parameter \PLL_MULT 16
  parameter \PLL_DIV 1
  parameter \PLL_POST_DIV 2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:659.15-659.21"
  wire input 2 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:660.14-660.21"
  wire output 3 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:661.14-661.26"
  wire output 4 \CLK_OUT_DIV2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:662.14-662.26"
  wire output 5 \CLK_OUT_DIV3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:663.14-663.26"
  wire output 6 \CLK_OUT_DIV4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:665.14-665.18"
  wire output 8 \LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:658.15-658.21"
  wire input 1 \PLL_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:664.14-664.29"
  wire output 7 \SERDES_FAST_CLK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:89.1-111.10"
module \RS_DSP3
  parameter \MODE_BITS 93'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \DSP_CLK ""
  parameter \DSP_RST ""
  parameter \DSP_RST_POL ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:90.24-90.25"
  wire width 20 input 1 \a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:92.24-92.31"
  wire width 6 input 3 \acc_fir
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:91.24-91.25"
  wire width 18 input 2 \b
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:97.23-97.26"
  wire input 6 \clk
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:94.24-94.29"
  wire width 18 output 5 \dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:100.23-100.31"
  wire width 3 input 8 \feedback
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:101.23-101.31"
  wire input 9 \load_acc
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:98.23-98.28"
  wire input 7 \reset
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:104.23-104.31"
  wire input 12 \subtract
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:102.23-102.33"
  wire input 10 \unsigned_a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:103.23-103.33"
  wire input 11 \unsigned_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:93.24-93.25"
  wire width 38 output 4 \z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10"
module \SOC_FPGA_INTF_AHB_M
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:679.22-679.27"
  wire width 32 input 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:680.21-680.27"
  wire width 3 input 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:689.15-689.19"
  wire input 12 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:681.21-681.26"
  wire width 4 input 4 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:686.23-686.29"
  wire width 32 output 9 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:687.16-687.22"
  wire output 10 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:678.15-678.24"
  wire input 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:688.16-688.21"
  wire output 11 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:682.21-682.26"
  wire width 3 input 5 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:683.21-683.27"
  wire width 3 input 6 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:684.22-684.28"
  wire width 32 input 7 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:685.15-685.22"
  wire input 8 \HWWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10"
module \SOC_FPGA_INTF_AHB_S
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:703.23-703.28"
  wire width 32 output 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:704.22-704.28"
  wire width 3 output 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:716.15-716.19"
  wire input 15 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:705.16-705.25"
  wire output 4 \HMASTLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:707.22-707.27"
  wire width 4 output 6 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:708.22-708.28"
  wire width 32 input 7 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:706.15-706.21"
  wire input 5 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:702.16-702.25"
  wire output 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:709.15-709.20"
  wire input 8 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:710.16-710.20"
  wire output 9 \HSEL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:711.22-711.27"
  wire width 3 output 10 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:712.22-712.28"
  wire width 2 output 11 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:713.22-713.26"
  wire width 4 output 12 \HWBE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:714.23-714.29"
  wire width 32 output 13 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:715.16-715.22"
  wire output 14 \HWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10"
module \SOC_FPGA_INTF_AXI_M0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:764.15-764.22"
  wire input 36 \M0_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:729.22-729.31"
  wire width 32 input 1 \M0_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:730.21-730.31"
  wire width 2 input 2 \M0_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:731.21-731.31"
  wire width 4 input 3 \M0_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:765.16-765.28"
  wire output 37 \M0_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:732.21-732.28"
  wire width 4 input 4 \M0_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:733.21-733.29"
  wire width 3 input 5 \M0_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:734.15-734.24"
  wire input 6 \M0_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:735.21-735.30"
  wire width 3 input 7 \M0_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:736.16-736.26"
  wire output 8 \M0_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:737.21-737.30"
  wire width 3 input 9 \M0_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:738.15-738.25"
  wire input 10 \M0_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:739.22-739.31"
  wire width 32 input 11 \M0_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:740.21-740.31"
  wire width 2 input 12 \M0_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:741.21-741.31"
  wire width 4 input 13 \M0_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:742.21-742.28"
  wire width 4 input 14 \M0_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:743.21-743.29"
  wire width 3 input 15 \M0_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:744.15-744.24"
  wire input 16 \M0_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:745.21-745.30"
  wire width 3 input 17 \M0_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:746.16-746.26"
  wire output 18 \M0_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:747.21-747.30"
  wire width 3 input 19 \M0_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:748.15-748.25"
  wire input 20 \M0_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:749.22-749.28"
  wire width 4 output 21 \M0_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:750.15-750.24"
  wire input 22 \M0_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:751.22-751.30"
  wire width 2 output 23 \M0_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:752.16-752.25"
  wire output 24 \M0_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:753.23-753.31"
  wire width 64 output 25 \M0_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:754.22-754.28"
  wire width 4 output 26 \M0_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:755.16-755.24"
  wire output 27 \M0_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:756.15-756.24"
  wire input 28 \M0_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:757.22-757.30"
  wire width 2 output 29 \M0_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:758.16-758.25"
  wire output 30 \M0_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:759.22-759.30"
  wire width 64 input 31 \M0_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:760.15-760.23"
  wire input 32 \M0_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:761.16-761.25"
  wire output 33 \M0_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:762.21-762.29"
  wire width 8 input 34 \M0_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:763.15-763.24"
  wire input 35 \M0_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10"
module \SOC_FPGA_INTF_AXI_M1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:813.15-813.22"
  wire input 36 \M1_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:778.22-778.31"
  wire width 32 input 1 \M1_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:779.21-779.31"
  wire width 2 input 2 \M1_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:780.21-780.31"
  wire width 4 input 3 \M1_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:814.16-814.28"
  wire output 37 \M1_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:781.21-781.28"
  wire width 4 input 4 \M1_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:782.21-782.29"
  wire width 3 input 5 \M1_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:783.15-783.24"
  wire input 6 \M1_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:784.21-784.30"
  wire width 3 input 7 \M1_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:785.16-785.26"
  wire output 8 \M1_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:786.21-786.30"
  wire width 3 input 9 \M1_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:787.15-787.25"
  wire input 10 \M1_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:788.22-788.31"
  wire width 32 input 11 \M1_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:789.21-789.31"
  wire width 2 input 12 \M1_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:790.21-790.31"
  wire width 4 input 13 \M1_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:791.21-791.28"
  wire width 4 input 14 \M1_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:792.21-792.29"
  wire width 3 input 15 \M1_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:793.15-793.24"
  wire input 16 \M1_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:794.21-794.30"
  wire width 3 input 17 \M1_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:795.16-795.26"
  wire output 18 \M1_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:796.21-796.30"
  wire width 3 input 19 \M1_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:797.15-797.25"
  wire input 20 \M1_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:798.22-798.28"
  wire width 4 output 21 \M1_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:799.15-799.24"
  wire input 22 \M1_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:800.22-800.30"
  wire width 2 output 23 \M1_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:801.16-801.25"
  wire output 24 \M1_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:802.23-802.31"
  wire width 64 output 25 \M1_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:803.22-803.28"
  wire width 4 output 26 \M1_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:804.16-804.24"
  wire output 27 \M1_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:805.15-805.24"
  wire input 28 \M1_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:806.22-806.30"
  wire width 2 output 29 \M1_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:807.16-807.25"
  wire output 30 \M1_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:808.22-808.30"
  wire width 64 input 31 \M1_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:809.15-809.23"
  wire input 32 \M1_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:810.16-810.25"
  wire output 33 \M1_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:811.21-811.29"
  wire width 8 input 34 \M1_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:812.15-812.24"
  wire input 35 \M1_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10"
module \SOC_FPGA_INTF_DMA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:828.22-828.29"
  wire width 4 output 2 \DMA_ACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:829.15-829.22"
  wire input 3 \DMA_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:827.21-827.28"
  wire width 4 input 1 \DMA_REQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:830.15-830.24"
  wire input 4 \DMA_RST_N
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10"
module \SOC_FPGA_INTF_IRQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:845.15-845.22"
  wire input 3 \IRQ_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:846.15-846.24"
  wire input 4 \IRQ_RST_N
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:844.23-844.30"
  wire width 16 output 2 \IRQ_SET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:843.22-843.29"
  wire width 16 input 1 \IRQ_SRC
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10"
module \SOC_FPGA_INTF_JTAG
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:864.15-864.27"
  wire input 6 \BOOT_JTAG_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:859.15-859.28"
  wire input 1 \BOOT_JTAG_TCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:860.14-860.27"
  wire output 2 \BOOT_JTAG_TDI
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:861.15-861.28"
  wire input 3 \BOOT_JTAG_TDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:862.14-862.27"
  wire output 4 \BOOT_JTAG_TMS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:863.14-863.29"
  wire output 5 \BOOT_JTAG_TRSTN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10"
module \SOC_FPGA_TEMPERATURE
  parameter \INITIAL_TEMPERATURE 25
  parameter \TEMPERATURE_FILE ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:882.14-882.19"
  wire output 3 \ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:880.20-880.31"
  wire width 8 output 1 \TEMPERATURE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:881.14-881.19"
  wire output 2 \VALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:7.1-110.10"
module \TDP_BRAM18
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:14.23-14.28"
  wire width 14 input 5 \ADDRA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:15.23-15.28"
  wire width 14 input 6 \ADDRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:22.22-22.33"
  wire width 2 input 13 \BYTEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:23.22-23.33"
  wire width 2 input 14 \BYTEENABLEB
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:9.16-9.22"
  wire input 1 \CLOCKA
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:11.16-11.22"
  wire input 2 \CLOCKB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:28.24-28.33"
  wire width 16 output 15 \READDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:30.23-30.33"
  wire width 2 output 17 \READDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:29.24-29.33"
  wire width 16 output 16 \READDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:31.23-31.33"
  wire width 2 output 18 \READDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:12.16-12.27"
  wire input 3 \READENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:13.16-13.27"
  wire input 4 \READENABLEB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:16.23-16.33"
  wire width 16 input 7 \WRITEDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:18.22-18.33"
  wire width 2 input 9 \WRITEDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:17.23-17.33"
  wire width 16 input 8 \WRITEDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:19.22-19.33"
  wire width 2 input 10 \WRITEDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:20.16-20.28"
  wire input 11 \WRITEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:21.16-21.28"
  wire input 12 \WRITEENABLEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10"
module \TDP_RAM18KX2
  parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A1 18
  parameter \WRITE_WIDTH_B1 18
  parameter \READ_WIDTH_A1 18
  parameter \READ_WIDTH_B1 18
  parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A2 18
  parameter \WRITE_WIDTH_B2 18
  parameter \READ_WIDTH_A2 18
  parameter \READ_WIDTH_B2 18
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:918.22-918.29"
  wire width 14 input 9 \ADDR_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:936.22-936.29"
  wire width 14 input 27 \ADDR_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:919.22-919.29"
  wire width 14 input 10 \ADDR_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:937.22-937.29"
  wire width 14 input 28 \ADDR_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:916.21-916.26"
  wire width 2 input 7 \BE_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:934.21-934.26"
  wire width 2 input 25 \BE_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:917.21-917.26"
  wire width 2 input 8 \BE_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:935.21-935.26"
  wire width 2 input 26 \BE_B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:913.15-913.21"
  wire input 5 \CLK_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:932.15-932.21"
  wire input 23 \CLK_A2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:915.15-915.21"
  wire input 6 \CLK_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:933.15-933.21"
  wire input 24 \CLK_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:924.21-924.29"
  wire width 16 output 15 \RDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:942.21-942.29"
  wire width 16 output 33 \RDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:926.21-926.29"
  wire width 16 output 17 \RDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:944.21-944.29"
  wire width 16 output 35 \RDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:910.15-910.21"
  wire input 3 \REN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:930.15-930.21"
  wire input 21 \REN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:911.15-911.21"
  wire input 4 \REN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:931.15-931.21"
  wire input 22 \REN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:925.20-925.30"
  wire width 2 output 16 \RPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:943.20-943.30"
  wire width 2 output 34 \RPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:927.20-927.30"
  wire width 2 output 18 \RPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:945.20-945.30"
  wire width 2 output 36 \RPARITY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:920.22-920.30"
  wire width 16 input 11 \WDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:938.22-938.30"
  wire width 16 input 29 \WDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:922.22-922.30"
  wire width 16 input 13 \WDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:940.22-940.30"
  wire width 16 input 31 \WDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:908.15-908.21"
  wire input 1 \WEN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:928.15-928.21"
  wire input 19 \WEN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:909.15-909.21"
  wire input 2 \WEN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:929.15-929.21"
  wire input 20 \WEN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:921.21-921.31"
  wire width 2 input 12 \WPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:939.21-939.31"
  wire width 2 input 30 \WPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:923.21-923.31"
  wire width 2 input 14 \WPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:941.21-941.31"
  wire width 2 input 32 \WPARITY_B2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10"
module \TDP_RAM36K
  parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A 36
  parameter \READ_WIDTH_A 36
  parameter \WRITE_WIDTH_B 36
  parameter \READ_WIDTH_B 36
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:975.22-975.28"
  wire width 15 input 9 \ADDR_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:976.22-976.28"
  wire width 15 input 10 \ADDR_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:973.21-973.25"
  wire width 4 input 7 \BE_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:974.21-974.25"
  wire width 4 input 8 \BE_B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:970.15-970.20"
  wire input 5 \CLK_A
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:972.15-972.20"
  wire input 6 \CLK_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:981.21-981.28"
  wire width 32 output 15 \RDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:983.21-983.28"
  wire width 32 output 17 \RDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:967.15-967.20"
  wire input 3 \REN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:968.15-968.20"
  wire input 4 \REN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:982.20-982.29"
  wire width 4 output 16 \RPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:984.20-984.29"
  wire width 4 output 18 \RPARITY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:977.22-977.29"
  wire width 32 input 11 \WDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:979.22-979.29"
  wire width 32 input 13 \WDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:965.15-965.20"
  wire input 1 \WEN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:966.15-966.20"
  wire input 2 \WEN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:978.21-978.30"
  wire width 4 input 12 \WPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:980.21-980.30"
  wire width 4 input 14 \WPARITY_B
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12"
module \_$_mem_v2_asymmetric
  parameter \CFG_ABITS 10
  parameter \CFG_DBITS 36
  parameter \CFG_ENABLE_B 4
  parameter \READ_ADDR_WIDTH 11
  parameter \READ_DATA_WIDTH 16
  parameter \WRITE_ADDR_WIDTH 10
  parameter \WRITE_DATA_WIDTH 32
  parameter \ABITS 0
  parameter \MEMID 0
  parameter \INIT 36864'x
  parameter \OFFSET 0
  parameter \RD_ARST_VALUE 0
  parameter \RD_CE_OVER_SRST 0
  parameter \RD_CLK_ENABLE 0
  parameter \RD_CLK_POLARITY 0
  parameter \RD_COLLISION_X_MASK 0
  parameter \RD_INIT_VALUE 0
  parameter \RD_PORTS 0
  parameter \RD_SRST_VALUE 0
  parameter \RD_TRANSPARENCY_MASK 0
  parameter \RD_WIDE_CONTINUATION 0
  parameter \SIZE 0
  parameter \WIDTH 0
  parameter \WR_CLK_ENABLE 0
  parameter \WR_CLK_POLARITY 0
  parameter \WR_PORTS 0
  parameter \WR_PRIORITY_MASK 0
  parameter \WR_WIDE_CONTINUATION 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1217.27-1217.34"
  wire width 10 input 1 \RD_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1214.11-1214.18"
  wire input 2 \RD_ARST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1212.11-1212.17"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1218.28-1218.35"
  wire width 36 output 4 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1219.11-1219.16"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1215.11-1215.18"
  wire input 6 \RD_SRST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1221.27-1221.34"
  wire width 10 input 7 \WR_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1213.11-1213.17"
  wire input 8 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1222.27-1222.34"
  wire width 36 input 9 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1223.30-1223.35"
  wire width 4 input 10 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:11.1-16.10"
module \buff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:13.12-13.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:12.12-12.13"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:31.1-38.10"
module \gclkbuff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:32.12-32.13"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:33.12-33.13"
  wire output 2 \Z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:4.1-9.10"
module \inv
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:6.12-6.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:5.12-5.13"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:18.1-22.10"
module \logic_0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:19.12-19.13"
  wire output 1 \a
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:24.1-28.10"
module \logic_1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:25.12-25.13"
  wire output 1 \a
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:8.1-15.12"
module \rs__CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:9.13-9.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:10.13-10.14"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:54.1-64.10"
module \rs__IO_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:56.13-56.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:58.13-58.15"
  wire inout 3 \IO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:59.13-59.14"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:57.13-57.14"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:23.3-34.10"
module \rs__I_BUF
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:27.12-27.14"
  wire input 2 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:26.12-26.13"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:28.13-28.14"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:41.1-48.10"
module \rs__O_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:42.9-42.10"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:43.10-43.11"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:70.1-80.10"
module \rs__O_BUFT
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:73.13-73.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:75.13-75.14"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:74.13-74.14"
  wire input 2 \T
end
