{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 22:33:51 2015 " "Info: Processing started: Mon Oct 26 22:33:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FIFO_16bit_100 -c FIFO_16bit_100 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FIFO_16bit_100 -c FIFO_16bit_100 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register end_p\[4\]~reg0 register wr~reg0 344.47 MHz 2.903 ns Internal " "Info: Clock \"clk\" has Internal fmax of 344.47 MHz between source register \"end_p\[4\]~reg0\" and destination register \"wr~reg0\" (period= 2.903 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.719 ns + Longest register register " "Info: + Longest register to register delay is 2.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns end_p\[4\]~reg0 1 REG LCFF_X34_Y14_N21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y14_N21; Fanout = 5; REG Node = 'end_p\[4\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { end_p[4]~reg0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.371 ns) 0.830 ns Add0~17 2 COMB LCCOMB_X34_Y14_N8 2 " "Info: 2: + IC(0.459 ns) + CELL(0.371 ns) = 0.830 ns; Loc. = LCCOMB_X34_Y14_N8; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { end_p[4]~reg0 Add0~17 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.272 ns) 1.407 ns Equal1~0 3 COMB LCCOMB_X34_Y14_N16 4 " "Info: 3: + IC(0.305 ns) + CELL(0.272 ns) = 1.407 ns; Loc. = LCCOMB_X34_Y14_N16; Fanout = 4; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { Add0~17 Equal1~0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.366 ns) 2.053 ns Mux0~0 4 COMB LCCOMB_X34_Y14_N28 1 " "Info: 4: + IC(0.280 ns) + CELL(0.366 ns) = 2.053 ns; Loc. = LCCOMB_X34_Y14_N28; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { Equal1~0 Mux0~0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 2.564 ns Mux0~1 5 COMB LCCOMB_X34_Y14_N26 1 " "Info: 5: + IC(0.239 ns) + CELL(0.272 ns) = 2.564 ns; Loc. = LCCOMB_X34_Y14_N26; Fanout = 1; COMB Node = 'Mux0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { Mux0~0 Mux0~1 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.719 ns wr~reg0 6 REG LCFF_X34_Y14_N27 27 " "Info: 6: + IC(0.000 ns) + CELL(0.155 ns) = 2.719 ns; Loc. = LCFF_X34_Y14_N27; Fanout = 27; REG Node = 'wr~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Mux0~1 wr~reg0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.436 ns ( 52.81 % ) " "Info: Total cell delay = 1.436 ns ( 52.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.283 ns ( 47.19 % ) " "Info: Total interconnect delay = 1.283 ns ( 47.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { end_p[4]~reg0 Add0~17 Equal1~0 Mux0~0 Mux0~1 wr~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { end_p[4]~reg0 {} Add0~17 {} Equal1~0 {} Mux0~0 {} Mux0~1 {} wr~reg0 {} } { 0.000ns 0.459ns 0.305ns 0.280ns 0.239ns 0.000ns } { 0.000ns 0.371ns 0.272ns 0.366ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.491 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 97 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 97; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns wr~reg0 3 REG LCFF_X34_Y14_N27 27 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X34_Y14_N27; Fanout = 27; REG Node = 'wr~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl wr~reg0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl wr~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} wr~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.491 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 97 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 97; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns end_p\[4\]~reg0 3 REG LCFF_X34_Y14_N21 5 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X34_Y14_N21; Fanout = 5; REG Node = 'end_p\[4\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl end_p[4]~reg0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl end_p[4]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} end_p[4]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl wr~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} wr~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl end_p[4]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} end_p[4]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 35 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 35 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { end_p[4]~reg0 Add0~17 Equal1~0 Mux0~0 Mux0~1 wr~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { end_p[4]~reg0 {} Add0~17 {} Equal1~0 {} Mux0~0 {} Mux0~1 {} wr~reg0 {} } { 0.000ns 0.459ns 0.305ns 0.280ns 0.239ns 0.000ns } { 0.000ns 0.371ns 0.272ns 0.366ns 0.272ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl wr~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} wr~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl end_p[4]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} end_p[4]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "wr~reg0 fifo_wr clk 4.163 ns register " "Info: tsu for register \"wr~reg0\" (data pin = \"fifo_wr\", clock pin = \"clk\") is 4.163 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.564 ns + Longest pin register " "Info: + Longest pin to register delay is 6.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns fifo_wr 1 PIN PIN_A6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A6; Fanout = 6; PIN Node = 'fifo_wr'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_wr } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.695 ns) + CELL(0.346 ns) 5.898 ns Mux0~0 2 COMB LCCOMB_X34_Y14_N28 1 " "Info: 2: + IC(4.695 ns) + CELL(0.346 ns) = 5.898 ns; Loc. = LCCOMB_X34_Y14_N28; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.041 ns" { fifo_wr Mux0~0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 6.409 ns Mux0~1 3 COMB LCCOMB_X34_Y14_N26 1 " "Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 6.409 ns; Loc. = LCCOMB_X34_Y14_N26; Fanout = 1; COMB Node = 'Mux0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { Mux0~0 Mux0~1 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.564 ns wr~reg0 4 REG LCFF_X34_Y14_N27 27 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.564 ns; Loc. = LCFF_X34_Y14_N27; Fanout = 27; REG Node = 'wr~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Mux0~1 wr~reg0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 24.83 % ) " "Info: Total cell delay = 1.630 ns ( 24.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.934 ns ( 75.17 % ) " "Info: Total interconnect delay = 4.934 ns ( 75.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.564 ns" { fifo_wr Mux0~0 Mux0~1 wr~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.564 ns" { fifo_wr {} fifo_wr~combout {} Mux0~0 {} Mux0~1 {} wr~reg0 {} } { 0.000ns 0.000ns 4.695ns 0.239ns 0.000ns } { 0.000ns 0.857ns 0.346ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 35 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.491 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 97 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 97; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns wr~reg0 3 REG LCFF_X34_Y14_N27 27 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X34_Y14_N27; Fanout = 27; REG Node = 'wr~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl wr~reg0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl wr~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} wr~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.564 ns" { fifo_wr Mux0~0 Mux0~1 wr~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.564 ns" { fifo_wr {} fifo_wr~combout {} Mux0~0 {} Mux0~1 {} wr~reg0 {} } { 0.000ns 0.000ns 4.695ns 0.239ns 0.000ns } { 0.000ns 0.857ns 0.346ns 0.272ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl wr~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} wr~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk nfull end_p\[0\]~reg0 7.771 ns register " "Info: tco from clock \"clk\" to destination pin \"nfull\" through register \"end_p\[0\]~reg0\" is 7.771 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.491 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 97 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 97; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns end_p\[0\]~reg0 3 REG LCFF_X34_Y14_N19 5 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X34_Y14_N19; Fanout = 5; REG Node = 'end_p\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl end_p[0]~reg0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl end_p[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} end_p[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 35 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.186 ns + Longest register pin " "Info: + Longest register to pin delay is 5.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns end_p\[0\]~reg0 1 REG LCFF_X34_Y14_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y14_N19; Fanout = 5; REG Node = 'end_p\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { end_p[0]~reg0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.418 ns) 0.657 ns Add0~1 2 COMB LCCOMB_X34_Y14_N0 2 " "Info: 2: + IC(0.239 ns) + CELL(0.418 ns) = 0.657 ns; Loc. = LCCOMB_X34_Y14_N0; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { end_p[0]~reg0 Add0~1 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.272 ns) 1.306 ns Equal1~1 3 COMB LCCOMB_X33_Y14_N16 4 " "Info: 3: + IC(0.377 ns) + CELL(0.272 ns) = 1.306 ns; Loc. = LCCOMB_X33_Y14_N16; Fanout = 4; COMB Node = 'Equal1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { Add0~1 Equal1~1 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.228 ns) 1.788 ns Equal1~2 4 COMB LCCOMB_X33_Y14_N4 2 " "Info: 4: + IC(0.254 ns) + CELL(0.228 ns) = 1.788 ns; Loc. = LCCOMB_X33_Y14_N4; Fanout = 2; COMB Node = 'Equal1~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { Equal1~1 Equal1~2 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(1.952 ns) 5.186 ns nfull 5 PIN PIN_V8 0 " "Info: 5: + IC(1.446 ns) + CELL(1.952 ns) = 5.186 ns; Loc. = PIN_V8; Fanout = 0; PIN Node = 'nfull'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.398 ns" { Equal1~2 nfull } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.870 ns ( 55.34 % ) " "Info: Total cell delay = 2.870 ns ( 55.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.316 ns ( 44.66 % ) " "Info: Total interconnect delay = 2.316 ns ( 44.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.186 ns" { end_p[0]~reg0 Add0~1 Equal1~1 Equal1~2 nfull } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.186 ns" { end_p[0]~reg0 {} Add0~1 {} Equal1~1 {} Equal1~2 {} nfull {} } { 0.000ns 0.239ns 0.377ns 0.254ns 1.446ns } { 0.000ns 0.418ns 0.272ns 0.228ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl end_p[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} end_p[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.186 ns" { end_p[0]~reg0 Add0~1 Equal1~1 Equal1~2 nfull } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.186 ns" { end_p[0]~reg0 {} Add0~1 {} Equal1~1 {} Equal1~2 {} nfull {} } { 0.000ns 0.239ns 0.377ns 0.254ns 1.446ns } { 0.000ns 0.418ns 0.272ns 0.228ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk clk_op 6.709 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"clk_op\" is 6.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.711 ns) + CELL(2.144 ns) 6.709 ns clk_op 2 PIN PIN_P21 0 " "Info: 2: + IC(3.711 ns) + CELL(2.144 ns) = 6.709 ns; Loc. = PIN_P21; Fanout = 0; PIN Node = 'clk_op'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.855 ns" { clk clk_op } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.998 ns ( 44.69 % ) " "Info: Total cell delay = 2.998 ns ( 44.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.711 ns ( 55.31 % ) " "Info: Total interconnect delay = 3.711 ns ( 55.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.709 ns" { clk clk_op } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.709 ns" { clk {} clk~combout {} clk_op {} } { 0.000ns 0.000ns 3.711ns } { 0.000ns 0.854ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a0~porta_datain_reg3 fifo_in\[3\] clk -2.492 ns memory " "Info: th for memory \"FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a0~porta_datain_reg3\" (data pin = \"fifo_in\[3\]\", clock pin = \"clk\") is -2.492 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.352 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 97 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 97; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.481 ns) 2.352 ns FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a0~porta_datain_reg3 3 MEM M4K_X32_Y14 1 " "Info: 3: + IC(0.674 ns) + CELL(0.481 ns) = 2.352 ns; Loc. = M4K_X32_Y14; Fanout = 1; MEM Node = 'FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { clk~clkctrl FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_uar1.tdf" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/db/altsyncram_uar1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.76 % ) " "Info: Total cell delay = 1.335 ns ( 56.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 43.24 % ) " "Info: Total interconnect delay = 1.017 ns ( 43.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { clk clk~clkctrl FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.352 ns" { clk {} clk~combout {} clk~clkctrl {} FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_uar1.tdf" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/db/altsyncram_uar1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.047 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 5.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns fifo_in\[3\] 1 PIN PIN_F7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F7; Fanout = 2; PIN Node = 'fifo_in\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_in[3] } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.124 ns) + CELL(0.096 ns) 5.047 ns FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a0~porta_datain_reg3 2 MEM M4K_X32_Y14 1 " "Info: 2: + IC(4.124 ns) + CELL(0.096 ns) = 5.047 ns; Loc. = M4K_X32_Y14; Fanout = 1; MEM Node = 'FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.220 ns" { fifo_in[3] FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_uar1.tdf" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/db/altsyncram_uar1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.923 ns ( 18.29 % ) " "Info: Total cell delay = 0.923 ns ( 18.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.124 ns ( 81.71 % ) " "Info: Total interconnect delay = 4.124 ns ( 81.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.047 ns" { fifo_in[3] FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.047 ns" { fifo_in[3] {} fifo_in[3]~combout {} FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 4.124ns } { 0.000ns 0.827ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { clk clk~clkctrl FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.352 ns" { clk {} clk~combout {} clk~clkctrl {} FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.047 ns" { fifo_in[3] FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.047 ns" { fifo_in[3] {} fifo_in[3]~combout {} FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 4.124ns } { 0.000ns 0.827ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 22:33:51 2015 " "Info: Processing ended: Mon Oct 26 22:33:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
