Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 24 19:58:19 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SPI_Slave_timing_summary_routed.rpt -pb SPI_Slave_timing_summary_routed.pb -rpx SPI_Slave_timing_summary_routed.rpx -warn_on_violation
| Design       : SPI_Slave
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (216)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (4)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (216)
--------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: SS (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_SPI_Slave_Intf/si_done_reg_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_SPI_Slave_Reg/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_SPI_Slave_Reg/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_SPI_Slave_Reg/addr_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_SPI_Slave_Reg/addr_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.437        0.000                      0                   64        0.173        0.000                      0                   64        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.437        0.000                      0                   64        0.173        0.000                      0                   64        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 U_SPI_Slave_Intf/si_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/si_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.642ns (27.925%)  route 1.657ns (72.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  U_SPI_Slave_Intf/si_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_SPI_Slave_Intf/si_state_reg/Q
                         net (fo=7, routed)           0.894     6.571    U_SPI_Slave_Intf/si_state
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.124     6.695 r  U_SPI_Slave_Intf/si_data_reg[7]_i_1/O
                         net (fo=15, routed)          0.763     7.458    U_SPI_Slave_Intf/si_data_reg[7]_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.520    14.861    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[4]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y2           FDCE (Setup_fdce_C_CE)      -0.205    14.895    U_SPI_Slave_Intf/si_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 U_SPI_Slave_Intf/si_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/si_data_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.642ns (27.925%)  route 1.657ns (72.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  U_SPI_Slave_Intf/si_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_SPI_Slave_Intf/si_state_reg/Q
                         net (fo=7, routed)           0.894     6.571    U_SPI_Slave_Intf/si_state
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.124     6.695 r  U_SPI_Slave_Intf/si_data_reg[7]_i_1/O
                         net (fo=15, routed)          0.763     7.458    U_SPI_Slave_Intf/si_data_reg[7]_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.520    14.861    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[5]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y2           FDCE (Setup_fdce_C_CE)      -0.205    14.895    U_SPI_Slave_Intf/si_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 U_SPI_Slave_Intf/si_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/si_data_reg_reg[5]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.642ns (27.925%)  route 1.657ns (72.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  U_SPI_Slave_Intf/si_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_SPI_Slave_Intf/si_state_reg/Q
                         net (fo=7, routed)           0.894     6.571    U_SPI_Slave_Intf/si_state
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.124     6.695 r  U_SPI_Slave_Intf/si_data_reg[7]_i_1/O
                         net (fo=15, routed)          0.763     7.458    U_SPI_Slave_Intf/si_data_reg[7]_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[5]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.520    14.861    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[5]_lopt_replica/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y2           FDCE (Setup_fdce_C_CE)      -0.205    14.895    U_SPI_Slave_Intf/si_data_reg_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 U_SPI_Slave_Intf/si_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/si_data_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.642ns (27.925%)  route 1.657ns (72.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  U_SPI_Slave_Intf/si_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_SPI_Slave_Intf/si_state_reg/Q
                         net (fo=7, routed)           0.894     6.571    U_SPI_Slave_Intf/si_state
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.124     6.695 r  U_SPI_Slave_Intf/si_data_reg[7]_i_1/O
                         net (fo=15, routed)          0.763     7.458    U_SPI_Slave_Intf/si_data_reg[7]_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.520    14.861    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[6]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y2           FDCE (Setup_fdce_C_CE)      -0.205    14.895    U_SPI_Slave_Intf/si_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 U_SPI_Slave_Intf/si_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/si_data_reg_reg[6]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.642ns (27.925%)  route 1.657ns (72.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  U_SPI_Slave_Intf/si_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_SPI_Slave_Intf/si_state_reg/Q
                         net (fo=7, routed)           0.894     6.571    U_SPI_Slave_Intf/si_state
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.124     6.695 r  U_SPI_Slave_Intf/si_data_reg[7]_i_1/O
                         net (fo=15, routed)          0.763     7.458    U_SPI_Slave_Intf/si_data_reg[7]_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[6]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.520    14.861    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[6]_lopt_replica/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y2           FDCE (Setup_fdce_C_CE)      -0.205    14.895    U_SPI_Slave_Intf/si_data_reg_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 U_SPI_Slave_Intf/si_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/si_data_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.642ns (27.925%)  route 1.657ns (72.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  U_SPI_Slave_Intf/si_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_SPI_Slave_Intf/si_state_reg/Q
                         net (fo=7, routed)           0.894     6.571    U_SPI_Slave_Intf/si_state
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.124     6.695 r  U_SPI_Slave_Intf/si_data_reg[7]_i_1/O
                         net (fo=15, routed)          0.763     7.458    U_SPI_Slave_Intf/si_data_reg[7]_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.520    14.861    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[7]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y2           FDCE (Setup_fdce_C_CE)      -0.205    14.895    U_SPI_Slave_Intf/si_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 U_SPI_Slave_Intf/si_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/si_data_reg_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.642ns (27.925%)  route 1.657ns (72.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  U_SPI_Slave_Intf/si_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_SPI_Slave_Intf/si_state_reg/Q
                         net (fo=7, routed)           0.894     6.571    U_SPI_Slave_Intf/si_state
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.124     6.695 r  U_SPI_Slave_Intf/si_data_reg[7]_i_1/O
                         net (fo=15, routed)          0.763     7.458    U_SPI_Slave_Intf/si_data_reg[7]_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.520    14.861    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y2           FDCE (Setup_fdce_C_CE)      -0.205    14.895    U_SPI_Slave_Intf/si_data_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 U_SPI_Slave_Intf/sclk_sync0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/so_bit_cnt_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.580ns (25.119%)  route 1.729ns (74.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.635     5.156    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  U_SPI_Slave_Intf/sclk_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.456     5.612 f  U_SPI_Slave_Intf/sclk_sync0_reg/Q
                         net (fo=10, routed)          1.139     6.751    U_SPI_Slave_Intf/sclk_sync0
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124     6.875 r  U_SPI_Slave_Intf/so_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.590     7.465    U_SPI_Slave_Intf/so_bit_cnt_next
    SLICE_X2Y4           FDCE                                         r  U_SPI_Slave_Intf/so_bit_cnt_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    14.860    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  U_SPI_Slave_Intf/so_bit_cnt_reg_reg[1]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y4           FDCE (Setup_fdce_C_CE)      -0.169    14.916    U_SPI_Slave_Intf/so_bit_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 U_SPI_Slave_Intf/sclk_sync0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/so_bit_cnt_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.580ns (25.119%)  route 1.729ns (74.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.635     5.156    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  U_SPI_Slave_Intf/sclk_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.456     5.612 f  U_SPI_Slave_Intf/sclk_sync0_reg/Q
                         net (fo=10, routed)          1.139     6.751    U_SPI_Slave_Intf/sclk_sync0
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124     6.875 r  U_SPI_Slave_Intf/so_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.590     7.465    U_SPI_Slave_Intf/so_bit_cnt_next
    SLICE_X2Y4           FDCE                                         r  U_SPI_Slave_Intf/so_bit_cnt_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    14.860    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  U_SPI_Slave_Intf/so_bit_cnt_reg_reg[2]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y4           FDCE (Setup_fdce_C_CE)      -0.169    14.916    U_SPI_Slave_Intf/so_bit_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.506ns  (required time - arrival time)
  Source:                 U_SPI_Slave_Intf/sclk_sync0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/so_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.580ns (26.023%)  route 1.649ns (73.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.635     5.156    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  U_SPI_Slave_Intf/sclk_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.456     5.612 f  U_SPI_Slave_Intf/sclk_sync0_reg/Q
                         net (fo=10, routed)          1.139     6.751    U_SPI_Slave_Intf/sclk_sync0
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124     6.875 r  U_SPI_Slave_Intf/so_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.510     7.385    U_SPI_Slave_Intf/so_bit_cnt_next
    SLICE_X5Y3           FDCE                                         r  U_SPI_Slave_Intf/so_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  U_SPI_Slave_Intf/so_data_reg_reg[2]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y3           FDCE (Setup_fdce_C_CE)      -0.205    14.891    U_SPI_Slave_Intf/so_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  7.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Intf/sclk_sync0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/sclk_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.865%)  route 0.131ns (48.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  U_SPI_Slave_Intf/sclk_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_SPI_Slave_Intf/sclk_sync0_reg/Q
                         net (fo=10, routed)          0.131     1.748    U_SPI_Slave_Intf/sclk_sync0
    SLICE_X2Y6           FDCE                                         r  U_SPI_Slave_Intf/sclk_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  U_SPI_Slave_Intf/sclk_sync1_reg/C
                         clock pessimism             -0.478     1.515    
    SLICE_X2Y6           FDCE (Hold_fdce_C_D)         0.060     1.575    U_SPI_Slave_Intf/sclk_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Intf/si_data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/si_data_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.018%)  route 0.130ns (47.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_SPI_Slave_Intf/si_data_reg_reg[1]/Q
                         net (fo=7, routed)           0.130     1.749    U_SPI_Slave_Intf/Q[1]
    SLICE_X0Y5           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[2]_lopt_replica/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.072     1.550    U_SPI_Slave_Intf/si_data_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Intf/si_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/si_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.184%)  route 0.129ns (47.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.596     1.479    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  U_SPI_Slave_Intf/si_data_reg_reg[6]/Q
                         net (fo=6, routed)           0.129     1.749    U_SPI_Slave_Intf/Q[6]
    SLICE_X0Y2           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.867     1.994    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.071     1.550    U_SPI_Slave_Intf/si_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Intf/si_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/si_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.314%)  route 0.139ns (49.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_SPI_Slave_Intf/si_data_reg_reg[2]/Q
                         net (fo=6, routed)           0.139     1.758    U_SPI_Slave_Intf/Q[2]
    SLICE_X0Y5           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.075     1.553    U_SPI_Slave_Intf/si_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Intf/si_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Reg/so_start_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  U_SPI_Slave_Intf/si_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.164     1.642 r  U_SPI_Slave_Intf/si_done_reg_reg/Q
                         net (fo=10, routed)          0.116     1.759    U_SPI_Slave_Intf/si_done
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  U_SPI_Slave_Intf/so_start_reg_i_1/O
                         net (fo=1, routed)           0.000     1.804    U_SPI_Slave_Reg/so_start_reg_reg_0
    SLICE_X3Y5           FDCE                                         r  U_SPI_Slave_Reg/so_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    U_SPI_Slave_Reg/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  U_SPI_Slave_Reg/so_start_reg_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X3Y5           FDCE (Hold_fdce_C_D)         0.091     1.582    U_SPI_Slave_Reg/so_start_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Intf/so_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/so_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  U_SPI_Slave_Intf/so_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_SPI_Slave_Intf/so_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.156     1.773    U_SPI_Slave_Intf/so_data_reg_reg_n_0_[2]
    SLICE_X5Y3           LUT3 (Prop_lut3_I0_O)        0.042     1.815 r  U_SPI_Slave_Intf/so_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.815    U_SPI_Slave_Intf/so_data_next[3]
    SLICE_X5Y3           FDCE                                         r  U_SPI_Slave_Intf/so_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.991    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  U_SPI_Slave_Intf/so_data_reg_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y3           FDCE (Hold_fdce_C_D)         0.107     1.583    U_SPI_Slave_Intf/so_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Intf/so_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/so_data_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  U_SPI_Slave_Intf/so_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_SPI_Slave_Intf/so_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.156     1.773    U_SPI_Slave_Intf/so_data_reg_reg_n_0_[4]
    SLICE_X5Y4           LUT3 (Prop_lut3_I0_O)        0.042     1.815 r  U_SPI_Slave_Intf/so_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.815    U_SPI_Slave_Intf/so_data_next[5]
    SLICE_X5Y4           FDCE                                         r  U_SPI_Slave_Intf/so_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.991    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  U_SPI_Slave_Intf/so_data_reg_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y4           FDCE (Hold_fdce_C_D)         0.107     1.583    U_SPI_Slave_Intf/so_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Intf/si_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/si_bit_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.433%)  route 0.161ns (43.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  U_SPI_Slave_Intf/si_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.164     1.642 r  U_SPI_Slave_Intf/si_state_reg/Q
                         net (fo=7, routed)           0.161     1.803    U_SPI_Slave_Intf/si_state
    SLICE_X2Y6           LUT6 (Prop_lut6_I3_O)        0.045     1.848 r  U_SPI_Slave_Intf/si_bit_cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.848    U_SPI_Slave_Intf/si_bit_cnt_reg[1]_i_1_n_0
    SLICE_X2Y6           FDCE                                         r  U_SPI_Slave_Intf/si_bit_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  U_SPI_Slave_Intf/si_bit_cnt_reg_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y6           FDCE (Hold_fdce_C_D)         0.121     1.615    U_SPI_Slave_Intf/si_bit_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Reg/addr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Reg/addr_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.462%)  route 0.156ns (45.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    U_SPI_Slave_Reg/clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  U_SPI_Slave_Reg/addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_SPI_Slave_Reg/addr_reg_reg[0]/Q
                         net (fo=14, routed)          0.156     1.775    U_SPI_Slave_Reg/addr_reg[0]
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045     1.820 r  U_SPI_Slave_Reg/addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.820    U_SPI_Slave_Reg/addr_reg[0]_i_1_n_0
    SLICE_X3Y3           FDCE                                         r  U_SPI_Slave_Reg/addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    U_SPI_Slave_Reg/clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  U_SPI_Slave_Reg/addr_reg_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.091     1.569    U_SPI_Slave_Reg/addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_SPI_Slave_Intf/si_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_Intf/si_data_reg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.509%)  route 0.199ns (58.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_SPI_Slave_Intf/si_data_reg_reg[0]/Q
                         net (fo=8, routed)           0.199     1.816    U_SPI_Slave_Intf/Q[0]
    SLICE_X0Y5           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    U_SPI_Slave_Intf/clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  U_SPI_Slave_Intf/si_data_reg_reg[1]_lopt_replica/C
                         clock pessimism             -0.478     1.515    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.047     1.562    U_SPI_Slave_Intf/si_data_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y6     U_SPI_Slave_Intf/sclk_sync0_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y6     U_SPI_Slave_Intf/sclk_sync1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y6     U_SPI_Slave_Intf/si_bit_cnt_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y6     U_SPI_Slave_Intf/si_bit_cnt_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y6     U_SPI_Slave_Intf/si_bit_cnt_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y5     U_SPI_Slave_Intf/si_data_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     U_SPI_Slave_Intf/si_data_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     U_SPI_Slave_Intf/si_data_reg_reg[1]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     U_SPI_Slave_Intf/si_data_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y6     U_SPI_Slave_Intf/sclk_sync0_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     U_SPI_Slave_Intf/si_data_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     U_SPI_Slave_Intf/so_data_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     U_SPI_Slave_Intf/so_data_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     U_SPI_Slave_Intf/so_data_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     U_SPI_Slave_Intf/so_data_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     U_SPI_Slave_Intf/so_data_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     U_SPI_Slave_Intf/so_data_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y4     U_SPI_Slave_Intf/so_done_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y4     U_SPI_Slave_Intf/so_state_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     U_SPI_Slave_Intf/sclk_sync1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     U_SPI_Slave_Intf/si_bit_cnt_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     U_SPI_Slave_Intf/si_bit_cnt_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     U_SPI_Slave_Intf/si_bit_cnt_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     U_SPI_Slave_Intf/si_data_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     U_SPI_Slave_Intf/si_data_reg_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     U_SPI_Slave_Intf/si_data_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     U_SPI_Slave_Intf/si_data_reg_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     U_SPI_Slave_Intf/si_data_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     U_SPI_Slave_Intf/si_data_reg_reg[3]_lopt_replica/C



