Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Oct 23 17:26:25 2022
| Host         : LAPTOP-3B46U8B5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_driver_timing_summary_routed.rpt -pb led_driver_timing_summary_routed.pb -rpx led_driver_timing_summary_routed.rpx -warn_on_violation
| Design       : led_driver
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     35          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (213)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (102)
5. checking no_input_delay (2)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (213)
--------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: alarm_flag (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: timer_alarm (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: timer_normal (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: current_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: current_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: current_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: standby_counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (102)
--------------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  126          inf        0.000                      0                  126           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led3[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.088ns  (logic 3.508ns (49.494%)  route 3.580ns (50.506%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  current_state_reg[2]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  current_state_reg[2]/Q
                         net (fo=12, routed)          1.012     1.530    current_state[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.148     1.678 r  led3_OBUF[6]_inst_i_1/O
                         net (fo=7, routed)           2.568     4.246    led3_OBUF[0]
    Y9                   OBUF (Prop_obuf_I_O)         2.842     7.088 r  led3_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.088    led3[6]
    Y9                                                                r  led3[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led3[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.955ns  (logic 3.516ns (50.555%)  route 3.439ns (49.445%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  current_state_reg[2]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  current_state_reg[2]/Q
                         net (fo=12, routed)          1.012     1.530    current_state[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.148     1.678 r  led3_OBUF[6]_inst_i_1/O
                         net (fo=7, routed)           2.427     4.105    led3_OBUF[0]
    Y8                   OBUF (Prop_obuf_I_O)         2.850     6.955 r  led3_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.955    led3[5]
    Y8                                                                r  led3[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.900ns  (logic 3.453ns (50.041%)  route 3.447ns (49.959%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  current_state_reg[1]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  current_state_reg[1]/Q
                         net (fo=13, routed)          1.015     1.533    led3_OBUF[7]
    SLICE_X2Y9           LUT3 (Prop_lut3_I1_O)        0.146     1.679 r  led1_OBUF[6]_inst_i_1/O
                         net (fo=7, routed)           2.432     4.111    led1_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         2.789     6.900 r  led1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.900    led1[0]
    V7                                                                r  led1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led3[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 3.502ns (51.793%)  route 3.260ns (48.207%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  current_state_reg[2]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  current_state_reg[2]/Q
                         net (fo=12, routed)          1.012     1.530    current_state[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.148     1.678 r  led3_OBUF[6]_inst_i_1/O
                         net (fo=7, routed)           2.248     3.926    led3_OBUF[0]
    Y6                   OBUF (Prop_obuf_I_O)         2.836     6.762 r  led3_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.762    led3[4]
    Y6                                                                r  led3[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.755ns  (logic 3.448ns (51.039%)  route 3.307ns (48.961%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  current_state_reg[1]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  current_state_reg[1]/Q
                         net (fo=13, routed)          1.015     1.533    led3_OBUF[7]
    SLICE_X2Y9           LUT3 (Prop_lut3_I1_O)        0.146     1.679 r  led1_OBUF[6]_inst_i_1/O
                         net (fo=7, routed)           2.292     3.971    led1_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         2.784     6.755 r  led1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.755    led1[1]
    U5                                                                r  led1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.620ns  (logic 3.513ns (53.060%)  route 3.107ns (46.940%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  current_state_reg[2]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  current_state_reg[2]/Q
                         net (fo=12, routed)          1.012     1.530    current_state[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.148     1.678 r  led3_OBUF[6]_inst_i_1/O
                         net (fo=7, routed)           2.095     3.773    led3_OBUF[0]
    AA6                  OBUF (Prop_obuf_I_O)         2.847     6.620 r  led3_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.620    led3[1]
    AA6                                                               r  led3[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led3[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.606ns  (logic 3.497ns (52.938%)  route 3.109ns (47.062%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  current_state_reg[2]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  current_state_reg[2]/Q
                         net (fo=12, routed)          1.012     1.530    current_state[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.148     1.678 r  led3_OBUF[6]_inst_i_1/O
                         net (fo=7, routed)           2.097     3.775    led3_OBUF[0]
    Y5                   OBUF (Prop_obuf_I_O)         2.831     6.606 r  led3_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.606    led3[3]
    Y5                                                                r  led3[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.605ns  (logic 3.448ns (52.198%)  route 3.157ns (47.802%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  current_state_reg[1]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  current_state_reg[1]/Q
                         net (fo=13, routed)          1.015     1.533    led3_OBUF[7]
    SLICE_X2Y9           LUT3 (Prop_lut3_I1_O)        0.146     1.679 r  led1_OBUF[6]_inst_i_1/O
                         net (fo=7, routed)           2.142     3.821    led1_OBUF[0]
    U6                   OBUF (Prop_obuf_I_O)         2.784     6.605 r  led1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.605    led1[2]
    U6                                                                r  led1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.488ns  (logic 3.522ns (54.278%)  route 2.966ns (45.722%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  current_state_reg[2]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  current_state_reg[2]/Q
                         net (fo=12, routed)          1.012     1.530    current_state[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.148     1.678 r  led3_OBUF[6]_inst_i_1/O
                         net (fo=7, routed)           1.954     3.632    led3_OBUF[0]
    AB2                  OBUF (Prop_obuf_I_O)         2.856     6.488 r  led3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.488    led3[0]
    AB2                                                               r  led3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led3[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.477ns  (logic 3.520ns (54.335%)  route 2.958ns (45.665%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  current_state_reg[2]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  current_state_reg[2]/Q
                         net (fo=12, routed)          1.012     1.530    current_state[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.148     1.678 r  led3_OBUF[6]_inst_i_1/O
                         net (fo=7, routed)           1.946     3.624    led3_OBUF[0]
    AA7                  OBUF (Prop_obuf_I_O)         2.854     6.477 r  led3_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.477    led3[2]
    AA7                                                               r  led3[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.223ns (68.791%)  route 0.101ns (31.209%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          LDCE                         0.000     0.000 r  next_state_reg[1]/G
    SLICE_X2Y10          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  next_state_reg[1]/Q
                         net (fo=1, routed)           0.101     0.279    next_state[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.324 r  current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.324    current_state[1]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 standby_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            standby_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  standby_counter_reg[11]/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  standby_counter_reg[11]/Q
                         net (fo=2, routed)           0.117     0.258    standby_counter_reg[11]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  standby_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    standby_counter_reg[8]_i_1_n_4
    SLICE_X1Y7           FDCE                                         r  standby_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 standby_counter_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            standby_counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  standby_counter_reg[31]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  standby_counter_reg[31]/Q
                         net (fo=2, routed)           0.118     0.259    standby_counter_reg[31]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  standby_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    standby_counter_reg[28]_i_1_n_4
    SLICE_X1Y12          FDCE                                         r  standby_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 standby_counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            standby_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE                         0.000     0.000 r  standby_counter_reg[15]/C
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  standby_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    standby_counter_reg[15]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  standby_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    standby_counter_reg[12]_i_1_n_4
    SLICE_X1Y8           FDCE                                         r  standby_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 standby_counter_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            standby_counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  standby_counter_reg[23]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  standby_counter_reg[23]/Q
                         net (fo=2, routed)           0.119     0.260    standby_counter_reg[23]
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  standby_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    standby_counter_reg[20]_i_1_n_4
    SLICE_X1Y10          FDCE                                         r  standby_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 standby_counter_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            standby_counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  standby_counter_reg[27]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  standby_counter_reg[27]/Q
                         net (fo=2, routed)           0.119     0.260    standby_counter_reg[27]
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  standby_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    standby_counter_reg[24]_i_1_n_4
    SLICE_X1Y11          FDCE                                         r  standby_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 standby_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            standby_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  standby_counter_reg[3]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  standby_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    standby_counter_reg[3]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  standby_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.368    standby_counter_reg[0]_i_2_n_4
    SLICE_X1Y5           FDCE                                         r  standby_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 standby_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            standby_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE                         0.000     0.000 r  standby_counter_reg[19]/C
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  standby_counter_reg[19]/Q
                         net (fo=2, routed)           0.120     0.261    standby_counter_reg[19]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  standby_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    standby_counter_reg[16]_i_1_n_4
    SLICE_X1Y9           FDCE                                         r  standby_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 standby_counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            standby_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  standby_counter_reg[7]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  standby_counter_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    standby_counter_reg[7]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  standby_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    standby_counter_reg[4]_i_1_n_4
    SLICE_X1Y6           FDCE                                         r  standby_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 standby_counter_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            standby_counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  standby_counter_reg[20]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  standby_counter_reg[20]/Q
                         net (fo=2, routed)           0.114     0.255    standby_counter_reg[20]
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.370 r  standby_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.370    standby_counter_reg[20]_i_1_n_7
    SLICE_X1Y10          FDCE                                         r  standby_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------





