set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {reg18bits.vho reg18bits_vhd.sdo}}
	{{"Fast Model"} {reg18bits_fast.vho reg18bits_vhd_fast.sdo}}
}
