{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730374013847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730374013847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 18:26:53 2024 " "Processing started: Thu Oct 31 18:26:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730374013847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374013847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_nano -c de0_nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_nano -c de0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374013847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730374014019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730374014019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_process.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_process.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_process-main " "Found design unit 1: adc_process-main" {  } { { "adc_process.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/adc_process.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730374019614 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_process " "Found entity 1: adc_process" {  } { { "adc_process.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/adc_process.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730374019614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcp4725_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mcp4725_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcp4725_dac-behavior " "Found design unit 1: mcp4725_dac-behavior" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730374019615 ""} { "Info" "ISGN_ENTITY_NAME" "1 mcp4725_dac " "Found entity 1: mcp4725_dac" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730374019615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730374019616 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730374019616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/virtual_clock.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file utils/virtual_clock.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 virtual_clock-vclock " "Found design unit 1: virtual_clock-vclock" {  } { { "utils/virtual_clock.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/virtual_clock.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730374019618 ""} { "Info" "ISGN_ENTITY_NAME" "1 virtual_clock " "Found entity 1: virtual_clock" {  } { { "utils/virtual_clock.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/virtual_clock.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730374019618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/types.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file utils/types.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine_state_type (utils) " "Found design unit 1: machine_state_type (utils)" {  } { { "utils/types.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/types.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730374019618 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 machine_state_type-body " "Found design unit 2: machine_state_type-body" {  } { { "utils/types.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/types.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730374019618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/fonts.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file utils/fonts.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fonts (utils) " "Found design unit 1: fonts (utils)" {  } { { "utils/fonts.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/fonts.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730374019619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-logic " "Found design unit 1: spi_master-logic" {  } { { "spi_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/spi_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730374019620 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/spi_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730374019620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0nano_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0nano_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0nano_adc-main " "Found design unit 1: de0nano_adc-main" {  } { { "de0nano_adc.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/de0nano_adc.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730374019621 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0nano_adc " "Found entity 1: de0nano_adc" {  } { { "de0nano_adc.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/de0nano_adc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730374019621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-behavior " "Found design unit 1: top_level-behavior" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730374019622 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730374019622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_level.vhd 0 0 " "Found 0 design units, including 0 entities, in source file tb_top_level.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-behavior " "Found design unit 1: test-behavior" {  } { { "test.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/test.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730374019624 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730374019624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730374019648 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start top_level.vhd(33) " "Verilog HDL or VHDL warning at top_level.vhd(33): object \"start\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730374019649 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done top_level.vhd(33) " "Verilog HDL or VHDL warning at top_level.vhd(33): object \"done\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730374019650 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ddone top_level.vhd(33) " "Verilog HDL or VHDL warning at top_level.vhd(33): object \"ddone\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730374019650 "|top_level"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "DATA\[0\] top_level.vhd(62) " "HDL error at top_level.vhd(62): can't infer register for \"DATA\[0\]\" because its behavior does not match any supported register model" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1730374019651 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[0\] top_level.vhd(59) " "Inferred latch for \"DATA\[0\]\" at top_level.vhd(59)" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019651 "|top_level"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "DATA\[1\] top_level.vhd(62) " "HDL error at top_level.vhd(62): can't infer register for \"DATA\[1\]\" because its behavior does not match any supported register model" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1730374019651 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[1\] top_level.vhd(59) " "Inferred latch for \"DATA\[1\]\" at top_level.vhd(59)" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019651 "|top_level"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "DATA\[2\] top_level.vhd(62) " "HDL error at top_level.vhd(62): can't infer register for \"DATA\[2\]\" because its behavior does not match any supported register model" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1730374019651 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[2\] top_level.vhd(59) " "Inferred latch for \"DATA\[2\]\" at top_level.vhd(59)" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019651 "|top_level"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "DATA\[3\] top_level.vhd(62) " "HDL error at top_level.vhd(62): can't infer register for \"DATA\[3\]\" because its behavior does not match any supported register model" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1730374019651 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[3\] top_level.vhd(59) " "Inferred latch for \"DATA\[3\]\" at top_level.vhd(59)" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019651 "|top_level"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "DATA\[4\] top_level.vhd(62) " "HDL error at top_level.vhd(62): can't infer register for \"DATA\[4\]\" because its behavior does not match any supported register model" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1730374019651 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[4\] top_level.vhd(59) " "Inferred latch for \"DATA\[4\]\" at top_level.vhd(59)" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019651 "|top_level"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "DATA\[5\] top_level.vhd(62) " "HDL error at top_level.vhd(62): can't infer register for \"DATA\[5\]\" because its behavior does not match any supported register model" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1730374019651 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[5\] top_level.vhd(59) " "Inferred latch for \"DATA\[5\]\" at top_level.vhd(59)" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019651 "|top_level"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "DATA\[6\] top_level.vhd(62) " "HDL error at top_level.vhd(62): can't infer register for \"DATA\[6\]\" because its behavior does not match any supported register model" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1730374019651 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[6\] top_level.vhd(59) " "Inferred latch for \"DATA\[6\]\" at top_level.vhd(59)" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019651 "|top_level"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "DATA\[7\] top_level.vhd(62) " "HDL error at top_level.vhd(62): can't infer register for \"DATA\[7\]\" because its behavior does not match any supported register model" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1730374019651 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[7\] top_level.vhd(59) " "Inferred latch for \"DATA\[7\]\" at top_level.vhd(59)" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019652 "|top_level"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "DATA\[8\] top_level.vhd(62) " "HDL error at top_level.vhd(62): can't infer register for \"DATA\[8\]\" because its behavior does not match any supported register model" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1730374019652 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[8\] top_level.vhd(59) " "Inferred latch for \"DATA\[8\]\" at top_level.vhd(59)" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019652 "|top_level"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "DATA\[9\] top_level.vhd(62) " "HDL error at top_level.vhd(62): can't infer register for \"DATA\[9\]\" because its behavior does not match any supported register model" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1730374019652 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[9\] top_level.vhd(59) " "Inferred latch for \"DATA\[9\]\" at top_level.vhd(59)" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019652 "|top_level"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "DATA\[10\] top_level.vhd(62) " "HDL error at top_level.vhd(62): can't infer register for \"DATA\[10\]\" because its behavior does not match any supported register model" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1730374019652 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[10\] top_level.vhd(59) " "Inferred latch for \"DATA\[10\]\" at top_level.vhd(59)" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019652 "|top_level"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "DATA\[11\] top_level.vhd(62) " "HDL error at top_level.vhd(62): can't infer register for \"DATA\[11\]\" because its behavior does not match any supported register model" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1730374019652 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[11\] top_level.vhd(59) " "Inferred latch for \"DATA\[11\]\" at top_level.vhd(59)" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019652 "|top_level"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "adc_bit_counter\[0\] top_level.vhd(62) " "HDL error at top_level.vhd(62): can't infer register for \"adc_bit_counter\[0\]\" because its behavior does not match any supported register model" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1730374019652 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_bit_counter\[0\] top_level.vhd(59) " "Inferred latch for \"adc_bit_counter\[0\]\" at top_level.vhd(59)" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019652 "|top_level"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "adc_bit_counter\[1\] top_level.vhd(62) " "HDL error at top_level.vhd(62): can't infer register for \"adc_bit_counter\[1\]\" because its behavior does not match any supported register model" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1730374019652 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_bit_counter\[1\] top_level.vhd(59) " "Inferred latch for \"adc_bit_counter\[1\]\" at top_level.vhd(59)" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019652 "|top_level"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "adc_bit_counter\[2\] top_level.vhd(62) " "HDL error at top_level.vhd(62): can't infer register for \"adc_bit_counter\[2\]\" because its behavior does not match any supported register model" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1730374019652 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_bit_counter\[2\] top_level.vhd(59) " "Inferred latch for \"adc_bit_counter\[2\]\" at top_level.vhd(59)" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019652 "|top_level"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "adc_bit_counter\[3\] top_level.vhd(62) " "HDL error at top_level.vhd(62): can't infer register for \"adc_bit_counter\[3\]\" because its behavior does not match any supported register model" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1730374019652 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_bit_counter\[3\] top_level.vhd(59) " "Inferred latch for \"adc_bit_counter\[3\]\" at top_level.vhd(59)" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019652 "|top_level"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "tp_DATA\[0\] top_level.vhd(70) " "Can't infer register for \"tp_DATA\[0\]\" at top_level.vhd(70) because it does not hold its value outside the clock edge" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1730374019659 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "tp_DATA\[1\] top_level.vhd(70) " "Can't infer register for \"tp_DATA\[1\]\" at top_level.vhd(70) because it does not hold its value outside the clock edge" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1730374019659 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "tp_DATA\[2\] top_level.vhd(70) " "Can't infer register for \"tp_DATA\[2\]\" at top_level.vhd(70) because it does not hold its value outside the clock edge" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1730374019659 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730374019660 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730374019739 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 31 18:26:59 2024 " "Processing ended: Thu Oct 31 18:26:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730374019739 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730374019739 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730374019739 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730374019739 ""}
