{"Source Block": ["oh/elink/hdl/erx_protocol.v@147:215@HdlStmProcess", "             rxactive_in <= 3'd0;  // No edge\n\t  end\t        \n   end // always @ ( posedge rx_lclk_div4 )\n\n   // 1st cycle\n   always @( posedge rx_lclk_div4 ) begin\n\n      rxactive_0 <= rxactive_in;\n      rxalign_0  <= rxalign_in;\n      stream_0   <= 1'b0;\n            \n      case(rxalign_in)\n        3'd7: begin\n           ctrlmode_0       <= rx_data_in[55:52];\n           dstaddr_0[31:0]  <= rx_data_in[51:20];\n           datamode_0       <= rx_data_in[19:18];\n           write_0          <= rx_data_in[17];\n           access_0         <= rx_data_in[16];\n           data_0[31:16]    <= rx_data_in[15:0];\n           stream_0         <= rx_frame_par[1] & (rxactive_in | stream_0);\n        end\n        \n        3'd6: begin\n           ctrlmode_0       <= rx_data_in[47:44];\n           dstaddr_0[31:0]  <= rx_data_in[43:12];\n           datamode_0       <= rx_data_in[11:10];\n           write_0          <= rx_data_in[9];\n           access_0         <= rx_data_in[8];\n           data_0[31:24]    <= rx_data_in[7:0];\n           stream_0         <= rx_frame_par[0] & (rxactive_in | stream_0);\n        end\n\n        3'd5: begin\n           ctrlmode_0       <= rx_data_in[39:36];\n           dstaddr_0[31:0]  <= rx_data_in[35:4];\n           datamode_0       <= rx_data_in[3:2];\n           write_0          <= rx_data_in[1];\n           access_0         <= rx_data_in[0];\n        end\n\n        3'd4: begin\n           ctrlmode_0       <= rx_data_in[31:28];\n           dstaddr_0[31:4]  <= rx_data_in[27:0];\n        end\n\n        3'd3: begin\n           ctrlmode_0       <= rx_data_in[23:20];\n           dstaddr_0[31:12] <= rx_data_in[19:0];\n        end\n\n        3'd2: begin\n           ctrlmode_0       <= rx_data_in[15:12];\n           dstaddr_0[31:20] <= rx_data_in[11:0];\n        end\n\n        3'd1: begin\n           ctrlmode_0       <= rx_data_in[7:4];\n           dstaddr_0[31:28] <= rx_data_in[3:0];\n        end\n        \n         // if align == 0 then only the tran byte is present, ignore\n      endcase // case (rxalign_in)\n      \n   end // always @ ( posedge rx_lclk_div4 )\n\n   // 2nd cycle\n   always @( posedge rx_lclk_div4 ) begin\n\n      rxactive_1 <= rxactive_0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[152, "   always @( posedge rx_lclk_div4 ) begin\n"], [154, "      rxactive_0 <= rxactive_in;\n"], [155, "      rxalign_0  <= rxalign_in;\n"], [156, "      stream_0   <= 1'b0;\n"], [158, "      case(rxalign_in)\n"], [159, "        3'd7: begin\n"], [160, "           ctrlmode_0       <= rx_data_in[55:52];\n"], [161, "           dstaddr_0[31:0]  <= rx_data_in[51:20];\n"], [162, "           datamode_0       <= rx_data_in[19:18];\n"], [163, "           write_0          <= rx_data_in[17];\n"], [164, "           access_0         <= rx_data_in[16];\n"], [165, "           data_0[31:16]    <= rx_data_in[15:0];\n"], [166, "           stream_0         <= rx_frame_par[1] & (rxactive_in | stream_0);\n"], [167, "        end\n"], [169, "        3'd6: begin\n"], [170, "           ctrlmode_0       <= rx_data_in[47:44];\n"], [171, "           dstaddr_0[31:0]  <= rx_data_in[43:12];\n"], [172, "           datamode_0       <= rx_data_in[11:10];\n"], [173, "           write_0          <= rx_data_in[9];\n"], [174, "           access_0         <= rx_data_in[8];\n"], [175, "           data_0[31:24]    <= rx_data_in[7:0];\n"], [176, "           stream_0         <= rx_frame_par[0] & (rxactive_in | stream_0);\n"], [177, "        end\n"], [179, "        3'd5: begin\n"], [180, "           ctrlmode_0       <= rx_data_in[39:36];\n"], [181, "           dstaddr_0[31:0]  <= rx_data_in[35:4];\n"], [182, "           datamode_0       <= rx_data_in[3:2];\n"], [183, "           write_0          <= rx_data_in[1];\n"], [184, "           access_0         <= rx_data_in[0];\n"], [185, "        end\n"], [187, "        3'd4: begin\n"], [188, "           ctrlmode_0       <= rx_data_in[31:28];\n"], [189, "           dstaddr_0[31:4]  <= rx_data_in[27:0];\n"], [190, "        end\n"], [192, "        3'd3: begin\n"], [193, "           ctrlmode_0       <= rx_data_in[23:20];\n"], [194, "           dstaddr_0[31:12] <= rx_data_in[19:0];\n"], [195, "        end\n"], [197, "        3'd2: begin\n"], [198, "           ctrlmode_0       <= rx_data_in[15:12];\n"], [199, "           dstaddr_0[31:20] <= rx_data_in[11:0];\n"], [200, "        end\n"], [202, "        3'd1: begin\n"], [203, "           ctrlmode_0       <= rx_data_in[7:4];\n"], [204, "           dstaddr_0[31:28] <= rx_data_in[3:0];\n"], [205, "        end\n"], [208, "      endcase // case (rxalign_in)\n"]], "Add": [[208, "   always @( posedge rx_lclk_div4 ) \n"], [208, "     begin\n"], [208, "\trxactive_0 <= rxactive_in;\n"], [208, "\trxalign_0  <= rxalign_in;\n"], [208, "\tstream_0   <= 1'b0;        \n"], [208, "\tcase(rxalign_in[2:0])\n"], [208, "          3'd7: \n"], [208, "\t    begin\n"], [208, "               ctrlmode_0[3:0]  <= rx_data_in[55:52];\n"], [208, "               dstaddr_0[31:0]  <= rx_data_in[51:20];\n"], [208, "               datamode_0       <= rx_data_in[19:18];\n"], [208, "               write_0          <= rx_data_in[17];\n"], [208, "               access_0         <= rx_data_in[16];\n"], [208, "               data_0[31:16]    <= rx_data_in[15:0];\n"], [208, "               stream_0         <= rx_frame_par[1] & (rxactive_in | stream_0);\n"], [208, "            end        \n"], [208, "          3'd6: \n"], [208, "\t    begin\n"], [208, "               ctrlmode_0[3:0]  <= rx_data_in[47:44];\n"], [208, "               dstaddr_0[31:0]  <= rx_data_in[43:12];\n"], [208, "               datamode_0       <= rx_data_in[11:10];\n"], [208, "               write_0          <= rx_data_in[9];\n"], [208, "               access_0         <= rx_data_in[8];\n"], [208, "               data_0[31:24]    <= rx_data_in[7:0];\n"], [208, "               stream_0         <= rx_frame_par[0] & (rxactive_in | stream_0);\n"], [208, "            end\n"], [208, "          3'd5: \n"], [208, "\t    begin\n"], [208, "               ctrlmode_0       <= rx_data_in[39:36];\n"], [208, "               dstaddr_0[31:0]  <= rx_data_in[35:4];\n"], [208, "               datamode_0       <= rx_data_in[3:2];\n"], [208, "               write_0          <= rx_data_in[1];\n"], [208, "               access_0         <= rx_data_in[0];\n"], [208, "            end\n"], [208, "          3'd4: \n"], [208, "\t    begin\n"], [208, "               ctrlmode_0       <= rx_data_in[31:28];\n"], [208, "               dstaddr_0[31:4]  <= rx_data_in[27:0];\n"], [208, "            end\n"], [208, "          3'd3: \n"], [208, "\t    begin\n"], [208, "               ctrlmode_0       <= rx_data_in[23:20];\n"], [208, "               dstaddr_0[31:12] <= rx_data_in[19:0];\n"], [208, "            end\n"], [208, "          3'd2: \n"], [208, "\t    begin\n"], [208, "               ctrlmode_0       <= rx_data_in[15:12];\n"], [208, "               dstaddr_0[31:20] <= rx_data_in[11:0];\n"], [208, "            end\n"], [208, "          3'd1: \n"], [208, "\t    begin\n"], [208, "               ctrlmode_0       <= rx_data_in[7:4];\n"], [208, "               dstaddr_0[31:28] <= rx_data_in[3:0];\n"], [208, "            end\n"], [208, "\t  default: ;\n"], [208, "      endcase // case (rxalign_in[2:0])\n"]]}}