# do run.do
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 21:33:28 on Jul 31,2017
# vlog -f dut.f 
# -- Compiling module fifomem
# -- Compiling module sync_r2w
# -- Compiling module sync_w2r
# -- Compiling module rptr_empty
# -- Compiling module bin2gray
# -- Compiling module wptr_full
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 21:33:28 on Jul 31,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 21:33:28 on Jul 31,2017
# vlog -f tb.f 
# -- Compiling package fifo_pkg
# ** Note: (vlog-2286) fifo_pkg.sv(2): Using implicit +incdir+/usr/caen/modelsim-10.5c/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface fifo_interface
# -- Compiling module top
# -- Importing package fifo_pkg
# 
# Top level modules:
# 	top
# End time: 21:33:29 on Jul 31,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vopt 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 21:33:29 on Jul 31,2017
# vopt top -o top_optimized "+acc" "+cover=sbfec+fifo(rtl)." 
# 
# Top level modules:
# 	top
# 
# Analyzing design...
# -- Loading module top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package fifo_pkg
# -- Loading interface fifo_interface
# -- Loading module fifo
# -- Loading module sync_r2w
# -- Loading module sync_w2r
# -- Loading module wptr_full
# -- Loading module bin2gray
# -- Loading module rptr_empty
# -- Loading module fifomem
# -- Loading package mtiUvm.questa_uvm_pkg
# Optimizing 13 design-units (inlining 0/9 module instances, 0/0 UDP instances):
# -- Optimizing module wptr_full(fast)
# -- Optimizing module rptr_empty(fast)
# -- Optimizing module fifo(fast)
# -- Optimizing module fifomem(fast)
# -- Optimizing module top(fast)
# -- Optimizing interface fifo_interface(fast)
# -- Optimizing module sync_r2w(fast)
# -- Optimizing module sync_w2r(fast)
# -- Optimizing module bin2gray(fast)
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package fifo_pkg(fast)
# -- Optimizing interface fifo_interface(fast)
# Optimized design name is top_optimized
# End time: 21:33:34 on Jul 31,2017, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=writeTest" 
# Start time: 21:33:34 on Jul 31,2017
# //  ModelSim SE-64 10.5c Jul 20 2016Linux 3.10.0-514.21.2.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.fifo_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.fifo_pkg(fast)
# Loading work.top(fast)
# Loading work.fifo_interface(fast)
# Loading work.fifo(fast)
# Loading work.sync_r2w(fast)
# Loading work.sync_w2r(fast)
# Loading work.wptr_full(fast)
# Loading work.bin2gray(fast)
# Loading work.rptr_empty(fast)
# Loading work.fifomem(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /usr/caen/modelsim-10.5c/modeltech/uvm-1.1d/linux_x86_64/uvm_dpi.so
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test writeTest...
#                    4:monitor FIFO not writing
# $t FIFO not reading                   5
# wperiod           1 rperiod   560709997
# UVM_INFO tb/driver.sv(48) @ 20: uvm_test_top.env_h.agent_h.driver_h [Driver] wperiod =           1, rperiod=   560709997
#                   20 Finish trasaction.....
#                   20: ++++++++++++ writeDataSeq: Number of writes=           0
# Last Data
# UVM_INFO tb/driver.sv(70) @ 20: uvm_test_top.env_h.agent_h.driver_h [Driver]   x Prepare FIFO for writing
# $t FIFO not reading                  25
#                   25 Finish trasaction.....
#                   25:monitor FIFO not writing
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 25: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    6
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Driver]     2
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /usr/caen/modelsim-10.5c/modeltech/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 25 ns  Iteration: 61  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /usr/caen/modelsim-10.5c/modeltech/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /usr/caen/modelsim-10.5c/modeltech/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 21:33:36 on Jul 31,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
