{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1699230627993 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699230628060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699230628113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699230628113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699230628113 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699230628324 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1699230628616 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1699230628616 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1699230628616 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1699230628616 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LearnNote/collegeNote/test_all/test14/" { { 0 { 0 ""} 0 14513 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699230628636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LearnNote/collegeNote/test_all/test14/" { { 0 { 0 ""} 0 14515 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699230628636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LearnNote/collegeNote/test_all/test14/" { { 0 { 0 ""} 0 14517 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699230628636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LearnNote/collegeNote/test_all/test14/" { { 0 { 0 ""} 0 14519 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699230628636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LearnNote/collegeNote/test_all/test14/" { { 0 { 0 ""} 0 14521 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699230628636 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1699230628636 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699230628646 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1699230630318 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1699230630328 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699230630328 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~104  from: cin  to: combout " "Cell: Add2~104  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~104  from: dataa  to: combout " "Cell: Add2~104  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~112  from: cin  to: combout " "Cell: Add2~112  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~112  from: dataa  to: combout " "Cell: Add2~112  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~120  from: cin  to: combout " "Cell: Add2~120  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~120  from: dataa  to: combout " "Cell: Add2~120  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~128  from: cin  to: combout " "Cell: Add2~128  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~128  from: dataa  to: combout " "Cell: Add2~128  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~135  from: cin  to: combout " "Cell: Add2~135  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~135  from: dataa  to: combout " "Cell: Add2~135  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~158  from: datab  to: combout " "Cell: Add2~158  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~164  from: dataa  to: combout " "Cell: Add2~164  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~167  from: dataa  to: combout " "Cell: Add2~167  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~170  from: dataa  to: combout " "Cell: Add2~170  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~184  from: datad  to: combout " "Cell: Add2~184  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~186  from: cin  to: combout " "Cell: Add2~186  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~186  from: dataa  to: combout " "Cell: Add2~186  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~188  from: cin  to: combout " "Cell: Add2~188  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~188  from: dataa  to: combout " "Cell: Add2~188  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~190  from: cin  to: combout " "Cell: Add2~190  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~190  from: dataa  to: combout " "Cell: Add2~190  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~192  from: cin  to: combout " "Cell: Add2~192  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~192  from: dataa  to: combout " "Cell: Add2~192  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~194  from: cin  to: combout " "Cell: Add2~194  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~194  from: dataa  to: combout " "Cell: Add2~194  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~196  from: cin  to: combout " "Cell: Add2~196  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~196  from: dataa  to: combout " "Cell: Add2~196  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~198  from: cin  to: combout " "Cell: Add2~198  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~198  from: dataa  to: combout " "Cell: Add2~198  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~200  from: cin  to: combout " "Cell: Add2~200  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~200  from: dataa  to: combout " "Cell: Add2~200  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~202  from: cin  to: combout " "Cell: Add2~202  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~202  from: dataa  to: combout " "Cell: Add2~202  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~204  from: cin  to: combout " "Cell: Add2~204  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~204  from: dataa  to: combout " "Cell: Add2~204  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~206  from: cin  to: combout " "Cell: Add2~206  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~206  from: dataa  to: combout " "Cell: Add2~206  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~208  from: cin  to: combout " "Cell: Add2~208  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~208  from: dataa  to: combout " "Cell: Add2~208  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~210  from: cin  to: combout " "Cell: Add2~210  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~210  from: dataa  to: combout " "Cell: Add2~210  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~212  from: cin  to: combout " "Cell: Add2~212  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~212  from: dataa  to: combout " "Cell: Add2~212  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~214  from: cin  to: combout " "Cell: Add2~214  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~214  from: dataa  to: combout " "Cell: Add2~214  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~219  from: cin  to: combout " "Cell: Add2~219  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~219  from: dataa  to: combout " "Cell: Add2~219  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~224  from: datab  to: combout " "Cell: Add2~224  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~226  from: cin  to: combout " "Cell: Add2~226  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~226  from: dataa  to: combout " "Cell: Add2~226  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~228  from: cin  to: combout " "Cell: Add2~228  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~228  from: dataa  to: combout " "Cell: Add2~228  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~233  from: cin  to: combout " "Cell: Add2~233  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~233  from: dataa  to: combout " "Cell: Add2~233  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~238  from: cin  to: combout " "Cell: Add2~238  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~238  from: dataa  to: combout " "Cell: Add2~238  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~248  from: datad  to: combout " "Cell: Add2~248  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~259  from: datab  to: combout " "Cell: Add2~259  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~68  from: dataa  to: combout " "Cell: Add2~68  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~72  from: dataa  to: combout " "Cell: Add2~72  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~72  from: datab  to: combout " "Cell: Add2~72  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~74  from: cin  to: combout " "Cell: Add2~74  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~74  from: dataa  to: combout " "Cell: Add2~74  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~76  from: cin  to: combout " "Cell: Add2~76  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~76  from: dataa  to: combout " "Cell: Add2~76  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~78  from: cin  to: combout " "Cell: Add2~78  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~78  from: dataa  to: combout " "Cell: Add2~78  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~80  from: cin  to: combout " "Cell: Add2~80  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~80  from: dataa  to: combout " "Cell: Add2~80  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~88  from: cin  to: combout " "Cell: Add2~88  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~88  from: dataa  to: combout " "Cell: Add2~88  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~96  from: cin  to: combout " "Cell: Add2~96  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~96  from: dataa  to: combout " "Cell: Add2~96  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~0  from: datac  to: combout " "Cell: WideNor0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~0  from: datad  to: combout " "Cell: WideNor0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~1  from: datab  to: combout " "Cell: WideNor0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~1  from: datac  to: combout " "Cell: WideNor0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1699230630389 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1699230630389 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699230630409 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1699230630409 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699230630409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clk~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699230630819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mt_speed_rpm\[2\] " "Destination node mt_speed_rpm\[2\]" {  } { { "src/top_level.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test14/src/top_level.vhd" 91 -1 0 } } { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mt_speed_rpm[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LearnNote/collegeNote/test_all/test14/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1699230630819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mt_speed_rpm\[3\] " "Destination node mt_speed_rpm\[3\]" {  } { { "src/top_level.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test14/src/top_level.vhd" 91 -1 0 } } { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mt_speed_rpm[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LearnNote/collegeNote/test_all/test14/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1699230630819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mt_speed_rpm\[4\] " "Destination node mt_speed_rpm\[4\]" {  } { { "src/top_level.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test14/src/top_level.vhd" 91 -1 0 } } { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mt_speed_rpm[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LearnNote/collegeNote/test_all/test14/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1699230630819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mt_speed_rpm\[5\] " "Destination node mt_speed_rpm\[5\]" {  } { { "src/top_level.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test14/src/top_level.vhd" 91 -1 0 } } { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mt_speed_rpm[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LearnNote/collegeNote/test_all/test14/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1699230630819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_sel\[1\] " "Destination node count_sel\[1\]" {  } { { "src/top_level.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test14/src/top_level.vhd" 23 -1 0 } } { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count_sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LearnNote/collegeNote/test_all/test14/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1699230630819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mt_speed_rpm\[31\] " "Destination node mt_speed_rpm\[31\]" {  } { { "src/top_level.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test14/src/top_level.vhd" 91 -1 0 } } { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mt_speed_rpm[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LearnNote/collegeNote/test_all/test14/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1699230630819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mt_speed_rpm\[30\] " "Destination node mt_speed_rpm\[30\]" {  } { { "src/top_level.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test14/src/top_level.vhd" 91 -1 0 } } { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mt_speed_rpm[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LearnNote/collegeNote/test_all/test14/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1699230630819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mt_speed_rpm\[29\] " "Destination node mt_speed_rpm\[29\]" {  } { { "src/top_level.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test14/src/top_level.vhd" 91 -1 0 } } { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mt_speed_rpm[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LearnNote/collegeNote/test_all/test14/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1699230630819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mt_speed_rpm\[28\] " "Destination node mt_speed_rpm\[28\]" {  } { { "src/top_level.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test14/src/top_level.vhd" 91 -1 0 } } { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mt_speed_rpm[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LearnNote/collegeNote/test_all/test14/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1699230630819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mt_speed_rpm\[27\] " "Destination node mt_speed_rpm\[27\]" {  } { { "src/top_level.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test14/src/top_level.vhd" 91 -1 0 } } { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mt_speed_rpm[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LearnNote/collegeNote/test_all/test14/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1699230630819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1699230630819 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1699230630819 ""}  } { { "src/top_level.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test14/src/top_level.vhd" 6 0 0 } } { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LearnNote/collegeNote/test_all/test14/" { { 0 { 0 ""} 0 14507 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699230630819 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideNor0  " "Automatically promoted node WideNor0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699230630829 ""}  } { { "src/top_level.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test14/src/top_level.vhd" 49 -1 0 } } { "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding/fpga/tool/quartus-13.0.0.156/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideNor0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LearnNote/collegeNote/test_all/test14/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699230630829 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699230632040 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699230632050 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699230632050 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699230632050 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699230632061 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1699230632061 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1699230632061 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699230632071 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699230632071 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1699230632071 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699230632071 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699230632201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699230633757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699230636937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699230636985 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699230656450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699230656451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699230658238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "21 " "Router estimated average interconnect usage is 21% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/LearnNote/collegeNote/test_all/test14/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1699230665716 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699230665716 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1699230696394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:04 " "Fitter routing operations ending: elapsed time is 00:01:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699230722782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1699230722782 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699230722782 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.86 " "Total time spent on timing analysis during the Fitter is 4.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1699230722973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699230723053 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699230724037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699230724187 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699230725569 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699230727044 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LearnNote/collegeNote/test_all/test14/output_files/project.fit.smsg " "Generated suppressed messages file D:/LearnNote/collegeNote/test_all/test14/output_files/project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699230728278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5365 " "Peak virtual memory: 5365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699230730096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 08:32:10 2023 " "Processing ended: Mon Nov 06 08:32:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699230730096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699230730096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699230730096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699230730096 ""}
