--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml VGAWrite.twx VGAWrite.ncd -o VGAWrite.twr VGAWrite.pcf

Design file:              VGAWrite.ncd
Physical constraint file: VGAWrite.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1262 paths analyzed, 200 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.940ns.
--------------------------------------------------------------------------------

Paths for end point frogLogic/timeCounter_26 (SLICE_X12Y30.D2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_5 (FF)
  Destination:          frogLogic/timeCounter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.897ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.242 - 0.250)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_5 to frogLogic/timeCounter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.CQ      Tcko                  0.391   frogLogic/timeCounter<6>
                                                       frogLogic/timeCounter_5
    SLICE_X15Y25.A2      net (fanout=2)        0.604   frogLogic/timeCounter<5>
    SLICE_X15Y25.A       Tilo                  0.259   frogLogic/oneSecond<27>2
                                                       frogLogic/oneSecond<27>3
    SLICE_X12Y30.D2      net (fanout=28)       1.354   frogLogic/oneSecond<27>2
    SLICE_X12Y30.CLK     Tas                   0.289   frogLogic/timeCounter<26>
                                                       frogLogic/timeCounter_26_rstpot
                                                       frogLogic/timeCounter_26
    -------------------------------------------------  ---------------------------
    Total                                      2.897ns (0.939ns logic, 1.958ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_3 (FF)
  Destination:          frogLogic/timeCounter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.895ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.242 - 0.250)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_3 to frogLogic/timeCounter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.AQ      Tcko                  0.391   frogLogic/timeCounter<6>
                                                       frogLogic/timeCounter_3
    SLICE_X15Y25.A1      net (fanout=2)        0.602   frogLogic/timeCounter<3>
    SLICE_X15Y25.A       Tilo                  0.259   frogLogic/oneSecond<27>2
                                                       frogLogic/oneSecond<27>3
    SLICE_X12Y30.D2      net (fanout=28)       1.354   frogLogic/oneSecond<27>2
    SLICE_X12Y30.CLK     Tas                   0.289   frogLogic/timeCounter<26>
                                                       frogLogic/timeCounter_26_rstpot
                                                       frogLogic/timeCounter_26
    -------------------------------------------------  ---------------------------
    Total                                      2.895ns (0.939ns logic, 1.956ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_1 (FF)
  Destination:          frogLogic/timeCounter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.814ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.154 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_1 to frogLogic/timeCounter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.BQ      Tcko                  0.447   frogLogic/timeCounter<2>
                                                       frogLogic/timeCounter_1
    SLICE_X15Y25.A4      net (fanout=2)        0.465   frogLogic/timeCounter<1>
    SLICE_X15Y25.A       Tilo                  0.259   frogLogic/oneSecond<27>2
                                                       frogLogic/oneSecond<27>3
    SLICE_X12Y30.D2      net (fanout=28)       1.354   frogLogic/oneSecond<27>2
    SLICE_X12Y30.CLK     Tas                   0.289   frogLogic/timeCounter<26>
                                                       frogLogic/timeCounter_26_rstpot
                                                       frogLogic/timeCounter_26
    -------------------------------------------------  ---------------------------
    Total                                      2.814ns (0.995ns logic, 1.819ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/timeCounter_22 (SLICE_X15Y30.D2), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_1 (FF)
  Destination:          frogLogic/timeCounter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.826ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.243 - 0.246)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_1 to frogLogic/timeCounter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.BQ      Tcko                  0.447   frogLogic/timeCounter<2>
                                                       frogLogic/timeCounter_1
    SLICE_X14Y25.B4      net (fanout=2)        0.470   frogLogic/timeCounter<1>
    SLICE_X14Y25.COUT    Topcyb                0.375   frogLogic/Mcount_timeCounter_cy<3>
                                                       frogLogic/timeCounter<1>_rt
                                                       frogLogic/Mcount_timeCounter_cy<3>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   frogLogic/Mcount_timeCounter_cy<3>
    SLICE_X14Y26.COUT    Tbyp                  0.076   frogLogic/Mcount_timeCounter_cy<7>
                                                       frogLogic/Mcount_timeCounter_cy<7>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   frogLogic/Mcount_timeCounter_cy<7>
    SLICE_X14Y27.COUT    Tbyp                  0.076   frogLogic/Mcount_timeCounter_cy<11>
                                                       frogLogic/Mcount_timeCounter_cy<11>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   frogLogic/Mcount_timeCounter_cy<11>
    SLICE_X14Y28.COUT    Tbyp                  0.076   frogLogic/Mcount_timeCounter_cy<15>
                                                       frogLogic/Mcount_timeCounter_cy<15>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   frogLogic/Mcount_timeCounter_cy<15>
    SLICE_X14Y29.COUT    Tbyp                  0.076   frogLogic/Mcount_timeCounter_cy<19>
                                                       frogLogic/Mcount_timeCounter_cy<19>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   frogLogic/Mcount_timeCounter_cy<19>
    SLICE_X14Y30.CMUX    Tcinc                 0.272   frogLogic/Mcount_timeCounter_cy<23>
                                                       frogLogic/Mcount_timeCounter_cy<23>
    SLICE_X15Y30.D2      net (fanout=1)        0.621   frogLogic/Result<22>
    SLICE_X15Y30.CLK     Tas                   0.322   frogLogic/timeCounter<22>
                                                       frogLogic/timeCounter_22_rstpot
                                                       frogLogic/timeCounter_22
    -------------------------------------------------  ---------------------------
    Total                                      2.826ns (1.720ns logic, 1.106ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_2 (FF)
  Destination:          frogLogic/timeCounter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.782ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.243 - 0.246)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_2 to frogLogic/timeCounter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.DQ      Tcko                  0.447   frogLogic/timeCounter<2>
                                                       frogLogic/timeCounter_2
    SLICE_X14Y25.C3      net (fanout=2)        0.506   frogLogic/timeCounter<2>
    SLICE_X14Y25.COUT    Topcyc                0.295   frogLogic/Mcount_timeCounter_cy<3>
                                                       frogLogic/timeCounter<2>_rt
                                                       frogLogic/Mcount_timeCounter_cy<3>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   frogLogic/Mcount_timeCounter_cy<3>
    SLICE_X14Y26.COUT    Tbyp                  0.076   frogLogic/Mcount_timeCounter_cy<7>
                                                       frogLogic/Mcount_timeCounter_cy<7>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   frogLogic/Mcount_timeCounter_cy<7>
    SLICE_X14Y27.COUT    Tbyp                  0.076   frogLogic/Mcount_timeCounter_cy<11>
                                                       frogLogic/Mcount_timeCounter_cy<11>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   frogLogic/Mcount_timeCounter_cy<11>
    SLICE_X14Y28.COUT    Tbyp                  0.076   frogLogic/Mcount_timeCounter_cy<15>
                                                       frogLogic/Mcount_timeCounter_cy<15>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   frogLogic/Mcount_timeCounter_cy<15>
    SLICE_X14Y29.COUT    Tbyp                  0.076   frogLogic/Mcount_timeCounter_cy<19>
                                                       frogLogic/Mcount_timeCounter_cy<19>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   frogLogic/Mcount_timeCounter_cy<19>
    SLICE_X14Y30.CMUX    Tcinc                 0.272   frogLogic/Mcount_timeCounter_cy<23>
                                                       frogLogic/Mcount_timeCounter_cy<23>
    SLICE_X15Y30.D2      net (fanout=1)        0.621   frogLogic/Result<22>
    SLICE_X15Y30.CLK     Tas                   0.322   frogLogic/timeCounter<22>
                                                       frogLogic/timeCounter_22_rstpot
                                                       frogLogic/timeCounter_22
    -------------------------------------------------  ---------------------------
    Total                                      2.782ns (1.640ns logic, 1.142ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_0 (FF)
  Destination:          frogLogic/timeCounter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.737ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.243 - 0.246)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_0 to frogLogic/timeCounter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.AQ      Tcko                  0.447   frogLogic/timeCounter<2>
                                                       frogLogic/timeCounter_0
    SLICE_X14Y25.A5      net (fanout=2)        0.361   frogLogic/timeCounter<0>
    SLICE_X14Y25.COUT    Topcya                0.395   frogLogic/Mcount_timeCounter_cy<3>
                                                       frogLogic/Mcount_timeCounter_lut<0>_INV_0
                                                       frogLogic/Mcount_timeCounter_cy<3>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   frogLogic/Mcount_timeCounter_cy<3>
    SLICE_X14Y26.COUT    Tbyp                  0.076   frogLogic/Mcount_timeCounter_cy<7>
                                                       frogLogic/Mcount_timeCounter_cy<7>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   frogLogic/Mcount_timeCounter_cy<7>
    SLICE_X14Y27.COUT    Tbyp                  0.076   frogLogic/Mcount_timeCounter_cy<11>
                                                       frogLogic/Mcount_timeCounter_cy<11>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   frogLogic/Mcount_timeCounter_cy<11>
    SLICE_X14Y28.COUT    Tbyp                  0.076   frogLogic/Mcount_timeCounter_cy<15>
                                                       frogLogic/Mcount_timeCounter_cy<15>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   frogLogic/Mcount_timeCounter_cy<15>
    SLICE_X14Y29.COUT    Tbyp                  0.076   frogLogic/Mcount_timeCounter_cy<19>
                                                       frogLogic/Mcount_timeCounter_cy<19>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   frogLogic/Mcount_timeCounter_cy<19>
    SLICE_X14Y30.CMUX    Tcinc                 0.272   frogLogic/Mcount_timeCounter_cy<23>
                                                       frogLogic/Mcount_timeCounter_cy<23>
    SLICE_X15Y30.D2      net (fanout=1)        0.621   frogLogic/Result<22>
    SLICE_X15Y30.CLK     Tas                   0.322   frogLogic/timeCounter<22>
                                                       frogLogic/timeCounter_22_rstpot
                                                       frogLogic/timeCounter_22
    -------------------------------------------------  ---------------------------
    Total                                      2.737ns (1.740ns logic, 0.997ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/froggerHorizState_4 (SLICE_X2Y10.A2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_3 (FF)
  Destination:          frogLogic/froggerHorizState_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.816ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_3 to frogLogic/froggerHorizState_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y11.AQ       Tcko                  0.408   frogLogic/froggerHorizState<3>
                                                       frogLogic/froggerHorizState_3
    SLICE_X2Y10.B5       net (fanout=3)        0.637   frogLogic/froggerHorizState<3>
    SLICE_X2Y10.B        Tilo                  0.205   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>11
    SLICE_X2Y10.C4       net (fanout=2)        0.352   frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>1
    SLICE_X2Y10.CMUX     Tilo                  0.251   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n0076_inv1
    SLICE_X2Y10.A2       net (fanout=5)        0.622   frogLogic/_n0076_inv
    SLICE_X2Y10.CLK      Tas                   0.341   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState_4_glue_rst
                                                       frogLogic/froggerHorizState_4
    -------------------------------------------------  ---------------------------
    Total                                      2.816ns (1.205ns logic, 1.611ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_6 (FF)
  Destination:          frogLogic/froggerHorizState_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.781ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_6 to frogLogic/froggerHorizState_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y10.BQ       Tcko                  0.391   frogLogic/froggerHorizState<6>
                                                       frogLogic/froggerHorizState_6
    SLICE_X2Y10.B1       net (fanout=2)        0.619   frogLogic/froggerHorizState<6>
    SLICE_X2Y10.B        Tilo                  0.205   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>11
    SLICE_X2Y10.C4       net (fanout=2)        0.352   frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>1
    SLICE_X2Y10.CMUX     Tilo                  0.251   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n0076_inv1
    SLICE_X2Y10.A2       net (fanout=5)        0.622   frogLogic/_n0076_inv
    SLICE_X2Y10.CLK      Tas                   0.341   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState_4_glue_rst
                                                       frogLogic/froggerHorizState_4
    -------------------------------------------------  ---------------------------
    Total                                      2.781ns (1.188ns logic, 1.593ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_1 (FF)
  Destination:          frogLogic/froggerHorizState_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.725ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_1 to frogLogic/froggerHorizState_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y11.AQ       Tcko                  0.391   frogLogic/froggerHorizState<1>
                                                       frogLogic/froggerHorizState_1
    SLICE_X2Y10.B3       net (fanout=3)        0.563   frogLogic/froggerHorizState<1>
    SLICE_X2Y10.B        Tilo                  0.205   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>11
    SLICE_X2Y10.C4       net (fanout=2)        0.352   frogLogic/froggerHorizState[7]_GND_3_o_equal_28_o<7>1
    SLICE_X2Y10.CMUX     Tilo                  0.251   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n0076_inv1
    SLICE_X2Y10.A2       net (fanout=5)        0.622   frogLogic/_n0076_inv
    SLICE_X2Y10.CLK      Tas                   0.341   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState_4_glue_rst
                                                       frogLogic/froggerHorizState_4
    -------------------------------------------------  ---------------------------
    Total                                      2.725ns (1.188ns logic, 1.537ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point frogLogic/froggerVerticalState_0 (SLICE_X1Y14.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frogLogic/froggerVerticalState_0 (FF)
  Destination:          frogLogic/froggerVerticalState_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frogLogic/froggerVerticalState_0 to frogLogic/froggerVerticalState_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AQ       Tcko                  0.198   frogLogic/froggerVerticalState<0>
                                                       frogLogic/froggerVerticalState_0
    SLICE_X1Y14.A6       net (fanout=4)        0.025   frogLogic/froggerVerticalState<0>
    SLICE_X1Y14.CLK      Tah         (-Th)    -0.215   frogLogic/froggerVerticalState<0>
                                                       frogLogic/froggerVerticalState_0_rstpot
                                                       frogLogic/froggerVerticalState_0
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/froggerHorizState_1 (SLICE_X3Y11.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frogLogic/froggerHorizState_1 (FF)
  Destination:          frogLogic/froggerHorizState_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frogLogic/froggerHorizState_1 to frogLogic/froggerHorizState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y11.AQ       Tcko                  0.198   frogLogic/froggerHorizState<1>
                                                       frogLogic/froggerHorizState_1
    SLICE_X3Y11.A6       net (fanout=3)        0.032   frogLogic/froggerHorizState<1>
    SLICE_X3Y11.CLK      Tah         (-Th)    -0.215   frogLogic/froggerHorizState<1>
                                                       frogLogic/froggerHorizState_1_glue_set
                                                       frogLogic/froggerHorizState_1
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.413ns logic, 0.032ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Paths for end point clk_counter_0 (SLICE_X12Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_counter_0 (FF)
  Destination:          clk_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_counter_0 to clk_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.234   clk_counter<0>
                                                       clk_counter_0
    SLICE_X12Y33.A6      net (fanout=2)        0.023   clk_counter<0>
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.197   clk_counter<0>
                                                       Mcount_clk_counter_xor<0>11_INV_0
                                                       clk_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.431ns logic, 0.023ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: frogLogic/froggerHorizState<4>/CLK
  Logical resource: frogLogic/froggerHorizState_4/CK
  Location pin: SLICE_X2Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: frogLogic/froggerHorizState<3>/CLK
  Logical resource: frogLogic/froggerHorizState_3/CK
  Location pin: SLICE_X2Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.940|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1262 paths, 0 nets, and 276 connections

Design statistics:
   Minimum period:   2.940ns{1}   (Maximum frequency: 340.136MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 13 17:47:33 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



