#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 14 22:31:07 2023
# Process ID: 10344
# Current directory: C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.runs/synth_1
# Command line: vivado.exe -log dijkstra_rtl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dijkstra_rtl.tcl
# Log file: C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.runs/synth_1/dijkstra_rtl.vds
# Journal file: C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source dijkstra_rtl.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/ip_repo/dijkstra_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/ip_repo/dijkstra_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/ip_repo/dijkstra_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top dijkstra_rtl -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15216 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 497.703 ; gain = 100.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dijkstra_rtl' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:4]
	Parameter VERTICES bound to: 11 - type: integer 
	Parameter N bound to: 8 - type: integer 
	Parameter MAX_VALUE bound to: 255 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:73]
WARNING: [Synth 8-6014] Unused sequential element visited_reg[0] was removed.  [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:47]
WARNING: [Synth 8-6014] Unused sequential element visited_reg[1] was removed.  [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:47]
WARNING: [Synth 8-6014] Unused sequential element visited_reg[2] was removed.  [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:47]
WARNING: [Synth 8-6014] Unused sequential element visited_reg[3] was removed.  [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:47]
WARNING: [Synth 8-6014] Unused sequential element visited_reg[4] was removed.  [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:47]
WARNING: [Synth 8-6014] Unused sequential element visited_reg[5] was removed.  [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:47]
WARNING: [Synth 8-6014] Unused sequential element visited_reg[6] was removed.  [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:47]
WARNING: [Synth 8-6014] Unused sequential element visited_reg[7] was removed.  [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:47]
WARNING: [Synth 8-6014] Unused sequential element visited_reg[8] was removed.  [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:47]
WARNING: [Synth 8-6014] Unused sequential element visited_reg[9] was removed.  [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:47]
WARNING: [Synth 8-6014] Unused sequential element visited_reg[10] was removed.  [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:47]
WARNING: [Synth 8-87] always_comb on 'distance_nxt_reg[0]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-87] always_comb on 'distance_nxt_reg[1]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-87] always_comb on 'distance_nxt_reg[2]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-87] always_comb on 'distance_nxt_reg[3]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-87] always_comb on 'distance_nxt_reg[4]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-87] always_comb on 'distance_nxt_reg[5]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-87] always_comb on 'distance_nxt_reg[6]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-87] always_comb on 'distance_nxt_reg[7]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-87] always_comb on 'distance_nxt_reg[8]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-87] always_comb on 'distance_nxt_reg[9]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-87] always_comb on 'distance_nxt_reg[10]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-87] always_comb on 'prev_nxt_reg[0]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-87] always_comb on 'prev_nxt_reg[1]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-87] always_comb on 'prev_nxt_reg[2]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-87] always_comb on 'prev_nxt_reg[3]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-87] always_comb on 'prev_nxt_reg[4]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-87] always_comb on 'prev_nxt_reg[5]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-87] always_comb on 'prev_nxt_reg[6]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-87] always_comb on 'prev_nxt_reg[7]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-87] always_comb on 'prev_nxt_reg[8]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-87] always_comb on 'prev_nxt_reg[9]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-87] always_comb on 'prev_nxt_reg[10]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-87] always_comb on 'visited_nxt_reg[0]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-87] always_comb on 'visited_nxt_reg[1]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-87] always_comb on 'visited_nxt_reg[2]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-87] always_comb on 'visited_nxt_reg[3]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-87] always_comb on 'visited_nxt_reg[4]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-87] always_comb on 'visited_nxt_reg[5]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-87] always_comb on 'visited_nxt_reg[6]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-87] always_comb on 'visited_nxt_reg[7]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-87] always_comb on 'visited_nxt_reg[8]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-87] always_comb on 'visited_nxt_reg[9]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-87] always_comb on 'visited_nxt_reg[10]' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-87] always_comb on 'done_nxt_reg' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:81]
WARNING: [Synth 8-87] always_comb on 'min_dist_nxt_reg' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:83]
WARNING: [Synth 8-87] always_comb on 'vertices_counter_nxt_reg' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:84]
WARNING: [Synth 8-87] always_comb on 'neighbors_counter_nxt_reg' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:85]
WARNING: [Synth 8-87] always_comb on 'counter_nxt_reg' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:86]
WARNING: [Synth 8-87] always_comb on 'state_nxt_reg' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:87]
WARNING: [Synth 8-87] always_comb on 'u_nxt_reg' did not result in combinational logic [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:98]
INFO: [Synth 8-6155] done synthesizing module 'dijkstra_rtl' (1#1) [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 553.305 ; gain = 156.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 553.305 ; gain = 156.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 553.305 ; gain = 156.453
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dijkstra_rtl'
INFO: [Synth 8-5546] ROM "distance_nxt_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "state_nxt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'distance_nxt_reg[0]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_nxt_reg' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:87]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_nxt_reg' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:87]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
FIND_NEAREST_UNVISITED_VERTEX |                               01 | 00000000000000000000000000000001
   FIND_ALTERNATIVE_PATH |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dijkstra_rtl'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_nxt_reg' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:87]
WARNING: [Synth 8-327] inferring latch for variable 'distance_nxt_reg[1]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-327] inferring latch for variable 'distance_nxt_reg[2]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-327] inferring latch for variable 'distance_nxt_reg[3]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-327] inferring latch for variable 'distance_nxt_reg[4]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-327] inferring latch for variable 'distance_nxt_reg[5]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-327] inferring latch for variable 'distance_nxt_reg[6]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-327] inferring latch for variable 'distance_nxt_reg[7]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-327] inferring latch for variable 'distance_nxt_reg[8]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-327] inferring latch for variable 'distance_nxt_reg[9]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-327] inferring latch for variable 'distance_nxt_reg[10]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:77]
WARNING: [Synth 8-327] inferring latch for variable 'prev_nxt_reg[0]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-327] inferring latch for variable 'prev_nxt_reg[1]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-327] inferring latch for variable 'prev_nxt_reg[2]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-327] inferring latch for variable 'prev_nxt_reg[3]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-327] inferring latch for variable 'prev_nxt_reg[4]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-327] inferring latch for variable 'prev_nxt_reg[5]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-327] inferring latch for variable 'prev_nxt_reg[6]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-327] inferring latch for variable 'prev_nxt_reg[7]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-327] inferring latch for variable 'prev_nxt_reg[8]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-327] inferring latch for variable 'prev_nxt_reg[9]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-327] inferring latch for variable 'prev_nxt_reg[10]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:78]
WARNING: [Synth 8-327] inferring latch for variable 'done_nxt_reg' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:81]
WARNING: [Synth 8-327] inferring latch for variable 'u_nxt_reg' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:98]
WARNING: [Synth 8-327] inferring latch for variable 'neighbors_counter_nxt_reg' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'vertices_counter_nxt_reg' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:84]
WARNING: [Synth 8-327] inferring latch for variable 'counter_nxt_reg' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:86]
WARNING: [Synth 8-327] inferring latch for variable 'visited_nxt_reg[0]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-327] inferring latch for variable 'visited_nxt_reg[1]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-327] inferring latch for variable 'visited_nxt_reg[2]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-327] inferring latch for variable 'visited_nxt_reg[3]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-327] inferring latch for variable 'visited_nxt_reg[4]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-327] inferring latch for variable 'visited_nxt_reg[5]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-327] inferring latch for variable 'visited_nxt_reg[6]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-327] inferring latch for variable 'visited_nxt_reg[7]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-327] inferring latch for variable 'visited_nxt_reg[8]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-327] inferring latch for variable 'visited_nxt_reg[9]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-327] inferring latch for variable 'visited_nxt_reg[10]' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:79]
WARNING: [Synth 8-327] inferring latch for variable 'min_dist_nxt_reg' [C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_rtl.sv:83]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 569.930 ; gain = 173.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 27    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   3 Input      8 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dijkstra_rtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 27    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   3 Input      8 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "distance_nxt_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance_nxt_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "visited_nxt_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'vertices_counter_nxt_reg[4]' (LD) to 'vertices_counter_nxt_reg[5]'
INFO: [Synth 8-3886] merging instance 'vertices_counter_nxt_reg[5]' (LD) to 'vertices_counter_nxt_reg[6]'
INFO: [Synth 8-3886] merging instance 'vertices_counter_nxt_reg[6]' (LD) to 'vertices_counter_nxt_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vertices_counter_nxt_reg[7] )
INFO: [Synth 8-3886] merging instance 'vertices_counter_reg[4]' (FDR) to 'vertices_counter_reg[7]'
INFO: [Synth 8-3886] merging instance 'vertices_counter_reg[5]' (FDR) to 'vertices_counter_reg[7]'
INFO: [Synth 8-3886] merging instance 'vertices_counter_reg[6]' (FDR) to 'vertices_counter_reg[7]'
INFO: [Synth 8-3886] merging instance 'counter_nxt_reg[4]' (LD) to 'counter_nxt_reg[5]'
INFO: [Synth 8-3886] merging instance 'counter_nxt_reg[5]' (LD) to 'counter_nxt_reg[6]'
INFO: [Synth 8-3886] merging instance 'counter_nxt_reg[6]' (LD) to 'counter_nxt_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\counter_nxt_reg[7] )
INFO: [Synth 8-3886] merging instance 'u_nxt_reg[4]' (LD) to 'u_nxt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_nxt_reg[5]' (LD) to 'u_nxt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_nxt_reg[6]' (LD) to 'u_nxt_reg[7]'
INFO: [Synth 8-3886] merging instance 'neighbors_counter_nxt_reg[6]' (LD) to 'neighbors_counter_nxt_reg[4]'
INFO: [Synth 8-3886] merging instance 'neighbors_counter_nxt_reg[7]' (LD) to 'neighbors_counter_nxt_reg[4]'
INFO: [Synth 8-3886] merging instance 'neighbors_counter_nxt_reg[5]' (LD) to 'neighbors_counter_nxt_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neighbors_counter_nxt_reg[4] )
INFO: [Synth 8-3886] merging instance 'counter_reg[4]' (FDR) to 'counter_reg[5]'
INFO: [Synth 8-3886] merging instance 'counter_reg[5]' (FDR) to 'counter_reg[6]'
INFO: [Synth 8-3886] merging instance 'counter_reg[6]' (FDR) to 'counter_reg[7]'
INFO: [Synth 8-3886] merging instance 'counter_reg[7]' (FDR) to 'neighbors_counter_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_reg[4]' (FDR) to 'u_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_reg[5]' (FDR) to 'u_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_reg[6]' (FDR) to 'u_reg[7]'
INFO: [Synth 8-3886] merging instance 'neighbors_counter_reg[6]' (FDR) to 'neighbors_counter_reg[7]'
INFO: [Synth 8-3886] merging instance 'neighbors_counter_reg[7]' (FDR) to 'neighbors_counter_reg[5]'
INFO: [Synth 8-3886] merging instance 'neighbors_counter_reg[5]' (FDR) to 'neighbors_counter_reg[4]'
INFO: [Synth 8-3886] merging instance 'neighbors_counter_reg[4]' (FDR) to 'vertices_counter_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_nxt_reg[7] )
INFO: [Synth 8-3886] merging instance 'vertices_counter_reg[7]' (FDR) to 'u_reg[7]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[10][4]' (LD) to 'prev_nxt_reg[10][5]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[10][5]' (LD) to 'prev_nxt_reg[10][6]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[10][6]' (LD) to 'prev_nxt_reg[10][7]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[9][4]' (LD) to 'prev_nxt_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[9][5]' (LD) to 'prev_nxt_reg[9][6]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[9][6]' (LD) to 'prev_nxt_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[8][4]' (LD) to 'prev_nxt_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[8][5]' (LD) to 'prev_nxt_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[8][6]' (LD) to 'prev_nxt_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[7][4]' (LD) to 'prev_nxt_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[7][5]' (LD) to 'prev_nxt_reg[7][6]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[7][6]' (LD) to 'prev_nxt_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[6][4]' (LD) to 'prev_nxt_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[6][5]' (LD) to 'prev_nxt_reg[6][6]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[6][6]' (LD) to 'prev_nxt_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[5][4]' (LD) to 'prev_nxt_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[5][5]' (LD) to 'prev_nxt_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[5][6]' (LD) to 'prev_nxt_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[4][4]' (LD) to 'prev_nxt_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[4][5]' (LD) to 'prev_nxt_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[4][6]' (LD) to 'prev_nxt_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[3][4]' (LD) to 'prev_nxt_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[3][5]' (LD) to 'prev_nxt_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[3][6]' (LD) to 'prev_nxt_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[2][4]' (LD) to 'prev_nxt_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[2][5]' (LD) to 'prev_nxt_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[2][6]' (LD) to 'prev_nxt_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[1][4]' (LD) to 'prev_nxt_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[1][5]' (LD) to 'prev_nxt_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[1][6]' (LD) to 'prev_nxt_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[0][4]' (LD) to 'prev_nxt_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[0][5]' (LD) to 'prev_nxt_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'prev_nxt_reg[0][6]' (LD) to 'prev_nxt_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[10][4]' (FDR) to 'prev_reg[10][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[10][5]' (FDR) to 'prev_reg[10][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[10][6]' (FDR) to 'prev_reg[10][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[9][4]' (FDR) to 'prev_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'prev_reg[9][5]' (FDR) to 'prev_reg[9][6]'
INFO: [Synth 8-3886] merging instance 'prev_reg[9][6]' (FDR) to 'prev_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[8][4]' (FDR) to 'prev_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[8][5]' (FDR) to 'prev_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[8][6]' (FDR) to 'prev_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[7][4]' (FDR) to 'prev_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'prev_reg[7][5]' (FDR) to 'prev_reg[7][6]'
INFO: [Synth 8-3886] merging instance 'prev_reg[7][6]' (FDR) to 'prev_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[6][4]' (FDR) to 'prev_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[6][5]' (FDR) to 'prev_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[6][6]' (FDR) to 'prev_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[5][4]' (FDR) to 'prev_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'prev_reg[5][5]' (FDR) to 'prev_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'prev_reg[5][6]' (FDR) to 'prev_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[4][4]' (FDR) to 'prev_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[4][5]' (FDR) to 'prev_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[4][6]' (FDR) to 'prev_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[3][4]' (FDR) to 'prev_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'prev_reg[3][5]' (FDR) to 'prev_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'prev_reg[3][6]' (FDR) to 'prev_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[2][4]' (FDR) to 'prev_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[2][5]' (FDR) to 'prev_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[2][6]' (FDR) to 'prev_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[1][4]' (FDR) to 'prev_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'prev_reg[1][5]' (FDR) to 'prev_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'prev_reg[1][6]' (FDR) to 'prev_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[0][4]' (FDR) to 'prev_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[0][5]' (FDR) to 'prev_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[0][6]' (FDR) to 'prev_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prev_nxt_reg[10][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prev_nxt_reg[9][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prev_nxt_reg[8][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prev_nxt_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prev_nxt_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prev_nxt_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prev_nxt_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prev_nxt_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prev_nxt_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prev_nxt_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prev_nxt_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'prev_reg[10][7]' (FDR) to 'prev_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[9][7]' (FDR) to 'prev_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[8][7]' (FDR) to 'prev_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[7][7]' (FDR) to 'prev_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[6][7]' (FDR) to 'prev_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[5][7]' (FDR) to 'prev_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'prev_reg[4][7]' (FDR) to 'prev_reg[3][7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (prev_nxt_reg[0][7]) is unused and will be removed from module dijkstra_rtl.
WARNING: [Synth 8-3332] Sequential element (prev_nxt_reg[1][7]) is unused and will be removed from module dijkstra_rtl.
WARNING: [Synth 8-3332] Sequential element (prev_nxt_reg[2][7]) is unused and will be removed from module dijkstra_rtl.
WARNING: [Synth 8-3332] Sequential element (prev_nxt_reg[3][7]) is unused and will be removed from module dijkstra_rtl.
WARNING: [Synth 8-3332] Sequential element (prev_nxt_reg[4][7]) is unused and will be removed from module dijkstra_rtl.
WARNING: [Synth 8-3332] Sequential element (prev_nxt_reg[5][7]) is unused and will be removed from module dijkstra_rtl.
WARNING: [Synth 8-3332] Sequential element (prev_nxt_reg[6][7]) is unused and will be removed from module dijkstra_rtl.
WARNING: [Synth 8-3332] Sequential element (prev_nxt_reg[7][7]) is unused and will be removed from module dijkstra_rtl.
WARNING: [Synth 8-3332] Sequential element (prev_nxt_reg[8][7]) is unused and will be removed from module dijkstra_rtl.
WARNING: [Synth 8-3332] Sequential element (prev_nxt_reg[9][7]) is unused and will be removed from module dijkstra_rtl.
WARNING: [Synth 8-3332] Sequential element (prev_nxt_reg[10][7]) is unused and will be removed from module dijkstra_rtl.
WARNING: [Synth 8-3332] Sequential element (u_nxt_reg[7]) is unused and will be removed from module dijkstra_rtl.
WARNING: [Synth 8-3332] Sequential element (neighbors_counter_nxt_reg[4]) is unused and will be removed from module dijkstra_rtl.
WARNING: [Synth 8-3332] Sequential element (vertices_counter_nxt_reg[7]) is unused and will be removed from module dijkstra_rtl.
WARNING: [Synth 8-3332] Sequential element (counter_nxt_reg[7]) is unused and will be removed from module dijkstra_rtl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 757.812 ; gain = 360.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 757.812 ; gain = 360.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 757.812 ; gain = 360.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 757.812 ; gain = 360.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 757.812 ; gain = 360.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 757.812 ; gain = 360.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 757.812 ; gain = 360.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 757.812 ; gain = 360.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 757.812 ; gain = 360.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT2   |    15|
|4     |LUT3   |   120|
|5     |LUT4   |   118|
|6     |LUT5   |     7|
|7     |LUT6   |   415|
|8     |MUXF7  |     9|
|9     |FDRE   |    68|
|10    |FDSE   |    96|
|11    |LD     |   170|
|12    |IBUF   |   979|
|13    |OBUF   |   177|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2179|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 757.812 ; gain = 360.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 108 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 757.812 ; gain = 360.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 757.812 ; gain = 360.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dijkstra_rtl' is not ideal for floorplanning, since the cellview 'dijkstra_rtl' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 807.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 170 instances were transformed.
  LD => LDCE: 170 instances

INFO: [Common 17-83] Releasing license: Synthesis
204 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 807.707 ; gain = 424.039
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 807.707 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/olafu/Desktop/SDUP/PROJEKT/SDUP_Dijkstra/Dijkstra/Dijkstra.runs/synth_1/dijkstra_rtl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dijkstra_rtl_utilization_synth.rpt -pb dijkstra_rtl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 22:31:27 2023...
