#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Feb 28 11:53:05 2024
# Process ID: 38787
# Current directory: /group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pre-built
# Command line: vivado
# Log file: /group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pre-built/vivado.log
# Journal file: /group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pre-built/vivado.jou
# Running On: xsjapps57, OS: Linux, CPU Frequency: 1197.445 MHz, CPU Physical cores: 20, Host memory: 540987 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/ajayad/.Xilinx/Vivado/Vivado_init.tcl'
494 Beta devices matching pattern found, 494 enabled.
enable_beta_device: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2858.496 ; gain = 10.020 ; free physical = 19561 ; free virtual = 260808
start_gui
xterm: cannot load font "-Misc-Fixed-bold-R-*-*-13-120-75-75-C-60-ISO8859-1"
xterm: cannot load font "-Misc-Fixed-medium-R-*-*-13-120-75-75-C-120-ISO10646-1"
xterm: cannot load font "-Misc-Fixed-bold-R-*-*-13-120-75-75-C-120-ISO10646-1"
open_project /group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.xpr
INFO: [Project 1-313] Project file moved from '/group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.1/pl_eth_10g/Hardware/pl_eth_10g_hw' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/gsd/vivado/Vivado/2021.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'pl_eth_10g.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
pl_eth_10g_rx_data_fifo_0
pl_eth_10g_tx_data_fifo_0
pl_eth_10g_axi_dma_0_0
pl_eth_10g_auto_pc_1
pl_eth_10g_xxv_ethernet_0_0
pl_eth_10g_auto_pc_0
pl_eth_10g_auto_ds_0
pl_eth_10g_ps_axi_periph_0
pl_eth_10g_xbar_3
pl_eth_10g_xbar_2
pl_eth_10g_auto_us_2
pl_eth_10g_auto_us_1
pl_eth_10g_auto_cc_1
pl_eth_10g_s00_mmu_0
pl_eth_10g_auto_ds_1
pl_eth_10g_s01_mmu_0
pl_eth_10g_zynq_ultra_ps_e_0_0
pl_eth_10g_s02_mmu_0
pl_eth_10g_auto_cc_0
pl_eth_10g_auto_us_0
pl_eth_10g_axi_pl_ps_0

INFO: [Project 1-230] Project 'pl_eth_10g.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 7970.316 ; gain = 100.406 ; free physical = 15931 ; free virtual = 257570
report_ip_status -name ip_status 
Wrote  : </group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/ui/bd_293b12bf.ui> 
report_ip_status: Time (s): cpu = 00:00:57 ; elapsed = 00:00:53 . Memory (MB): peak = 8346.512 ; gain = 0.000 ; free physical = 6758 ; free virtual = 248394
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {pl_eth_10g_axi_dma_0_0 pl_eth_10g_tx_data_fifo_0 pl_eth_10g_ps_axi_periph_0 pl_eth_10g_xxv_ethernet_0_0 pl_eth_10g_axi_pl_ps_0 pl_eth_10g_rx_data_fifo_0 pl_eth_10g_zynq_ultra_ps_e_0_0}] -log ip_upgrade.log
Reading block design file </group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/pl_eth_10g.bd>...
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - dma_rx_rst
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - dma_tx_rst
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - rx_rst_n
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - sfp_tx_dis
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - tx_rst_n
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_pl_ps
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s02_mmu
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - rx_data_fifo
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - tx_data_fifo
Adding component instance block -- xilinx.com:ip:xxv_ethernet:4.0 - xxv_ethernet_0
Successfully read diagram <pl_eth_10g> from block design file </group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/pl_eth_10g.bd>
Upgrading '/group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/pl_eth_10g.bd'
INFO: [IP_Flow 19-3422] Upgraded pl_eth_10g_axi_dma_0_0 (AXI Direct Memory Access 7.1) from revision 25 to revision 26
INFO: [IP_Flow 19-3422] Upgraded pl_eth_10g_axi_pl_ps_0 (AXI Interconnect 2.1) from revision 25 to revision 26
INFO: [IP_Flow 19-3422] Upgraded pl_eth_10g_ps_axi_periph_0 (AXI Interconnect 2.1) from revision 25 to revision 26
INFO: [IP_Flow 19-3422] Upgraded pl_eth_10g_rx_data_fifo_0 (AXI4-Stream Data FIFO 2.0) from revision 6 to revision 7
INFO: [IP_Flow 19-3422] Upgraded pl_eth_10g_tx_data_fifo_0 (AXI4-Stream Data FIFO 2.0) from revision 6 to revision 7
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [IP_Flow 19-3422] Upgraded pl_eth_10g_xxv_ethernet_0_0 (10G/25G Ethernet Subsystem 4.0) from revision 0 to revision 2
Board is xilinx.com:zcu102:part0:3.3
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [IP_Flow 19-3422] Upgraded pl_eth_10g_zynq_ultra_ps_e_0_0 (Zynq UltraScale+ MPSoC 3.3) from revision 5 to revision 6
Wrote  : </group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/pl_eth_10g.bd> 
Wrote  : </group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/ui/bd_293b12bf.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pl_eth_10g_hw/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:56 ; elapsed = 00:00:52 . Memory (MB): peak = 9944.926 ; gain = 1598.414 ; free physical = 1966 ; free virtual = 243719
export_ip_user_files -of_objects [get_ips {pl_eth_10g_axi_dma_0_0 pl_eth_10g_tx_data_fifo_0 pl_eth_10g_ps_axi_periph_0 pl_eth_10g_xxv_ethernet_0_0 pl_eth_10g_axi_pl_ps_0 pl_eth_10g_rx_data_fifo_0 pl_eth_10g_zynq_ultra_ps_e_0_0}] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 38
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zups/zynq_ultra_ps_e_0/Data' to master interface '/zups/ps_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zups/zynq_ultra_ps_e_0/Data' to master interface '/zups/ps_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /zups/ps_axi_periph/xbar/M02_AXI'
INFO: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:xxv_ethernet:4.0-5910] /xxv_ethernet_0 NOTE : INIT CLK of /xxv_ethernet_0 has input port frequency configured as 99990005 Hz (99.990005 MHz).
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zups/zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /zups/axi_pl_ps/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zups/zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /zups/axi_pl_ps/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zups/ps_axi_periph/m00_couplers/auto_ds/S_AXI(0) and /zups/ps_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zups/ps_axi_periph/m00_couplers/auto_ds/S_AXI(0) and /zups/ps_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zups/ps_axi_periph/m01_couplers/auto_ds/S_AXI(0) and /zups/ps_axi_periph/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zups/ps_axi_periph/m01_couplers/auto_ds/S_AXI(0) and /zups/ps_axi_periph/xbar/M01_AXI(16)
Wrote  : </group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/pl_eth_10g.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/axi_pl_ps/xbar/m_axi_rid'(2) to pin: '/zups/axi_pl_ps/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/axi_pl_ps/xbar/m_axi_bid'(2) to pin: '/zups/axi_pl_ps/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/ps_axi_periph/xbar/s_axi_awid'(17) to pin: '/zups/ps_axi_periph/s00_couplers/M_AXI_awid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/ps_axi_periph/xbar/s_axi_arid'(17) to pin: '/zups/ps_axi_periph/s00_couplers/M_AXI_arid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/ps_axi_periph/xbar/s_axi_awid'(17) to pin: '/zups/ps_axi_periph/s01_couplers/M_AXI_awid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/ps_axi_periph/xbar/s_axi_arid'(17) to pin: '/zups/ps_axi_periph/s01_couplers/M_AXI_arid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/zynq_ultra_ps_e_0/maxigp0_rid'(16) to pin: '/zups/ps_axi_periph/S00_AXI_rid'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/zynq_ultra_ps_e_0/maxigp0_bid'(16) to pin: '/zups/ps_axi_periph/S00_AXI_bid'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/zynq_ultra_ps_e_0/saxigp2_awid'(6) to pin: '/zups/axi_pl_ps/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/zynq_ultra_ps_e_0/saxigp2_arid'(6) to pin: '/zups/axi_pl_ps/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/zynq_ultra_ps_e_0/maxigp1_rid'(16) to pin: '/zups/ps_axi_periph/S01_AXI_rid'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/zynq_ultra_ps_e_0/maxigp1_bid'(16) to pin: '/zups/ps_axi_periph/S01_AXI_bid'(17) - Only lower order bits will be connected.
VHDL Output written to : /group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/synth/pl_eth_10g.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/axi_pl_ps/xbar/m_axi_rid'(2) to pin: '/zups/axi_pl_ps/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/axi_pl_ps/xbar/m_axi_bid'(2) to pin: '/zups/axi_pl_ps/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/ps_axi_periph/xbar/s_axi_awid'(17) to pin: '/zups/ps_axi_periph/s00_couplers/M_AXI_awid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/ps_axi_periph/xbar/s_axi_arid'(17) to pin: '/zups/ps_axi_periph/s00_couplers/M_AXI_arid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/ps_axi_periph/xbar/s_axi_awid'(17) to pin: '/zups/ps_axi_periph/s01_couplers/M_AXI_awid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/ps_axi_periph/xbar/s_axi_arid'(17) to pin: '/zups/ps_axi_periph/s01_couplers/M_AXI_arid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/zynq_ultra_ps_e_0/maxigp0_rid'(16) to pin: '/zups/ps_axi_periph/S00_AXI_rid'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/zynq_ultra_ps_e_0/maxigp0_bid'(16) to pin: '/zups/ps_axi_periph/S00_AXI_bid'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/zynq_ultra_ps_e_0/saxigp2_awid'(6) to pin: '/zups/axi_pl_ps/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/zynq_ultra_ps_e_0/saxigp2_arid'(6) to pin: '/zups/axi_pl_ps/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/zynq_ultra_ps_e_0/maxigp1_rid'(16) to pin: '/zups/ps_axi_periph/S01_AXI_rid'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zups/zynq_ultra_ps_e_0/maxigp1_bid'(16) to pin: '/zups/ps_axi_periph/S01_AXI_bid'(17) - Only lower order bits will be connected.
VHDL Output written to : /group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/sim/pl_eth_10g.v
VHDL Output written to : /group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/hdl/pl_eth_10g_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dma_rx_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dma_tx_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_rst_n .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sfp_tx_dis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_rst_n .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zups/rst_ps8_0_99M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zups/util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zups/xlconcat_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] pl_eth_10g_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zups/zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xxv_ethernet_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zups/axi_pl_ps/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zups/ps_axi_periph/xbar .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zups/axi_pl_ps/s00_couplers/auto_us .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zups/axi_pl_ps/s01_couplers/auto_us .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zups/axi_pl_ps/s01_couplers/auto_cc .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zups/axi_pl_ps/s02_couplers/auto_us .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zups/axi_pl_ps/s02_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zups/axi_pl_ps/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zups/axi_pl_ps/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zups/axi_pl_ps/s02_mmu .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zups/ps_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zups/ps_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zups/ps_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zups/ps_axi_periph/m01_couplers/auto_pc .
Exporting to file /group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/hw_handoff/pl_eth_10g.hwh
Generated Hardware Definition File /group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/synth/pl_eth_10g.hwdef
[Wed Feb 28 12:00:48 2024] Launched synth_1...
Run output will be captured here: /group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/runme.log
[Wed Feb 28 12:00:48 2024] Launched impl_1...
Run output will be captured here: /group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 10309.008 ; gain = 46.926 ; free physical = 2395 ; free virtual = 240488
write_hw_platform -fixed -include_bit -force -file /group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pre-built/pl_eth_10g_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pre-built/pl_eth_10g_wrapper.xsa ...
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Hardware/pre-built/pl_eth_10g_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 10309.008 ; gain = 0.000 ; free physical = 26884 ; free virtual = 237256
INFO: [Hsi 55-2053] elapsed time for repository (/proj/gsd/vivado/Vivado/2021.2/data/embeddedsw) loading 1 seconds
write_bd_tcl /group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Scripts/project_bd.tcl
ERROR: [Common 17-176] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Scripts/project_bd.tcl]
write_bd_tcl /group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Scripts/project_bd.tcl -force
INFO: [BD 5-148] Tcl file written out </group/techsup/ajayad/new_version/ZCU102-Ethernet/2021.2/pl_eth_10g/Scripts/project_bd.tcl>.

exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 28 13:11:07 2024...
