# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do BCD_7seg_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab1/bcd_to_seven.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bcd_to_seven
# -- Compiling architecture Behavior of bcd_to_seven
# 
vcom -reportprogress 300 -work work {C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab1/bcd_to_seven_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bcd_to_seven_tb
# -- Compiling architecture behavior of bcd_to_seven_tb
vcom -reportprogress 300 -work work {C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab1/bcd_to_seven_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bcd_to_seven_tb
# -- Compiling architecture behavior of bcd_to_seven_tb
vsim +altera -do BCD_7seg_run_msim_rtl_vhdl.do -l msim_transcript -gui rtl_work.bcd_to_seven_tb
# vsim +altera -do BCD_7seg_run_msim_rtl_vhdl.do -l msim_transcript -gui rtl_work.bcd_to_seven_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.bcd_to_seven_tb(behavior)
# Loading rtl_work.bcd_to_seven(behavior)
# do BCD_7seg_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab1/bcd_to_seven.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bcd_to_seven
# -- Compiling architecture Behavior of bcd_to_seven
# 
add wave -position insertpoint  \
sim:/bcd_to_seven_tb/bcd_in
add wave -position insertpoint  \
sim:/bcd_to_seven_tb/bcd_out
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/ga/OneDrive/UTFPR/10 semestre/Logica reconfiguravel/ReconfigurableLogic/Lab1/simulation/modelsim/wave.do}
