<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.1.t.175.0" title="top" device="iCE40UP5K-FWG49ITR" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="top"/>
        <Source name="../source/top.v" type="Verilog" type_short="Verilog">
            <Options top_module="top"/>
        </Source>
        <Source name="../sim/sim_tb.v" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="a/a.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="top1.sty"/>
</RadiantProject>
