

================================================================
== Vitis HLS Report for 'cpu_Pipeline_PROGRAM_LOOP'
================================================================
* Date:           Tue Jan 20 09:42:56 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        riscv_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PROGRAM_LOOP  |        ?|        ?|         6|          6|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 6, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 9 2 
8 --> 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pc = alloca i32 1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:26]   --->   Operation 10 'alloca' 'pc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.70ns)   --->   "%store_ln26 = store i32 0, i32 %pc" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:26]   --->   Operation 12 'store' 'store_ln26' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%pc_1 = load i32 %pc" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:234]   --->   Operation 14 'load' 'pc_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %pc_1, i32 2, i32 11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:34]   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %lshr_ln" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:34]   --->   Operation 16 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 0, i64 %zext_ln34" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:34]   --->   Operation 17 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (3.25ns)   --->   "%insn = load i10 %mem_addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:34]   --->   Operation 18 'load' 'insn' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:26]   --->   Operation 19 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:29]   --->   Operation 20 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/2] ( I:3.25ns O:3.25ns )   --->   "%insn = load i10 %mem_addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:34]   --->   Operation 21 'load' 'insn' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%opcode = trunc i32 %insn" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:41]   --->   Operation 22 'trunc' 'opcode' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%rd = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32, i32 %insn, i32 7" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:42]   --->   Operation 23 'partselect' 'rd' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%rs1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32, i32 %insn, i32 15" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:43]   --->   Operation 24 'partselect' 'rs1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%rs2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32, i32 %insn, i32 20" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:44]   --->   Operation 25 'partselect' 'rs2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%func3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32, i32 %insn, i32 12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:45]   --->   Operation 26 'partselect' 'func3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%func7 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32, i32 %insn, i32 25" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:46]   --->   Operation 27 'partselect' 'func7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.87ns)   --->   "%icmp_ln47 = icmp_eq  i7 %opcode, i7 51" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:47]   --->   Operation 28 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.99ns)   --->   "%func7_1 = select i1 %icmp_ln47, i7 %func7, i7 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:47]   --->   Operation 29 'select' 'func7_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%funcx = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %func7_1, i3 %func3" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:48]   --->   Operation 30 'bitconcatenate' 'funcx' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%immI = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %insn, i32 20, i32 31" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:53]   --->   Operation 31 'partselect' 'immI' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i12 %immI" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:53]   --->   Operation 32 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insn, i32 7" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:55]   --->   Operation 33 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %insn, i32 8" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:55]   --->   Operation 34 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %insn, i32 25, i32 31" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:55]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %insn, i32 7, i32 11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:55]   --->   Operation 36 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%immS = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %tmp_3" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:55]   --->   Operation 37 'bitconcatenate' 'immS' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i12 %immS" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:55]   --->   Operation 38 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %insn, i32 25, i32 30" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:57]   --->   Operation 39 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insn, i32 31" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:57]   --->   Operation 40 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%imm_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1, i1 %tmp_4, i1 %tmp, i6 %tmp_5, i4 %tmp_1, i1 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:57]   --->   Operation 41 'bitconcatenate' 'imm_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i13 %imm_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:57]   --->   Operation 42 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32, i32 %insn, i32 21" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:59]   --->   Operation 43 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insn, i32 20" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:59]   --->   Operation 44 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %insn, i32 12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:59]   --->   Operation 45 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%imm_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i8.i1.i10.i1, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i8 %tmp_9, i1 %tmp_6, i10 %tmp_s, i1 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:59]   --->   Operation 46 'bitconcatenate' 'imm_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32, i32 %insn, i32 12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:64]   --->   Operation 47 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%imm_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %tmp_7, i12 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:64]   --->   Operation 48 'bitconcatenate' 'imm_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.06ns)   --->   "%switch_ln67 = switch i7 %opcode, void %sw.epilog, i7 19, void %sw.bb, i7 3, void %sw.bb, i7 103, void %sw.bb, i7 35, void %sw.bb68, i7 99, void %sw.bb69, i7 111, void %sw.bb70, i7 55, void %sw.bb71, i7 23, void %sw.bb71" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:67]   --->   Operation 49 'switch' 'switch_ln67' <Predicate = true> <Delay = 2.06>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i5 %rs1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:94]   --->   Operation 50 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%reg_file_addr = getelementptr i32 %reg_file, i64 0, i64 %zext_ln94" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:94]   --->   Operation 51 'getelementptr' 'reg_file_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (3.25ns)   --->   "%src1 = load i5 %reg_file_addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:94]   --->   Operation 52 'load' 'src1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %insn, i32 5, i32 6" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 53 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i32 %insn" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 54 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i1.i4, i2 %tmp_8, i1 1, i4 %trunc_ln95" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 55 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.87ns)   --->   "%icmp_ln95 = icmp_eq  i7 %or_ln, i7 51" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 56 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i5 %rs2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 57 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%reg_file_addr_1 = getelementptr i32 %reg_file, i64 0, i64 %zext_ln95" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 58 'getelementptr' 'reg_file_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%reg_file_load = load i5 %reg_file_addr_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 59 'load' 'reg_file_load' <Predicate = (icmp_ln95)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 60 [1/1] (2.06ns)   --->   "%br_ln89 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:89]   --->   Operation 60 'br' 'br_ln89' <Predicate = (opcode == 23) | (opcode == 55)> <Delay = 2.06>
ST_4 : Operation 61 [1/1] (2.06ns)   --->   "%br_ln84 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:84]   --->   Operation 61 'br' 'br_ln84' <Predicate = (opcode == 111)> <Delay = 2.06>
ST_4 : Operation 62 [1/1] (2.06ns)   --->   "%br_ln80 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:80]   --->   Operation 62 'br' 'br_ln80' <Predicate = (opcode == 99)> <Delay = 2.06>
ST_4 : Operation 63 [1/1] (2.06ns)   --->   "%br_ln76 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:76]   --->   Operation 63 'br' 'br_ln76' <Predicate = (opcode == 35)> <Delay = 2.06>
ST_4 : Operation 64 [1/1] (2.06ns)   --->   "%br_ln72 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:72]   --->   Operation 64 'br' 'br_ln72' <Predicate = (opcode == 103) | (opcode == 3) | (opcode == 19)> <Delay = 2.06>
ST_4 : Operation 65 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src1 = load i5 %reg_file_addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:94]   --->   Operation 65 'load' 'src1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 66 [1/2] ( I:3.25ns O:3.25ns )   --->   "%reg_file_load = load i5 %reg_file_addr_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 66 'load' 'reg_file_load' <Predicate = (icmp_ln95)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 67 [1/1] (1.58ns)   --->   "%br_ln95 = br void %sw.epilog._crit_edge" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 67 'br' 'br_ln95' <Predicate = (icmp_ln95)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.04>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%imm_5 = phi i32 %imm_4, void %sw.bb71, i32 %imm_3, void %sw.bb70, i32 %sext_ln57, void %sw.bb69, i32 %sext_ln55, void %sw.bb68, i32 %sext_ln53, void %sw.bb, i32 0, void %while.body"   --->   Operation 68 'phi' 'imm_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.58ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %sw.epilog._crit_edge, void" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 69 'br' 'br_ln95' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%src2 = phi i32 %reg_file_load, void, i32 %imm_5, void %sw.epilog"   --->   Operation 70 'phi' 'src2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.55ns)   --->   "%addr = add i32 %src1, i32 %imm_5" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:99]   --->   Operation 71 'add' 'addr' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i32 %addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:99]   --->   Operation 72 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.55ns)   --->   "%res_b = add i32 %imm_5, i32 %pc_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:104]   --->   Operation 73 'add' 'res_b' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (2.55ns)   --->   "%pc_2 = add i32 %pc_1, i32 4" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:105]   --->   Operation 74 'add' 'pc_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%imm12 = shl i32 %imm_5, i32 12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:108]   --->   Operation 75 'shl' 'imm12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (3.02ns)   --->   "%switch_ln113 = switch i7 %opcode, void %cleanup.thread.exitStub, i7 23, void %sw.bb214, i7 51, void %sw.bb90, i7 19, void %sw.bb90, i7 3, void %sw.bb124, i7 35, void %sw.bb153, i7 99, void %sw.bb162, i7 111, void %sw.bb209, i7 103, void %sw.bb210, i7 55, void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:113]   --->   Operation 76 'switch' 'switch_ln113' <Predicate = true> <Delay = 3.02>
ST_5 : Operation 77 [1/1] (3.02ns)   --->   "%br_ln227 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:227]   --->   Operation 77 'br' 'br_ln227' <Predicate = (opcode == 103)> <Delay = 3.02>
ST_5 : Operation 78 [1/1] (3.02ns)   --->   "%br_ln222 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:222]   --->   Operation 78 'br' 'br_ln222' <Predicate = (opcode == 111)> <Delay = 3.02>
ST_5 : Operation 79 [1/1] (3.02ns)   --->   "%switch_ln196 = switch i3 %func3, void %sw.epilog220, i3 0, void %sw.bb164, i3 1, void %sw.bb170, i3 4, void %sw.bb176, i3 5, void %sw.bb184, i3 6, void %sw.bb192, i3 7, void %sw.bb200" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:196]   --->   Operation 79 'switch' 'switch_ln196' <Predicate = (opcode == 99)> <Delay = 3.02>
ST_5 : Operation 80 [1/1] (1.65ns)   --->   "%switch_ln180 = switch i3 %func3, void %sw.epilog161, i3 0, void %sw.bb155, i3 1, void %sw.bb157, i3 2, void %sw.bb159" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:180]   --->   Operation 80 'switch' 'switch_ln180' <Predicate = (opcode == 35)> <Delay = 1.65>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln188 = write void @_ssdm_op_Write.ap_auto.volatile.i4P0A, i4 %pstrb, i4 15" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:188]   --->   Operation 81 'write' 'write_ln188' <Predicate = (opcode == 35 & func3 == 2)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln189 = br void %sw.epilog161" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:189]   --->   Operation 82 'br' 'br_ln189' <Predicate = (opcode == 35 & func3 == 2)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln185 = write void @_ssdm_op_Write.ap_auto.volatile.i4P0A, i4 %pstrb, i4 3" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:185]   --->   Operation 83 'write' 'write_ln185' <Predicate = (opcode == 35 & func3 == 1)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln186 = br void %sw.epilog161" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:186]   --->   Operation 84 'br' 'br_ln186' <Predicate = (opcode == 35 & func3 == 1)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln182 = write void @_ssdm_op_Write.ap_auto.volatile.i4P0A, i4 %pstrb, i4 1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:182]   --->   Operation 85 'write' 'write_ln182' <Predicate = (opcode == 35 & func3 == 0)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln183 = br void %sw.epilog161" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:183]   --->   Operation 86 'br' 'br_ln183' <Predicate = (opcode == 35 & func3 == 0)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (3.02ns)   --->   "%br_ln193 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:193]   --->   Operation 87 'br' 'br_ln193' <Predicate = (opcode == 35)> <Delay = 3.02>
ST_5 : Operation 88 [1/1] (1.56ns)   --->   "%icmp_ln155 = icmp_eq  i2 %trunc_ln99, i2 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:155]   --->   Operation 88 'icmp' 'icmp_ln155' <Predicate = (opcode == 3)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %cleanup.thread.exitStub, void %if.end" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:155]   --->   Operation 89 'br' 'br_ln155' <Predicate = (opcode == 3)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %addr, i32 2, i32 11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:159]   --->   Operation 90 'partselect' 'lshr_ln1' <Predicate = (opcode == 3 & icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i10 %lshr_ln1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:159]   --->   Operation 91 'zext' 'zext_ln159' <Predicate = (opcode == 3 & icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 0, i64 %zext_ln159" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:159]   --->   Operation 92 'getelementptr' 'mem_addr_1' <Predicate = (opcode == 3 & icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 93 [2/2] (3.25ns)   --->   "%val = load i10 %mem_addr_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:159]   --->   Operation 93 'load' 'val' <Predicate = (opcode == 3 & icmp_ln155)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 94 [1/1] (3.02ns)   --->   "%switch_ln120 = switch i10 %funcx, void %sw.epilog220, i10 0, void %sw.bb92, i10 256, void %sw.bb95, i10 64, void %sw.bb98, i10 96, void %sw.bb100, i10 112, void %sw.bb102, i10 1, void %sw.bb104, i10 5, void %sw.bb106, i10 261, void %sw.bb108, i10 2, void %sw.bb112, i10 3, void %sw.bb117" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:120]   --->   Operation 94 'switch' 'switch_ln120' <Predicate = (opcode == 51) | (opcode == 19)> <Delay = 3.02>
ST_5 : Operation 95 [1/1] (4.42ns)   --->   "%res_10 = ashr i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143]   --->   Operation 95 'ashr' 'res_10' <Predicate = (opcode == 51 & funcx == 261) | (opcode == 19 & funcx == 261)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (4.42ns)   --->   "%res_9 = lshr i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:140]   --->   Operation 96 'lshr' 'res_9' <Predicate = (opcode == 51 & funcx == 5) | (opcode == 19 & funcx == 5)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (4.42ns)   --->   "%res_8 = shl i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:137]   --->   Operation 97 'shl' 'res_8' <Predicate = (opcode == 51 & funcx == 1) | (opcode == 19 & funcx == 1)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.04>
ST_6 : Operation 98 [1/1] (2.55ns)   --->   "%icmp_ln213 = icmp_ult  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:213]   --->   Operation 98 'icmp' 'icmp_ln213' <Predicate = (opcode == 99 & func3 == 7)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node res_j_8)   --->   "%xor_ln213 = xor i1 %icmp_ln213, i1 1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:213]   --->   Operation 99 'xor' 'xor_ln213' <Predicate = (opcode == 99 & func3 == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%res_j_8 = select i1 %xor_ln213, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:213]   --->   Operation 100 'select' 'res_j_8' <Predicate = (opcode == 99 & func3 == 7)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (3.02ns)   --->   "%br_ln214 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:214]   --->   Operation 101 'br' 'br_ln214' <Predicate = (opcode == 99 & func3 == 7)> <Delay = 3.02>
ST_6 : Operation 102 [1/1] (2.55ns)   --->   "%icmp_ln210 = icmp_ult  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:210]   --->   Operation 102 'icmp' 'icmp_ln210' <Predicate = (opcode == 99 & func3 == 6)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.69ns)   --->   "%res_j_7 = select i1 %icmp_ln210, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:210]   --->   Operation 103 'select' 'res_j_7' <Predicate = (opcode == 99 & func3 == 6)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (3.02ns)   --->   "%br_ln211 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:211]   --->   Operation 104 'br' 'br_ln211' <Predicate = (opcode == 99 & func3 == 6)> <Delay = 3.02>
ST_6 : Operation 105 [1/1] (2.55ns)   --->   "%icmp_ln207 = icmp_slt  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:207]   --->   Operation 105 'icmp' 'icmp_ln207' <Predicate = (opcode == 99 & func3 == 5)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node res_j_6)   --->   "%xor_ln207 = xor i1 %icmp_ln207, i1 1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:207]   --->   Operation 106 'xor' 'xor_ln207' <Predicate = (opcode == 99 & func3 == 5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%res_j_6 = select i1 %xor_ln207, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:207]   --->   Operation 107 'select' 'res_j_6' <Predicate = (opcode == 99 & func3 == 5)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (3.02ns)   --->   "%br_ln208 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:208]   --->   Operation 108 'br' 'br_ln208' <Predicate = (opcode == 99 & func3 == 5)> <Delay = 3.02>
ST_6 : Operation 109 [1/1] (2.55ns)   --->   "%icmp_ln204 = icmp_slt  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:204]   --->   Operation 109 'icmp' 'icmp_ln204' <Predicate = (opcode == 99 & func3 == 4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.69ns)   --->   "%res_j_5 = select i1 %icmp_ln204, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:204]   --->   Operation 110 'select' 'res_j_5' <Predicate = (opcode == 99 & func3 == 4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (3.02ns)   --->   "%br_ln205 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:205]   --->   Operation 111 'br' 'br_ln205' <Predicate = (opcode == 99 & func3 == 4)> <Delay = 3.02>
ST_6 : Operation 112 [1/1] (2.55ns)   --->   "%icmp_ln201 = icmp_ne  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:201]   --->   Operation 112 'icmp' 'icmp_ln201' <Predicate = (opcode == 99 & func3 == 1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.69ns)   --->   "%res_j_4 = select i1 %icmp_ln201, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:201]   --->   Operation 113 'select' 'res_j_4' <Predicate = (opcode == 99 & func3 == 1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (3.02ns)   --->   "%br_ln202 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:202]   --->   Operation 114 'br' 'br_ln202' <Predicate = (opcode == 99 & func3 == 1)> <Delay = 3.02>
ST_6 : Operation 115 [1/1] (2.55ns)   --->   "%icmp_ln198 = icmp_eq  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:198]   --->   Operation 115 'icmp' 'icmp_ln198' <Predicate = (opcode == 99 & func3 == 0)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.69ns)   --->   "%res_j_3 = select i1 %icmp_ln198, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:198]   --->   Operation 116 'select' 'res_j_3' <Predicate = (opcode == 99 & func3 == 0)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (3.02ns)   --->   "%br_ln199 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:199]   --->   Operation 117 'br' 'br_ln199' <Predicate = (opcode == 99 & func3 == 0)> <Delay = 3.02>
ST_6 : Operation 118 [1/2] ( I:3.25ns O:3.25ns )   --->   "%val = load i10 %mem_addr_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:159]   --->   Operation 118 'load' 'val' <Predicate = (opcode == 3 & icmp_ln155)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 119 [1/1] (3.02ns)   --->   "%switch_ln160 = switch i3 %func3, void %sw.epilog220, i3 0, void %sw.bb135, i3 1, void %sw.bb140, i3 4, void %sw.bb145, i3 5, void %sw.bb148, i3 2, void %sw.bb151" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:160]   --->   Operation 119 'switch' 'switch_ln160' <Predicate = (opcode == 3 & icmp_ln155)> <Delay = 3.02>
ST_6 : Operation 120 [1/1] (3.02ns)   --->   "%br_ln175 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:175]   --->   Operation 120 'br' 'br_ln175' <Predicate = (opcode == 3 & func3 == 2 & icmp_ln155)> <Delay = 3.02>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%res_16 = trunc i32 %val" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:171]   --->   Operation 121 'trunc' 'res_16' <Predicate = (opcode == 3 & func3 == 5 & icmp_ln155)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i16 %res_16" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:171]   --->   Operation 122 'zext' 'zext_ln171' <Predicate = (opcode == 3 & func3 == 5 & icmp_ln155)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (3.02ns)   --->   "%br_ln172 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:172]   --->   Operation 123 'br' 'br_ln172' <Predicate = (opcode == 3 & func3 == 5 & icmp_ln155)> <Delay = 3.02>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%res_15 = trunc i32 %val" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:168]   --->   Operation 124 'trunc' 'res_15' <Predicate = (opcode == 3 & func3 == 4 & icmp_ln155)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i8 %res_15" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:168]   --->   Operation 125 'zext' 'zext_ln168' <Predicate = (opcode == 3 & func3 == 4 & icmp_ln155)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (3.02ns)   --->   "%br_ln169 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:169]   --->   Operation 126 'br' 'br_ln169' <Predicate = (opcode == 3 & func3 == 4 & icmp_ln155)> <Delay = 3.02>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%res_14 = trunc i32 %val" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:165]   --->   Operation 127 'trunc' 'res_14' <Predicate = (opcode == 3 & func3 == 1 & icmp_ln155)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln165 = sext i16 %res_14" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:165]   --->   Operation 128 'sext' 'sext_ln165' <Predicate = (opcode == 3 & func3 == 1 & icmp_ln155)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (3.02ns)   --->   "%br_ln166 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:166]   --->   Operation 129 'br' 'br_ln166' <Predicate = (opcode == 3 & func3 == 1 & icmp_ln155)> <Delay = 3.02>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%res_13 = trunc i32 %val" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:162]   --->   Operation 130 'trunc' 'res_13' <Predicate = (opcode == 3 & func3 == 0 & icmp_ln155)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln162 = sext i8 %res_13" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:162]   --->   Operation 131 'sext' 'sext_ln162' <Predicate = (opcode == 3 & func3 == 0 & icmp_ln155)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (3.02ns)   --->   "%br_ln163 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:163]   --->   Operation 132 'br' 'br_ln163' <Predicate = (opcode == 3 & func3 == 0 & icmp_ln155)> <Delay = 3.02>
ST_6 : Operation 133 [1/1] (2.55ns)   --->   "%res_12 = icmp_ult  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:149]   --->   Operation 133 'icmp' 'res_12' <Predicate = (opcode == 51 & funcx == 3) | (opcode == 19 & funcx == 3)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i1 %res_12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:149]   --->   Operation 134 'zext' 'zext_ln149' <Predicate = (opcode == 51 & funcx == 3) | (opcode == 19 & funcx == 3)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (3.02ns)   --->   "%br_ln150 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:150]   --->   Operation 135 'br' 'br_ln150' <Predicate = (opcode == 51 & funcx == 3) | (opcode == 19 & funcx == 3)> <Delay = 3.02>
ST_6 : Operation 136 [1/1] (2.55ns)   --->   "%res_11 = icmp_slt  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:146]   --->   Operation 136 'icmp' 'res_11' <Predicate = (opcode == 51 & funcx == 2) | (opcode == 19 & funcx == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i1 %res_11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:146]   --->   Operation 137 'zext' 'zext_ln146' <Predicate = (opcode == 51 & funcx == 2) | (opcode == 19 & funcx == 2)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (3.02ns)   --->   "%br_ln147 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:147]   --->   Operation 138 'br' 'br_ln147' <Predicate = (opcode == 51 & funcx == 2) | (opcode == 19 & funcx == 2)> <Delay = 3.02>
ST_6 : Operation 139 [1/1] (3.02ns)   --->   "%br_ln144 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:144]   --->   Operation 139 'br' 'br_ln144' <Predicate = (opcode == 51 & funcx == 261) | (opcode == 19 & funcx == 261)> <Delay = 3.02>
ST_6 : Operation 140 [1/1] (3.02ns)   --->   "%br_ln141 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:141]   --->   Operation 140 'br' 'br_ln141' <Predicate = (opcode == 51 & funcx == 5) | (opcode == 19 & funcx == 5)> <Delay = 3.02>
ST_6 : Operation 141 [1/1] (3.02ns)   --->   "%br_ln138 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:138]   --->   Operation 141 'br' 'br_ln138' <Predicate = (opcode == 51 & funcx == 1) | (opcode == 19 & funcx == 1)> <Delay = 3.02>
ST_6 : Operation 142 [1/1] (0.99ns)   --->   "%res_7 = and i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:134]   --->   Operation 142 'and' 'res_7' <Predicate = (opcode == 51 & funcx == 112) | (opcode == 19 & funcx == 112)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (3.02ns)   --->   "%br_ln135 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:135]   --->   Operation 143 'br' 'br_ln135' <Predicate = (opcode == 51 & funcx == 112) | (opcode == 19 & funcx == 112)> <Delay = 3.02>
ST_6 : Operation 144 [1/1] (0.99ns)   --->   "%res_6 = or i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:131]   --->   Operation 144 'or' 'res_6' <Predicate = (opcode == 51 & funcx == 96) | (opcode == 19 & funcx == 96)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (3.02ns)   --->   "%br_ln132 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:132]   --->   Operation 145 'br' 'br_ln132' <Predicate = (opcode == 51 & funcx == 96) | (opcode == 19 & funcx == 96)> <Delay = 3.02>
ST_6 : Operation 146 [1/1] (0.99ns)   --->   "%res_5 = xor i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:128]   --->   Operation 146 'xor' 'res_5' <Predicate = (opcode == 51 & funcx == 64) | (opcode == 19 & funcx == 64)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (3.02ns)   --->   "%br_ln129 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:129]   --->   Operation 147 'br' 'br_ln129' <Predicate = (opcode == 51 & funcx == 64) | (opcode == 19 & funcx == 64)> <Delay = 3.02>
ST_6 : Operation 148 [1/1] (2.55ns)   --->   "%res_4 = sub i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:125]   --->   Operation 148 'sub' 'res_4' <Predicate = (opcode == 51 & funcx == 256) | (opcode == 19 & funcx == 256)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (3.02ns)   --->   "%br_ln126 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:126]   --->   Operation 149 'br' 'br_ln126' <Predicate = (opcode == 51 & funcx == 256) | (opcode == 19 & funcx == 256)> <Delay = 3.02>
ST_6 : Operation 150 [1/1] (2.55ns)   --->   "%res_3 = add i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:122]   --->   Operation 150 'add' 'res_3' <Predicate = (opcode == 51 & funcx == 0) | (opcode == 19 & funcx == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (3.02ns)   --->   "%br_ln123 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:123]   --->   Operation 151 'br' 'br_ln123' <Predicate = (opcode == 51 & funcx == 0) | (opcode == 19 & funcx == 0)> <Delay = 3.02>
ST_6 : Operation 152 [1/1] (2.55ns)   --->   "%res = add i32 %imm12, i32 %pc_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:234]   --->   Operation 152 'add' 'res' <Predicate = (opcode == 23)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (3.02ns)   --->   "%br_ln235 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:235]   --->   Operation 153 'br' 'br_ln235' <Predicate = (opcode == 23)> <Delay = 3.02>

State 7 <SV = 6> <Delay = 5.03>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%res_2 = phi i32 %res, void %sw.bb214, i32 %pc_2, void %sw.bb210, i32 %pc_2, void %sw.bb209, i32 %src2, void %sw.epilog161, i32 0, void %sw.bb200, i32 0, void %sw.bb192, i32 0, void %sw.bb184, i32 0, void %sw.bb176, i32 0, void %sw.bb170, i32 0, void %sw.bb164, i32 %val, void %sw.bb151, i32 %zext_ln171, void %sw.bb148, i32 %zext_ln168, void %sw.bb145, i32 %sext_ln165, void %sw.bb140, i32 %sext_ln162, void %sw.bb135, i32 %zext_ln149, void %sw.bb117, i32 %zext_ln146, void %sw.bb112, i32 %res_10, void %sw.bb108, i32 %res_9, void %sw.bb106, i32 %res_8, void %sw.bb104, i32 %res_7, void %sw.bb102, i32 %res_6, void %sw.bb100, i32 %res_5, void %sw.bb98, i32 %res_4, void %sw.bb95, i32 %res_3, void %sw.bb92, i32 %imm12, void %sw.epilog._crit_edge, i32 0, void %sw.bb90, i32 0, void %if.end, i32 0, void %sw.bb162"   --->   Operation 154 'phi' 'res_2' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%res_j_1 = phi i32 0, void %sw.bb214, i32 %addr, void %sw.bb210, i32 %res_b, void %sw.bb209, i32 0, void %sw.epilog161, i32 %res_j_8, void %sw.bb200, i32 %res_j_7, void %sw.bb192, i32 %res_j_6, void %sw.bb184, i32 %res_j_5, void %sw.bb176, i32 %res_j_4, void %sw.bb170, i32 %res_j_3, void %sw.bb164, i32 0, void %sw.bb151, i32 0, void %sw.bb148, i32 0, void %sw.bb145, i32 0, void %sw.bb140, i32 0, void %sw.bb135, i32 0, void %sw.bb117, i32 0, void %sw.bb112, i32 0, void %sw.bb108, i32 0, void %sw.bb106, i32 0, void %sw.bb104, i32 0, void %sw.bb102, i32 0, void %sw.bb100, i32 0, void %sw.bb98, i32 0, void %sw.bb95, i32 0, void %sw.bb92, i32 0, void %sw.epilog._crit_edge, i32 0, void %sw.bb90, i32 0, void %if.end, i32 0, void %sw.bb162"   --->   Operation 155 'phi' 'res_j_1' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (1.87ns)   --->   "%switch_ln243 = switch i7 %opcode, void %land.lhs.true, i7 35, void %if.then222, i7 99, void %if.end240" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:243]   --->   Operation 156 'switch' 'switch_ln243' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 1.87>
ST_7 : Operation 157 [1/1] (1.56ns)   --->   "%icmp_ln244 = icmp_eq  i2 %trunc_ln99, i2 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:244]   --->   Operation 157 'icmp' 'icmp_ln244' <Predicate = (opcode == 35)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln244 = br i1 %icmp_ln244, void %if.end233, void %if.else" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:244]   --->   Operation 158 'br' 'br_ln244' <Predicate = (opcode == 35)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %addr, i32 2, i32 11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:248]   --->   Operation 159 'partselect' 'lshr_ln2' <Predicate = (opcode == 35 & icmp_ln244)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i10 %lshr_ln2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:248]   --->   Operation 160 'zext' 'zext_ln248' <Predicate = (opcode == 35 & icmp_ln244)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 0, i64 %zext_ln248" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:248]   --->   Operation 161 'getelementptr' 'mem_addr_2' <Predicate = (opcode == 35 & icmp_ln244)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln248 = store i32 %res_2, i10 %mem_addr_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:248]   --->   Operation 162 'store' 'store_ln248' <Predicate = (opcode == 35 & icmp_ln244)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end233"   --->   Operation 163 'br' 'br_ln0' <Predicate = (opcode == 35 & icmp_ln244)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln250 = br void %if.end241" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:250]   --->   Operation 164 'br' 'br_ln250' <Predicate = (opcode == 35)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (1.78ns)   --->   "%icmp_ln251 = icmp_eq  i5 %rd, i5 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:251]   --->   Operation 165 'icmp' 'icmp_ln251' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln251 = br i1 %icmp_ln251, void %if.then237, void %if.end240" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:251]   --->   Operation 166 'br' 'br_ln251' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i5 %rd" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:252]   --->   Operation 167 'zext' 'zext_ln252' <Predicate = (opcode == 51 & !icmp_ln251) | (opcode == 23 & !icmp_ln251) | (opcode == 55 & !icmp_ln251) | (opcode == 111 & !icmp_ln251) | (opcode == 103 & !icmp_ln251) | (opcode == 3 & icmp_ln155 & !icmp_ln251) | (opcode == 19 & !icmp_ln251)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%reg_file_addr_2 = getelementptr i32 %reg_file, i64 0, i64 %zext_ln252" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:252]   --->   Operation 168 'getelementptr' 'reg_file_addr_2' <Predicate = (opcode == 51 & !icmp_ln251) | (opcode == 23 & !icmp_ln251) | (opcode == 55 & !icmp_ln251) | (opcode == 111 & !icmp_ln251) | (opcode == 103 & !icmp_ln251) | (opcode == 3 & icmp_ln155 & !icmp_ln251) | (opcode == 19 & !icmp_ln251)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln252 = store i32 %res_2, i5 %reg_file_addr_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:252]   --->   Operation 169 'store' 'store_ln252' <Predicate = (opcode == 51 & !icmp_ln251) | (opcode == 23 & !icmp_ln251) | (opcode == 55 & !icmp_ln251) | (opcode == 111 & !icmp_ln251) | (opcode == 103 & !icmp_ln251) | (opcode == 3 & icmp_ln155 & !icmp_ln251) | (opcode == 19 & !icmp_ln251)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln252 = br void %if.end240" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:252]   --->   Operation 170 'br' 'br_ln252' <Predicate = (opcode == 51 & !icmp_ln251) | (opcode == 23 & !icmp_ln251) | (opcode == 55 & !icmp_ln251) | (opcode == 111 & !icmp_ln251) | (opcode == 103 & !icmp_ln251) | (opcode == 3 & icmp_ln155 & !icmp_ln251) | (opcode == 19 & !icmp_ln251)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end241"   --->   Operation 171 'br' 'br_ln0' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (1.87ns)   --->   "%icmp_ln13 = icmp_eq  i7 %opcode, i7 111" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:13]   --->   Operation 172 'icmp' 'icmp_ln13' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (1.87ns)   --->   "%icmp_ln13_1 = icmp_eq  i7 %opcode, i7 103" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:13]   --->   Operation 173 'icmp' 'icmp_ln13_1' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln13_1)   --->   "%or_ln13 = or i1 %icmp_ln13_1, i1 %icmp_ln13" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:13]   --->   Operation 174 'or' 'or_ln13' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (1.87ns)   --->   "%icmp_ln13_2 = icmp_eq  i7 %opcode, i7 99" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:13]   --->   Operation 175 'icmp' 'icmp_ln13_2' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln13_1 = or i1 %icmp_ln13_2, i1 %or_ln13" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:13]   --->   Operation 176 'or' 'or_ln13_1' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %or_ln13_1, void %if.end241.cleanup.cont_crit_edge, void %if.then246" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:13]   --->   Operation 177 'br' 'br_ln13' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (1.70ns)   --->   "%store_ln26 = store i32 %pc_2, i32 %pc" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:26]   --->   Operation 178 'store' 'store_ln26' <Predicate = (opcode == 51 & !or_ln13_1) | (opcode == 23 & !or_ln13_1) | (opcode == 55 & !or_ln13_1) | (opcode == 111 & !or_ln13_1) | (opcode == 99 & !or_ln13_1) | (opcode == 35 & !or_ln13_1) | (opcode == 103 & !or_ln13_1) | (opcode == 3 & icmp_ln155 & !or_ln13_1) | (opcode == 19 & !or_ln13_1)> <Delay = 1.70>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 179 'br' 'br_ln0' <Predicate = (opcode == 51 & !or_ln13_1) | (opcode == 23 & !or_ln13_1) | (opcode == 55 & !or_ln13_1) | (opcode == 111 & !or_ln13_1) | (opcode == 99 & !or_ln13_1) | (opcode == 35 & !or_ln13_1) | (opcode == 103 & !or_ln13_1) | (opcode == 3 & icmp_ln155 & !or_ln13_1) | (opcode == 19 & !or_ln13_1)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i32 %pc_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:256]   --->   Operation 180 'trunc' 'trunc_ln256' <Predicate = (opcode == 51 & or_ln13_1) | (opcode == 23 & or_ln13_1) | (opcode == 55 & or_ln13_1) | (opcode == 111 & or_ln13_1) | (opcode == 99 & or_ln13_1) | (opcode == 35 & or_ln13_1) | (opcode == 103 & or_ln13_1) | (opcode == 3 & icmp_ln155 & or_ln13_1) | (opcode == 19 & or_ln13_1)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (1.56ns)   --->   "%icmp_ln256 = icmp_ne  i2 %trunc_ln256, i2 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:256]   --->   Operation 181 'icmp' 'icmp_ln256' <Predicate = (opcode == 51 & or_ln13_1) | (opcode == 23 & or_ln13_1) | (opcode == 55 & or_ln13_1) | (opcode == 111 & or_ln13_1) | (opcode == 99 & or_ln13_1) | (opcode == 35 & or_ln13_1) | (opcode == 103 & or_ln13_1) | (opcode == 3 & icmp_ln155 & or_ln13_1) | (opcode == 19 & or_ln13_1)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (0.69ns)   --->   "%select_ln256 = select i1 %icmp_ln256, i32 %pc_1, i32 %res_j_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:256]   --->   Operation 182 'select' 'select_ln256' <Predicate = (opcode == 51 & or_ln13_1) | (opcode == 23 & or_ln13_1) | (opcode == 55 & or_ln13_1) | (opcode == 111 & or_ln13_1) | (opcode == 99 & or_ln13_1) | (opcode == 35 & or_ln13_1) | (opcode == 103 & or_ln13_1) | (opcode == 3 & icmp_ln155 & or_ln13_1) | (opcode == 19 & or_ln13_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %icmp_ln256, void %if.then246.cleanup.cont_crit_edge, void %cleanup294.loopexit.exitStub.loopexit" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:256]   --->   Operation 183 'br' 'br_ln256' <Predicate = (opcode == 51 & or_ln13_1) | (opcode == 23 & or_ln13_1) | (opcode == 55 & or_ln13_1) | (opcode == 111 & or_ln13_1) | (opcode == 99 & or_ln13_1) | (opcode == 35 & or_ln13_1) | (opcode == 103 & or_ln13_1) | (opcode == 3 & icmp_ln155 & or_ln13_1) | (opcode == 19 & or_ln13_1)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (1.70ns)   --->   "%store_ln26 = store i32 %select_ln256, i32 %pc" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:26]   --->   Operation 184 'store' 'store_ln26' <Predicate = (opcode == 51 & or_ln13_1 & !icmp_ln256) | (opcode == 23 & or_ln13_1 & !icmp_ln256) | (opcode == 55 & or_ln13_1 & !icmp_ln256) | (opcode == 111 & or_ln13_1 & !icmp_ln256) | (opcode == 99 & or_ln13_1 & !icmp_ln256) | (opcode == 35 & or_ln13_1 & !icmp_ln256) | (opcode == 103 & or_ln13_1 & !icmp_ln256) | (opcode == 3 & icmp_ln155 & or_ln13_1 & !icmp_ln256) | (opcode == 19 & or_ln13_1 & !icmp_ln256)> <Delay = 1.70>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 185 'br' 'br_ln0' <Predicate = (opcode == 51 & or_ln13_1 & !icmp_ln256) | (opcode == 23 & or_ln13_1 & !icmp_ln256) | (opcode == 55 & or_ln13_1 & !icmp_ln256) | (opcode == 111 & or_ln13_1 & !icmp_ln256) | (opcode == 99 & or_ln13_1 & !icmp_ln256) | (opcode == 35 & or_ln13_1 & !icmp_ln256) | (opcode == 103 & or_ln13_1 & !icmp_ln256) | (opcode == 3 & icmp_ln155 & or_ln13_1 & !icmp_ln256) | (opcode == 19 & or_ln13_1 & !icmp_ln256)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln29 = br void %while.body" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:29]   --->   Operation 186 'br' 'br_ln29' <Predicate = (opcode == 51 & !icmp_ln256) | (opcode == 51 & !or_ln13_1) | (opcode == 23 & !icmp_ln256) | (opcode == 23 & !or_ln13_1) | (opcode == 55 & !icmp_ln256) | (opcode == 55 & !or_ln13_1) | (opcode == 111 & !icmp_ln256) | (opcode == 111 & !or_ln13_1) | (opcode == 99 & !icmp_ln256) | (opcode == 99 & !or_ln13_1) | (opcode == 35 & !icmp_ln256) | (opcode == 35 & !or_ln13_1) | (opcode == 103 & !icmp_ln256) | (opcode == 103 & !or_ln13_1) | (opcode == 3 & icmp_ln155 & !icmp_ln256) | (opcode == 3 & icmp_ln155 & !or_ln13_1) | (opcode == 19 & !icmp_ln256) | (opcode == 19 & !or_ln13_1)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.58>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup294.loopexit.exitStub"   --->   Operation 187 'br' 'br_ln0' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 188 'ret' 'ret_ln0' <Predicate = true> <Delay = 1.58>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup294.loopexit.exitStub"   --->   Operation 189 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reg_file]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21333333333333333]; IO mode=ap_memory:ce=0
Port [ pstrb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pc                (alloca        ) [ 0111111100]
specinterface_ln0 (specinterface ) [ 0000000000]
store_ln26        (store         ) [ 0000000000]
br_ln0            (br            ) [ 0000000000]
pc_1              (load          ) [ 0001111100]
lshr_ln           (partselect    ) [ 0000000000]
zext_ln34         (zext          ) [ 0000000000]
mem_addr          (getelementptr ) [ 0001000000]
specpipeline_ln26 (specpipeline  ) [ 0000000000]
specloopname_ln29 (specloopname  ) [ 0000000000]
insn              (load          ) [ 0000000000]
opcode            (trunc         ) [ 0011111111]
rd                (partselect    ) [ 0000111100]
rs1               (partselect    ) [ 0000000000]
rs2               (partselect    ) [ 0000000000]
func3             (partselect    ) [ 0000111100]
func7             (partselect    ) [ 0000000000]
icmp_ln47         (icmp          ) [ 0000000000]
func7_1           (select        ) [ 0000000000]
funcx             (bitconcatenate) [ 0000111100]
immI              (partselect    ) [ 0000000000]
sext_ln53         (sext          ) [ 0011111100]
tmp               (bitselect     ) [ 0000000000]
tmp_1             (partselect    ) [ 0000000000]
tmp_2             (partselect    ) [ 0000000000]
tmp_3             (partselect    ) [ 0000000000]
immS              (bitconcatenate) [ 0000000000]
sext_ln55         (sext          ) [ 0011111100]
tmp_5             (partselect    ) [ 0000000000]
tmp_4             (bitselect     ) [ 0000000000]
imm_2             (bitconcatenate) [ 0000000000]
sext_ln57         (sext          ) [ 0011111100]
tmp_s             (partselect    ) [ 0000000000]
tmp_6             (bitselect     ) [ 0000000000]
tmp_9             (partselect    ) [ 0000000000]
imm_3             (bitconcatenate) [ 0011111100]
tmp_7             (partselect    ) [ 0000000000]
imm_4             (bitconcatenate) [ 0011111100]
switch_ln67       (switch        ) [ 0011111100]
zext_ln94         (zext          ) [ 0000000000]
reg_file_addr     (getelementptr ) [ 0000100000]
tmp_8             (partselect    ) [ 0000000000]
trunc_ln95        (trunc         ) [ 0000000000]
or_ln             (bitconcatenate) [ 0000000000]
icmp_ln95         (icmp          ) [ 0011111100]
zext_ln95         (zext          ) [ 0000000000]
reg_file_addr_1   (getelementptr ) [ 0000100000]
br_ln89           (br            ) [ 0011111100]
br_ln84           (br            ) [ 0011111100]
br_ln80           (br            ) [ 0011111100]
br_ln76           (br            ) [ 0011111100]
br_ln72           (br            ) [ 0011111100]
src1              (load          ) [ 0000011000]
reg_file_load     (load          ) [ 0011111100]
br_ln95           (br            ) [ 0011111100]
imm_5             (phi           ) [ 0000010000]
br_ln95           (br            ) [ 0000000000]
src2              (phi           ) [ 0000011100]
addr              (add           ) [ 0011111100]
trunc_ln99        (trunc         ) [ 0000001100]
res_b             (add           ) [ 0011111100]
pc_2              (add           ) [ 0011111100]
imm12             (shl           ) [ 0011111100]
switch_ln113      (switch        ) [ 0011111100]
br_ln227          (br            ) [ 0011111100]
br_ln222          (br            ) [ 0011111100]
switch_ln196      (switch        ) [ 0011111100]
switch_ln180      (switch        ) [ 0000000000]
write_ln188       (write         ) [ 0000000000]
br_ln189          (br            ) [ 0000000000]
write_ln185       (write         ) [ 0000000000]
br_ln186          (br            ) [ 0000000000]
write_ln182       (write         ) [ 0000000000]
br_ln183          (br            ) [ 0000000000]
br_ln193          (br            ) [ 0011111100]
icmp_ln155        (icmp          ) [ 0011111111]
br_ln155          (br            ) [ 0000000000]
lshr_ln1          (partselect    ) [ 0000000000]
zext_ln159        (zext          ) [ 0000000000]
mem_addr_1        (getelementptr ) [ 0000001000]
switch_ln120      (switch        ) [ 0011111100]
res_10            (ashr          ) [ 0011111100]
res_9             (lshr          ) [ 0011111100]
res_8             (shl           ) [ 0011111100]
icmp_ln213        (icmp          ) [ 0000000000]
xor_ln213         (xor           ) [ 0000000000]
res_j_8           (select        ) [ 0011111100]
br_ln214          (br            ) [ 0011111100]
icmp_ln210        (icmp          ) [ 0000000000]
res_j_7           (select        ) [ 0011111100]
br_ln211          (br            ) [ 0011111100]
icmp_ln207        (icmp          ) [ 0000000000]
xor_ln207         (xor           ) [ 0000000000]
res_j_6           (select        ) [ 0011111100]
br_ln208          (br            ) [ 0011111100]
icmp_ln204        (icmp          ) [ 0000000000]
res_j_5           (select        ) [ 0011111100]
br_ln205          (br            ) [ 0011111100]
icmp_ln201        (icmp          ) [ 0000000000]
res_j_4           (select        ) [ 0011111100]
br_ln202          (br            ) [ 0011111100]
icmp_ln198        (icmp          ) [ 0000000000]
res_j_3           (select        ) [ 0011111100]
br_ln199          (br            ) [ 0011111100]
val               (load          ) [ 0011111100]
switch_ln160      (switch        ) [ 0011111100]
br_ln175          (br            ) [ 0011111100]
res_16            (trunc         ) [ 0000000000]
zext_ln171        (zext          ) [ 0011111100]
br_ln172          (br            ) [ 0011111100]
res_15            (trunc         ) [ 0000000000]
zext_ln168        (zext          ) [ 0011111100]
br_ln169          (br            ) [ 0011111100]
res_14            (trunc         ) [ 0000000000]
sext_ln165        (sext          ) [ 0011111100]
br_ln166          (br            ) [ 0011111100]
res_13            (trunc         ) [ 0000000000]
sext_ln162        (sext          ) [ 0011111100]
br_ln163          (br            ) [ 0011111100]
res_12            (icmp          ) [ 0000000000]
zext_ln149        (zext          ) [ 0011111100]
br_ln150          (br            ) [ 0011111100]
res_11            (icmp          ) [ 0000000000]
zext_ln146        (zext          ) [ 0011111100]
br_ln147          (br            ) [ 0011111100]
br_ln144          (br            ) [ 0011111100]
br_ln141          (br            ) [ 0011111100]
br_ln138          (br            ) [ 0011111100]
res_7             (and           ) [ 0011111100]
br_ln135          (br            ) [ 0011111100]
res_6             (or            ) [ 0011111100]
br_ln132          (br            ) [ 0011111100]
res_5             (xor           ) [ 0011111100]
br_ln129          (br            ) [ 0011111100]
res_4             (sub           ) [ 0011111100]
br_ln126          (br            ) [ 0011111100]
res_3             (add           ) [ 0011111100]
br_ln123          (br            ) [ 0011111100]
res               (add           ) [ 0011111100]
br_ln235          (br            ) [ 0011111100]
res_2             (phi           ) [ 0000000100]
res_j_1           (phi           ) [ 0000000100]
switch_ln243      (switch        ) [ 0000000000]
icmp_ln244        (icmp          ) [ 0011111100]
br_ln244          (br            ) [ 0000000000]
lshr_ln2          (partselect    ) [ 0000000000]
zext_ln248        (zext          ) [ 0000000000]
mem_addr_2        (getelementptr ) [ 0000000000]
store_ln248       (store         ) [ 0000000000]
br_ln0            (br            ) [ 0000000000]
br_ln250          (br            ) [ 0000000000]
icmp_ln251        (icmp          ) [ 0011111100]
br_ln251          (br            ) [ 0000000000]
zext_ln252        (zext          ) [ 0000000000]
reg_file_addr_2   (getelementptr ) [ 0000000000]
store_ln252       (store         ) [ 0000000000]
br_ln252          (br            ) [ 0000000000]
br_ln0            (br            ) [ 0000000000]
icmp_ln13         (icmp          ) [ 0000000000]
icmp_ln13_1       (icmp          ) [ 0000000000]
or_ln13           (or            ) [ 0000000000]
icmp_ln13_2       (icmp          ) [ 0000000000]
or_ln13_1         (or            ) [ 0011111100]
br_ln13           (br            ) [ 0000000000]
store_ln26        (store         ) [ 0000000000]
br_ln0            (br            ) [ 0000000000]
trunc_ln256       (trunc         ) [ 0000000000]
icmp_ln256        (icmp          ) [ 0011111100]
select_ln256      (select        ) [ 0000000000]
br_ln256          (br            ) [ 0000000000]
store_ln26        (store         ) [ 0000000000]
br_ln0            (br            ) [ 0000000000]
br_ln29           (br            ) [ 0000000000]
br_ln0            (br            ) [ 0000000000]
ret_ln0           (ret           ) [ 0000000000]
br_ln0            (br            ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file"/><MemPortTyVec>2 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pstrb">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrb"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i8.i1.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i20.i12"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="pc_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pc/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln188/5 write_ln185/5 write_ln182/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mem_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="10" slack="0"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="insn/2 val/5 store_ln248/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="reg_file_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_addr/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="0"/>
<pin id="205" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="206" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="1"/>
<pin id="208" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="src1/3 reg_file_load/3 store_ln252/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="reg_file_addr_1_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_addr_1/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="mem_addr_1_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="10" slack="0"/>
<pin id="222" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_1/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="mem_addr_2_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_2/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="reg_file_addr_2_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_addr_2/7 "/>
</bind>
</comp>

<comp id="242" class="1005" name="imm_5_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2"/>
<pin id="244" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="imm_5 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="imm_5_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="2"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="32" slack="2"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="4" bw="13" slack="2"/>
<pin id="252" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="6" bw="12" slack="2"/>
<pin id="254" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="8" bw="12" slack="2"/>
<pin id="256" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="10" bw="1" slack="2"/>
<pin id="258" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="imm_5/5 "/>
</bind>
</comp>

<comp id="261" class="1005" name="src2_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src2 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="src2_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="32" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src2/5 "/>
</bind>
</comp>

<comp id="272" class="1005" name="res_2_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_2 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="res_2_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="32" slack="2"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="4" bw="32" slack="2"/>
<pin id="282" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="6" bw="32" slack="2"/>
<pin id="284" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="8" bw="1" slack="1"/>
<pin id="286" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="10" bw="1" slack="1"/>
<pin id="288" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="12" bw="1" slack="1"/>
<pin id="290" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="14" bw="1" slack="1"/>
<pin id="292" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="16" bw="1" slack="1"/>
<pin id="294" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="18" bw="1" slack="1"/>
<pin id="296" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="20" bw="32" slack="1"/>
<pin id="298" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="22" bw="16" slack="1"/>
<pin id="300" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="24" bw="8" slack="1"/>
<pin id="302" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="26" bw="16" slack="1"/>
<pin id="304" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="28" bw="8" slack="1"/>
<pin id="306" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="30" bw="1" slack="1"/>
<pin id="308" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="32" bw="1" slack="1"/>
<pin id="310" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="34" bw="32" slack="2"/>
<pin id="312" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="36" bw="32" slack="2"/>
<pin id="314" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="38" bw="32" slack="2"/>
<pin id="316" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="40" bw="32" slack="1"/>
<pin id="318" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="42" bw="32" slack="1"/>
<pin id="320" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="44" bw="32" slack="1"/>
<pin id="322" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="46" bw="32" slack="1"/>
<pin id="324" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="48" bw="32" slack="1"/>
<pin id="326" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="50" bw="32" slack="2"/>
<pin id="328" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="52" bw="1" slack="2"/>
<pin id="330" dir="0" index="53" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="54" bw="1" slack="1"/>
<pin id="332" dir="0" index="55" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="56" bw="1" slack="2"/>
<pin id="334" dir="0" index="57" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="58" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_2/7 "/>
</bind>
</comp>

<comp id="348" class="1005" name="res_j_1_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_j_1 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="res_j_1_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="32" slack="2"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="4" bw="32" slack="2"/>
<pin id="358" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="6" bw="1" slack="2"/>
<pin id="360" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="8" bw="32" slack="1"/>
<pin id="362" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="10" bw="32" slack="1"/>
<pin id="364" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="12" bw="32" slack="1"/>
<pin id="366" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="14" bw="32" slack="1"/>
<pin id="368" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="16" bw="32" slack="1"/>
<pin id="370" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="18" bw="32" slack="1"/>
<pin id="372" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="20" bw="1" slack="1"/>
<pin id="374" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="22" bw="1" slack="1"/>
<pin id="376" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="24" bw="1" slack="1"/>
<pin id="378" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="26" bw="1" slack="1"/>
<pin id="380" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="28" bw="1" slack="1"/>
<pin id="382" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="30" bw="1" slack="1"/>
<pin id="384" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="32" bw="1" slack="1"/>
<pin id="386" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="34" bw="1" slack="1"/>
<pin id="388" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="36" bw="1" slack="1"/>
<pin id="390" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="38" bw="1" slack="1"/>
<pin id="392" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="40" bw="1" slack="1"/>
<pin id="394" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="42" bw="1" slack="1"/>
<pin id="396" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="44" bw="1" slack="1"/>
<pin id="398" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="46" bw="1" slack="1"/>
<pin id="400" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="48" bw="1" slack="1"/>
<pin id="402" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="50" bw="1" slack="2"/>
<pin id="404" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="52" bw="1" slack="2"/>
<pin id="406" dir="0" index="53" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="54" bw="1" slack="1"/>
<pin id="408" dir="0" index="55" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="56" bw="1" slack="2"/>
<pin id="410" dir="0" index="57" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="58" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_j_1/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="2"/>
<pin id="435" dir="0" index="1" bw="32" slack="1"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln213/6 icmp_ln210/6 res_12/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="2"/>
<pin id="440" dir="0" index="1" bw="32" slack="1"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/6 icmp_ln204/6 res_11/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln26_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="pc_1_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pc_1/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="lshr_ln_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="0" index="2" bw="3" slack="0"/>
<pin id="455" dir="0" index="3" bw="5" slack="0"/>
<pin id="456" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln34_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="opcode_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="opcode/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="rd_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="0" index="2" bw="4" slack="0"/>
<pin id="474" dir="1" index="3" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rd/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="rs1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="0" index="2" bw="5" slack="0"/>
<pin id="482" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rs1/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="rs2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="6" slack="0"/>
<pin id="490" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rs2/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="func3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="0" index="2" bw="5" slack="0"/>
<pin id="498" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="func3/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="func7_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="7" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="0" index="2" bw="6" slack="0"/>
<pin id="506" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="func7/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln47_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="7" slack="0"/>
<pin id="512" dir="0" index="1" bw="7" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="func7_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="7" slack="0"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="func7_1/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="funcx_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="10" slack="0"/>
<pin id="526" dir="0" index="1" bw="7" slack="0"/>
<pin id="527" dir="0" index="2" bw="3" slack="0"/>
<pin id="528" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="funcx/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="immI_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="12" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="0" index="2" bw="6" slack="0"/>
<pin id="536" dir="0" index="3" bw="6" slack="0"/>
<pin id="537" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="immI/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sext_ln53_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="12" slack="0"/>
<pin id="544" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="0" index="2" bw="4" slack="0"/>
<pin id="550" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="0"/>
<pin id="557" dir="0" index="2" bw="5" slack="0"/>
<pin id="558" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="6" slack="0"/>
<pin id="566" dir="0" index="3" bw="6" slack="0"/>
<pin id="567" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_3_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="5" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="0" index="2" bw="4" slack="0"/>
<pin id="576" dir="0" index="3" bw="5" slack="0"/>
<pin id="577" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="immS_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="12" slack="0"/>
<pin id="584" dir="0" index="1" bw="7" slack="0"/>
<pin id="585" dir="0" index="2" bw="5" slack="0"/>
<pin id="586" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="immS/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sext_ln55_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="12" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_5_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="0" index="2" bw="6" slack="0"/>
<pin id="598" dir="0" index="3" bw="6" slack="0"/>
<pin id="599" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_4_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="0" index="2" bw="6" slack="0"/>
<pin id="608" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="imm_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="13" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="0" index="2" bw="1" slack="0"/>
<pin id="616" dir="0" index="3" bw="6" slack="0"/>
<pin id="617" dir="0" index="4" bw="4" slack="0"/>
<pin id="618" dir="0" index="5" bw="1" slack="0"/>
<pin id="619" dir="1" index="6" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="imm_2/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sext_ln57_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="13" slack="0"/>
<pin id="628" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_s_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="0" index="2" bw="6" slack="0"/>
<pin id="634" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_6_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="0" index="2" bw="6" slack="0"/>
<pin id="642" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_9_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="0" index="1" bw="32" slack="0"/>
<pin id="649" dir="0" index="2" bw="5" slack="0"/>
<pin id="650" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="imm_3_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="0" index="2" bw="1" slack="0"/>
<pin id="658" dir="0" index="3" bw="1" slack="0"/>
<pin id="659" dir="0" index="4" bw="1" slack="0"/>
<pin id="660" dir="0" index="5" bw="1" slack="0"/>
<pin id="661" dir="0" index="6" bw="1" slack="0"/>
<pin id="662" dir="0" index="7" bw="1" slack="0"/>
<pin id="663" dir="0" index="8" bw="1" slack="0"/>
<pin id="664" dir="0" index="9" bw="1" slack="0"/>
<pin id="665" dir="0" index="10" bw="1" slack="0"/>
<pin id="666" dir="0" index="11" bw="1" slack="0"/>
<pin id="667" dir="0" index="12" bw="1" slack="0"/>
<pin id="668" dir="0" index="13" bw="8" slack="0"/>
<pin id="669" dir="0" index="14" bw="1" slack="0"/>
<pin id="670" dir="0" index="15" bw="10" slack="0"/>
<pin id="671" dir="0" index="16" bw="1" slack="0"/>
<pin id="672" dir="1" index="17" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="imm_3/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_7_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="20" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="0" index="2" bw="5" slack="0"/>
<pin id="694" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="imm_4_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="20" slack="0"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="imm_4/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="switch_ln67_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="7" slack="0"/>
<pin id="708" dir="0" index="1" bw="6" slack="0"/>
<pin id="709" dir="0" index="2" bw="3" slack="0"/>
<pin id="710" dir="0" index="3" bw="6" slack="0"/>
<pin id="711" dir="0" index="4" bw="7" slack="0"/>
<pin id="712" dir="0" index="5" bw="6" slack="0"/>
<pin id="713" dir="0" index="6" bw="6" slack="0"/>
<pin id="714" dir="0" index="7" bw="7" slack="0"/>
<pin id="715" dir="0" index="8" bw="6" slack="0"/>
<pin id="716" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln67/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln94_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_8_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="2" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="0" index="2" bw="4" slack="0"/>
<pin id="735" dir="0" index="3" bw="4" slack="0"/>
<pin id="736" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="trunc_ln95_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln95/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="or_ln_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="7" slack="0"/>
<pin id="747" dir="0" index="1" bw="2" slack="0"/>
<pin id="748" dir="0" index="2" bw="1" slack="0"/>
<pin id="749" dir="0" index="3" bw="4" slack="0"/>
<pin id="750" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="icmp_ln95_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="7" slack="0"/>
<pin id="757" dir="0" index="1" bw="7" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln95_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="5" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="addr_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="0" index="1" bw="32" slack="0"/>
<pin id="769" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="trunc_ln99_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln99/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="res_b_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="0" index="1" bw="32" slack="3"/>
<pin id="778" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_b/5 "/>
</bind>
</comp>

<comp id="780" class="1004" name="pc_2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="3"/>
<pin id="782" dir="0" index="1" bw="4" slack="0"/>
<pin id="783" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pc_2/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="imm12_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="0" index="1" bw="5" slack="0"/>
<pin id="788" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="imm12/5 "/>
</bind>
</comp>

<comp id="791" class="1004" name="switch_ln113_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="7" slack="2"/>
<pin id="793" dir="0" index="1" bw="6" slack="0"/>
<pin id="794" dir="0" index="2" bw="7" slack="0"/>
<pin id="795" dir="0" index="3" bw="6" slack="0"/>
<pin id="796" dir="0" index="4" bw="3" slack="0"/>
<pin id="797" dir="0" index="5" bw="7" slack="0"/>
<pin id="798" dir="0" index="6" bw="6" slack="0"/>
<pin id="799" dir="0" index="7" bw="6" slack="0"/>
<pin id="800" dir="0" index="8" bw="6" slack="0"/>
<pin id="801" dir="0" index="9" bw="7" slack="0"/>
<pin id="802" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln113/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="switch_ln196_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="3" slack="2"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="0" index="2" bw="1" slack="0"/>
<pin id="816" dir="0" index="3" bw="3" slack="0"/>
<pin id="817" dir="0" index="4" bw="3" slack="0"/>
<pin id="818" dir="0" index="5" bw="2" slack="0"/>
<pin id="819" dir="0" index="6" bw="1" slack="0"/>
<pin id="820" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln196/5 "/>
</bind>
</comp>

<comp id="827" class="1004" name="switch_ln180_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="3" slack="2"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="0" index="2" bw="1" slack="0"/>
<pin id="831" dir="0" index="3" bw="3" slack="0"/>
<pin id="832" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln180/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="icmp_ln155_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="2" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/5 "/>
</bind>
</comp>

<comp id="842" class="1004" name="lshr_ln1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="10" slack="0"/>
<pin id="844" dir="0" index="1" bw="32" slack="0"/>
<pin id="845" dir="0" index="2" bw="3" slack="0"/>
<pin id="846" dir="0" index="3" bw="5" slack="0"/>
<pin id="847" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/5 "/>
</bind>
</comp>

<comp id="852" class="1004" name="zext_ln159_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="10" slack="0"/>
<pin id="854" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159/5 "/>
</bind>
</comp>

<comp id="857" class="1004" name="switch_ln120_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="10" slack="2"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="0" index="2" bw="10" slack="0"/>
<pin id="861" dir="0" index="3" bw="8" slack="0"/>
<pin id="862" dir="0" index="4" bw="8" slack="0"/>
<pin id="863" dir="0" index="5" bw="8" slack="0"/>
<pin id="864" dir="0" index="6" bw="1" slack="0"/>
<pin id="865" dir="0" index="7" bw="4" slack="0"/>
<pin id="866" dir="0" index="8" bw="10" slack="0"/>
<pin id="867" dir="0" index="9" bw="3" slack="0"/>
<pin id="868" dir="0" index="10" bw="3" slack="0"/>
<pin id="869" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln120/5 "/>
</bind>
</comp>

<comp id="880" class="1004" name="res_10_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="1"/>
<pin id="882" dir="0" index="1" bw="32" slack="0"/>
<pin id="883" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="res_10/5 "/>
</bind>
</comp>

<comp id="885" class="1004" name="res_9_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="1"/>
<pin id="887" dir="0" index="1" bw="32" slack="0"/>
<pin id="888" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="res_9/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="res_8_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="1"/>
<pin id="892" dir="0" index="1" bw="32" slack="0"/>
<pin id="893" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="res_8/5 "/>
</bind>
</comp>

<comp id="895" class="1004" name="xor_ln213_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln213/6 "/>
</bind>
</comp>

<comp id="901" class="1004" name="res_j_8_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="32" slack="1"/>
<pin id="904" dir="0" index="2" bw="32" slack="1"/>
<pin id="905" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_j_8/6 "/>
</bind>
</comp>

<comp id="907" class="1004" name="res_j_7_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="32" slack="1"/>
<pin id="910" dir="0" index="2" bw="32" slack="1"/>
<pin id="911" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_j_7/6 "/>
</bind>
</comp>

<comp id="913" class="1004" name="xor_ln207_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln207/6 "/>
</bind>
</comp>

<comp id="919" class="1004" name="res_j_6_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="32" slack="1"/>
<pin id="922" dir="0" index="2" bw="32" slack="1"/>
<pin id="923" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_j_6/6 "/>
</bind>
</comp>

<comp id="925" class="1004" name="res_j_5_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="32" slack="1"/>
<pin id="928" dir="0" index="2" bw="32" slack="1"/>
<pin id="929" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_j_5/6 "/>
</bind>
</comp>

<comp id="931" class="1004" name="icmp_ln201_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="2"/>
<pin id="933" dir="0" index="1" bw="32" slack="1"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201/6 "/>
</bind>
</comp>

<comp id="936" class="1004" name="res_j_4_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="32" slack="1"/>
<pin id="939" dir="0" index="2" bw="32" slack="1"/>
<pin id="940" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_j_4/6 "/>
</bind>
</comp>

<comp id="942" class="1004" name="icmp_ln198_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="2"/>
<pin id="944" dir="0" index="1" bw="32" slack="1"/>
<pin id="945" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln198/6 "/>
</bind>
</comp>

<comp id="947" class="1004" name="res_j_3_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="32" slack="1"/>
<pin id="950" dir="0" index="2" bw="32" slack="1"/>
<pin id="951" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_j_3/6 "/>
</bind>
</comp>

<comp id="953" class="1004" name="switch_ln160_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="3" slack="3"/>
<pin id="955" dir="0" index="1" bw="1" slack="0"/>
<pin id="956" dir="0" index="2" bw="1" slack="0"/>
<pin id="957" dir="0" index="3" bw="3" slack="0"/>
<pin id="958" dir="0" index="4" bw="3" slack="0"/>
<pin id="959" dir="0" index="5" bw="3" slack="0"/>
<pin id="960" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln160/6 "/>
</bind>
</comp>

<comp id="966" class="1004" name="res_16_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="0"/>
<pin id="968" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="res_16/6 "/>
</bind>
</comp>

<comp id="970" class="1004" name="zext_ln171_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="0"/>
<pin id="972" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/6 "/>
</bind>
</comp>

<comp id="974" class="1004" name="res_15_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="0"/>
<pin id="976" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="res_15/6 "/>
</bind>
</comp>

<comp id="978" class="1004" name="zext_ln168_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="0"/>
<pin id="980" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168/6 "/>
</bind>
</comp>

<comp id="982" class="1004" name="res_14_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="0"/>
<pin id="984" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="res_14/6 "/>
</bind>
</comp>

<comp id="986" class="1004" name="sext_ln165_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="0"/>
<pin id="988" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165/6 "/>
</bind>
</comp>

<comp id="990" class="1004" name="res_13_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="0"/>
<pin id="992" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="res_13/6 "/>
</bind>
</comp>

<comp id="994" class="1004" name="sext_ln162_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="0"/>
<pin id="996" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln162/6 "/>
</bind>
</comp>

<comp id="998" class="1004" name="zext_ln149_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln149/6 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="zext_ln146_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146/6 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="res_7_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="2"/>
<pin id="1008" dir="0" index="1" bw="32" slack="1"/>
<pin id="1009" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="res_7/6 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="res_6_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="2"/>
<pin id="1013" dir="0" index="1" bw="32" slack="1"/>
<pin id="1014" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="res_6/6 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="res_5_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="2"/>
<pin id="1018" dir="0" index="1" bw="32" slack="1"/>
<pin id="1019" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="res_5/6 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="res_4_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="2"/>
<pin id="1023" dir="0" index="1" bw="32" slack="1"/>
<pin id="1024" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res_4/6 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="res_3_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="2"/>
<pin id="1028" dir="0" index="1" bw="32" slack="1"/>
<pin id="1029" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_3/6 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="res_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="1"/>
<pin id="1033" dir="0" index="1" bw="32" slack="4"/>
<pin id="1034" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res/6 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="switch_ln243_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="7" slack="4"/>
<pin id="1037" dir="0" index="1" bw="7" slack="0"/>
<pin id="1038" dir="0" index="2" bw="6" slack="0"/>
<pin id="1039" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln243/7 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="icmp_ln244_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="2" slack="2"/>
<pin id="1044" dir="0" index="1" bw="1" slack="0"/>
<pin id="1045" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln244/7 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="lshr_ln2_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="10" slack="0"/>
<pin id="1049" dir="0" index="1" bw="32" slack="2"/>
<pin id="1050" dir="0" index="2" bw="3" slack="0"/>
<pin id="1051" dir="0" index="3" bw="5" slack="0"/>
<pin id="1052" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/7 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="zext_ln248_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="10" slack="0"/>
<pin id="1058" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248/7 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="icmp_ln251_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="5" slack="4"/>
<pin id="1063" dir="0" index="1" bw="1" slack="0"/>
<pin id="1064" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln251/7 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="zext_ln252_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="5" slack="4"/>
<pin id="1068" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252/7 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="icmp_ln13_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="7" slack="4"/>
<pin id="1072" dir="0" index="1" bw="6" slack="0"/>
<pin id="1073" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/7 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="icmp_ln13_1_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="7" slack="4"/>
<pin id="1077" dir="0" index="1" bw="6" slack="0"/>
<pin id="1078" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/7 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="or_ln13_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/7 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="icmp_ln13_2_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="7" slack="4"/>
<pin id="1088" dir="0" index="1" bw="6" slack="0"/>
<pin id="1089" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_2/7 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="or_ln13_1_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="0"/>
<pin id="1093" dir="0" index="1" bw="1" slack="0"/>
<pin id="1094" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_1/7 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="store_ln26_store_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="2"/>
<pin id="1099" dir="0" index="1" bw="32" slack="6"/>
<pin id="1100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/7 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="trunc_ln256_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="5"/>
<pin id="1103" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln256/7 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="icmp_ln256_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="2" slack="0"/>
<pin id="1106" dir="0" index="1" bw="1" slack="0"/>
<pin id="1107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256/7 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="select_ln256_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="32" slack="5"/>
<pin id="1113" dir="0" index="2" bw="32" slack="0"/>
<pin id="1114" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln256/7 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="store_ln26_store_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="0"/>
<pin id="1119" dir="0" index="1" bw="32" slack="6"/>
<pin id="1120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/7 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="pc_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="0"/>
<pin id="1124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pc "/>
</bind>
</comp>

<comp id="1130" class="1005" name="pc_1_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="3"/>
<pin id="1132" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="pc_1 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="mem_addr_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="10" slack="1"/>
<pin id="1141" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="1144" class="1005" name="opcode_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="7" slack="1"/>
<pin id="1146" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="opcode "/>
</bind>
</comp>

<comp id="1153" class="1005" name="rd_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="5" slack="4"/>
<pin id="1155" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="rd "/>
</bind>
</comp>

<comp id="1159" class="1005" name="func3_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="3" slack="2"/>
<pin id="1161" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="func3 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="funcx_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="10" slack="2"/>
<pin id="1168" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="funcx "/>
</bind>
</comp>

<comp id="1171" class="1005" name="sext_ln53_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="2"/>
<pin id="1173" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln53 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="sext_ln55_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="2"/>
<pin id="1178" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln55 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="sext_ln57_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="32" slack="2"/>
<pin id="1183" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln57 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="imm_3_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="2"/>
<pin id="1188" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="imm_3 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="imm_4_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="2"/>
<pin id="1193" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="imm_4 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="reg_file_addr_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="5" slack="1"/>
<pin id="1198" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_addr "/>
</bind>
</comp>

<comp id="1201" class="1005" name="icmp_ln95_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="1"/>
<pin id="1203" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln95 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="reg_file_addr_1_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="5" slack="1"/>
<pin id="1207" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_addr_1 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="src1_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="1"/>
<pin id="1212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src1 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="reg_file_load_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="32" slack="1"/>
<pin id="1229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_load "/>
</bind>
</comp>

<comp id="1232" class="1005" name="addr_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="2"/>
<pin id="1234" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="addr "/>
</bind>
</comp>

<comp id="1238" class="1005" name="trunc_ln99_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="2" slack="2"/>
<pin id="1240" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln99 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="res_b_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="1"/>
<pin id="1245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_b "/>
</bind>
</comp>

<comp id="1254" class="1005" name="pc_2_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="1"/>
<pin id="1256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pc_2 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="imm12_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="32" slack="1"/>
<pin id="1269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imm12 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="icmp_ln155_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="1"/>
<pin id="1275" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln155 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="mem_addr_1_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="10" slack="1"/>
<pin id="1279" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="res_10_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="2"/>
<pin id="1284" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="res_10 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="res_9_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="32" slack="2"/>
<pin id="1289" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="res_9 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="res_8_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="32" slack="2"/>
<pin id="1294" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="res_8 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="res_j_8_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="1"/>
<pin id="1299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_j_8 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="res_j_7_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="32" slack="1"/>
<pin id="1304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_j_7 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="res_j_6_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="32" slack="1"/>
<pin id="1309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_j_6 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="res_j_5_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="32" slack="1"/>
<pin id="1314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_j_5 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="res_j_4_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="32" slack="1"/>
<pin id="1319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_j_4 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="res_j_3_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="1"/>
<pin id="1324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_j_3 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="val_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="32" slack="1"/>
<pin id="1329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="1332" class="1005" name="zext_ln171_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="1"/>
<pin id="1334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln171 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="zext_ln168_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="32" slack="1"/>
<pin id="1339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln168 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="sext_ln165_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="32" slack="1"/>
<pin id="1344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln165 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="sext_ln162_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="1"/>
<pin id="1349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln162 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="zext_ln149_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="32" slack="1"/>
<pin id="1354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln149 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="zext_ln146_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="32" slack="1"/>
<pin id="1359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln146 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="res_7_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="32" slack="1"/>
<pin id="1364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_7 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="res_6_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="32" slack="1"/>
<pin id="1369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_6 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="res_5_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="32" slack="1"/>
<pin id="1374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_5 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="res_4_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="32" slack="1"/>
<pin id="1379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_4 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="res_3_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="32" slack="1"/>
<pin id="1384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_3 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="res_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="32" slack="1"/>
<pin id="1389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="169"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="134" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="136" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="178"><net_src comp="138" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="140" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="2" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="209"><net_src comp="193" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="215"><net_src comp="2" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="218" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="24" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="226" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="260"><net_src comp="242" pin="1"/><net_sink comp="246" pin=10"/></net>

<net id="270"><net_src comp="246" pin="12"/><net_sink comp="264" pin=2"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="275"><net_src comp="12" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="336"><net_src comp="261" pin="1"/><net_sink comp="276" pin=6"/></net>

<net id="337"><net_src comp="272" pin="1"/><net_sink comp="276" pin=8"/></net>

<net id="338"><net_src comp="272" pin="1"/><net_sink comp="276" pin=10"/></net>

<net id="339"><net_src comp="272" pin="1"/><net_sink comp="276" pin=12"/></net>

<net id="340"><net_src comp="272" pin="1"/><net_sink comp="276" pin=14"/></net>

<net id="341"><net_src comp="272" pin="1"/><net_sink comp="276" pin=16"/></net>

<net id="342"><net_src comp="272" pin="1"/><net_sink comp="276" pin=18"/></net>

<net id="343"><net_src comp="272" pin="1"/><net_sink comp="276" pin=52"/></net>

<net id="344"><net_src comp="272" pin="1"/><net_sink comp="276" pin=54"/></net>

<net id="345"><net_src comp="272" pin="1"/><net_sink comp="276" pin=56"/></net>

<net id="346"><net_src comp="276" pin="58"/><net_sink comp="187" pin=1"/></net>

<net id="347"><net_src comp="276" pin="58"/><net_sink comp="200" pin=1"/></net>

<net id="351"><net_src comp="12" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="412"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="413"><net_src comp="348" pin="1"/><net_sink comp="352" pin=6"/></net>

<net id="414"><net_src comp="348" pin="1"/><net_sink comp="352" pin=20"/></net>

<net id="415"><net_src comp="348" pin="1"/><net_sink comp="352" pin=22"/></net>

<net id="416"><net_src comp="348" pin="1"/><net_sink comp="352" pin=24"/></net>

<net id="417"><net_src comp="348" pin="1"/><net_sink comp="352" pin=26"/></net>

<net id="418"><net_src comp="348" pin="1"/><net_sink comp="352" pin=28"/></net>

<net id="419"><net_src comp="348" pin="1"/><net_sink comp="352" pin=30"/></net>

<net id="420"><net_src comp="348" pin="1"/><net_sink comp="352" pin=32"/></net>

<net id="421"><net_src comp="348" pin="1"/><net_sink comp="352" pin=34"/></net>

<net id="422"><net_src comp="348" pin="1"/><net_sink comp="352" pin=36"/></net>

<net id="423"><net_src comp="348" pin="1"/><net_sink comp="352" pin=38"/></net>

<net id="424"><net_src comp="348" pin="1"/><net_sink comp="352" pin=40"/></net>

<net id="425"><net_src comp="348" pin="1"/><net_sink comp="352" pin=42"/></net>

<net id="426"><net_src comp="348" pin="1"/><net_sink comp="352" pin=44"/></net>

<net id="427"><net_src comp="348" pin="1"/><net_sink comp="352" pin=46"/></net>

<net id="428"><net_src comp="348" pin="1"/><net_sink comp="352" pin=48"/></net>

<net id="429"><net_src comp="348" pin="1"/><net_sink comp="352" pin=50"/></net>

<net id="430"><net_src comp="348" pin="1"/><net_sink comp="352" pin=52"/></net>

<net id="431"><net_src comp="348" pin="1"/><net_sink comp="352" pin=54"/></net>

<net id="432"><net_src comp="348" pin="1"/><net_sink comp="352" pin=56"/></net>

<net id="437"><net_src comp="261" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="261" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="12" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="457"><net_src comp="18" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="448" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="20" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="22" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="464"><net_src comp="451" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="469"><net_src comp="187" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="32" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="187" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="34" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="483"><net_src comp="32" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="187" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="36" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="491"><net_src comp="32" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="187" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="38" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="40" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="187" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="42" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="507"><net_src comp="44" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="187" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="46" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="466" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="48" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="502" pin="3"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="50" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="529"><net_src comp="52" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="516" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="494" pin="3"/><net_sink comp="524" pin=2"/></net>

<net id="538"><net_src comp="54" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="187" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="540"><net_src comp="38" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="541"><net_src comp="56" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="545"><net_src comp="532" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="58" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="187" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="34" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="559"><net_src comp="60" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="187" pin="3"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="62" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="568"><net_src comp="64" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="187" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="46" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="56" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="578"><net_src comp="66" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="187" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="34" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="22" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="587"><net_src comp="68" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="562" pin="4"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="572" pin="4"/><net_sink comp="582" pin=2"/></net>

<net id="593"><net_src comp="582" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="600"><net_src comp="70" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="187" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="602"><net_src comp="46" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="603"><net_src comp="72" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="609"><net_src comp="58" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="187" pin="3"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="56" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="620"><net_src comp="74" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="604" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="546" pin="3"/><net_sink comp="612" pin=2"/></net>

<net id="623"><net_src comp="594" pin="4"/><net_sink comp="612" pin=3"/></net>

<net id="624"><net_src comp="554" pin="3"/><net_sink comp="612" pin=4"/></net>

<net id="625"><net_src comp="76" pin="0"/><net_sink comp="612" pin=5"/></net>

<net id="629"><net_src comp="612" pin="6"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="78" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="187" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="80" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="643"><net_src comp="58" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="187" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="38" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="651"><net_src comp="82" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="187" pin="3"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="42" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="673"><net_src comp="84" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="674"><net_src comp="604" pin="3"/><net_sink comp="654" pin=1"/></net>

<net id="675"><net_src comp="604" pin="3"/><net_sink comp="654" pin=2"/></net>

<net id="676"><net_src comp="604" pin="3"/><net_sink comp="654" pin=3"/></net>

<net id="677"><net_src comp="604" pin="3"/><net_sink comp="654" pin=4"/></net>

<net id="678"><net_src comp="604" pin="3"/><net_sink comp="654" pin=5"/></net>

<net id="679"><net_src comp="604" pin="3"/><net_sink comp="654" pin=6"/></net>

<net id="680"><net_src comp="604" pin="3"/><net_sink comp="654" pin=7"/></net>

<net id="681"><net_src comp="604" pin="3"/><net_sink comp="654" pin=8"/></net>

<net id="682"><net_src comp="604" pin="3"/><net_sink comp="654" pin=9"/></net>

<net id="683"><net_src comp="604" pin="3"/><net_sink comp="654" pin=10"/></net>

<net id="684"><net_src comp="604" pin="3"/><net_sink comp="654" pin=11"/></net>

<net id="685"><net_src comp="604" pin="3"/><net_sink comp="654" pin=12"/></net>

<net id="686"><net_src comp="646" pin="3"/><net_sink comp="654" pin=13"/></net>

<net id="687"><net_src comp="638" pin="3"/><net_sink comp="654" pin=14"/></net>

<net id="688"><net_src comp="630" pin="3"/><net_sink comp="654" pin=15"/></net>

<net id="689"><net_src comp="76" pin="0"/><net_sink comp="654" pin=16"/></net>

<net id="695"><net_src comp="86" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="187" pin="3"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="42" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="703"><net_src comp="88" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="690" pin="3"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="90" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="717"><net_src comp="466" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="718"><net_src comp="92" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="719"><net_src comp="94" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="720"><net_src comp="96" pin="0"/><net_sink comp="706" pin=3"/></net>

<net id="721"><net_src comp="98" pin="0"/><net_sink comp="706" pin=4"/></net>

<net id="722"><net_src comp="100" pin="0"/><net_sink comp="706" pin=5"/></net>

<net id="723"><net_src comp="102" pin="0"/><net_sink comp="706" pin=6"/></net>

<net id="724"><net_src comp="104" pin="0"/><net_sink comp="706" pin=7"/></net>

<net id="725"><net_src comp="106" pin="0"/><net_sink comp="706" pin=8"/></net>

<net id="729"><net_src comp="478" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="737"><net_src comp="108" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="187" pin="3"/><net_sink comp="731" pin=1"/></net>

<net id="739"><net_src comp="110" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="740"><net_src comp="112" pin="0"/><net_sink comp="731" pin=3"/></net>

<net id="744"><net_src comp="187" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="751"><net_src comp="114" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="731" pin="4"/><net_sink comp="745" pin=1"/></net>

<net id="753"><net_src comp="116" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="754"><net_src comp="741" pin="1"/><net_sink comp="745" pin=3"/></net>

<net id="759"><net_src comp="745" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="48" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="764"><net_src comp="486" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="770"><net_src comp="246" pin="12"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="766" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="779"><net_src comp="246" pin="12"/><net_sink comp="775" pin=0"/></net>

<net id="784"><net_src comp="118" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="789"><net_src comp="246" pin="12"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="42" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="803"><net_src comp="106" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="804"><net_src comp="48" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="805"><net_src comp="92" pin="0"/><net_sink comp="791" pin=3"/></net>

<net id="806"><net_src comp="94" pin="0"/><net_sink comp="791" pin=4"/></net>

<net id="807"><net_src comp="98" pin="0"/><net_sink comp="791" pin=5"/></net>

<net id="808"><net_src comp="100" pin="0"/><net_sink comp="791" pin=6"/></net>

<net id="809"><net_src comp="102" pin="0"/><net_sink comp="791" pin=7"/></net>

<net id="810"><net_src comp="96" pin="0"/><net_sink comp="791" pin=8"/></net>

<net id="811"><net_src comp="104" pin="0"/><net_sink comp="791" pin=9"/></net>

<net id="821"><net_src comp="120" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="122" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="823"><net_src comp="124" pin="0"/><net_sink comp="812" pin=3"/></net>

<net id="824"><net_src comp="126" pin="0"/><net_sink comp="812" pin=4"/></net>

<net id="825"><net_src comp="128" pin="0"/><net_sink comp="812" pin=5"/></net>

<net id="826"><net_src comp="130" pin="0"/><net_sink comp="812" pin=6"/></net>

<net id="833"><net_src comp="120" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="122" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="835"><net_src comp="132" pin="0"/><net_sink comp="827" pin=3"/></net>

<net id="840"><net_src comp="771" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="142" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="848"><net_src comp="18" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="766" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="20" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="851"><net_src comp="22" pin="0"/><net_sink comp="842" pin=3"/></net>

<net id="855"><net_src comp="842" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="870"><net_src comp="144" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="871"><net_src comp="146" pin="0"/><net_sink comp="857" pin=2"/></net>

<net id="872"><net_src comp="148" pin="0"/><net_sink comp="857" pin=3"/></net>

<net id="873"><net_src comp="150" pin="0"/><net_sink comp="857" pin=4"/></net>

<net id="874"><net_src comp="152" pin="0"/><net_sink comp="857" pin=5"/></net>

<net id="875"><net_src comp="154" pin="0"/><net_sink comp="857" pin=6"/></net>

<net id="876"><net_src comp="156" pin="0"/><net_sink comp="857" pin=7"/></net>

<net id="877"><net_src comp="158" pin="0"/><net_sink comp="857" pin=8"/></net>

<net id="878"><net_src comp="160" pin="0"/><net_sink comp="857" pin=9"/></net>

<net id="879"><net_src comp="162" pin="0"/><net_sink comp="857" pin=10"/></net>

<net id="884"><net_src comp="264" pin="4"/><net_sink comp="880" pin=1"/></net>

<net id="889"><net_src comp="264" pin="4"/><net_sink comp="885" pin=1"/></net>

<net id="894"><net_src comp="264" pin="4"/><net_sink comp="890" pin=1"/></net>

<net id="899"><net_src comp="433" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="116" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="906"><net_src comp="895" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="912"><net_src comp="433" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="917"><net_src comp="438" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="116" pin="0"/><net_sink comp="913" pin=1"/></net>

<net id="924"><net_src comp="913" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="930"><net_src comp="438" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="935"><net_src comp="261" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="931" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="946"><net_src comp="261" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="952"><net_src comp="942" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="961"><net_src comp="120" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="962"><net_src comp="122" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="963"><net_src comp="124" pin="0"/><net_sink comp="953" pin=3"/></net>

<net id="964"><net_src comp="126" pin="0"/><net_sink comp="953" pin=4"/></net>

<net id="965"><net_src comp="132" pin="0"/><net_sink comp="953" pin=5"/></net>

<net id="969"><net_src comp="187" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="973"><net_src comp="966" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="187" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="981"><net_src comp="974" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="985"><net_src comp="187" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="989"><net_src comp="982" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="993"><net_src comp="187" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="997"><net_src comp="990" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1001"><net_src comp="433" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="438" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1010"><net_src comp="261" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1015"><net_src comp="261" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1020"><net_src comp="261" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1025"><net_src comp="261" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1030"><net_src comp="261" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1040"><net_src comp="98" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1041"><net_src comp="100" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="1046"><net_src comp="142" pin="0"/><net_sink comp="1042" pin=1"/></net>

<net id="1053"><net_src comp="18" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1054"><net_src comp="20" pin="0"/><net_sink comp="1047" pin=2"/></net>

<net id="1055"><net_src comp="22" pin="0"/><net_sink comp="1047" pin=3"/></net>

<net id="1059"><net_src comp="1047" pin="4"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1065"><net_src comp="164" pin="0"/><net_sink comp="1061" pin=1"/></net>

<net id="1069"><net_src comp="1066" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1074"><net_src comp="102" pin="0"/><net_sink comp="1070" pin=1"/></net>

<net id="1079"><net_src comp="96" pin="0"/><net_sink comp="1075" pin=1"/></net>

<net id="1084"><net_src comp="1075" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="1070" pin="2"/><net_sink comp="1080" pin=1"/></net>

<net id="1090"><net_src comp="100" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1095"><net_src comp="1086" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="1080" pin="2"/><net_sink comp="1091" pin=1"/></net>

<net id="1108"><net_src comp="1101" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="142" pin="0"/><net_sink comp="1104" pin=1"/></net>

<net id="1115"><net_src comp="1104" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1116"><net_src comp="352" pin="58"/><net_sink comp="1110" pin=2"/></net>

<net id="1121"><net_src comp="1110" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1125"><net_src comp="166" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1127"><net_src comp="1122" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1128"><net_src comp="1122" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1129"><net_src comp="1122" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1133"><net_src comp="448" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1136"><net_src comp="1130" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1137"><net_src comp="1130" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1138"><net_src comp="1130" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1142"><net_src comp="180" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="1147"><net_src comp="466" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1150"><net_src comp="1144" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1151"><net_src comp="1144" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1152"><net_src comp="1144" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1156"><net_src comp="470" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1158"><net_src comp="1153" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1162"><net_src comp="494" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1164"><net_src comp="1159" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1165"><net_src comp="1159" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1169"><net_src comp="524" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1174"><net_src comp="542" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="246" pin=8"/></net>

<net id="1179"><net_src comp="590" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="246" pin=6"/></net>

<net id="1184"><net_src comp="626" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="246" pin=4"/></net>

<net id="1189"><net_src comp="654" pin="17"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="1194"><net_src comp="698" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1199"><net_src comp="193" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="1204"><net_src comp="755" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1208"><net_src comp="210" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1213"><net_src comp="200" pin="7"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1216"><net_src comp="1210" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1217"><net_src comp="1210" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1218"><net_src comp="1210" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="1219"><net_src comp="1210" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1220"><net_src comp="1210" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1221"><net_src comp="1210" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1222"><net_src comp="1210" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1223"><net_src comp="1210" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1224"><net_src comp="1210" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1225"><net_src comp="1210" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1226"><net_src comp="1210" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1230"><net_src comp="200" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1235"><net_src comp="766" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1241"><net_src comp="771" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1246"><net_src comp="775" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1248"><net_src comp="1243" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1249"><net_src comp="1243" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="1250"><net_src comp="1243" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1251"><net_src comp="1243" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1252"><net_src comp="1243" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="1253"><net_src comp="1243" pin="1"/><net_sink comp="352" pin=4"/></net>

<net id="1257"><net_src comp="780" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="901" pin=2"/></net>

<net id="1259"><net_src comp="1254" pin="1"/><net_sink comp="907" pin=2"/></net>

<net id="1260"><net_src comp="1254" pin="1"/><net_sink comp="919" pin=2"/></net>

<net id="1261"><net_src comp="1254" pin="1"/><net_sink comp="925" pin=2"/></net>

<net id="1262"><net_src comp="1254" pin="1"/><net_sink comp="936" pin=2"/></net>

<net id="1263"><net_src comp="1254" pin="1"/><net_sink comp="947" pin=2"/></net>

<net id="1264"><net_src comp="1254" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1265"><net_src comp="1254" pin="1"/><net_sink comp="276" pin=4"/></net>

<net id="1266"><net_src comp="1254" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1270"><net_src comp="785" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1272"><net_src comp="1267" pin="1"/><net_sink comp="276" pin=50"/></net>

<net id="1276"><net_src comp="836" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1280"><net_src comp="218" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="1285"><net_src comp="880" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="276" pin=34"/></net>

<net id="1290"><net_src comp="885" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="276" pin=36"/></net>

<net id="1295"><net_src comp="890" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="276" pin=38"/></net>

<net id="1300"><net_src comp="901" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="352" pin=8"/></net>

<net id="1305"><net_src comp="907" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="352" pin=10"/></net>

<net id="1310"><net_src comp="919" pin="3"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="352" pin=12"/></net>

<net id="1315"><net_src comp="925" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="352" pin=14"/></net>

<net id="1320"><net_src comp="936" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="352" pin=16"/></net>

<net id="1325"><net_src comp="947" pin="3"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="352" pin=18"/></net>

<net id="1330"><net_src comp="187" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="276" pin=20"/></net>

<net id="1335"><net_src comp="970" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="276" pin=22"/></net>

<net id="1340"><net_src comp="978" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="276" pin=24"/></net>

<net id="1345"><net_src comp="986" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="276" pin=26"/></net>

<net id="1350"><net_src comp="994" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="276" pin=28"/></net>

<net id="1355"><net_src comp="998" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="276" pin=30"/></net>

<net id="1360"><net_src comp="1002" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="276" pin=32"/></net>

<net id="1365"><net_src comp="1006" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="276" pin=40"/></net>

<net id="1370"><net_src comp="1011" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="276" pin=42"/></net>

<net id="1375"><net_src comp="1016" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="276" pin=44"/></net>

<net id="1380"><net_src comp="1021" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="276" pin=46"/></net>

<net id="1385"><net_src comp="1026" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="276" pin=48"/></net>

<net id="1390"><net_src comp="1031" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="276" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {7 }
	Port: reg_file | {7 }
	Port: pstrb | {5 }
 - Input state : 
	Port: cpu_Pipeline_PROGRAM_LOOP : mem | {2 3 5 6 }
	Port: cpu_Pipeline_PROGRAM_LOOP : reg_file | {3 4 }
  - Chain level:
	State 1
		store_ln26 : 1
	State 2
		lshr_ln : 1
		zext_ln34 : 2
		mem_addr : 3
		insn : 4
	State 3
		opcode : 1
		rd : 1
		rs1 : 1
		rs2 : 1
		func3 : 1
		func7 : 1
		icmp_ln47 : 2
		func7_1 : 3
		funcx : 4
		immI : 1
		sext_ln53 : 2
		tmp : 1
		tmp_1 : 1
		tmp_2 : 1
		tmp_3 : 1
		immS : 2
		sext_ln55 : 3
		tmp_5 : 1
		tmp_4 : 1
		imm_2 : 2
		sext_ln57 : 3
		tmp_s : 1
		tmp_6 : 1
		tmp_9 : 1
		imm_3 : 2
		tmp_7 : 1
		imm_4 : 2
		switch_ln67 : 2
		zext_ln94 : 2
		reg_file_addr : 3
		src1 : 4
		tmp_8 : 1
		trunc_ln95 : 1
		or_ln : 2
		icmp_ln95 : 3
		zext_ln95 : 2
		reg_file_addr_1 : 3
		reg_file_load : 4
	State 4
	State 5
		src2 : 1
		addr : 1
		trunc_ln99 : 2
		res_b : 1
		imm12 : 1
		icmp_ln155 : 3
		br_ln155 : 4
		lshr_ln1 : 2
		zext_ln159 : 3
		mem_addr_1 : 4
		val : 5
		res_10 : 2
		res_9 : 2
		res_8 : 2
	State 6
		xor_ln213 : 1
		res_j_8 : 1
		res_j_7 : 1
		xor_ln207 : 1
		res_j_6 : 1
		res_j_5 : 1
		res_j_4 : 1
		res_j_3 : 1
		res_16 : 1
		zext_ln171 : 2
		res_15 : 1
		zext_ln168 : 2
		res_14 : 1
		sext_ln165 : 2
		res_13 : 1
		sext_ln162 : 2
		zext_ln149 : 1
		zext_ln146 : 1
	State 7
		br_ln244 : 1
		zext_ln248 : 1
		mem_addr_2 : 2
		store_ln248 : 3
		br_ln251 : 1
		reg_file_addr_2 : 1
		store_ln252 : 2
		or_ln13 : 1
		or_ln13_1 : 1
		br_ln13 : 1
		icmp_ln256 : 1
		select_ln256 : 2
		br_ln256 : 2
		store_ln26 : 3
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |      grp_fu_433      |    0    |    39   |
|          |      grp_fu_438      |    0    |    39   |
|          |   icmp_ln47_fu_510   |    0    |    14   |
|          |   icmp_ln95_fu_755   |    0    |    14   |
|          |   icmp_ln155_fu_836  |    0    |    10   |
|          |   icmp_ln201_fu_931  |    0    |    39   |
|   icmp   |   icmp_ln198_fu_942  |    0    |    39   |
|          |  icmp_ln244_fu_1042  |    0    |    10   |
|          |  icmp_ln251_fu_1061  |    0    |    13   |
|          |   icmp_ln13_fu_1070  |    0    |    14   |
|          |  icmp_ln13_1_fu_1075 |    0    |    14   |
|          |  icmp_ln13_2_fu_1086 |    0    |    14   |
|          |  icmp_ln256_fu_1104  |    0    |    10   |
|----------|----------------------|---------|---------|
|          |    func7_1_fu_516    |    0    |    7    |
|          |    res_j_8_fu_901    |    0    |    32   |
|          |    res_j_7_fu_907    |    0    |    32   |
|  select  |    res_j_6_fu_919    |    0    |    32   |
|          |    res_j_5_fu_925    |    0    |    32   |
|          |    res_j_4_fu_936    |    0    |    32   |
|          |    res_j_3_fu_947    |    0    |    32   |
|          | select_ln256_fu_1110 |    0    |    32   |
|----------|----------------------|---------|---------|
|          |      addr_fu_766     |    0    |    39   |
|          |     res_b_fu_775     |    0    |    39   |
|    add   |      pc_2_fu_780     |    0    |    39   |
|          |     res_3_fu_1026    |    0    |    39   |
|          |      res_fu_1031     |    0    |    39   |
|----------|----------------------|---------|---------|
|    shl   |     imm12_fu_785     |    0    |    0    |
|          |     res_8_fu_890     |    0    |   100   |
|----------|----------------------|---------|---------|
|   ashr   |     res_10_fu_880    |    0    |   100   |
|----------|----------------------|---------|---------|
|   lshr   |     res_9_fu_885     |    0    |   100   |
|----------|----------------------|---------|---------|
|    sub   |     res_4_fu_1021    |    0    |    39   |
|----------|----------------------|---------|---------|
|          |   xor_ln213_fu_895   |    0    |    2    |
|    xor   |   xor_ln207_fu_913   |    0    |    2    |
|          |     res_5_fu_1016    |    0    |    32   |
|----------|----------------------|---------|---------|
|          |     res_6_fu_1011    |    0    |    32   |
|    or    |    or_ln13_fu_1080   |    0    |    2    |
|          |   or_ln13_1_fu_1091  |    0    |    2    |
|----------|----------------------|---------|---------|
|    and   |     res_7_fu_1006    |    0    |    32   |
|----------|----------------------|---------|---------|
|   write  |   grp_write_fu_170   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    lshr_ln_fu_451    |    0    |    0    |
|          |       rd_fu_470      |    0    |    0    |
|          |      rs1_fu_478      |    0    |    0    |
|          |      rs2_fu_486      |    0    |    0    |
|          |     func3_fu_494     |    0    |    0    |
|          |     func7_fu_502     |    0    |    0    |
|          |      immI_fu_532     |    0    |    0    |
|          |     tmp_1_fu_554     |    0    |    0    |
|partselect|     tmp_2_fu_562     |    0    |    0    |
|          |     tmp_3_fu_572     |    0    |    0    |
|          |     tmp_5_fu_594     |    0    |    0    |
|          |     tmp_s_fu_630     |    0    |    0    |
|          |     tmp_9_fu_646     |    0    |    0    |
|          |     tmp_7_fu_690     |    0    |    0    |
|          |     tmp_8_fu_731     |    0    |    0    |
|          |    lshr_ln1_fu_842   |    0    |    0    |
|          |   lshr_ln2_fu_1047   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln34_fu_461   |    0    |    0    |
|          |   zext_ln94_fu_726   |    0    |    0    |
|          |   zext_ln95_fu_761   |    0    |    0    |
|          |   zext_ln159_fu_852  |    0    |    0    |
|   zext   |   zext_ln171_fu_970  |    0    |    0    |
|          |   zext_ln168_fu_978  |    0    |    0    |
|          |   zext_ln149_fu_998  |    0    |    0    |
|          |  zext_ln146_fu_1002  |    0    |    0    |
|          |  zext_ln248_fu_1056  |    0    |    0    |
|          |  zext_ln252_fu_1066  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     opcode_fu_466    |    0    |    0    |
|          |   trunc_ln95_fu_741  |    0    |    0    |
|          |   trunc_ln99_fu_771  |    0    |    0    |
|   trunc  |     res_16_fu_966    |    0    |    0    |
|          |     res_15_fu_974    |    0    |    0    |
|          |     res_14_fu_982    |    0    |    0    |
|          |     res_13_fu_990    |    0    |    0    |
|          |  trunc_ln256_fu_1101 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     funcx_fu_524     |    0    |    0    |
|          |      immS_fu_582     |    0    |    0    |
|bitconcatenate|     imm_2_fu_612     |    0    |    0    |
|          |     imm_3_fu_654     |    0    |    0    |
|          |     imm_4_fu_698     |    0    |    0    |
|          |     or_ln_fu_745     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln53_fu_542   |    0    |    0    |
|          |   sext_ln55_fu_590   |    0    |    0    |
|   sext   |   sext_ln57_fu_626   |    0    |    0    |
|          |   sext_ln165_fu_986  |    0    |    0    |
|          |   sext_ln162_fu_994  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_546      |    0    |    0    |
| bitselect|     tmp_4_fu_604     |    0    |    0    |
|          |     tmp_6_fu_638     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  switch_ln67_fu_706  |    0    |    0    |
|          |  switch_ln113_fu_791 |    0    |    0    |
|          |  switch_ln196_fu_812 |    0    |    0    |
|  switch  |  switch_ln180_fu_827 |    0    |    0    |
|          |  switch_ln120_fu_857 |    0    |    0    |
|          |  switch_ln160_fu_953 |    0    |    0    |
|          | switch_ln243_fu_1035 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   1138  |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      addr_reg_1232     |   32   |
|     func3_reg_1159     |    3   |
|     funcx_reg_1166     |   10   |
|   icmp_ln155_reg_1273  |    1   |
|   icmp_ln95_reg_1201   |    1   |
|     imm12_reg_1267     |   32   |
|     imm_3_reg_1186     |   32   |
|     imm_4_reg_1191     |   32   |
|      imm_5_reg_242     |   32   |
|   mem_addr_1_reg_1277  |   10   |
|    mem_addr_reg_1139   |   10   |
|     opcode_reg_1144    |    7   |
|      pc_1_reg_1130     |   32   |
|      pc_2_reg_1254     |   32   |
|       pc_reg_1122      |   32   |
|       rd_reg_1153      |    5   |
|reg_file_addr_1_reg_1205|    5   |
| reg_file_addr_reg_1196 |    5   |
| reg_file_load_reg_1227 |   32   |
|     res_10_reg_1282    |   32   |
|      res_2_reg_272     |   32   |
|     res_3_reg_1382     |   32   |
|     res_4_reg_1377     |   32   |
|     res_5_reg_1372     |   32   |
|     res_6_reg_1367     |   32   |
|     res_7_reg_1362     |   32   |
|     res_8_reg_1292     |   32   |
|     res_9_reg_1287     |   32   |
|     res_b_reg_1243     |   32   |
|     res_j_1_reg_348    |   32   |
|    res_j_3_reg_1322    |   32   |
|    res_j_4_reg_1317    |   32   |
|    res_j_5_reg_1312    |   32   |
|    res_j_6_reg_1307    |   32   |
|    res_j_7_reg_1302    |   32   |
|    res_j_8_reg_1297    |   32   |
|      res_reg_1387      |   32   |
|   sext_ln162_reg_1347  |   32   |
|   sext_ln165_reg_1342  |   32   |
|   sext_ln53_reg_1171   |   32   |
|   sext_ln55_reg_1176   |   32   |
|   sext_ln57_reg_1181   |   32   |
|      src1_reg_1210     |   32   |
|      src2_reg_261      |   32   |
|   trunc_ln99_reg_1238  |    2   |
|      val_reg_1327      |   32   |
|   zext_ln146_reg_1357  |   32   |
|   zext_ln149_reg_1352  |   32   |
|   zext_ln168_reg_1337  |   32   |
|   zext_ln171_reg_1332  |   32   |
+------------------------+--------+
|          Total         |  1307  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_write_fu_170 |  p2  |   3  |   3  |    9   |
| grp_access_fu_187 |  p0  |   5  |  10  |   50   ||    0    ||    25   |
| grp_access_fu_200 |  p0  |   3  |   5  |   15   ||    0    ||    14   |
| grp_access_fu_200 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   74   ||  6.9485 ||    0    ||    48   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1138  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   48   |
|  Register |    -   |  1307  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |  1307  |  1186  |
+-----------+--------+--------+--------+
