arch                                                     	circuit        	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                         	vpr_compiled       	hostname             	rundir                                                                                                                                                                                                                       	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	routed_wirelength	total_nets_routed	total_connections_routed	total_heap_pushes	total_heap_pops	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	crit_path_route_success_iteration	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS  	hold_WNS  	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
k4_N8_topology-0.85sL2-0.15gL4-on-cb-off-sb_22nm_22nm.xml	ch_intrinsics.v	common       	2.75                 	     	0.10           	6588        	4        	0.25          	-1          	-1          	33588      	-1      	-1         	75     	99    	1           	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_custom_switch_block/run002/k4_N8_topology-0.85sL2-0.15gL4-on-cb-off-sb_22nm_22nm.xml/ch_intrinsics.v/common	37268      	99                	130                	378                	508                  	1                 	307                 	305                   	15          	15           	225              	memory                   	auto       	0.05     	805                  	0.38      	0.00             	1.48585       	-153.891            	-1.48585            	1.48585                                                      	0.000412676                      	0.000360107          	0.0530387                       	0.0472305           	1267             	697              	1728                    	233122           	60204          	1.16234e+06           	375248               	2.18283e+06       	9701.45              	18                               	1.86698            	1.86698                                           	-178.211 	-1.86698 	-0.0308982	-0.0308982	0.06                	0.0730797                           	0.0658141               
