{
    "code": "module my_module (\n    input logic clk,\n    input logic reset,\n    input logic [7:0] d,\n    output logic [7:0] data_reg\n);\n\nalways @(posedge clk) begin\n    if (reset) begin\n        data_reg <= 8'b0;\n    end else begin\n        data_reg <= d;\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "m"
    },
    "iterations_used": 3
}