{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598899918685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598899918686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 15:51:58 2020 " "Processing started: Mon Aug 31 15:51:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598899918686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899918686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tutorial1 -c Tutorial1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tutorial1 -c Tutorial1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899918686 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598899919277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598899919278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_fpga_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_fpga_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab1_FPGA_RTL-rtl " "Found design unit 1: Lab1_FPGA_RTL-rtl" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598899929245 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab1_FPGA_RTL " "Found entity 1: Lab1_FPGA_RTL" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598899929245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929245 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1_FPGA_RTL " "Elaborating entity \"Lab1_FPGA_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598899929281 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fpga_sw Lab1_FPGA_RTL.vhd(29) " "VHDL Process Statement warning at Lab1_FPGA_RTL.vhd(29): signal \"fpga_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1598899929282 "|Lab1_FPGA_RTL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fpga_sw Lab1_FPGA_RTL.vhd(31) " "VHDL Process Statement warning at Lab1_FPGA_RTL.vhd(31): signal \"fpga_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1598899929282 "|Lab1_FPGA_RTL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fpga_sw Lab1_FPGA_RTL.vhd(33) " "VHDL Process Statement warning at Lab1_FPGA_RTL.vhd(33): signal \"fpga_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1598899929282 "|Lab1_FPGA_RTL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fpga_sw Lab1_FPGA_RTL.vhd(35) " "VHDL Process Statement warning at Lab1_FPGA_RTL.vhd(35): signal \"fpga_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1598899929282 "|Lab1_FPGA_RTL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "freq Lab1_FPGA_RTL.vhd(24) " "VHDL Process Statement warning at Lab1_FPGA_RTL.vhd(24): inferring latch(es) for signal or variable \"freq\", which holds its previous value in one or more paths through the process" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1598899929283 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[0\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[0\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929284 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[1\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[1\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929284 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[2\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[2\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929284 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[3\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[3\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929284 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[4\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[4\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929284 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[5\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[5\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929284 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[6\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[6\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929284 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[7\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[7\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929285 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[8\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[8\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929285 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[9\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[9\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929285 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[10\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[10\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929285 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[11\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[11\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929285 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[12\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[12\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929285 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[13\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[13\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929285 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[14\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[14\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929285 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[15\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[15\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929286 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[16\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[16\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929286 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[17\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[17\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929286 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[18\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[18\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929286 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[19\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[19\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929286 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[20\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[20\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929286 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[21\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[21\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929286 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[22\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[22\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929286 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[23\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[23\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929287 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[24\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[24\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929287 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[25\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[25\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929287 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[26\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[26\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929287 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[27\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[27\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929287 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[28\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[28\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929287 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[29\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[29\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929287 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[30\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[30\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929287 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[31\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[31\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899929287 "|Lab1_FPGA_RTL"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1598899929977 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598899930375 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598899930375 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_sw\[2\] " "No output dependent on input pin \"fpga_sw\[2\]\"" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598899930492 "|Lab1_FPGA_RTL|fpga_sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_sw\[3\] " "No output dependent on input pin \"fpga_sw\[3\]\"" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598899930492 "|Lab1_FPGA_RTL|fpga_sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_sw\[4\] " "No output dependent on input pin \"fpga_sw\[4\]\"" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598899930492 "|Lab1_FPGA_RTL|fpga_sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_sw\[5\] " "No output dependent on input pin \"fpga_sw\[5\]\"" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598899930492 "|Lab1_FPGA_RTL|fpga_sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_sw\[6\] " "No output dependent on input pin \"fpga_sw\[6\]\"" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598899930492 "|Lab1_FPGA_RTL|fpga_sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_sw\[7\] " "No output dependent on input pin \"fpga_sw\[7\]\"" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598899930492 "|Lab1_FPGA_RTL|fpga_sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_sw\[8\] " "No output dependent on input pin \"fpga_sw\[8\]\"" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598899930492 "|Lab1_FPGA_RTL|fpga_sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_sw\[9\] " "No output dependent on input pin \"fpga_sw\[9\]\"" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598899930492 "|Lab1_FPGA_RTL|fpga_sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1598899930492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598899930493 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598899930493 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598899930493 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598899930493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598899930542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 15:52:10 2020 " "Processing ended: Mon Aug 31 15:52:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598899930542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598899930542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598899930542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598899930542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1598899931909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598899931910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 15:52:11 2020 " "Processing started: Mon Aug 31 15:52:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598899931910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1598899931910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Tutorial1 -c Tutorial1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Tutorial1 -c Tutorial1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1598899931910 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1598899932042 ""}
{ "Info" "0" "" "Project  = Tutorial1" {  } {  } 0 0 "Project  = Tutorial1" 0 0 "Fitter" 0 0 1598899932043 ""}
{ "Info" "0" "" "Revision = Tutorial1" {  } {  } 0 0 "Revision = Tutorial1" 0 0 "Fitter" 0 0 1598899932043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1598899932202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1598899932202 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Tutorial1 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Tutorial1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1598899932212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598899932265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598899932265 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1598899932740 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1598899932765 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1598899932911 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1598899947358 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_clk_50~inputCLKENA0 26 global CLKCTRL_G10 " "fpga_clk_50~inputCLKENA0 with 26 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1598899947463 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1598899947463 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598899947464 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1598899947467 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598899947467 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598899947468 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1598899947468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1598899947468 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1598899947468 ""}
{ "Info" "ISTA_SDC_FOUND" "Lab1_FPGA_RTL.sdc " "Reading SDC File: 'Lab1_FPGA_RTL.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1598899948109 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1598899948112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1598899948112 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1598899948113 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598899948113 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598899948113 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  fpga_clk_50 " "  20.000  fpga_clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598899948113 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1598899948113 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1598899948114 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1598899948114 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1598899948114 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598899948163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1598899955370 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1598899955548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598899956592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1598899957272 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1598899957771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598899957771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1598899959026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1598899964577 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1598899964577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1598899964905 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1598899964905 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1598899964905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598899964909 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1598899966435 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598899966477 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598899966825 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598899966826 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598899967161 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598899969596 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/output_files/Tutorial1.fit.smsg " "Generated suppressed messages file C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/output_files/Tutorial1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1598899969926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6561 " "Peak virtual memory: 6561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598899970581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 15:52:50 2020 " "Processing ended: Mon Aug 31 15:52:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598899970581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598899970581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598899970581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1598899970581 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1598899971829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598899971830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 15:52:51 2020 " "Processing started: Mon Aug 31 15:52:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598899971830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1598899971830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Tutorial1 -c Tutorial1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Tutorial1 -c Tutorial1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1598899971830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1598899972725 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1598899978490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598899979006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 15:52:59 2020 " "Processing ended: Mon Aug 31 15:52:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598899979006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598899979006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598899979006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1598899979006 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1598899979722 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1598899980414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598899980415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 15:53:00 2020 " "Processing started: Mon Aug 31 15:53:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598899980415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1598899980415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Tutorial1 -c Tutorial1 " "Command: quartus_sta Tutorial1 -c Tutorial1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1598899980415 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1598899980556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1598899981280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1598899981280 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598899981333 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598899981333 ""}
{ "Info" "ISTA_SDC_FOUND" "Lab1_FPGA_RTL.sdc " "Reading SDC File: 'Lab1_FPGA_RTL.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1598899981991 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1598899982018 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598899982018 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1598899982019 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1598899982036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.435 " "Worst-case setup slack is 15.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899982073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899982073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.435               0.000 fpga_clk_50  " "   15.435               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899982073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598899982073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.375 " "Worst-case hold slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899982083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899982083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 fpga_clk_50  " "    0.375               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899982083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598899982083 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598899982094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598899982110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.240 " "Worst-case minimum pulse width slack is 9.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899982121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899982121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.240               0.000 fpga_clk_50  " "    9.240               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899982121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598899982121 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1598899982140 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1598899982173 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1598899983213 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598899983313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.511 " "Worst-case setup slack is 15.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899983335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899983335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.511               0.000 fpga_clk_50  " "   15.511               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899983335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598899983335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899983343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899983343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 fpga_clk_50  " "    0.378               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899983343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598899983343 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598899983353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598899983362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.301 " "Worst-case minimum pulse width slack is 9.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899983375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899983375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.301               0.000 fpga_clk_50  " "    9.301               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899983375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598899983375 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1598899983390 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1598899983584 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1598899984387 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598899984454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.378 " "Worst-case setup slack is 17.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899984465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899984465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.378               0.000 fpga_clk_50  " "   17.378               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899984465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598899984465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899984473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899984473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 fpga_clk_50  " "    0.182               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899984473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598899984473 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598899984484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598899984491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.114 " "Worst-case minimum pulse width slack is 9.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899984500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899984500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.114               0.000 fpga_clk_50  " "    9.114               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899984500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598899984500 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1598899984514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598899984699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.592 " "Worst-case setup slack is 17.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899984708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899984708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.592               0.000 fpga_clk_50  " "   17.592               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899984708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598899984708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899984715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899984715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 fpga_clk_50  " "    0.174               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899984715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598899984715 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598899984724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598899984732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.076 " "Worst-case minimum pulse width slack is 9.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899984739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899984739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.076               0.000 fpga_clk_50  " "    9.076               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598899984739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598899984739 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1598899986360 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1598899986360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5140 " "Peak virtual memory: 5140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598899986469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 15:53:06 2020 " "Processing ended: Mon Aug 31 15:53:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598899986469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598899986469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598899986469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1598899986469 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus Prime Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1598899987252 ""}
