m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1
Ehashtable
Z1 w1619518900
Z2 DPx4 work 11 utilram_pkg 0 22 Ba]B:1OJj<T5oh[eO>V9`3
Z3 DPx4 work 10 stream_pkg 0 22 @;@f>CMn1bGTeOYbz_TP_3
Z4 DPx8 synopsys 10 attributes 0 22 dc>JdEHRM@6GGENe5bZ?D1
Z5 DPx4 ieee 14 std_logic_misc 0 22 dN]HY6l5ohPcZ:TaC@B;53
Z6 DPx4 work 8 tpch_pkg 0 22 8FQ7N:;jR7lGY]i@W`RM62
Z7 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z8 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z9 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 719
R0
Z10 8/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd
Z11 F/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd
l0
L13 1
Vn4>hBZDzn8@MPm=UJL;SL1
!s100 3]L[g?;U]1n;]f>QU?:T=0
Z12 OV;C;2020.1;71
32
Z13 !s110 1619518901
!i10b 1
Z14 !s108 1619518901.000000
Z15 !s90 -modelsimini|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/modelsim.ini|-quiet|-work|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/default_library|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd|
Z16 !s107 /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd|
!i113 1
Z17 o-quiet -work /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/default_library -check_synthesis -lint -rangecheck -pedanticerrors -explicit
Z18 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
R5
R6
R7
R8
R9
DEx4 work 9 hashtable 0 22 n4>hBZDzn8@MPm=UJL;SL1
!i122 719
l77
L52 128
VW5joS;FNFlETMVei1TJLQ3
!s100 L^5z618>cE9?:IMSG8]_52
R12
32
R13
!i10b 1
R14
R15
R16
!i113 1
R17
R18
Pparallelpatterns_pkg
R4
R5
R7
R8
R9
!i122 710
w1619518863
R0
8/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd
F/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd
l0
L26 1
VK@9nAiOgl<io6>BU_Rde<2
!s100 hT4K:MP^=:^i5mP2A2QKJ1
R12
32
!s110 1619518863
!i10b 1
!s108 1619518863.000000
!s90 -modelsimini|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/modelsim.ini|-quiet|-work|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/default_library|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd|
!s107 /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd|
!i113 1
R17
R18
Epricesummary
w1619222053
Z19 DPx4 work 20 parallelpatterns_pkg 0 22 K@9nAiOgl<io6>BU_Rde<2
R3
Z20 DPx4 work 8 tpch_pkg 0 22 H7H0gM<DLL8KTM4_ASV?d1
R4
R5
R7
R8
R9
!i122 884
R0
8/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd
F/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd
l0
L19 1
VN[QR?VWij8]U_aCAS1PmV1
!s100 0MT8@P;i9_cbd_bF>Ke@m2
R12
32
!s110 1619528775
!i10b 1
!s108 1619528775.000000
!s90 -modelsimini|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/modelsim.ini|-quiet|-work|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/default_library|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd|
!s107 /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd|
!i113 1
R17
R18
Epu
Z21 w1619531373
R20
R19
R3
R7
R4
R5
R8
R9
!i122 1048
R0
Z22 8/tmp/tmpwlg57j4c.vhd
Z23 F/tmp/tmpwlg57j4c.vhd
l0
L12 1
VkhoHo9BVPhZ^g:BM:IcV=2
!s100 cj7@Q6Vez?jno^eU?j`@^0
R12
32
Z24 !s110 1619531374
!i10b 1
Z25 !s108 1619531374.000000
Z26 !s90 -modelsimini|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/modelsim.ini|-quiet|-work|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/default_library|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/tmp/tmpwlg57j4c.vhd|
Z27 !s107 /tmp/tmpwlg57j4c.vhd|
!i113 1
R17
R18
Abehavioral
R20
R19
R3
R7
R4
R5
R8
R9
DEx4 work 2 pu 0 22 khoHo9BVPhZ^g:BM:IcV=2
!i122 1048
l443
L163 958
V4`KkfWHXg:Q>Vam1Yl<dA2
!s100 QL<h]f;HH62_Le^WHmBj62
R12
32
R24
!i10b 1
R25
R26
R27
!i113 1
R17
R18
Ereducestage
w1619518962
R20
R3
R4
R5
R19
DPx4 ieee 17 fixed_float_types 0 22 j<WD5SZ6`I4KC;8P]h@_10
DPx4 ieee 17 fixed_generic_pkg 0 22 Rl?j<5:i_L<aE9]<7A]V?0
DPx13 ieee_proposed 9 fixed_pkg 0 22 ^>PE^?le`@`U>X4g@UbL11
R7
R8
R9
!i122 781
R0
8/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd
F/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd
l0
L15 1
VXk2Kf<0Da1XcI7iboOoEm3
!s100 EEc`5JPfU]21RJz8d>U7<0
R12
32
!s110 1619528318
!i10b 1
!s108 1619528318.000000
!s90 -modelsimini|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/modelsim.ini|-quiet|-work|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/default_library|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd|
!s107 /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd|
!i113 1
R17
R18
Ereducestream
Z28 w1619518805
DPx4 work 20 parallelpatterns_pkg 0 22 ezgfzhNX8nVKjHMD:96aD1
R4
R5
R3
R7
R8
R9
!i122 705
R0
Z29 8/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd
Z30 F/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd
l0
L8 1
VcllPLUYDQSIhdc?0;h4[:3
!s100 8AXNH;J5>@2LMA[W2z=Ce1
R12
32
!s110 1619518806
!i10b 1
!s108 1619518806.000000
Z31 !s90 -modelsimini|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/modelsim.ini|-quiet|-work|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/default_library|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd|
Z32 !s107 /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd|
!i113 1
R17
R18
Abehavioral
DPx4 work 20 parallelpatterns_pkg 0 22 BZlMiUzI903>`mX5AP8::3
R4
R5
R3
R7
R8
R9
DEx4 work 12 reducestream 0 22 FlO885bRRnbk[E<;S^Cnh2
!i122 618
l95
L72 138
V>?Q1_j5_SFLB=nRf1SN^f0
!s100 ]G]ooA=gQ1zg`=UV5?=zE1
R12
32
!s110 1619518155
!i10b 1
!s108 1619518155.000000
R31
R32
!i113 1
R17
R18
Pstream_pkg
R7
R4
R5
R8
R9
!i122 497
Z33 w1618325840
R0
Z34 8/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd
Z35 F/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd
l0
Z36 L20 1
V@;@f>CMn1bGTeOYbz_TP_3
!s100 H^bnO5B8FSCTl4z79U=Xe1
R12
32
b1
Z37 !s110 1619508373
!i10b 1
Z38 !s108 1619508372.000000
Z39 !s90 -modelsimini|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/modelsim.ini|-quiet|-work|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/default_library|-defercheck|-nocheck|-permissive|-explicit|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd|
Z40 !s107 /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd|
!i113 1
Z41 o-permissive -quiet -work /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/default_library -defercheck -nocheck -explicit
R18
Bbody
R3
R7
R4
R5
R8
R9
!i122 497
l0
L440 1
V[IzFCKMQ=c1hY`D`00<UA1
!s100 9BWeX6E9dE>dIJHnMf5Vf0
R12
32
R37
!i10b 1
R38
R39
R40
!i113 1
R41
R18
Estreamaccumulator
Z42 w1619518881
R4
R5
R6
R7
R8
R9
!i122 716
R0
Z43 8/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamAccumulator.vhd
Z44 F/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamAccumulator.vhd
l0
L30 1
V[EfH3E;2VVj:21UFbNLgG0
!s100 I8CSciHCH88cS3;QJTWZZ0
R12
32
Z45 !s110 1619518882
!i10b 1
Z46 !s108 1619518882.000000
Z47 !s90 -modelsimini|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/modelsim.ini|-quiet|-work|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/default_library|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamAccumulator.vhd|
Z48 !s107 /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamAccumulator.vhd|
!i113 1
R17
R18
Abehavioral
R4
R5
R6
R7
R8
R9
DEx4 work 17 streamaccumulator 0 22 [EfH3E;2VVj:21UFbNLgG0
!i122 716
l102
L79 117
VLV53X;Z]5XJ?K8]lXJzUC3
!s100 ]?l8BEZ1W;4eTE@c<o@fY3
R12
32
R45
!i10b 1
R46
R47
R48
!i113 1
R17
R18
Estringwriterinterface
Z49 w1619532565
R7
R4
R5
R8
R9
!i122 1162
R0
Z50 8/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/WriterInterface.vhd
Z51 F/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/WriterInterface.vhd
l0
L7 1
V1a[8O0SMhcInjOS=n_cTS0
!s100 R6icFl>blW<F5b5Ro5ij:2
R12
32
Z52 !s110 1619532566
!i10b 1
Z53 !s108 1619532566.000000
Z54 !s90 -modelsimini|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/modelsim.ini|-quiet|-work|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/default_library|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/WriterInterface.vhd|
!s107 /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/WriterInterface.vhd|
!i113 1
R17
R18
Abehavioral
R7
R4
R5
R8
R9
Z55 DEx4 work 21 stringwriterinterface 0 22 1a[8O0SMhcInjOS=n_cTS0
!i122 1162
l122
Z56 L50 160
Z57 VJe9ob5:`BClLl69k8DiK53
Z58 !s100 J;[3IaJN>TA4MkRdUBfC01
R12
32
R52
!i10b 1
R53
R54
Z59 !s107 /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/WriterInterface.vhd|
!i113 1
R17
R18
Ptpch_pkg
R4
R5
R7
R8
R9
!i122 786
Z60 w1619519070
R0
Z61 8/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd
Z62 F/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd
l0
L10 1
VH7H0gM<DLL8KTM4_ASV?d1
!s100 IEjJEnO33gH8QE<G[M`lT1
R12
32
b1
Z63 !s110 1619528347
!i10b 1
Z64 !s108 1619528347.000000
Z65 !s90 -modelsimini|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/modelsim.ini|-quiet|-work|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/default_library|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd|
Z66 !s107 /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd|
!i113 1
R17
R18
Bbody
R20
R4
R5
R7
R8
R9
!i122 786
l0
L474 1
VADhz04n8[>ziRW<haK^nc0
!s100 @Tmkb^1XER1WBEe<DR3jc1
R12
32
R63
!i10b 1
R64
R65
R66
!i113 1
R17
R18
Putilram_pkg
R4
R5
R7
R8
R9
!i122 698
R33
R0
8/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam_pkg.vhd
F/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam_pkg.vhd
l0
R36
VBa]B:1OJj<T5oh[eO>V9`3
!s100 cA9@M154@KmI<YR>jNGIm1
R12
32
!s110 1619518765
!i10b 1
!s108 1619518765.000000
!s90 -modelsimini|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/modelsim.ini|-quiet|-work|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/default_library|-defercheck|-nocheck|-permissive|-explicit|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam_pkg.vhd|
!s107 /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam_pkg.vhd|
!i113 1
R41
R18
