
---------- Begin Simulation Statistics ----------
simSeconds                                   0.001232                       # Number of seconds simulated (Second)
simTicks                                   1232034895                       # Number of ticks simulated (Tick)
finalTick                                  1232034895                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.72                       # Real time elapsed on the host (Second)
hostTickRate                                183320058                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     798408                       # Number of bytes of host memory used (Byte)
simInsts                                      1916896                       # Number of instructions simulated (Count)
simOps                                        3412735                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   285220                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     507789                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          2707770                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.412581                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.707924                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3578502                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      139                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        3552785                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    467                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               165885                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            204777                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  37                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             2543263                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.396940                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.228407                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    809664     31.84%     31.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    524660     20.63%     52.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    766050     30.12%     82.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    294102     11.56%     94.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    136439      5.36%     99.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      8194      0.32%     99.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      2345      0.09%     99.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      1614      0.06%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       143      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::9                        39      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::10                       13      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::11                        0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::12                        0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                10                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               2543263                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1464     67.37%     67.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     67.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     67.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     67.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     67.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     67.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     67.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     67.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     67.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     67.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     67.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     67.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     67.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      3      0.14%     67.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     67.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      3      0.14%     67.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     1      0.05%     67.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     67.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     67.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     67.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   12      0.55%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    132      6.07%     74.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    93      4.28%     78.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               447     20.57%     99.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               18      0.83%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        33604      0.95%      0.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2418861     68.08%     69.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        71014      2.00%     71.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1635      0.05%     71.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       115847      3.26%     74.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     74.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          385      0.01%     74.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1074      0.03%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1016      0.03%     74.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3207      0.09%     74.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     74.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     74.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          292      0.01%     74.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     74.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     74.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       110595      3.11%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       110595      3.11%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       219250      6.17%     86.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       104384      2.94%     89.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       235097      6.62%     96.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       125897      3.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3552785                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.312070                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                2173                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000612                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8238922                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3030270                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2793911                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1412551                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   714283                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           702482                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2814837                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       706517                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                         667690                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                   4765172                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         1.76                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.14                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.25                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                     35445                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1246                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          164507                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         454836                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        239342                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        26800                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        16537                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          168      0.05%      0.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         24605      8.00%      8.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         5127      1.67%      9.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        20493      6.66%     16.38% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       231282     75.19%     91.58% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        18436      5.99%     97.57% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.57% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         7470      2.43%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         307581                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          150      0.37%      0.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         1380      3.41%      3.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         1413      3.49%      7.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          977      2.42%      9.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        21915     54.20%     63.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        13659     33.78%     97.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     97.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          939      2.32%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         40433                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch           28      0.10%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            2      0.01%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          314      1.13%      1.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          304      1.09%      2.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        25113     90.32%     92.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          298      1.07%     93.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     93.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1746      6.28%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        27805                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           18      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        23225      8.69%      8.70% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         3714      1.39%     10.09% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        19516      7.31%     17.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       209364     78.37%     95.77% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond         4777      1.79%     97.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         6531      2.44%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       267145                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           18      0.07%      0.07% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.07% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          229      0.84%      0.91% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          300      1.10%      2.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        24724     90.88%     92.89% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          201      0.74%     93.63% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.63% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1732      6.37%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        27204                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch           18      0.07%      0.07% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.07% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.07% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.07% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond        24013     99.93%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total        24031                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          229      7.22%      7.22% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect          300      9.45%     16.67% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          711     22.41%     39.08% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          201      6.33%     45.41% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     45.41% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond         1732     54.59%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total         3173                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        63446     20.63%     20.63% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       193289     62.84%     83.47% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        24605      8.00%     91.47% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        26241      8.53%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       307581                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        18982     68.96%     68.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         7267     26.40%     95.35% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            2      0.01%     95.36% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect         1277      4.64%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        27528                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            231450                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       170473                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             27805                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            625                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups               307581                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                18415                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  234972                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.763935                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1392                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           27963                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              26241                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1722                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          168      0.05%      0.05% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        24605      8.00%      8.05% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         5127      1.67%      9.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        20493      6.66%     16.38% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       231282     75.19%     91.58% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        18436      5.99%     97.57% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.57% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         7470      2.43%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       307581                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           59      0.08%      0.08% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        24605     33.89%     33.97% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          348      0.48%     34.45% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        20493     28.22%     62.67% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        19308     26.59%     89.26% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          326      0.45%     89.71% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     89.71% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         7470     10.29%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         72609                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          314      1.71%      1.71% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      1.71% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        17803     96.68%     98.38% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          298      1.62%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        18415                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          314      1.71%      1.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        17803     96.68%     98.38% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          298      1.62%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        18415                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1232034895                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        27963                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        26241                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1722                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         2050                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        30013                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                27000                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  26995                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               3770                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  23225                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               23225                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          165141                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             102                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             27440                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      2509988                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.359662                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.885477                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1071929     42.71%     42.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          692555     27.59%     70.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          273885     10.91%     81.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          133118      5.30%     86.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          137284      5.47%     91.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          149098      5.94%     97.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            6419      0.26%     98.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           13948      0.56%     98.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             524      0.02%     98.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::9            4861      0.19%     98.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::10          10957      0.44%     99.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::11            151      0.01%     99.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::12          15259      0.61%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value           12                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      2509988                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          56                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 23230                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        31840      0.93%      0.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2313702     67.80%     68.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        70988      2.08%     70.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1421      0.04%     70.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       113329      3.32%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          346      0.01%     74.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          832      0.02%     74.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     74.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          854      0.03%     74.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3116      0.09%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          162      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       110592      3.24%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       110592      3.24%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       195432      5.73%     86.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       102645      3.01%     89.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       231422      6.78%     96.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       125430      3.68%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3412735                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         15259                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              1916896                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                3412735                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        1916896                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          3412735                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.412581                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.707924                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             654929                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             698645                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           3038924                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           426854                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          228075                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        31840      0.93%      0.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      2313702     67.80%     68.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        70988      2.08%     70.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1421      0.04%     70.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       113329      3.32%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           32      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          346      0.01%     74.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          832      0.02%     74.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     74.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          854      0.03%     74.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         3116      0.09%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          162      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       110592      3.24%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       110592      3.24%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       195432      5.73%     86.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       102645      3.01%     89.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       231422      6.78%     96.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       125430      3.68%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      3412735                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       267145                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       217855                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        49272                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       209364                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        57763                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        23230                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        23225                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data         654431                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            654431                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        654449                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           654449                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        13171                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           13171                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        13185                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          13185                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    651419860                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    651419860                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    651419860                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    651419860                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       667602                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        667602                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       667634                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       667634                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.019729                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.019729                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.019749                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.019749                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 49458.648546                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 49458.648546                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 49406.132727                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 49406.132727                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         9786                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          209                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      46.822967                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         4946                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              4946                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         6298                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          6298                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         6298                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         6298                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         6873                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         6873                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         6887                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         6887                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    319061925                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    319061925                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    320155745                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    320155745                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.010295                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.010295                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.010316                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.010316                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 46422.512003                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 46422.512003                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 46486.967475                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 46486.967475                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   6377                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           25                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           25                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       189735                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       189735                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           28                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           28                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.107143                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.107143                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        63245                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        63245                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       469560                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       469560                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.107143                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.107143                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data       156520                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total       156520                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           28                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           28                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           28                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           28                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       428507                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          428507                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        10802                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         10802                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    475546890                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    475546890                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       439309                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       439309                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.024589                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.024589                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 44023.966858                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 44023.966858                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         6298                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         6298                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         4504                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         4504                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    145344745                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    145344745                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.010252                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.010252                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 32270.147647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 32270.147647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data           18                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total            18                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data           14                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           14                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data           32                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total           32                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.437500                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.437500                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data           14                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           14                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data      1093820                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      1093820                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.437500                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.437500                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data        78130                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total        78130                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       225924                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         225924                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2369                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2369                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    175872970                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    175872970                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       228293                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       228293                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.010377                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.010377                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 74239.328831                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 74239.328831                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2369                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2369                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    173717180                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    173717180                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.010377                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.010377                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 73329.328831                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 73329.328831                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1232034895                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           496.647565                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               661392                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               6889                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              96.006968                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              176995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   496.647565                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.970015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.970015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           71                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          300                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          141                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            1342269                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           1342269                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1232034895                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   317370                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                371650                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1813831                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 12782                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  27630                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               183070                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   623                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3719676                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1168                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1232034895                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1232034895                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts             3517340                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           270658                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          451324                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         229818                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.298980                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        1489986                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       1335546                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         809932                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        576129                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       3638792                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      2191578                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            681142                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1208318                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             244135                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       2263506                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   56494                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                         93                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  274                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1857                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    192626                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 11550                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            2543263                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.482097                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.863668                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   631037     24.81%     24.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    55089      2.17%     26.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1857137     73.02%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                2                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              2543263                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               2123563                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.784248                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             307581                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.113592                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       249286                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst         190822                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            190822                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        190822                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           190822                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1804                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1804                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1804                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1804                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    136142370                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    136142370                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    136142370                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    136142370                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       192626                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        192626                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       192626                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       192626                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.009365                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.009365                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.009365                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.009365                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 75466.945676                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 75466.945676                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 75466.945676                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 75466.945676                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          597                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               597                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          324                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           324                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          324                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          324                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1480                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1480                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1480                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1480                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    114817430                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    114817430                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    114817430                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    114817430                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.007683                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.007683                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.007683                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.007683                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 77579.344595                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 77579.344595                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 77579.344595                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 77579.344595                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    597                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       190822                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          190822                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1804                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1804                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    136142370                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    136142370                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       192626                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       192626                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.009365                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.009365                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 75466.945676                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 75466.945676                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          324                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          324                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1480                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1480                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    114817430                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    114817430                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.007683                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.007683                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 77579.344595                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 77579.344595                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1232034895                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           800.087185                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               192301                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1479                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             130.020960                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               86905                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   800.087185                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.781335                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.781335                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          881                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          112                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           63                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          100                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          606                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.860352                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             386731                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            386731                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1232034895                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     27630                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      19487                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    84569                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                3578641                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                46689                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   454836                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  239342                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    64                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        73                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    84557                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             27                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8649                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        19072                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                27721                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  3497525                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 3496393                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   2382412                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   3416520                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.291244                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.697321                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           7280                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1232034895                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1232034895                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       11139                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   27982                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   68                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  27                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  11267                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    5                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    153                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             426854                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.096176                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            18.987809                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 417691     97.85%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  443      0.10%     97.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 3323      0.78%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  101      0.02%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   55      0.01%     98.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   73      0.02%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   71      0.02%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   66      0.02%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   78      0.02%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   65      0.02%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                138      0.03%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                356      0.08%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                400      0.09%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                725      0.17%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                695      0.16%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1490      0.35%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                221      0.05%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                125      0.03%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                252      0.06%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 66      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 54      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                178      0.04%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 42      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 13      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  4      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  4      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  9      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  6      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  8      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               97      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              782                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               426854                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores            694178                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.dtb.rdAccesses                  450923                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  230066                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       422                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        93                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1232034895                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  192910                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       439                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1232034895                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1232034895                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  27630                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   342868                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  105366                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1945                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1800752                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                264702                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3679060                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    56                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    523                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1015                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 252558                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             6678163                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    11987546                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  3824549                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    828134                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               6199854                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   478280                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      68                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  57                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     80536                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                 2120497                       # count of registers freed and written back to integer free list (Count)
system.cpu.rename.fpReturned                   572711                       # count of registers freed and written back to floating point free list (Count)
system.cpu.rob.reads                          6070421                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7189057                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1916896                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3412735                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    40                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       455                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     33                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   3173                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      3206                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    33                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  3173                       # number of overall hits (Count)
system.l2.overallHits::total                     3206                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1444                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 3716                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    5160                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1444                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                3716                       # number of overall misses (Count)
system.l2.overallMisses::total                   5160                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       112465990                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       280497035                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          392963025                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      112465990                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      280497035                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         392963025                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               1477                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               6889                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  8366                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1477                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              6889                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 8366                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.977657                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.539411                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.616782                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.977657                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.539411                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.616782                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 77885.034626                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 75483.593918                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    76155.625000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 77885.034626                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 75483.593918                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   76155.625000                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  845                       # number of writebacks (Count)
system.l2.writebacks::total                       845                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1444                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             3716                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                5160                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1444                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            3716                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               5160                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     99016015                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    245869635                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      344885650                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     99016015                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    245869635                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     344885650                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.977657                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.539411                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.616782                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.977657                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.539411                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.616782                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 68570.647507                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 66165.133208                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 66838.304264                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 68570.647507                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 66165.133208                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 66838.304264                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           3606                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           75                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             75                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              33                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 33                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1444                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1444                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    112465990                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    112465990                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1477                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1477                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.977657                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.977657                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 77885.034626                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 77885.034626                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1444                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1444                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     99016015                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     99016015                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.977657                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.977657                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 68570.647507                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 68570.647507                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 69                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    69                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             2302                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2302                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    169941590                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      169941590                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2371                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2371                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.970898                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.970898                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 73823.453519                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 73823.453519                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         2302                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            2302                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    148483825                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    148483825                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.970898                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.970898                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 64502.096003                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 64502.096003                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           3104                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              3104                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         1414                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            1414                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    110555445                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    110555445                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         4518                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          4518                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.312970                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.312970                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 78186.311881                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 78186.311881                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         1414                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         1414                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     97385810                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     97385810                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.312970                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.312970                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 68872.567185                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 68872.567185                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks          597                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              597                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          597                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          597                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         4946                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             4946                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         4946                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         4946                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1232034895                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  1944.763056                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        15265                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       5654                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.699859                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     159.838067                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       302.878239                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      1482.046749                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.078046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.147890                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.723656                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.949591                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  252                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  322                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1049                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  425                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     128382                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    128382                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1232034895                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       845.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1444.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      3706.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001656534620                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           50                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           50                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               11320                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                781                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        5160                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        845                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      5160                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      845                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      22.82                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  5160                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  845                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    4098                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     882                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     146                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     56                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           50                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     102.940000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     45.709244                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    337.274091                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127            48     96.00%     96.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            1      2.00%     98.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2304-2431            1      2.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            50                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           50                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.500000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.480098                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.839096                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               34     68.00%     68.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                9     18.00%     86.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                5     10.00%     96.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      4.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            50                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  330240                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                54080                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              268044356.00016022                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              43894860.62405724                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    1232023520                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     205166.28                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        92416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       237184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        52800                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 75010862.415548712015                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 192514027.778409630060                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 42855929.011653520167                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1444                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         3716                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          845                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     40649035                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     95766165                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  27893493745                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28150.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     25771.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  33010051.77                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        92352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       237824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         330176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        92352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        92352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        54080                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        54080                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1443                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         3716                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            5159                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          845                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            845                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       74958916                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      193033494                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         267992409                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     74958916                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      74958916                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     43894861                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         43894861                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     43894861                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      74958916                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     193033494                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        311887270                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 5150                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 825                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          177                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          246                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          360                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          347                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          368                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          470                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          405                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          266                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          247                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          114                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           86                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           40                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           93                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           60                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                39852700                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              25750000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          136415200                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 7738.39                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26488.39                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                4295                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                669                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            83.40                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           81.09                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1003                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   380.171486                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   232.351829                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   354.233730                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          272     27.12%     27.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          239     23.83%     50.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          117     11.67%     62.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           71      7.08%     69.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           53      5.28%     74.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           24      2.39%     77.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           44      4.39%     81.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           21      2.09%     83.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          162     16.15%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1003                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            329600                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten          52800                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              267.524890                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               42.855929                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.42                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.09                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               83.08                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1232034895                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         3305820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         1734315                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       16593360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        652500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 97113120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    190314450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    312836640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     622550205                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   505.302413                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    811127320                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     41080000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    379827575                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         3912720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         2072070                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       20170500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       3654000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 97113120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    190049970                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    313059360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     630031740                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   511.374915                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    812002640                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     41080000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    378952255                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1232034895                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2857                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           845                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1595                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2302                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2302                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2858                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        12759                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        12759                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   12759                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       384256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       384256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   384256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               5160                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     5160    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 5160                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1232034895                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            15106370                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           27351540                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           7600                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2440                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               5997                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         5791                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          597                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             4192                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                1                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               1                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2371                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2371                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1480                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          4518                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3553                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        20157                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  23710                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       132672                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       757440                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  890112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            3609                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     54272                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             11976                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.104292                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.305925                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   10728     89.58%     89.58% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1247     10.41%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       1      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               11976                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1232034895                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           12025650                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2019289                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           9403940                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         15344                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         6974                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1244                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1243                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
