library ieee;
use ieee.std_logic_1164.all;

entity t_ff_tb is

end entity t_ff_tb;

architecture behavioural of t_ff_tb is

	component t_ff

		port(
			t : in std_logic;
			reset : in std_logic;
			clk : in std_logic;
			q : inout std_logic
			);

	end component t_ff;

	signal t, reset, clk, q : std_logic;

begin
	uut: t_ff port map(
				t => t,
				reset => reset,
				clk => clk,
				q => q
				);

	

end behavioural;
