<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_U_U_fc690012</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_fc690012'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_U_U_fc690012')">rsnoc_z_H_R_G_G2_U_U_fc690012</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.98</td>
<td class="s6 cl rt"><a href="mod105.html#Line" > 66.12</a></td>
<td class="s0 cl rt"><a href="mod105.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod105.html#Toggle" >  0.51</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod105.html#Branch" > 53.27</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod105.html#inst_tag_19341"  onclick="showContent('inst_tag_19341')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport</a></td>
<td class="s2 cl rt"> 29.98</td>
<td class="s6 cl rt"><a href="mod105.html#Line" > 66.12</a></td>
<td class="s0 cl rt"><a href="mod105.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod105.html#Toggle" >  0.51</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod105.html#Branch" > 53.27</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_U_U_fc690012'>
<hr>
<a name="inst_tag_19341"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_19341" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.98</td>
<td class="s6 cl rt"><a href="mod105.html#Line" > 66.12</a></td>
<td class="s0 cl rt"><a href="mod105.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod105.html#Toggle" >  0.51</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod105.html#Branch" > 53.27</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.99</td>
<td class="s6 cl rt"> 68.78</td>
<td class="s4 cl rt"> 40.43</td>
<td class="s0 cl rt">  2.18</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.59</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod424.html#inst_tag_145660" >usb_axi_m0_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1108.html#inst_tag_345389" id="tag_urg_inst_345389">Ia</a></td>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 73.54</td>
<td class="s5 cl rt"> 53.85</td>
<td class="s0 cl rt">  4.36</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.35</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod8.html#inst_tag_201" id="tag_urg_inst_201">Id</a></td>
<td class="s0 cl rt">  2.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod231.html#inst_tag_44882" id="tag_urg_inst_44882">Igc</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod502.html#inst_tag_166017" id="tag_urg_inst_166017">Ip1</a></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod587.html#inst_tag_194573" id="tag_urg_inst_194573">Ip2</a></td>
<td class="s0 cl rt">  1.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_45364" id="tag_urg_inst_45364">Ip3</a></td>
<td class="s0 cl rt">  1.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod693.html#inst_tag_220133" id="tag_urg_inst_220133">Ir</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"> 56.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.82</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod30_0.html#inst_tag_542" id="tag_urg_inst_542">Irspfp</a></td>
<td class="s0 cl rt">  1.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod958.html#inst_tag_300219" id="tag_urg_inst_300219">Is</a></td>
<td class="s3 cl rt"> 39.78</td>
<td class="s5 cl rt"> 58.62</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.50</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod561.html#inst_tag_190041" id="tag_urg_inst_190041">Isereq</a></td>
<td class="s4 cl rt"> 44.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  3.11</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.16</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1082.html#inst_tag_337693" id="tag_urg_inst_337693">Isersp</a></td>
<td class="s4 cl rt"> 47.90</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.16</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod844.html#inst_tag_271728" id="tag_urg_inst_271728">Ist</a></td>
<td class="s4 cl rt"> 42.53</td>
<td class="s6 cl rt"> 65.22</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.89</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.01</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod454.html#inst_tag_159550" id="tag_urg_inst_159550">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254335" id="tag_urg_inst_254335">ud1043</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254314" id="tag_urg_inst_254314">ud510</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254315" id="tag_urg_inst_254315">ud516</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254334" id="tag_urg_inst_254334">ud532</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254333" id="tag_urg_inst_254333">ud557</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254332" id="tag_urg_inst_254332">ud564</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254331" id="tag_urg_inst_254331">ud582</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254330" id="tag_urg_inst_254330">ud609</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254329" id="tag_urg_inst_254329">ud617</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254328" id="tag_urg_inst_254328">ud637</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254327" id="tag_urg_inst_254327">ud664</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254326" id="tag_urg_inst_254326">ud672</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254325" id="tag_urg_inst_254325">ud692</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254324" id="tag_urg_inst_254324">ud719</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254323" id="tag_urg_inst_254323">ud727</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254322" id="tag_urg_inst_254322">ud747</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254321" id="tag_urg_inst_254321">ud774</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254320" id="tag_urg_inst_254320">ud782</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254319" id="tag_urg_inst_254319">ud802</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254318" id="tag_urg_inst_254318">ud829</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254317" id="tag_urg_inst_254317">ud837</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254316" id="tag_urg_inst_254316">ud856</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254313" id="tag_urg_inst_254313">ud884</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254312" id="tag_urg_inst_254312">ud892</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254341" id="tag_urg_inst_254341">ud911</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254340" id="tag_urg_inst_254340">ud938</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254339" id="tag_urg_inst_254339">ud946</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45044" id="tag_urg_inst_45044">ursrrerg</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45043" id="tag_urg_inst_45043">ursrrerg612</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45042" id="tag_urg_inst_45042">ursrrerg667</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45041" id="tag_urg_inst_45041">ursrrerg722</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45040" id="tag_urg_inst_45040">ursrrerg777</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45039" id="tag_urg_inst_45039">ursrrerg832</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45038" id="tag_urg_inst_45038">ursrrerg887</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45045" id="tag_urg_inst_45045">ursrrerg941</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271697" id="tag_urg_inst_271697">ursrserdx01g</a></td>
<td class="s6 cl rt"> 69.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271696" id="tag_urg_inst_271696">ursrserdx01g620</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271695" id="tag_urg_inst_271695">ursrserdx01g675</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271694" id="tag_urg_inst_271694">ursrserdx01g730</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271693" id="tag_urg_inst_271693">ursrserdx01g785</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271692" id="tag_urg_inst_271692">ursrserdx01g840</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271691" id="tag_urg_inst_271691">ursrserdx01g895</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271698" id="tag_urg_inst_271698">ursrserdx01g949</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod646.html#inst_tag_212321" id="tag_urg_inst_212321">uu78b5daf1ff</a></td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_fc690012'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod105.html" >rsnoc_z_H_R_G_G2_U_U_fc690012</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>245</td><td>162</td><td>66.12</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>142983</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>142988</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>142993</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>142998</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143005</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143038</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143043</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143048</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143053</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143059</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143092</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143097</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143102</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143107</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143113</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143146</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143151</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143156</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143161</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143167</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143200</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143205</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143210</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143215</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143221</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143254</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143259</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143264</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143269</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143275</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143308</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143313</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143318</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143323</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143329</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>143334</td><td>9</td><td>2</td><td>22.22</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143438</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143443</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143448</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143453</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>143464</td><td>9</td><td>2</td><td>22.22</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143716</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>143779</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>143790</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>143801</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>143812</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143941</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143947</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>143952</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143961</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>143966</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>143974</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>143978</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>143982</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>144057</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>144064</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>144082</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>144096</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>144110</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>144124</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
142982                  ,	Gen_Req_SeqId
142983     1/1          ,	Gen_Req_SeqUnOrdered
142984     1/1          ,	Gen_Req_SeqUnique
142985     1/1          ,	Gen_Req_User
142986     <font color = "red">0/1     ==>  ,	Gen_Req_Vld</font>
                        MISSING_ELSE
142987                  ,	Gen_Rsp_Data
142988     1/1          ,	Gen_Rsp_Last
142989     1/1          ,	Gen_Rsp_Opc
142990     1/1          ,	Gen_Rsp_Rdy
142991     <font color = "red">0/1     ==>  ,	Gen_Rsp_SeqId</font>
                        MISSING_ELSE
142992                  ,	Gen_Rsp_SeqUnOrdered
142993     1/1          ,	Gen_Rsp_Status
142994     1/1          ,	Gen_Rsp_Vld
142995     1/1          ,	Sys_Clk
142996     <font color = "red">0/1     ==>  ,	Sys_Clk_ClkS</font>
                        MISSING_ELSE
142997                  ,	Sys_Clk_En
142998     1/1          ,	Sys_Clk_EnS
142999     1/1          ,	Sys_Clk_RetRstN
143000     1/1          ,	Sys_Clk_RstN
143001     <font color = "red">0/1     ==>  ,	Sys_Clk_Tm</font>
                        MISSING_ELSE
143002                  ,	Sys_Pwr_Idle
143003                  ,	Sys_Pwr_WakeUp
143004                  ,	WakeUp_Axi
143005     1/1          ,	WakeUp_Gen
143006     1/1          );
143007     1/1          	output [31:0] Axi_ar_addr          ;
143008     <font color = "red">0/1     ==>  	output [1:0]  Axi_ar_burst         ;</font>
                        MISSING_ELSE
143009                  	output [3:0]  Axi_ar_cache         ;
143010                  	output [3:0]  Axi_ar_id            ;
143011                  	output [3:0]  Axi_ar_len           ;
143012                  	output        Axi_ar_lock          ;
143013                  	output [2:0]  Axi_ar_prot          ;
143014                  	input         Axi_ar_ready         ;
143015                  	output [2:0]  Axi_ar_size          ;
143016                  	output        Axi_ar_valid         ;
143017                  	output [31:0] Axi_aw_addr          ;
143018                  	output [1:0]  Axi_aw_burst         ;
143019                  	output [3:0]  Axi_aw_cache         ;
143020                  	output [3:0]  Axi_aw_id            ;
143021                  	output [3:0]  Axi_aw_len           ;
143022                  	output        Axi_aw_lock          ;
143023                  	output [2:0]  Axi_aw_prot          ;
143024                  	input         Axi_aw_ready         ;
143025                  	output [2:0]  Axi_aw_size          ;
143026                  	output        Axi_aw_valid         ;
143027                  	input  [3:0]  Axi_b_id             ;
143028                  	output        Axi_b_ready          ;
143029                  	input  [1:0]  Axi_b_resp           ;
143030                  	input         Axi_b_valid          ;
143031                  	input  [31:0] Axi_r_data           ;
143032                  	input  [3:0]  Axi_r_id             ;
143033                  	input         Axi_r_last           ;
143034                  	output        Axi_r_ready          ;
143035                  	input  [1:0]  Axi_r_resp           ;
143036                  	input         Axi_r_valid          ;
143037                  	output [31:0] Axi_w_data           ;
143038     1/1          	output        Axi_w_last           ;
143039     1/1          	input         Axi_w_ready          ;
143040     1/1          	output [3:0]  Axi_w_strb           ;
143041     <font color = "red">0/1     ==>  	output        Axi_w_valid          ;</font>
                        MISSING_ELSE
143042                  	output        Debug_PwrOn          ;
143043     1/1          	input  [31:0] Gen_Req_Addr         ;
143044     1/1          	input  [3:0]  Gen_Req_Be           ;
143045     1/1          	input         Gen_Req_BurstType    ;
143046     <font color = "red">0/1     ==>  	input  [31:0] Gen_Req_Data         ;</font>
                        MISSING_ELSE
143047                  	input         Gen_Req_Last         ;
143048     1/1          	input  [5:0]  Gen_Req_Len1         ;
143049     1/1          	input         Gen_Req_Lock         ;
143050     1/1          	input  [2:0]  Gen_Req_Opc          ;
143051     <font color = "red">0/1     ==>  	output        Gen_Req_Rdy          ;</font>
                        MISSING_ELSE
143052                  	input  [3:0]  Gen_Req_SeqId        ;
143053     1/1          	input         Gen_Req_SeqUnOrdered ;
143054     1/1          	input         Gen_Req_SeqUnique    ;
143055     1/1          	input  [7:0]  Gen_Req_User         ;
143056     <font color = "red">0/1     ==>  	input         Gen_Req_Vld          ;</font>
                        MISSING_ELSE
143057                  	output [31:0] Gen_Rsp_Data         ;
143058                  	output        Gen_Rsp_Last         ;
143059     1/1          	output [2:0]  Gen_Rsp_Opc          ;
143060     1/1          	input         Gen_Rsp_Rdy          ;
143061     1/1          	output [3:0]  Gen_Rsp_SeqId        ;
143062     <font color = "red">0/1     ==>  	output        Gen_Rsp_SeqUnOrdered ;</font>
                        MISSING_ELSE
143063                  	output [1:0]  Gen_Rsp_Status       ;
143064                  	output        Gen_Rsp_Vld          ;
143065                  	input         Sys_Clk              ;
143066                  	input         Sys_Clk_ClkS         ;
143067                  	input         Sys_Clk_En           ;
143068                  	input         Sys_Clk_EnS          ;
143069                  	input         Sys_Clk_RetRstN      ;
143070                  	input         Sys_Clk_RstN         ;
143071                  	input         Sys_Clk_Tm           ;
143072                  	output        Sys_Pwr_Idle         ;
143073                  	output        Sys_Pwr_WakeUp       ;
143074                  	output        WakeUp_Axi           ;
143075                  	output        WakeUp_Gen           ;
143076                  	wire [31:0] u_134_Req_Addr          ;
143077                  	wire [3:0]  u_134_Req_Be            ;
143078                  	wire        u_134_Req_BurstType     ;
143079                  	wire [31:0] u_134_Req_Data          ;
143080                  	wire        u_134_Req_Last          ;
143081                  	wire [5:0]  u_134_Req_Len1          ;
143082                  	wire        u_134_Req_Lock          ;
143083                  	wire [2:0]  u_134_Req_Opc           ;
143084                  	wire        u_134_Req_Rdy           ;
143085                  	wire [3:0]  u_134_Req_SeqId         ;
143086                  	wire        u_134_Req_SeqUnOrdered  ;
143087                  	wire        u_134_Req_SeqUnique     ;
143088                  	wire [7:0]  u_134_Req_User          ;
143089                  	wire        u_134_Req_Vld           ;
143090                  	wire [31:0] u_134_Rsp_Data          ;
143091                  	wire        u_134_Rsp_Last          ;
143092     1/1          	wire [2:0]  u_134_Rsp_Opc           ;
143093     1/1          	wire        u_134_Rsp_Rdy           ;
143094     1/1          	wire [3:0]  u_134_Rsp_SeqId         ;
143095     <font color = "red">0/1     ==>  	wire        u_134_Rsp_SeqUnOrdered  ;</font>
                        MISSING_ELSE
143096                  	wire [1:0]  u_134_Rsp_Status        ;
143097     1/1          	wire        u_134_Rsp_Vld           ;
143098     1/1          	wire        u_171_Idle              ;
143099     1/1          	wire        u_171_WakeUp            ;
143100     <font color = "red">0/1     ==>  	wire [31:0] Axi1_Ar_Addr            ;</font>
                        MISSING_ELSE
143101                  	wire [1:0]  Axi1_Ar_Burst           ;
143102     1/1          	wire [3:0]  Axi1_Ar_Cache           ;
143103     1/1          	wire [3:0]  Axi1_Ar_Id              ;
143104     1/1          	wire [3:0]  Axi1_Ar_Len             ;
143105     <font color = "red">0/1     ==>  	wire        Axi1_Ar_Lock            ;</font>
                        MISSING_ELSE
143106                  	wire [2:0]  Axi1_Ar_Prot            ;
143107     1/1          	wire        Axi1_Ar_Ready           ;
143108     1/1          	wire [2:0]  Axi1_Ar_Size            ;
143109     1/1          	wire        Axi1_Ar_Valid           ;
143110     <font color = "red">0/1     ==>  	wire [31:0] Axi1_Aw_Addr            ;</font>
                        MISSING_ELSE
143111                  	wire [1:0]  Axi1_Aw_Burst           ;
143112                  	wire [3:0]  Axi1_Aw_Cache           ;
143113     1/1          	wire [3:0]  Axi1_Aw_Id              ;
143114     1/1          	wire [3:0]  Axi1_Aw_Len             ;
143115     1/1          	wire        Axi1_Aw_Lock            ;
143116     <font color = "red">0/1     ==>  	wire [2:0]  Axi1_Aw_Prot            ;</font>
                        MISSING_ELSE
143117                  	wire        Axi1_Aw_Ready           ;
143118                  	wire [2:0]  Axi1_Aw_Size            ;
143119                  	wire        Axi1_Aw_Valid           ;
143120                  	wire [31:0] Axi1_W_Data             ;
143121                  	wire        Axi1_W_Last             ;
143122                  	wire        Axi1_W_Ready            ;
143123                  	wire [3:0]  Axi1_W_Strb             ;
143124                  	wire        Axi1_W_Valid            ;
143125                  	reg         First                   ;
143126                  	wire [31:0] GenLcl_Req_Addr         ;
143127                  	wire [3:0]  GenLcl_Req_Be           ;
143128                  	wire        GenLcl_Req_BurstType    ;
143129                  	wire [31:0] GenLcl_Req_Data         ;
143130                  	wire        GenLcl_Req_Last         ;
143131                  	wire [5:0]  GenLcl_Req_Len1         ;
143132                  	wire        GenLcl_Req_Lock         ;
143133                  	wire [2:0]  GenLcl_Req_Opc          ;
143134                  	wire        GenLcl_Req_Rdy          ;
143135                  	wire [3:0]  GenLcl_Req_SeqId        ;
143136                  	wire        GenLcl_Req_SeqUnOrdered ;
143137                  	wire        GenLcl_Req_SeqUnique    ;
143138                  	wire [7:0]  GenLcl_Req_User         ;
143139                  	wire        GenLcl_Req_Vld          ;
143140                  	wire [31:0] GenLcl_Rsp_Data         ;
143141                  	wire        GenLcl_Rsp_Last         ;
143142                  	wire [2:0]  GenLcl_Rsp_Opc          ;
143143                  	wire        GenLcl_Rsp_Rdy          ;
143144                  	wire [3:0]  GenLcl_Rsp_SeqId        ;
143145                  	wire        GenLcl_Rsp_SeqUnOrdered ;
143146     1/1          	wire [1:0]  GenLcl_Rsp_Status       ;
143147     1/1          	wire        GenLcl_Rsp_Vld          ;
143148     1/1          	wire        InfoMultiBeatExcl       ;
143149     <font color = "red">0/1     ==>  	reg         InfoMultiBeatExclOnce   ;</font>
                        MISSING_ELSE
143150                  	wire        LockAbort               ;
143151     1/1          	wire        ReqPwr_Idle             ;
143152     1/1          	wire        ReqPwr_WakeUp           ;
143153     1/1          	wire        RspPwr_Idle             ;
143154     <font color = "red">0/1     ==>  	wire        RspPwr_WakeUp           ;</font>
                        MISSING_ELSE
143155                  	assign Axi1_Ar_Ready = Axi_ar_ready;
143156     1/1          	assign Axi1_Aw_Ready = Axi_aw_ready;
143157     1/1          	assign Axi1_W_Ready = Axi_w_ready;
143158     1/1          	rsnoc_z_H_R_N_A_G2_R_Rsp_c29ec720 Rspb(
143159     <font color = "red">0/1     ==>  		.Axi_b_id( Axi_b_id )</font>
                        MISSING_ELSE
143160                  	,	.Axi_b_ready( Axi_b_ready )
143161     1/1          	,	.Axi_b_resp( Axi_b_resp )
143162     1/1          	,	.Axi_b_valid( Axi_b_valid )
143163     1/1          	,	.Axi_r_data( Axi_r_data )
143164     <font color = "red">0/1     ==>  	,	.Axi_r_id( Axi_r_id )</font>
                        MISSING_ELSE
143165                  	,	.Axi_r_last( Axi_r_last )
143166                  	,	.Axi_r_ready( Axi_r_ready )
143167     1/1          	,	.Axi_r_resp( Axi_r_resp )
143168     1/1          	,	.Axi_r_valid( Axi_r_valid )
143169     1/1          	,	.Gen_Rsp_Data( GenLcl_Rsp_Data )
143170     <font color = "red">0/1     ==>  	,	.Gen_Rsp_Last( GenLcl_Rsp_Last )</font>
                        MISSING_ELSE
143171                  	,	.Gen_Rsp_Opc( GenLcl_Rsp_Opc )
143172                  	,	.Gen_Rsp_Rdy( GenLcl_Rsp_Rdy )
143173                  	,	.Gen_Rsp_SeqId( GenLcl_Rsp_SeqId )
143174                  	,	.Gen_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
143175                  	,	.Gen_Rsp_Status( GenLcl_Rsp_Status )
143176                  	,	.Gen_Rsp_Vld( GenLcl_Rsp_Vld )
143177                  	,	.LockAbort( LockAbort )
143178                  	,	.PwrOn( 1'b1 )
143179                  	,	.Sys_Clk( Sys_Clk )
143180                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
143181                  	,	.Sys_Clk_En( Sys_Clk_En )
143182                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
143183                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
143184                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
143185                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
143186                  	,	.Sys_Pwr_Idle( RspPwr_Idle )
143187                  	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
143188                  	);
143189                  	rsnoc_z_H_R_G_U_Q_U_853f9d663c uu853f9d663c(
143190                  		.GenLcl_Req_Addr( u_134_Req_Addr )
143191                  	,	.GenLcl_Req_Be( u_134_Req_Be )
143192                  	,	.GenLcl_Req_BurstType( u_134_Req_BurstType )
143193                  	,	.GenLcl_Req_Data( u_134_Req_Data )
143194                  	,	.GenLcl_Req_Last( u_134_Req_Last )
143195                  	,	.GenLcl_Req_Len1( u_134_Req_Len1 )
143196                  	,	.GenLcl_Req_Lock( u_134_Req_Lock )
143197                  	,	.GenLcl_Req_Opc( u_134_Req_Opc )
143198                  	,	.GenLcl_Req_Rdy( u_134_Req_Rdy )
143199                  	,	.GenLcl_Req_SeqId( u_134_Req_SeqId )
143200     1/1          	,	.GenLcl_Req_SeqUnOrdered( u_134_Req_SeqUnOrdered )
143201     1/1          	,	.GenLcl_Req_SeqUnique( u_134_Req_SeqUnique )
143202     1/1          	,	.GenLcl_Req_User( u_134_Req_User )
143203     <font color = "red">0/1     ==>  	,	.GenLcl_Req_Vld( u_134_Req_Vld )</font>
                        MISSING_ELSE
143204                  	,	.GenLcl_Rsp_Data( u_134_Rsp_Data )
143205     1/1          	,	.GenLcl_Rsp_Last( u_134_Rsp_Last )
143206     1/1          	,	.GenLcl_Rsp_Opc( u_134_Rsp_Opc )
143207     1/1          	,	.GenLcl_Rsp_Rdy( u_134_Rsp_Rdy )
143208     <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_SeqId( u_134_Rsp_SeqId )</font>
                        MISSING_ELSE
143209                  	,	.GenLcl_Rsp_SeqUnOrdered( u_134_Rsp_SeqUnOrdered )
143210     1/1          	,	.GenLcl_Rsp_Status( u_134_Rsp_Status )
143211     1/1          	,	.GenLcl_Rsp_Vld( u_134_Rsp_Vld )
143212     1/1          	,	.GenPrt_Req_Addr( Gen_Req_Addr )
143213     <font color = "red">0/1     ==>  	,	.GenPrt_Req_Be( Gen_Req_Be )</font>
                        MISSING_ELSE
143214                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
143215     1/1          	,	.GenPrt_Req_Data( Gen_Req_Data )
143216     1/1          	,	.GenPrt_Req_Last( Gen_Req_Last )
143217     1/1          	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
143218     <font color = "red">0/1     ==>  	,	.GenPrt_Req_Lock( Gen_Req_Lock )</font>
                        MISSING_ELSE
143219                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
143220                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
143221     1/1          	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
143222     1/1          	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
143223     1/1          	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
143224     <font color = "red">0/1     ==>  	,	.GenPrt_Req_User( Gen_Req_User )</font>
                        MISSING_ELSE
143225                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
143226                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
143227                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
143228                  	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
143229                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
143230                  	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
143231                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
143232                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
143233                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
143234                  	,	.Sys_Clk( Sys_Clk )
143235                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
143236                  	,	.Sys_Clk_En( Sys_Clk_En )
143237                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
143238                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
143239                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
143240                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
143241                  	,	.Sys_Pwr_Idle( u_171_Idle )
143242                  	,	.Sys_Pwr_WakeUp( u_171_WakeUp )
143243                  	);
143244                  	rsnoc_z_H_R_G_U_P_U_5512aa03 uu5512aa03(
143245                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
143246                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
143247                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
143248                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
143249                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
143250                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
143251                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
143252                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
143253                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
143254     1/1          	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
143255     1/1          	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
143256     1/1          	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
143257     <font color = "red">0/1     ==>  	,	.GenLcl_Req_User( GenLcl_Req_User )</font>
                        MISSING_ELSE
143258                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
143259     1/1          	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
143260     1/1          	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
143261     1/1          	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
143262     <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )</font>
                        MISSING_ELSE
143263                  	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
143264     1/1          	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
143265     1/1          	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
143266     1/1          	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
143267     <font color = "red">0/1     ==>  	,	.GenPrt_Req_Addr( u_134_Req_Addr )</font>
                        MISSING_ELSE
143268                  	,	.GenPrt_Req_Be( u_134_Req_Be )
143269     1/1          	,	.GenPrt_Req_BurstType( u_134_Req_BurstType )
143270     1/1          	,	.GenPrt_Req_Data( u_134_Req_Data )
143271     1/1          	,	.GenPrt_Req_Last( u_134_Req_Last )
143272     <font color = "red">0/1     ==>  	,	.GenPrt_Req_Len1( u_134_Req_Len1 )</font>
                        MISSING_ELSE
143273                  	,	.GenPrt_Req_Lock( u_134_Req_Lock )
143274                  	,	.GenPrt_Req_Opc( u_134_Req_Opc )
143275     1/1          	,	.GenPrt_Req_Rdy( u_134_Req_Rdy )
143276     1/1          	,	.GenPrt_Req_SeqId( u_134_Req_SeqId )
143277     1/1          	,	.GenPrt_Req_SeqUnOrdered( u_134_Req_SeqUnOrdered )
143278     <font color = "red">0/1     ==>  	,	.GenPrt_Req_SeqUnique( u_134_Req_SeqUnique )</font>
                        MISSING_ELSE
143279                  	,	.GenPrt_Req_User( u_134_Req_User )
143280                  	,	.GenPrt_Req_Vld( u_134_Req_Vld )
143281                  	,	.GenPrt_Rsp_Data( u_134_Rsp_Data )
143282                  	,	.GenPrt_Rsp_Last( u_134_Rsp_Last )
143283                  	,	.GenPrt_Rsp_Opc( u_134_Rsp_Opc )
143284                  	,	.GenPrt_Rsp_Rdy( u_134_Rsp_Rdy )
143285                  	,	.GenPrt_Rsp_SeqId( u_134_Rsp_SeqId )
143286                  	,	.GenPrt_Rsp_SeqUnOrdered( u_134_Rsp_SeqUnOrdered )
143287                  	,	.GenPrt_Rsp_Status( u_134_Rsp_Status )
143288                  	,	.GenPrt_Rsp_Vld( u_134_Rsp_Vld )
143289                  	);
143290                  	rsnoc_z_H_R_N_A_G2_R_Req_c29ec720 Reqb(
143291                  		.Axi_ar_addr( Axi1_Ar_Addr )
143292                  	,	.Axi_ar_burst( Axi1_Ar_Burst )
143293                  	,	.Axi_ar_cache( Axi1_Ar_Cache )
143294                  	,	.Axi_ar_id( Axi1_Ar_Id )
143295                  	,	.Axi_ar_len( Axi1_Ar_Len )
143296                  	,	.Axi_ar_lock( Axi1_Ar_Lock )
143297                  	,	.Axi_ar_prot( Axi1_Ar_Prot )
143298                  	,	.Axi_ar_ready( Axi1_Ar_Ready )
143299                  	,	.Axi_ar_size( Axi1_Ar_Size )
143300                  	,	.Axi_ar_valid( Axi1_Ar_Valid )
143301                  	,	.Axi_aw_addr( Axi1_Aw_Addr )
143302                  	,	.Axi_aw_burst( Axi1_Aw_Burst )
143303                  	,	.Axi_aw_cache( Axi1_Aw_Cache )
143304                  	,	.Axi_aw_id( Axi1_Aw_Id )
143305                  	,	.Axi_aw_len( Axi1_Aw_Len )
143306                  	,	.Axi_aw_lock( Axi1_Aw_Lock )
143307                  	,	.Axi_aw_prot( Axi1_Aw_Prot )
143308     1/1          	,	.Axi_aw_ready( Axi1_Aw_Ready )
143309     1/1          	,	.Axi_aw_size( Axi1_Aw_Size )
143310     1/1          	,	.Axi_aw_valid( Axi1_Aw_Valid )
143311     <font color = "red">0/1     ==>  	,	.Axi_w_data( Axi1_W_Data )</font>
                        MISSING_ELSE
143312                  	,	.Axi_w_last( Axi1_W_Last )
143313     1/1          	,	.Axi_w_ready( Axi1_W_Ready )
143314     1/1          	,	.Axi_w_strb( Axi1_W_Strb )
143315     1/1          	,	.Axi_w_valid( Axi1_W_Valid )
143316     <font color = "red">0/1     ==>  	,	.Gen_Req_Addr( GenLcl_Req_Addr )</font>
                        MISSING_ELSE
143317                  	,	.Gen_Req_Be( GenLcl_Req_Be )
143318     1/1          	,	.Gen_Req_BurstType( GenLcl_Req_BurstType )
143319     1/1          	,	.Gen_Req_Data( GenLcl_Req_Data )
143320     1/1          	,	.Gen_Req_Last( GenLcl_Req_Last )
143321     <font color = "red">0/1     ==>  	,	.Gen_Req_Len1( GenLcl_Req_Len1 )</font>
                        MISSING_ELSE
143322                  	,	.Gen_Req_Lock( GenLcl_Req_Lock )
143323     1/1          	,	.Gen_Req_Opc( GenLcl_Req_Opc )
143324     1/1          	,	.Gen_Req_Rdy( GenLcl_Req_Rdy )
143325     1/1          	,	.Gen_Req_SeqId( GenLcl_Req_SeqId )
143326     <font color = "red">0/1     ==>  	,	.Gen_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )</font>
                        MISSING_ELSE
143327                  	,	.Gen_Req_SeqUnique( GenLcl_Req_SeqUnique )
143328                  	,	.Gen_Req_User( GenLcl_Req_User )
143329     1/1          	,	.Gen_Req_Vld( GenLcl_Req_Vld )
143330     1/1          	,	.LockAbort( LockAbort )
143331     1/1          	,	.PwrOn( 1'b1 )
143332     <font color = "red">0/1     ==>  	,	.Sys_Clk( Sys_Clk )</font>
                        MISSING_ELSE
143333                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
143334     1/1          	,	.Sys_Clk_En( Sys_Clk_En )
143335     <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
143336     <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
143337     <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
143338     <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
143339     <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( ReqPwr_Idle )</font>
143340     <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )</font>
143341     <font color = "red">0/1     ==>  	);</font>
143342     1/1          	assign Axi_ar_addr = Axi1_Ar_Addr;
                   <font color = "red">==>  MISSING_DEFAULT</font>
143343                  	assign Axi_ar_burst = Axi1_Ar_Burst;
143344                  	assign Axi_ar_cache = Axi1_Ar_Cache;
143345                  	assign Axi_ar_id = Axi1_Ar_Id;
143346                  	assign Axi_ar_len = Axi1_Ar_Len;
143347                  	assign Axi_ar_lock = Axi1_Ar_Lock;
143348                  	assign Axi_ar_prot = Axi1_Ar_Prot;
143349                  	assign Axi_ar_size = Axi1_Ar_Size;
143350                  	assign Axi_ar_valid = Axi1_Ar_Valid;
143351                  	assign Axi_aw_addr = Axi1_Aw_Addr;
143352                  	assign Axi_aw_burst = Axi1_Aw_Burst;
143353                  	assign Axi_aw_cache = Axi1_Aw_Cache;
143354                  	assign Axi_aw_id = Axi1_Aw_Id;
143355                  	assign Axi_aw_len = Axi1_Aw_Len;
143356                  	assign Axi_aw_lock = Axi1_Aw_Lock;
143357                  	assign Axi_aw_prot = Axi1_Aw_Prot;
143358                  	assign Axi_aw_size = Axi1_Aw_Size;
143359                  	assign Axi_aw_valid = Axi1_Aw_Valid;
143360                  	assign Axi_w_data = Axi1_W_Data;
143361                  	assign Axi_w_last = Axi1_W_Last;
143362                  	assign Axi_w_strb = Axi1_W_Strb;
143363                  	assign Axi_w_valid = Axi1_W_Valid;
143364                  	assign Debug_PwrOn = 1'b1;
143365                  	assign Sys_Pwr_Idle = ReqPwr_Idle &amp; RspPwr_Idle;
143366                  	assign Sys_Pwr_WakeUp = ReqPwr_WakeUp | RspPwr_WakeUp;
143367                  	assign WakeUp_Axi = Axi_b_valid | Axi_r_valid;
143368                  	assign WakeUp_Gen = Gen_Req_Vld;
143369                  	assign InfoMultiBeatExcl =
143370                  				Gen_Req_Vld &amp; First &amp; ( Gen_Req_Opc == 3'b010 | Gen_Req_Opc == 3'b101 ) &amp; ~ ( 6'b000011 &gt;= Gen_Req_Len1 );
143371                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143372                  		if ( ! Sys_Clk_RstN )
143373                  			First &lt;= #1.0 ( 1'b1 );
143374                  		else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
143375                  			First &lt;= #1.0 ( Gen_Req_Last );
143376                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
143377                  		if ( ! Sys_Clk_RstN )
143378                  			InfoMultiBeatExclOnce &lt;= #1.0 ( 1'b0 );
143379                  		else if ( ~ InfoMultiBeatExclOnce )
143380                  			InfoMultiBeatExclOnce &lt;= #1.0 ( InfoMultiBeatExcl );
143381                  	// synopsys translate_off
143382                  	// synthesis translate_off
143383                  	always @( posedge Sys_Clk )
143384                  		if ( Sys_Clk_RstN &amp; InfoMultiBeatExcl &amp; ~ InfoMultiBeatExclOnce &amp; !($test$plusargs(&quot;disableAllHwInfo&quot;)) &amp; !($test$plusargs(&quot;disableHwInfoAAB#000&quot;))) begin
143385                  			$display(&quot;%0t - [HwInfo AAB#000][AXI Target NIU] (%m) - Handling a multi-beat exclusive access.&quot;,$realtime); if ($test$plusargs(&quot;stopOnHwInfoAAB#000&quot;)) $stop;
143386                  		end
143387                  	// synthesis translate_on
143388                  	// synopsys translate_on
143389                  	endmodule
143390                  
143391                  
143392                  
143393                  // FlexNoC version    : 4.7.0
143394                  // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
143395                  // Exported Structure : /Specification.Architecture.Structure
143396                  // ExportOption       : /verilog
143397                  
143398                  `timescale 1ps/1ps
143399                  module rsnoc_z_H_R_G_T2_Tt_Sp_b31256eb (
143400                  	IdInfo_0_AddrBase
143401                  ,	IdInfo_0_AddrMask
143402                  ,	IdInfo_0_Debug
143403                  ,	IdInfo_0_Id
143404                  ,	IdInfo_1_AddrBase
143405                  ,	IdInfo_1_AddrMask
143406                  ,	IdInfo_1_Debug
143407                  ,	IdInfo_1_Id
143408                  ,	Translation_0_Aperture
143409                  ,	Translation_0_Id
143410                  ,	Translation_0_PathFound
143411                  ,	Translation_0_SubFound
143412                  );
143413                  	output [29:0] IdInfo_0_AddrBase       ;
143414                  	output [29:0] IdInfo_0_AddrMask       ;
143415                  	output        IdInfo_0_Debug          ;
143416                  	input  [1:0]  IdInfo_0_Id             ;
143417                  	output [29:0] IdInfo_1_AddrBase       ;
143418                  	output [29:0] IdInfo_1_AddrMask       ;
143419                  	output        IdInfo_1_Debug          ;
143420                  	input  [1:0]  IdInfo_1_Id             ;
143421                  	input  [8:0]  Translation_0_Aperture  ;
143422                  	output [1:0]  Translation_0_Id        ;
143423                  	output        Translation_0_PathFound ;
143424                  	output        Translation_0_SubFound  ;
143425                  	wire [8:0]  u_28b6                    ;
143426                  	wire        u_3971                    ;
143427                  	wire        u_502a                    ;
143428                  	wire        u_6213                    ;
143429                  	wire        u_a0b1                    ;
143430                  	reg  [29:0] IdInfo_0_AddrBase         ;
143431                  	reg  [29:0] IdInfo_0_AddrMask         ;
143432                  	reg         IdInfo_0_Debug            ;
143433                  	reg  [29:0] IdInfo_1_AddrBase         ;
143434                  	reg  [29:0] IdInfo_1_AddrMask         ;
143435                  	reg         IdInfo_1_Debug            ;
143436                  	reg  [1:0]  Translation_0_Id          ;
143437                  	wire [3:0]  uTranslation_0_Id_caseSel ;
143438     1/1          	always @( IdInfo_0_Id ) begin
143439     1/1          		case ( IdInfo_0_Id )
143440     1/1          			2'b11 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
143441     <font color = "red">0/1     ==>  			2'b10 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;</font>
                        MISSING_ELSE
143442                  			2'b01 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
143443     1/1          			2'b0  : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
143444     1/1          		endcase
143445     1/1          	end
143446     <font color = "red">0/1     ==>  	always @( IdInfo_0_Id ) begin</font>
                        MISSING_ELSE
143447                  		case ( IdInfo_0_Id )
143448     1/1          			2'b11 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
143449     1/1          			2'b10 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
143450     1/1          			2'b01 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
143451     <font color = "red">0/1     ==>  			2'b0  : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;</font>
                        MISSING_ELSE
143452                  		endcase
143453     1/1          	end
143454     1/1          	always @( IdInfo_0_Id ) begin
143455     1/1          		case ( IdInfo_0_Id )
143456     <font color = "red">0/1     ==>  			2'b11 : IdInfo_0_Debug = 1'b0 ;</font>
                        MISSING_ELSE
143457                  			2'b10 : IdInfo_0_Debug = 1'b0 ;
143458                  			2'b01 : IdInfo_0_Debug = 1'b0 ;
143459     1/1          			2'b0  : IdInfo_0_Debug = 1'b0 ;
143460     1/1          		endcase
143461     1/1          	end
143462     <font color = "red">0/1     ==>  	always @( IdInfo_1_Id ) begin</font>
                        MISSING_ELSE
143463                  		case ( IdInfo_1_Id )
143464     1/1          			2'b11 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
143465     <font color = "red">0/1     ==>  			2'b10 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;</font>
143466     <font color = "red">0/1     ==>  			2'b01 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;</font>
143467     <font color = "red">0/1     ==>  			2'b0  : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;</font>
143468     <font color = "red">0/1     ==>  		endcase</font>
143469     <font color = "red">0/1     ==>  	end</font>
143470     <font color = "red">0/1     ==>  	always @( IdInfo_1_Id ) begin</font>
143471     <font color = "red">0/1     ==>  		case ( IdInfo_1_Id )</font>
143472     1/1          			2'b11 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
143473                  			2'b10 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
143474                  			2'b01 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
143475                  			2'b0  : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
143476                  		endcase
143477                  	end
143478                  	always @( IdInfo_1_Id ) begin
143479                  		case ( IdInfo_1_Id )
143480                  			2'b11 : IdInfo_1_Debug = 1'b0 ;
143481                  			2'b10 : IdInfo_1_Debug = 1'b0 ;
143482                  			2'b01 : IdInfo_1_Debug = 1'b0 ;
143483                  			2'b0  : IdInfo_1_Debug = 1'b0 ;
143484                  		endcase
143485                  	end
143486                  	assign u_28b6 = Translation_0_Aperture;
143487                  	assign u_502a = u_28b6 == 9'b100011001;
143488                  	assign u_6213 = u_28b6 == 9'b011011001;
143489                  	assign u_a0b1 = ( u_28b6 &amp; 9'b110111111 ) == 9'b010111001;
143490                  	assign u_3971 = ( u_28b6 &amp; 9'b110011111 ) == 9'b000011001;
143491                  	assign uTranslation_0_Id_caseSel = { u_502a , u_6213 , u_a0b1 , u_3971 } ;
143492                  	always @( uTranslation_0_Id_caseSel ) begin
143493                  		case ( uTranslation_0_Id_caseSel )
143494                  			4'b0001 : Translation_0_Id = 2'b0 ;
143495                  			4'b0010 : Translation_0_Id = 2'b01 ;
143496                  			4'b0100 : Translation_0_Id = 2'b10 ;
143497                  			4'b1000 : Translation_0_Id = 2'b11 ;
143498                  			default : Translation_0_Id = 2'b0 ;
143499                  		endcase
143500                  	end
143501                  	assign Translation_0_PathFound = u_3971 | u_a0b1 | u_6213 | u_502a;
143502                  	assign Translation_0_SubFound = 1'b1;
143503                  endmodule
143504                  
143505                  `timescale 1ps/1ps
143506                  module rsnoc_z_H_R_G_T2_Tt_U_a2a4e13f (
143507                  	IdInfo_0_AddrBase
143508                  ,	IdInfo_0_AddrMask
143509                  ,	IdInfo_0_Debug
143510                  ,	IdInfo_0_Id
143511                  ,	IdInfo_1_AddrBase
143512                  ,	IdInfo_1_AddrMask
143513                  ,	IdInfo_1_Debug
143514                  ,	IdInfo_1_Id
143515                  ,	Translation_0_Aperture
143516                  ,	Translation_0_Id
143517                  ,	Translation_0_PathFound
143518                  ,	Translation_0_SubFound
143519                  );
143520                  	output [29:0] IdInfo_0_AddrBase       ;
143521                  	output [29:0] IdInfo_0_AddrMask       ;
143522                  	output        IdInfo_0_Debug          ;
143523                  	input  [1:0]  IdInfo_0_Id             ;
143524                  	output [29:0] IdInfo_1_AddrBase       ;
143525                  	output [29:0] IdInfo_1_AddrMask       ;
143526                  	output        IdInfo_1_Debug          ;
143527                  	input  [1:0]  IdInfo_1_Id             ;
143528                  	input  [8:0]  Translation_0_Aperture  ;
143529                  	output [1:0]  Translation_0_Id        ;
143530                  	output        Translation_0_PathFound ;
143531                  	output        Translation_0_SubFound  ;
143532                  	rsnoc_z_H_R_G_T2_Tt_Sp_b31256eb Isp(
143533                  		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
143534                  	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
143535                  	,	.IdInfo_0_Debug( IdInfo_0_Debug )
143536                  	,	.IdInfo_0_Id( IdInfo_0_Id )
143537                  	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
143538                  	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
143539                  	,	.IdInfo_1_Debug( IdInfo_1_Debug )
143540                  	,	.IdInfo_1_Id( IdInfo_1_Id )
143541                  	,	.Translation_0_Aperture( Translation_0_Aperture )
143542                  	,	.Translation_0_Id( Translation_0_Id )
143543                  	,	.Translation_0_PathFound( Translation_0_PathFound )
143544                  	,	.Translation_0_SubFound( Translation_0_SubFound )
143545                  	);
143546                  endmodule
143547                  
143548                  
143549                  
143550                  // FlexNoC version    : 4.7.0
143551                  // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
143552                  // Exported Structure : /Specification.Architecture.Structure
143553                  // ExportOption       : /verilog
143554                  
143555                  `timescale 1ps/1ps
143556                  module rsnoc_z_H_R_G_T2_F_U_6f0cdf79 (
143557                  	AddrMask
143558                  ,	CxtRd_AddLd0
143559                  ,	CxtRd_Addr4Be
143560                  ,	CxtRd_Echo
143561                  ,	CxtRd_Head
143562                  ,	CxtRd_Len1
143563                  ,	CxtRd_OpcT
143564                  ,	CxtRd_RouteIdZ
143565                  ,	CxtWr_AddLd0
143566                  ,	CxtWr_Addr4Be
143567                  ,	CxtWr_Echo
143568                  ,	CxtWr_Head
143569                  ,	CxtWr_Len1
143570                  ,	CxtWr_OpcT
143571                  ,	CxtWr_RouteIdZ
143572                  ,	Debug
143573                  ,	Empty
143574                  ,	PathFound
143575                  ,	ReqRx_Data
143576                  ,	ReqRx_Head
143577                  ,	ReqRx_Rdy
143578                  ,	ReqRx_Tail
143579                  ,	ReqRx_Vld
143580                  ,	ReqTx_Data
143581                  ,	ReqTx_Head
143582                  ,	ReqTx_Rdy
143583                  ,	ReqTx_Tail
143584                  ,	ReqTx_Vld
143585                  ,	RspRx_Data
143586                  ,	RspRx_Head
143587                  ,	RspRx_Rdy
143588                  ,	RspRx_Tail
143589                  ,	RspRx_Vld
143590                  ,	RspTx_Data
143591                  ,	RspTx_Head
143592                  ,	RspTx_Rdy
143593                  ,	RspTx_Tail
143594                  ,	RspTx_Vld
143595                  ,	SubFound
143596                  ,	Sys_Clk
143597                  ,	Sys_Clk_ClkS
143598                  ,	Sys_Clk_En
143599                  ,	Sys_Clk_EnS
143600                  ,	Sys_Clk_RetRstN
143601                  ,	Sys_Clk_RstN
143602                  ,	Sys_Clk_Tm
143603                  ,	Sys_Pwr_Idle
143604                  ,	Sys_Pwr_WakeUp
143605                  ,	WrCxt
143606                  );
143607                  	input  [29:0]  AddrMask        ;
143608                  	input  [7:0]   CxtRd_AddLd0    ;
143609                  	input  [1:0]   CxtRd_Addr4Be   ;
143610                  	input  [2:0]   CxtRd_Echo      ;
143611                  	input          CxtRd_Head      ;
143612                  	input  [5:0]   CxtRd_Len1      ;
143613                  	input  [3:0]   CxtRd_OpcT      ;
143614                  	input  [8:0]   CxtRd_RouteIdZ  ;
143615                  	output [7:0]   CxtWr_AddLd0    ;
143616                  	output [1:0]   CxtWr_Addr4Be   ;
143617                  	output [2:0]   CxtWr_Echo      ;
143618                  	output         CxtWr_Head      ;
143619                  	output [5:0]   CxtWr_Len1      ;
143620                  	output [3:0]   CxtWr_OpcT      ;
143621                  	output [8:0]   CxtWr_RouteIdZ  ;
143622                  	input          Debug           ;
143623                  	input          Empty           ;
143624                  	input          PathFound       ;
143625                  	input  [107:0] ReqRx_Data      ;
143626                  	input          ReqRx_Head      ;
143627                  	output         ReqRx_Rdy       ;
143628                  	input          ReqRx_Tail      ;
143629                  	input          ReqRx_Vld       ;
143630                  	output [107:0] ReqTx_Data      ;
143631                  	output         ReqTx_Head      ;
143632                  	input          ReqTx_Rdy       ;
143633                  	output         ReqTx_Tail      ;
143634                  	output         ReqTx_Vld       ;
143635                  	input  [107:0] RspRx_Data      ;
143636                  	input          RspRx_Head      ;
143637                  	output         RspRx_Rdy       ;
143638                  	input          RspRx_Tail      ;
143639                  	input          RspRx_Vld       ;
143640                  	output [107:0] RspTx_Data      ;
143641                  	output         RspTx_Head      ;
143642                  	input          RspTx_Rdy       ;
143643                  	output         RspTx_Tail      ;
143644                  	output         RspTx_Vld       ;
143645                  	input          SubFound        ;
143646                  	input          Sys_Clk         ;
143647                  	input          Sys_Clk_ClkS    ;
143648                  	input          Sys_Clk_En      ;
143649                  	input          Sys_Clk_EnS     ;
143650                  	input          Sys_Clk_RetRstN ;
143651                  	input          Sys_Clk_RstN    ;
143652                  	input          Sys_Clk_Tm      ;
143653                  	output         Sys_Pwr_Idle    ;
143654                  	output         Sys_Pwr_WakeUp  ;
143655                  	output         WrCxt           ;
143656                  	wire [3:0]   u_4c36              ;
143657                  	wire         u_6_IDLE_WAIT       ;
143658                  	wire         u_6_RSP_IDLE        ;
143659                  	wire         u_6_WAIT_RSP        ;
143660                  	wire         u_7df2_2            ;
143661                  	wire [13:0]  u_7df2_3            ;
143662                  	wire [1:0]   u_7df2_4            ;
143663                  	wire         u_8bb4_2            ;
143664                  	wire [13:0]  u_8bb4_3            ;
143665                  	wire [1:0]   u_8bb4_4            ;
143666                  	wire         u_9d54              ;
143667                  	wire [3:0]   u_ab1f              ;
143668                  	wire [1:0]   u_b9ec              ;
143669                  	wire [1:0]   u_bdb6              ;
143670                  	wire [1:0]   u_cc76              ;
143671                  	wire [1:0]   Arb_Gnt             ;
143672                  	wire         Arb_Rdy             ;
143673                  	wire [1:0]   Arb_Req             ;
143674                  	wire         Arb_Vld             ;
143675                  	wire [1:0]   CurState            ;
143676                  	wire         CxtRdy              ;
143677                  	wire         CxtVld              ;
143678                  	wire         LoopBack            ;
143679                  	wire         LoopPld             ;
143680                  	wire         NullRx_Len1H        ;
143681                  	wire [13:0]  NullRx_RouteId      ;
143682                  	wire [1:0]   NullRx_Status       ;
143683                  	wire         NullTx_Len1H        ;
143684                  	wire [13:0]  NullTx_RouteId      ;
143685                  	wire [1:0]   NullTx_Status       ;
143686                  	wire         Pwr_BusErr_Idle     ;
143687                  	wire         Pwr_BusErr_WakeUp   ;
143688                  	wire         Pwr_Cxt_Idle        ;
143689                  	wire         Pwr_Cxt_WakeUp      ;
143690                  	wire         Req_HdrVld          ;
143691                  	wire [107:0] ReqTx0_Data         ;
143692                  	wire         ReqTx0_Head         ;
143693                  	wire         ReqTx0_Rdy          ;
143694                  	wire         ReqTx0_Tail         ;
143695                  	wire         ReqTx0_Vld          ;
143696                  	wire [107:0] Rsp_Data            ;
143697                  	wire         Rsp_Rdy             ;
143698                  	wire         Rsp_Vld             ;
143699                  	wire [3:0]   RspBe               ;
143700                  	wire [37:0]  RspDatum            ;
143701                  	wire [69:0]  RspHdr              ;
143702                  	wire         RspRdy              ;
143703                  	wire [7:0]   RspUser             ;
143704                  	wire [30:0]  RspWord_Hdr_Addr    ;
143705                  	wire [2:0]   RspWord_Hdr_Echo    ;
143706                  	wire [6:0]   RspWord_Hdr_Len1    ;
143707                  	wire [3:0]   RspWord_Hdr_Opc     ;
143708                  	wire [13:0]  RspWord_Hdr_RouteId ;
143709                  	wire [1:0]   RspWord_Hdr_Status  ;
143710                  	wire [7:0]   RspWord_Hdr_User    ;
143711                  	wire [107:0] RxErr_Data          ;
143712                  	wire         RxErr_Head          ;
143713                  	wire         RxErr_Rdy           ;
143714                  	wire         RxErr_Tail          ;
143715                  	wire         RxErr_Vld           ;
143716     1/1          	wire [30:0]  RxWord_Hdr_Addr     ;
143717     1/1          	wire [2:0]   RxWord_Hdr_Echo     ;
143718     1/1          	wire [6:0]   RxWord_Hdr_Len1     ;
143719     <font color = "red">0/1     ==>  	wire [3:0]   RxWord_Hdr_Opc      ;</font>
                        MISSING_ELSE
143720                  	wire [13:0]  RxWord_Hdr_RouteId  ;
143721                  	wire [1:0]   RxWord_Hdr_Status   ;
143722                  	assign ReqTx0_Rdy = ReqTx_Rdy;
143723                  	assign u_cc76 = RxErr_Data [88:87];
143724                  	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
143725                  	assign Req_HdrVld = RxErr_Vld &amp; RxErr_Head;
143726                  	assign u_6_IDLE_WAIT = LoopBack &amp; Req_HdrVld;
143727                  	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
143728                  	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
143729                  	assign u_8bb4_2 = NullRx_Len1H;
143730                  	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
143731                  	assign NullRx_RouteId = RxWord_Hdr_RouteId;
143732                  	assign u_8bb4_3 = NullRx_RouteId;
143733                  	assign RxWord_Hdr_Status = RxErr_Data [88:87];
143734                  	assign NullRx_Status = RxWord_Hdr_Status;
143735                  	assign u_8bb4_4 = NullRx_Status;
143736                  	assign WrCxt = CurState == 2'b01 &amp; Empty &amp; RspRdy;
143737                  	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
143738                  		.Gnt( Arb_Gnt )
143739                  	,	.Rdy( Arb_Rdy )
143740                  	,	.Req( Arb_Req )
143741                  	,	.ReqArbIn( 2'b0 )
143742                  	,	.Sys_Clk( Sys_Clk )
143743                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
143744                  	,	.Sys_Clk_En( Sys_Clk_En )
143745                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
143746                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
143747                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
143748                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
143749                  	,	.Sys_Pwr_Idle( )
143750                  	,	.Sys_Pwr_WakeUp( )
143751                  	,	.Vld( Arb_Vld )
143752                  	);
143753                  	assign NullTx_RouteId = u_7df2_3;
143754                  	assign RspWord_Hdr_RouteId = NullTx_RouteId;
143755                  	assign RspWord_Hdr_Opc = CxtRd_OpcT;
143756                  	assign NullTx_Status = u_7df2_4;
143757                  	assign RspWord_Hdr_Status = NullTx_Status;
143758                  	assign NullTx_Len1H = u_7df2_2;
143759                  	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
143760                  	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
143761                  	assign RspUser = { 8'b0 };
143762                  	assign RspWord_Hdr_User = RspUser;
143763                  	assign RspWord_Hdr_Echo = CxtRd_Echo;
143764                  	assign RspHdr =
143765                  		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
143766                  	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
143767                  	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
143768                  	assign Rsp_Data = { RspHdr , RspDatum };
143769                  	assign Rsp_Vld = CxtVld &amp; ~ LoopPld;
143770                  	rsnoc_z_T_C_S_C_L_R_D_z_F2t4 ud( .I( RspWord_Hdr_Addr [1:0] ) , .O( u_4c36 ) );
143771                  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( u_4c36 ) , .O( u_ab1f ) );
143772                  	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
143773                  		.Be( RspBe ) , .Data( 32'b11111111111111111111111111111111 ) , .LastWord( 1'b1 ) , .Payload( RspDatum ) , .WordErr( 1'b0 )
143774                  	);
143775                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
143776                  		.Clk( Sys_Clk )
143777                  	,	.Clk_ClkS( Sys_Clk_ClkS )
143778                  	,	.Clk_En( Sys_Clk_En )
143779     1/1          	,	.Clk_EnS( Sys_Clk_EnS )
143780     <font color = "red">0/1     ==>  	,	.Clk_RetRstN( Sys_Clk_RetRstN )</font>
143781     <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
143782     <font color = "red">0/1     ==>  	,	.Clk_Tm( Sys_Clk_Tm )</font>
143783     1/1          	,	.En( RxErr_Vld &amp; RxErr_Rdy )
143784     <font color = "red">0/1     ==>  	,	.O( LoopPld )</font>
143785     <font color = "red">0/1     ==>  	,	.Reset( RxErr_Tail )</font>
143786                  	,	.Set( LoopBack &amp; RxErr_Head )
143787                  	);
143788                  	rsnoc_z_H_R_U_A_M_66382065_D108e0p0 Im(
143789                  		.Gnt( Arb_Gnt )
143790     1/1          	,	.Rdy( Arb_Rdy )
143791     <font color = "red">0/1     ==>  	,	.Req( Arb_Req )</font>
143792     <font color = "red">0/1     ==>  	,	.ReqArbIn( )</font>
143793     <font color = "red">0/1     ==>  	,	.Rx_0_Data( Rsp_Data )</font>
143794     1/1          	,	.Rx_0_Head( 1'b1 )
143795     <font color = "red">0/1     ==>  	,	.Rx_0_Rdy( Rsp_Rdy )</font>
143796     <font color = "red">0/1     ==>  	,	.Rx_0_Tail( 1'b1 )</font>
143797                  	,	.Rx_0_Vld( Rsp_Vld )
143798                  	,	.Rx_1_Data( RspRx_Data )
143799                  	,	.Rx_1_Head( RspRx_Head )
143800                  	,	.Rx_1_Rdy( RspRx_Rdy )
143801     1/1          	,	.Rx_1_Tail( RspRx_Tail )
143802     <font color = "red">0/1     ==>  	,	.Rx_1_Vld( RspRx_Vld )</font>
143803     <font color = "red">0/1     ==>  	,	.RxLock( 2'b0 )</font>
143804     <font color = "red">0/1     ==>  	,	.Sys_Clk( Sys_Clk )</font>
143805     1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
143806     <font color = "red">0/1     ==>  	,	.Sys_Clk_En( Sys_Clk_En )</font>
143807     <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
143808                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
143809                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
143810                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
143811                  	,	.Sys_Pwr_Idle( )
143812     1/1          	,	.Sys_Pwr_WakeUp( )
143813     <font color = "red">0/1     ==>  	,	.Tx_Data( RspTx_Data )</font>
143814     <font color = "red">0/1     ==>  	,	.Tx_Head( RspTx_Head )</font>
143815     <font color = "red">0/1     ==>  	,	.Tx_Rdy( RspTx_Rdy )</font>
143816     1/1          	,	.Tx_Tail( RspTx_Tail )
143817     <font color = "red">0/1     ==>  	,	.Tx_Vld( RspTx_Vld )</font>
143818     <font color = "red">0/1     ==>  	,	.Vld( Arb_Vld )</font>
143819                  	);
143820                  	assign CxtRdy = Rsp_Rdy;
143821                  	rsnoc_z_H_R_U_P_Hs_654f724d_A0011420 Ip(
143822                  		.Rx_2( u_8bb4_2 )
143823                  	,	.Rx_3( u_8bb4_3 )
143824                  	,	.Rx_4( u_8bb4_4 )
143825                  	,	.RxRdy( RspRdy )
143826                  	,	.RxVld( WrCxt )
143827                  	,	.Sys_Clk( Sys_Clk )
143828                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
143829                  	,	.Sys_Clk_En( Sys_Clk_En )
143830                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
143831                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
143832                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
143833                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
143834                  	,	.Sys_Pwr_Idle( Pwr_Cxt_Idle )
143835                  	,	.Sys_Pwr_WakeUp( Pwr_Cxt_WakeUp )
143836                  	,	.Tx_2( u_7df2_2 )
143837                  	,	.Tx_3( u_7df2_3 )
143838                  	,	.Tx_4( u_7df2_4 )
143839                  	,	.TxRdy( CxtRdy )
143840                  	,	.TxVld( CxtVld )
143841                  	);
143842                  	assign u_6_RSP_IDLE = RspRdy;
143843                  	assign u_6_WAIT_RSP = Empty &amp; RspRdy;
143844                  	rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3 FsmCurState(
143845                  		.Clk( Sys_Clk )
143846                  	,	.Clk_ClkS( Sys_Clk_ClkS )
143847                  	,	.Clk_En( Sys_Clk_En )
143848                  	,	.Clk_EnS( Sys_Clk_EnS )
143849                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
143850                  	,	.Clk_RstN( Sys_Clk_RstN )
143851                  	,	.Clk_Tm( Sys_Clk_Tm )
143852                  	,	.Conditions_IDLE_WAIT( u_6_IDLE_WAIT )
143853                  	,	.Conditions_RSP_IDLE( u_6_RSP_IDLE )
143854                  	,	.Conditions_WAIT_RSP( u_6_WAIT_RSP )
143855                  	,	.CurState( u_bdb6 )
143856                  	,	.NextState( u_b9ec )
143857                  	);
143858                  	assign CurState = u_bdb6;
143859                  	assign RxErr_Rdy =
143860                  				~ RxErr_Head &amp; ReqTx0_Rdy
143861                  		|			CurState == 2'b00 &amp; ~ LoopBack &amp; ReqTx0_Rdy
143862                  		|			CurState == 2'b01 &amp; Empty &amp; RspRdy
143863                  		|	LoopPld;
143864                  	rsnoc_z_H_R_G_T2_B_U_863fb3c7 Ibe(
143865                  		.CrossB1( 12'b0 )
143866                  	,	.Rx_Data( ReqRx_Data )
143867                  	,	.Rx_Head( ReqRx_Head )
143868                  	,	.Rx_Rdy( ReqRx_Rdy )
143869                  	,	.Rx_Tail( ReqRx_Tail )
143870                  	,	.Rx_Vld( ReqRx_Vld )
143871                  	,	.Sys_Clk( Sys_Clk )
143872                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
143873                  	,	.Sys_Clk_En( Sys_Clk_En )
143874                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
143875                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
143876                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
143877                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
143878                  	,	.Sys_Pwr_Idle( Pwr_BusErr_Idle )
143879                  	,	.Sys_Pwr_WakeUp( Pwr_BusErr_WakeUp )
143880                  	,	.Tx_Data( RxErr_Data )
143881                  	,	.Tx_Head( RxErr_Head )
143882                  	,	.Tx_Rdy( RxErr_Rdy )
143883                  	,	.Tx_Tail( RxErr_Tail )
143884                  	,	.Tx_Vld( RxErr_Vld )
143885                  	);
143886                  	assign RxWord_Hdr_Addr = RxErr_Data [79:49];
143887                  	assign CxtWr_AddLd0 = RxWord_Hdr_Addr [7:0];
143888                  	assign CxtWr_Addr4Be = 2'b0;
143889                  	assign RxWord_Hdr_Echo = RxErr_Data [40:38];
143890                  	assign CxtWr_Echo = RxWord_Hdr_Echo;
143891                  	assign CxtWr_Head = 1'b0;
143892                  	assign CxtWr_Len1 = RxWord_Hdr_Len1 [5:0];
143893                  	assign RxWord_Hdr_Opc = RxErr_Data [92:89];
143894                  	assign CxtWr_OpcT = RxWord_Hdr_Opc;
143895                  	assign CxtWr_RouteIdZ = 9'b0;
143896                  	assign ReqTx0_Data = RxErr_Data;
143897                  	assign ReqTx_Data = { ReqTx0_Data [107:38] , ReqTx0_Data [37:0] };
143898                  	assign ReqTx0_Head = RxErr_Head;
143899                  	assign ReqTx_Head = ReqTx0_Head;
143900                  	assign ReqTx0_Tail = RxErr_Tail;
143901                  	assign ReqTx_Tail = ReqTx0_Tail;
143902                  	assign ReqTx0_Vld = RxErr_Vld &amp; ( ~ RxErr_Head &amp; ~ LoopPld | CurState == 2'b00 &amp; ~ LoopBack );
143903                  	assign ReqTx_Vld = ReqTx0_Vld;
143904                  	assign Sys_Pwr_Idle = Pwr_BusErr_Idle &amp; Pwr_Cxt_Idle;
143905                  	assign Sys_Pwr_WakeUp = ReqRx_Vld;
143906                  	// synopsys translate_off
143907                  	// synthesis translate_off
143908                  	always @( posedge Sys_Clk )
143909                  	begin
143910                  		if ( Sys_Clk_RstN &amp; 1'b1 )
143911                  			if ( Arb_Req == 2'b0 ) // BitCov [GRADE=1] O = 1
143912                  				begin end
143913                  	end
143914                  	// synthesis translate_on
143915                  	// synopsys translate_on
143916                  	// synopsys translate_off
143917                  	// synthesis translate_off
143918                  	always @( posedge Sys_Clk )
143919                  	begin
143920                  		if ( Sys_Clk_RstN &amp; 1'b1 )
143921                  			if ( Arb_Req == 2'b01 ) // BitCov [GRADE=1] O = 1
143922                  				begin end
143923                  	end
143924                  	// synthesis translate_on
143925                  	// synopsys translate_on
143926                  	// synopsys translate_off
143927                  	// synthesis translate_off
143928                  	always @( posedge Sys_Clk )
143929                  	begin
143930                  		if ( Sys_Clk_RstN &amp; 1'b1 )
143931                  			if ( Arb_Req == 2'b10 ) // BitCov [GRADE=1] O = 1
143932                  				begin end
143933                  	end
143934                  	// synthesis translate_on
143935                  	// synopsys translate_on
143936                  	// synopsys translate_off
143937                  	// synthesis translate_off
143938                  	rsnoc_z_H_R_G_T2_S_U_e00cd622 Ise(
143939                  		.Clk( Sys_Clk )
143940                  	,	.Clk_ClkS( Sys_Clk_ClkS )
143941     1/1          	,	.Clk_En( Sys_Clk_En )
143942     1/1          	,	.Clk_EnS( Sys_Clk_EnS )
143943     1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
143944     <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
143945                  	,	.Clk_Tm( Sys_Clk_Tm )
143946                  	,	.Rx_Data( ReqRx_Data )
143947     1/1          	,	.Rx_Head( ReqRx_Head )
143948     1/1          	,	.Rx_Rdy( ReqRx_Rdy )
143949     1/1          	,	.Rx_Tail( ReqRx_Tail )
143950     <font color = "red">0/1     ==>  	,	.Rx_Vld( ReqRx_Vld )</font>
                        MISSING_ELSE
143951                  	,	.RxAddrMask( AddrMask )
143952     1/1          	,	.RxApertureHit( PathFound &amp; SubFound )
143953     <font color = "red">0/1     ==>  	,	.RxPathHit( PathFound )</font>
143954     <font color = "red">0/1     ==>  	);</font>
143955     1/1          	// synthesis translate_on
143956     1/1          	// synopsys translate_on
143957                  endmodule
143958                  
143959                  `timescale 1ps/1ps
143960                  module rsnoc_z_H_R_G_T2_O_U_6a894899 (
143961     1/1          	Cxt_0
143962     1/1          ,	Cxt_1
143963     1/1          ,	Cxt_2
143964     <font color = "red">0/1     ==>  ,	Cxt_3</font>
                        MISSING_ELSE
143965                  ,	Cxt_4
143966     1/1          ,	Cxt_5
143967     <font color = "red">0/1     ==>  ,	Cxt_6</font>
143968     <font color = "red">0/1     ==>  ,	Cxt_7</font>
143969     1/1          ,	CxtUsed
143970     1/1          ,	Rdy
143971                  ,	Req_AddLd0
143972                  ,	Req_AddMdL
143973                  ,	Req_Len1
143974     1/1          ,	Req_OpcT
143975     1/1          ,	Req_RouteId
143976     1/1          ,	Req_SeqId
143977                  ,	Req_Strm
143978     1/1          ,	ReqRdy
143979     1/1          ,	ReqVld
143980     1/1          ,	Sys_Clk
143981                  ,	Sys_Clk_ClkS
143982     1/1          ,	Sys_Clk_En
143983     1/1          ,	Sys_Clk_EnS
143984     1/1          ,	Sys_Clk_RetRstN
143985                  ,	Sys_Clk_RstN
143986                  ,	Sys_Clk_Tm
143987                  ,	Sys_Pwr_Idle
143988                  ,	Sys_Pwr_WakeUp
143989                  );
143990                  	input  [32:0] Cxt_0           ;
143991                  	input  [32:0] Cxt_1           ;
143992                  	input  [32:0] Cxt_2           ;
143993                  	input  [32:0] Cxt_3           ;
143994                  	input  [32:0] Cxt_4           ;
143995                  	input  [32:0] Cxt_5           ;
143996                  	input  [32:0] Cxt_6           ;
143997                  	input  [32:0] Cxt_7           ;
143998                  	input  [7:0]  CxtUsed         ;
143999                  	output        Rdy             ;
144000                  	input  [7:0]  Req_AddLd0      ;
144001                  	input  [22:0] Req_AddMdL      ;
144002                  	input  [5:0]  Req_Len1        ;
144003                  	input  [3:0]  Req_OpcT        ;
144004                  	input  [13:0] Req_RouteId     ;
144005                  	input  [3:0]  Req_SeqId       ;
144006                  	input         Req_Strm        ;
144007                  	input         ReqRdy          ;
144008                  	input         ReqVld          ;
144009                  	input         Sys_Clk         ;
144010                  	input         Sys_Clk_ClkS    ;
144011                  	input         Sys_Clk_En      ;
144012                  	input         Sys_Clk_EnS     ;
144013                  	input         Sys_Clk_RetRstN ;
144014                  	input         Sys_Clk_RstN    ;
144015                  	input         Sys_Clk_Tm      ;
144016                  	output        Sys_Pwr_Idle    ;
144017                  	output        Sys_Pwr_WakeUp  ;
144018                  	assign Rdy = 1'b1;
144019                  	assign Sys_Pwr_Idle = 1'b1;
144020                  	assign Sys_Pwr_WakeUp = 1'b0;
144021                  endmodule
144022                  
144023                  `timescale 1ps/1ps
144024                  module rsnoc_z_H_R_G_T2_P_U_6f0cdf79 (
144025                  	Cxt_AddLd0
144026                  ,	Cxt_Addr4Be
144027                  ,	Cxt_Echo
144028                  ,	Cxt_Head
144029                  ,	Cxt_Len1
144030                  ,	Cxt_OpcT
144031                  ,	Cxt_RouteIdZ
144032                  ,	CxtUsed
144033                  ,	Rx_ConnId
144034                  ,	Rx_CxtId
144035                  ,	Rx_Head
144036                  ,	Rx_Last
144037                  ,	Rx_Opc
144038                  ,	Rx_Pld
144039                  ,	Rx_Rdy
144040                  ,	Rx_Status
144041                  ,	Rx_Vld
144042                  ,	Sys_Clk
144043                  ,	Sys_Clk_ClkS
144044                  ,	Sys_Clk_En
144045                  ,	Sys_Clk_EnS
144046                  ,	Sys_Clk_RetRstN
144047                  ,	Sys_Clk_RstN
144048                  ,	Sys_Clk_Tm
144049                  ,	Sys_Pwr_Idle
144050                  ,	Sys_Pwr_WakeUp
144051                  ,	Tx_Data
144052                  ,	Tx_Head
144053                  ,	Tx_Rdy
144054                  ,	Tx_Tail
144055                  ,	Tx_Vld
144056                  ,	TxCxtId
144057     1/1          ,	TxLast
144058     1/1          );
144059     1/1          	input  [7:0]   Cxt_AddLd0      ;
144060     <font color = "red">0/1     ==>  	input  [1:0]   Cxt_Addr4Be     ;</font>
                        MISSING_ELSE
144061                  	input  [2:0]   Cxt_Echo        ;
144062                  	input          Cxt_Head        ;
144063                  	input  [5:0]   Cxt_Len1        ;
144064     <font color = "grey">unreachable  </font>	input  [3:0]   Cxt_OpcT        ;
144065     <font color = "grey">unreachable  </font>	input  [8:0]   Cxt_RouteIdZ    ;
144066                  	input  [7:0]   CxtUsed         ;
144067                  	input  [4:0]   Rx_ConnId       ;
144068                  	input  [7:0]   Rx_CxtId        ;
144069                  	input          Rx_Head         ;
144070     <font color = "grey">unreachable  </font>	input          Rx_Last         ;
144071     <font color = "grey">unreachable  </font>	input  [3:0]   Rx_Opc          ;
                   <font color = "red">==>  MISSING_ELSE</font>
144072     <font color = "grey">unreachable  </font>	input  [37:0]  Rx_Pld          ;
144073     <font color = "grey">unreachable  </font>	output         Rx_Rdy          ;
144074     <font color = "grey">unreachable  </font>	input  [1:0]   Rx_Status       ;
144075                  	input          Rx_Vld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
144076                  	input          Sys_Clk         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
144077                  	input          Sys_Clk_ClkS    ;
144078                  	input          Sys_Clk_En      ;
144079                  	input          Sys_Clk_EnS     ;
144080                  	input          Sys_Clk_RetRstN ;
144081                  	input          Sys_Clk_RstN    ;
144082     <font color = "grey">unreachable  </font>	input          Sys_Clk_Tm      ;
144083     <font color = "grey">unreachable  </font>	output         Sys_Pwr_Idle    ;
144084     <font color = "grey">unreachable  </font>	output         Sys_Pwr_WakeUp  ;
144085     <font color = "grey">unreachable  </font>	output [107:0] Tx_Data         ;
                   <font color = "red">==>  MISSING_ELSE</font>
144086     <font color = "grey">unreachable  </font>	output         Tx_Head         ;
144087     <font color = "grey">unreachable  </font>	input          Tx_Rdy          ;
144088     <font color = "grey">unreachable  </font>	output         Tx_Tail         ;
144089                  	output         Tx_Vld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
144090                  	output [7:0]   TxCxtId         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
144091                  	output         TxLast          ;
144092                  	wire [8:0]  u_29f0      ;
144093                  	wire        AutoItlv    ;
144094                  	wire        AutoItlvPnd ;
144095                  	reg  [4:0]  Cur_ConnId  ;
144096     <font color = "grey">unreachable  </font>	reg  [7:0]  Cur_CxtId   ;
144097     <font color = "grey">unreachable  </font>	reg         Cur_Last    ;
144098     <font color = "grey">unreachable  </font>	reg  [3:0]  Cur_Opc     ;
144099     <font color = "grey">unreachable  </font>	reg  [37:0] Cur_Pld     ;
                   <font color = "red">==>  MISSING_ELSE</font>
144100     <font color = "grey">unreachable  </font>	reg  [1:0]  Cur_Status  ;
144101     <font color = "grey">unreachable  </font>	wire        Full        ;
144102     <font color = "grey">unreachable  </font>	wire [30:0] Hdr_Addr    ;
144103                  	wire [2:0]  Hdr_Echo    ;
                   <font color = "red">==>  MISSING_ELSE</font>
144104                  	wire [6:0]  Hdr_Len1    ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
144105                  	wire [3:0]  Hdr_Opc     ;
144106                  	wire [13:0] Hdr_RouteId ;
144107                  	wire [1:0]  Hdr_Status  ;
144108                  	wire        Head        ;
144109                  	wire        Itlv        ;
144110     <font color = "grey">unreachable  </font>	wire        Tail        ;
144111     <font color = "grey">unreachable  </font>	wire [69:0] TxHdr       ;
144112     <font color = "grey">unreachable  </font>	wire [37:0] TxPld       ;
144113     <font color = "grey">unreachable  </font>	assign Tx_Vld = Full &amp; ( Cur_Last | Rx_Vld | AutoItlv );
                   <font color = "red">==>  MISSING_ELSE</font>
144114     <font color = "grey">unreachable  </font>	assign Rx_Rdy = ~ Full | Tx_Rdy;
144115     <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
144116     <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
144117                  			Cur_Last &lt;= #1.0 ( 1'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
144118                  		else if ( Rx_Vld &amp; Rx_Rdy )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
144119                  			Cur_Last &lt;= #1.0 ( Rx_Last );
144120                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
144121                  		.Clk( Sys_Clk )
144122                  	,	.Clk_ClkS( Sys_Clk_ClkS )
144123                  	,	.Clk_En( Sys_Clk_En )
144124     <font color = "grey">unreachable  </font>	,	.Clk_EnS( Sys_Clk_EnS )
144125     <font color = "grey">unreachable  </font>	,	.Clk_RetRstN( Sys_Clk_RetRstN )
144126     <font color = "grey">unreachable  </font>	,	.Clk_RstN( Sys_Clk_RstN )
144127     <font color = "grey">unreachable  </font>	,	.Clk_Tm( Sys_Clk_Tm )
                   <font color = "red">==>  MISSING_ELSE</font>
144128     <font color = "grey">unreachable  </font>	,	.O( AutoItlv )
144129     <font color = "grey">unreachable  </font>	,	.Reset( Tx_Vld &amp; Tx_Rdy )
144130     <font color = "grey">unreachable  </font>	,	.Set( Full &amp; ~ Rx_Vld )
144131                  	);
                   <font color = "red">==>  MISSING_ELSE</font>
144132                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod105.html" >rsnoc_z_H_R_G_G2_U_U_fc690012</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>16</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>16</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143008
 EXPRESSION (u_c9ce ? ((Cxt_6[3:0] + 4'b1)) : ((Cxt_6[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143062
 EXPRESSION (u_2f5b ? ((Cxt_5[3:0] + 4'b1)) : ((Cxt_5[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143116
 EXPRESSION (u_3a01 ? ((Cxt_4[3:0] + 4'b1)) : ((Cxt_4[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143170
 EXPRESSION (u_ee9c ? ((Cxt_3[3:0] + 4'b1)) : ((Cxt_3[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143224
 EXPRESSION (u_ffe5 ? ((Cxt_2[3:0] + 4'b1)) : ((Cxt_2[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143278
 EXPRESSION (u_e7d4 ? ((Cxt_1[3:0] + 4'b1)) : ((Cxt_1[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143332
 EXPRESSION (u_4cd3 ? ((Cxt_0[3:0] + 4'b1)) : ((Cxt_0[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143462
 EXPRESSION (u_7a6b ? ((Cxt_7[3:0] + 4'b1)) : ((Cxt_7[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod105.html" >rsnoc_z_H_R_G_G2_U_U_fc690012</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">564</td>
<td class="rt">4</td>
<td class="rt">0.71  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">6610</td>
<td class="rt">34</td>
<td class="rt">0.51  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">3305</td>
<td class="rt">30</td>
<td class="rt">0.91  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">3305</td>
<td class="rt">4</td>
<td class="rt">0.12  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">53</td>
<td class="rt">4</td>
<td class="rt">7.55  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">958</td>
<td class="rt">16</td>
<td class="rt">1.67  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">479</td>
<td class="rt">12</td>
<td class="rt">2.51  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">479</td>
<td class="rt">4</td>
<td class="rt">0.84  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">511</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">5652</td>
<td class="rt">18</td>
<td class="rt">0.32  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2826</td>
<td class="rt">18</td>
<td class="rt">0.64  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2826</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoRdPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoWrPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Key[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Key[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_11ba[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1258[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_129d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1511[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_166[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1bd7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1f57[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2980</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2baa</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e0f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2ee2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2f5b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2feb[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_373c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3906[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3a01</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3a98</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3e5a[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3e5a_858[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3fc8[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4076</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4364[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43f9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_48f4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_499b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4a0b[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4cd3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4d1c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_52ae[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_54dd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5656</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_598a[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5e17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5fd4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_61d3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6549</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_67ff[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_692[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7465[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_76b7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_76e9[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7a6b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7ad7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7ba3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7ced[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7f4a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8348[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_83ad[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_84a[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_87ab[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_87f3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8a4b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8e1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9385[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_969d[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_97f8[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9a83</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9cbf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e75[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a33a[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a558</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a610</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a785</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a87a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ac2f[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ae7[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b0bf[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b4ea[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b969</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb8e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c04</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c656</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c8dc[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c9ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_caf4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cbb3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ccd1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d42e[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4ed[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d627[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d67[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e08b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e204</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e2a3[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e44a[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e71[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e7d4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ea1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ec72</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ec9c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ee9c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f040[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f0e7[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f2ff</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f5ac[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f64e[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f66d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f772</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f780[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f8cf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f971[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_faeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fc39[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fd5[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fe51[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fe6[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fee6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ffa7[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ffe5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_StrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_MaxLen1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_StrmRatio[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_Width[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd0_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd0_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd0_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd0_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwdVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_ApertureId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_ApertureId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurCxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_1[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_2[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_3[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_4[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_5[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_6[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_7[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn_Load[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn_Update_PktCnt1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtOpen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Id[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_IdR[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Update_BufId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Update_PktCnt1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Used[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Write</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_PktCnt1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_WrInErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stall[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_INTERLEAVING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_MONITOREDID</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_ORDERING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_PENDINGTRANS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_REASSEMBLYBUFFER</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_SECURELOCK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_SHAPING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[12:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrPld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqIsAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqIsPre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Response_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Response_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_StrmExpandReq_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_StrmExpandReq_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_StrmExpandRsp_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_StrmExpandRsp_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCntDec</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCntEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCntNext[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqPending</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdPending</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqWrPending</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_ErrCode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_GenLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_GenNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_HeadVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_IsErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_PktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_PktNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Shortage_Allocate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Stall_Ordering_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Stall_Ordering_On</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm0_Ratio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm0_Type</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm0_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm0Cmd[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm1_Ratio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm1_Type</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm2Cmd[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm3Cmd[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm4Cmd[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Data[105:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx2Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxEcc_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Data[105:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxEcc_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCntDec</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCntEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCntNext[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_MaxLen1W_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_StrmRatio_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_StrmType_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_Width_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRdPendCntNext_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uWrPendCntNext_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod105.html" >rsnoc_z_H_R_G_G2_U_U_fc690012</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">199</td>
<td class="rt">106</td>
<td class="rt">53.27 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">142983</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">142988</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">142993</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">142998</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">143005</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143038</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143043</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143048</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143053</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">143059</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143092</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143097</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143102</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143107</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">143113</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143146</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143151</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143156</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143161</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">143167</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143200</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143205</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143210</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143215</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">143221</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143254</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143259</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143264</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143269</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">143275</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143308</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143313</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143318</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143323</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">143329</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">143334</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143438</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143443</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143448</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143453</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">143459</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">143464</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143716</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">143779</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">143790</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">143801</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">143812</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143941</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143947</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">143952</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143961</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">143966</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">143974</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">143978</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">143982</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">144057</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142983     ,	Gen_Req_SeqUnOrdered
           <font color = "green">-1-</font> 	                    
142984     ,	Gen_Req_SeqUnique
           <font color = "green">==></font>
142985     ,	Gen_Req_User
           <font color = "red">-2-</font> 	            
142986     ,	Gen_Req_Vld
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142988     ,	Gen_Rsp_Last
           <font color = "green">-1-</font> 	            
142989     ,	Gen_Rsp_Opc
           <font color = "green">==></font>
142990     ,	Gen_Rsp_Rdy
           <font color = "red">-2-</font> 	           
142991     ,	Gen_Rsp_SeqId
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142993     ,	Gen_Rsp_Status
           <font color = "green">-1-</font> 	              
142994     ,	Gen_Rsp_Vld
           <font color = "green">==></font>
142995     ,	Sys_Clk
           <font color = "red">-2-</font> 	       
142996     ,	Sys_Clk_ClkS
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142998     ,	Sys_Clk_EnS
           <font color = "green">-1-</font> 	           
142999     ,	Sys_Clk_RetRstN
           <font color = "green">==></font>
143000     ,	Sys_Clk_RstN
           <font color = "red">-2-</font> 	            
143001     ,	Sys_Clk_Tm
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143005     ,	WakeUp_Gen
           <font color = "green">-1-</font> 	          
143006     );
           <font color = "green">==></font>
143007     	output [31:0] Axi_ar_addr          ;
           	<font color = "red">-2-</font>                                    
143008     	output [1:0]  Axi_ar_burst         ;
           	                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_c9ce) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143038     	output        Axi_w_last           ;
           	<font color = "green">-1-</font>                                    
143039     	input         Axi_w_ready          ;
           <font color = "green">	==></font>
143040     	output [3:0]  Axi_w_strb           ;
           	<font color = "red">-2-</font>                                    
143041     	output        Axi_w_valid          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143043     	input  [31:0] Gen_Req_Addr         ;
           	<font color = "green">-1-</font>                                    
143044     	input  [3:0]  Gen_Req_Be           ;
           <font color = "green">	==></font>
143045     	input         Gen_Req_BurstType    ;
           	<font color = "red">-2-</font>                                    
143046     	input  [31:0] Gen_Req_Data         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143048     	input  [5:0]  Gen_Req_Len1         ;
           	<font color = "green">-1-</font>                                    
143049     	input         Gen_Req_Lock         ;
           <font color = "green">	==></font>
143050     	input  [2:0]  Gen_Req_Opc          ;
           	<font color = "red">-2-</font>                                    
143051     	output        Gen_Req_Rdy          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143053     	input         Gen_Req_SeqUnOrdered ;
           	<font color = "green">-1-</font>                                    
143054     	input         Gen_Req_SeqUnique    ;
           <font color = "green">	==></font>
143055     	input  [7:0]  Gen_Req_User         ;
           	<font color = "red">-2-</font>                                    
143056     	input         Gen_Req_Vld          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143059     	output [2:0]  Gen_Rsp_Opc          ;
           	<font color = "green">-1-</font>                                    
143060     	input         Gen_Rsp_Rdy          ;
           <font color = "green">	==></font>
143061     	output [3:0]  Gen_Rsp_SeqId        ;
           	<font color = "red">-2-</font>                                    
143062     	output        Gen_Rsp_SeqUnOrdered ;
           	                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_2f5b) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143092     	wire [2:0]  u_134_Rsp_Opc           ;
           	<font color = "green">-1-</font>                                     
143093     	wire        u_134_Rsp_Rdy           ;
           <font color = "green">	==></font>
143094     	wire [3:0]  u_134_Rsp_SeqId         ;
           	<font color = "red">-2-</font>                                     
143095     	wire        u_134_Rsp_SeqUnOrdered  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143097     	wire        u_134_Rsp_Vld           ;
           	<font color = "green">-1-</font>                                     
143098     	wire        u_171_Idle              ;
           <font color = "green">	==></font>
143099     	wire        u_171_WakeUp            ;
           	<font color = "red">-2-</font>                                     
143100     	wire [31:0] Axi1_Ar_Addr            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143102     	wire [3:0]  Axi1_Ar_Cache           ;
           	<font color = "green">-1-</font>                                     
143103     	wire [3:0]  Axi1_Ar_Id              ;
           <font color = "green">	==></font>
143104     	wire [3:0]  Axi1_Ar_Len             ;
           	<font color = "red">-2-</font>                                     
143105     	wire        Axi1_Ar_Lock            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143107     	wire        Axi1_Ar_Ready           ;
           	<font color = "green">-1-</font>                                     
143108     	wire [2:0]  Axi1_Ar_Size            ;
           <font color = "green">	==></font>
143109     	wire        Axi1_Ar_Valid           ;
           	<font color = "red">-2-</font>                                     
143110     	wire [31:0] Axi1_Aw_Addr            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143113     	wire [3:0]  Axi1_Aw_Id              ;
           	<font color = "green">-1-</font>                                     
143114     	wire [3:0]  Axi1_Aw_Len             ;
           <font color = "green">	==></font>
143115     	wire        Axi1_Aw_Lock            ;
           	<font color = "red">-2-</font>                                     
143116     	wire [2:0]  Axi1_Aw_Prot            ;
           	                                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_3a01) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143146     	wire [1:0]  GenLcl_Rsp_Status       ;
           	<font color = "green">-1-</font>                                     
143147     	wire        GenLcl_Rsp_Vld          ;
           <font color = "green">	==></font>
143148     	wire        InfoMultiBeatExcl       ;
           	<font color = "red">-2-</font>                                     
143149     	reg         InfoMultiBeatExclOnce   ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143151     	wire        ReqPwr_Idle             ;
           	<font color = "green">-1-</font>                                     
143152     	wire        ReqPwr_WakeUp           ;
           <font color = "green">	==></font>
143153     	wire        RspPwr_Idle             ;
           	<font color = "red">-2-</font>                                     
143154     	wire        RspPwr_WakeUp           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143156     	assign Axi1_Aw_Ready = Axi_aw_ready;
           	<font color = "green">-1-</font>                                    
143157     	assign Axi1_W_Ready = Axi_w_ready;
           <font color = "green">	==></font>
143158     	rsnoc_z_H_R_N_A_G2_R_Rsp_c29ec720 Rspb(
           	<font color = "red">-2-</font>                                       
143159     		.Axi_b_id( Axi_b_id )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143161     	,	.Axi_b_resp( Axi_b_resp )
           	<font color = "green">-1-</font> 	                         
143162     	,	.Axi_b_valid( Axi_b_valid )
           <font color = "green">	==></font>
143163     	,	.Axi_r_data( Axi_r_data )
           	<font color = "red">-2-</font> 	                         
143164     	,	.Axi_r_id( Axi_r_id )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143167     	,	.Axi_r_resp( Axi_r_resp )
           	<font color = "green">-1-</font> 	                         
143168     	,	.Axi_r_valid( Axi_r_valid )
           <font color = "green">	==></font>
143169     	,	.Gen_Rsp_Data( GenLcl_Rsp_Data )
           	<font color = "red">-2-</font> 	                                
143170     	,	.Gen_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                
143171     	,	.Gen_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                              
143172     	,	.Gen_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                              
143173     	,	.Gen_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                  
143174     	,	.Gen_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                
143175     	,	.Gen_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                    
143176     	,	.Gen_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                              
143177     	,	.LockAbort( LockAbort )
           	 	                       
143178     	,	.PwrOn( 1'b1 )
           	 	              
143179     	,	.Sys_Clk( Sys_Clk )
           	 	                   
143180     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
143181     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
143182     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
143183     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
143184     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
143185     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
143186     	,	.Sys_Pwr_Idle( RspPwr_Idle )
           	 	                            
143187     	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
           	 	                                
143188     	);
           	  
143189     	rsnoc_z_H_R_G_U_Q_U_853f9d663c uu853f9d663c(
           	                                            
143190     		.GenLcl_Req_Addr( u_134_Req_Addr )
           		                                  
143191     	,	.GenLcl_Req_Be( u_134_Req_Be )
           	 	                              
143192     	,	.GenLcl_Req_BurstType( u_134_Req_BurstType )
           	 	                                            
143193     	,	.GenLcl_Req_Data( u_134_Req_Data )
           	 	                                  
143194     	,	.GenLcl_Req_Last( u_134_Req_Last )
           	 	                                  
143195     	,	.GenLcl_Req_Len1( u_134_Req_Len1 )
           	 	                                  
143196     	,	.GenLcl_Req_Lock( u_134_Req_Lock )
           	 	                                  
143197     	,	.GenLcl_Req_Opc( u_134_Req_Opc )
           	 	                                
143198     	,	.GenLcl_Req_Rdy( u_134_Req_Rdy )
           	 	                                
143199     	,	.GenLcl_Req_SeqId( u_134_Req_SeqId )
           	 	                                    
143200     	,	.GenLcl_Req_SeqUnOrdered( u_134_Req_SeqUnOrdered )
           	 	                                                  
143201     	,	.GenLcl_Req_SeqUnique( u_134_Req_SeqUnique )
           	 	                                            
143202     	,	.GenLcl_Req_User( u_134_Req_User )
           	 	                                  
143203     	,	.GenLcl_Req_Vld( u_134_Req_Vld )
           	 	                                
143204     	,	.GenLcl_Rsp_Data( u_134_Rsp_Data )
           	 	                                  
143205     	,	.GenLcl_Rsp_Last( u_134_Rsp_Last )
           	 	                                  
143206     	,	.GenLcl_Rsp_Opc( u_134_Rsp_Opc )
           	 	                                
143207     	,	.GenLcl_Rsp_Rdy( u_134_Rsp_Rdy )
           	 	                                
143208     	,	.GenLcl_Rsp_SeqId( u_134_Rsp_SeqId )
           	 	                                    
143209     	,	.GenLcl_Rsp_SeqUnOrdered( u_134_Rsp_SeqUnOrdered )
           	 	                                                  
143210     	,	.GenLcl_Rsp_Status( u_134_Rsp_Status )
           	 	                                      
143211     	,	.GenLcl_Rsp_Vld( u_134_Rsp_Vld )
           	 	                                
143212     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
143213     	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
143214     	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
143215     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
143216     	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
143217     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
143218     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
143219     	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
143220     	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
143221     	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
143222     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
143223     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
143224     	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
143225     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
143226     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
143227     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
143228     	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
143229     	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
143230     	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
143231     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
143232     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
143233     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
143234     	,	.Sys_Clk( Sys_Clk )
           	 	                   
143235     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
143236     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
143237     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
143238     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
143239     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
143240     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
143241     	,	.Sys_Pwr_Idle( u_171_Idle )
           	 	                           
143242     	,	.Sys_Pwr_WakeUp( u_171_WakeUp )
           	 	                               
143243     	);
           	  
143244     	rsnoc_z_H_R_G_U_P_U_5512aa03 uu5512aa03(
           	                                        
143245     		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
143246     	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
143247     	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
143248     	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
143249     	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
143250     	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
143251     	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
143252     	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
143253     	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
143254     	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
143255     	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
143256     	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
143257     	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
143258     	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
143259     	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
143260     	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
143261     	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
143262     	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
143263     	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
143264     	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
143265     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
143266     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
143267     	,	.GenPrt_Req_Addr( u_134_Req_Addr )
           	 	                                  
143268     	,	.GenPrt_Req_Be( u_134_Req_Be )
           	 	                              
143269     	,	.GenPrt_Req_BurstType( u_134_Req_BurstType )
           	 	                                            
143270     	,	.GenPrt_Req_Data( u_134_Req_Data )
           	 	                                  
143271     	,	.GenPrt_Req_Last( u_134_Req_Last )
           	 	                                  
143272     	,	.GenPrt_Req_Len1( u_134_Req_Len1 )
           	 	                                  
143273     	,	.GenPrt_Req_Lock( u_134_Req_Lock )
           	 	                                  
143274     	,	.GenPrt_Req_Opc( u_134_Req_Opc )
           	 	                                
143275     	,	.GenPrt_Req_Rdy( u_134_Req_Rdy )
           	 	                                
143276     	,	.GenPrt_Req_SeqId( u_134_Req_SeqId )
           	 	                                    
143277     	,	.GenPrt_Req_SeqUnOrdered( u_134_Req_SeqUnOrdered )
           	 	                                                  
143278     	,	.GenPrt_Req_SeqUnique( u_134_Req_SeqUnique )
           	 	                                            
143279     	,	.GenPrt_Req_User( u_134_Req_User )
           	 	                                  
143280     	,	.GenPrt_Req_Vld( u_134_Req_Vld )
           	 	                                
143281     	,	.GenPrt_Rsp_Data( u_134_Rsp_Data )
           	 	                                  
143282     	,	.GenPrt_Rsp_Last( u_134_Rsp_Last )
           	 	                                  
143283     	,	.GenPrt_Rsp_Opc( u_134_Rsp_Opc )
           	 	                                
143284     	,	.GenPrt_Rsp_Rdy( u_134_Rsp_Rdy )
           	 	                                
143285     	,	.GenPrt_Rsp_SeqId( u_134_Rsp_SeqId )
           	 	                                    
143286     	,	.GenPrt_Rsp_SeqUnOrdered( u_134_Rsp_SeqUnOrdered )
           	 	                                                  
143287     	,	.GenPrt_Rsp_Status( u_134_Rsp_Status )
           	 	                                      
143288     	,	.GenPrt_Rsp_Vld( u_134_Rsp_Vld )
           	 	                                
143289     	);
           	  
143290     	rsnoc_z_H_R_N_A_G2_R_Req_c29ec720 Reqb(
           	                                       
143291     		.Axi_ar_addr( Axi1_Ar_Addr )
           		                            
143292     	,	.Axi_ar_burst( Axi1_Ar_Burst )
           	 	                              
143293     	,	.Axi_ar_cache( Axi1_Ar_Cache )
           	 	                              
143294     	,	.Axi_ar_id( Axi1_Ar_Id )
           	 	                        
143295     	,	.Axi_ar_len( Axi1_Ar_Len )
           	 	                          
143296     	,	.Axi_ar_lock( Axi1_Ar_Lock )
           	 	                            
143297     	,	.Axi_ar_prot( Axi1_Ar_Prot )
           	 	                            
143298     	,	.Axi_ar_ready( Axi1_Ar_Ready )
           	 	                              
143299     	,	.Axi_ar_size( Axi1_Ar_Size )
           	 	                            
143300     	,	.Axi_ar_valid( Axi1_Ar_Valid )
           	 	                              
143301     	,	.Axi_aw_addr( Axi1_Aw_Addr )
           	 	                            
143302     	,	.Axi_aw_burst( Axi1_Aw_Burst )
           	 	                              
143303     	,	.Axi_aw_cache( Axi1_Aw_Cache )
           	 	                              
143304     	,	.Axi_aw_id( Axi1_Aw_Id )
           	 	                        
143305     	,	.Axi_aw_len( Axi1_Aw_Len )
           	 	                          
143306     	,	.Axi_aw_lock( Axi1_Aw_Lock )
           	 	                            
143307     	,	.Axi_aw_prot( Axi1_Aw_Prot )
           	 	                            
143308     	,	.Axi_aw_ready( Axi1_Aw_Ready )
           	 	                              
143309     	,	.Axi_aw_size( Axi1_Aw_Size )
           	 	                            
143310     	,	.Axi_aw_valid( Axi1_Aw_Valid )
           	 	                              
143311     	,	.Axi_w_data( Axi1_W_Data )
           	 	                          
143312     	,	.Axi_w_last( Axi1_W_Last )
           	 	                          
143313     	,	.Axi_w_ready( Axi1_W_Ready )
           	 	                            
143314     	,	.Axi_w_strb( Axi1_W_Strb )
           	 	                          
143315     	,	.Axi_w_valid( Axi1_W_Valid )
           	 	                            
143316     	,	.Gen_Req_Addr( GenLcl_Req_Addr )
           	 	                                
143317     	,	.Gen_Req_Be( GenLcl_Req_Be )
           	 	                            
143318     	,	.Gen_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                          
143319     	,	.Gen_Req_Data( GenLcl_Req_Data )
           	 	                                
143320     	,	.Gen_Req_Last( GenLcl_Req_Last )
           	 	                                
143321     	,	.Gen_Req_Len1( GenLcl_Req_Len1 )
           	 	                                
143322     	,	.Gen_Req_Lock( GenLcl_Req_Lock )
           	 	                                
143323     	,	.Gen_Req_Opc( GenLcl_Req_Opc )
           	 	                              
143324     	,	.Gen_Req_Rdy( GenLcl_Req_Rdy )
           	 	                              
143325     	,	.Gen_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                  
143326     	,	.Gen_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                
143327     	,	.Gen_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                          
143328     	,	.Gen_Req_User( GenLcl_Req_User )
           	 	                                
143329     	,	.Gen_Req_Vld( GenLcl_Req_Vld )
           	 	                              
143330     	,	.LockAbort( LockAbort )
           	 	                       
143331     	,	.PwrOn( 1'b1 )
           	 	              
143332     	,	.Sys_Clk( Sys_Clk )
           	 	                   
143333     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
143334     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
143335     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
143336     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
143337     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
143338     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
143339     	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
143340     	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
143341     	);
           	  
143342     	assign Axi_ar_addr = Axi1_Ar_Addr;
           	                                  
143343     	assign Axi_ar_burst = Axi1_Ar_Burst;
           	                                    
143344     	assign Axi_ar_cache = Axi1_Ar_Cache;
           	                                    
143345     	assign Axi_ar_id = Axi1_Ar_Id;
           	                              
143346     	assign Axi_ar_len = Axi1_Ar_Len;
           	                                
143347     	assign Axi_ar_lock = Axi1_Ar_Lock;
           	                                  
143348     	assign Axi_ar_prot = Axi1_Ar_Prot;
           	                                  
143349     	assign Axi_ar_size = Axi1_Ar_Size;
           	                                  
143350     	assign Axi_ar_valid = Axi1_Ar_Valid;
           	                                    
143351     	assign Axi_aw_addr = Axi1_Aw_Addr;
           	                                  
143352     	assign Axi_aw_burst = Axi1_Aw_Burst;
           	                                    
143353     	assign Axi_aw_cache = Axi1_Aw_Cache;
           	                                    
143354     	assign Axi_aw_id = Axi1_Aw_Id;
           	                              
143355     	assign Axi_aw_len = Axi1_Aw_Len;
           	                                
143356     	assign Axi_aw_lock = Axi1_Aw_Lock;
           	                                  
143357     	assign Axi_aw_prot = Axi1_Aw_Prot;
           	                                  
143358     	assign Axi_aw_size = Axi1_Aw_Size;
           	                                  
143359     	assign Axi_aw_valid = Axi1_Aw_Valid;
           	                                    
143360     	assign Axi_w_data = Axi1_W_Data;
           	                                
143361     	assign Axi_w_last = Axi1_W_Last;
           	                                
143362     	assign Axi_w_strb = Axi1_W_Strb;
           	                                
143363     	assign Axi_w_valid = Axi1_W_Valid;
           	                                  
143364     	assign Debug_PwrOn = 1'b1;
           	                          
143365     	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
143366     	assign Sys_Pwr_WakeUp = ReqPwr_WakeUp | RspPwr_WakeUp;
           	                                                      
143367     	assign WakeUp_Axi = Axi_b_valid | Axi_r_valid;
           	                                              
143368     	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
143369     	assign InfoMultiBeatExcl =
           	                          
143370     				Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b010 | Gen_Req_Opc == 3'b101 ) & ~ ( 6'b000011 >= Gen_Req_Len1 );
           				                                                                                                          
143371     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
143372     		if ( ! Sys_Clk_RstN )
           		                     
143373     			First <= #1.0 ( 1'b1 );
           			                       
143374     		else if ( Gen_Req_Vld & Gen_Req_Rdy )
           		                                     
143375     			First <= #1.0 ( Gen_Req_Last );
           			                               
143376     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
143377     		if ( ! Sys_Clk_RstN )
           		                     
143378     			InfoMultiBeatExclOnce <= #1.0 ( 1'b0 );
           			                                       
143379     		else if ( ~ InfoMultiBeatExclOnce )
           		                                   
143380     			InfoMultiBeatExclOnce <= #1.0 ( InfoMultiBeatExcl );
           			                                                    
143381     	// synopsys translate_off
           	                         
143382     	// synthesis translate_off
           	                          
143383     	always @( posedge Sys_Clk )
           	                           
143384     		if ( Sys_Clk_RstN & InfoMultiBeatExcl & ~ InfoMultiBeatExclOnce & !($test$plusargs("disableAllHwInfo")) & !($test$plusargs("disableHwInfoAAB#000"))) begin
           		                                                                                                                                                          
143385     			$display("%0t - [HwInfo AAB#000][AXI Target NIU] (%m) - Handling a multi-beat exclusive access.",$realtime); if ($test$plusargs("stopOnHwInfoAAB#000")) $stop;
           			                                                                                                                                                              
143386     		end
           		   
143387     	// synthesis translate_on
           	                         
143388     	// synopsys translate_on
           	                        
143389     	endmodule
           	         
143390     
           
143391     
           
143392     
           
143393     // FlexNoC version    : 4.7.0
                                        
143394     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
143395     // Exported Structure : /Specification.Architecture.Structure
                                                                        
143396     // ExportOption       : /verilog
                                           
143397     
           
143398     `timescale 1ps/1ps
                             
143399     module rsnoc_z_H_R_G_T2_Tt_Sp_b31256eb (
                                                   
143400     	IdInfo_0_AddrBase
           	                 
143401     ,	IdInfo_0_AddrMask
            	                 
143402     ,	IdInfo_0_Debug
            	              
143403     ,	IdInfo_0_Id
            	           
143404     ,	IdInfo_1_AddrBase
            	                 
143405     ,	IdInfo_1_AddrMask
            	                 
143406     ,	IdInfo_1_Debug
            	              
143407     ,	IdInfo_1_Id
            	           
143408     ,	Translation_0_Aperture
            	                      
143409     ,	Translation_0_Id
            	                
143410     ,	Translation_0_PathFound
            	                       
143411     ,	Translation_0_SubFound
            	                      
143412     );
             
143413     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
143414     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
143415     	output        IdInfo_0_Debug          ;
           	                                       
143416     	input  [1:0]  IdInfo_0_Id             ;
           	                                       
143417     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
143418     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
143419     	output        IdInfo_1_Debug          ;
           	                                       
143420     	input  [1:0]  IdInfo_1_Id             ;
           	                                       
143421     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
143422     	output [1:0]  Translation_0_Id        ;
           	                                       
143423     	output        Translation_0_PathFound ;
           	                                       
143424     	output        Translation_0_SubFound  ;
           	                                       
143425     	wire [8:0]  u_28b6                    ;
           	                                       
143426     	wire        u_3971                    ;
           	                                       
143427     	wire        u_502a                    ;
           	                                       
143428     	wire        u_6213                    ;
           	                                       
143429     	wire        u_a0b1                    ;
           	                                       
143430     	reg  [29:0] IdInfo_0_AddrBase         ;
           	                                       
143431     	reg  [29:0] IdInfo_0_AddrMask         ;
           	                                       
143432     	reg         IdInfo_0_Debug            ;
           	                                       
143433     	reg  [29:0] IdInfo_1_AddrBase         ;
           	                                       
143434     	reg  [29:0] IdInfo_1_AddrMask         ;
           	                                       
143435     	reg         IdInfo_1_Debug            ;
           	                                       
143436     	reg  [1:0]  Translation_0_Id          ;
           	                                       
143437     	wire [3:0]  uTranslation_0_Id_caseSel ;
           	                                       
143438     	always @( IdInfo_0_Id ) begin
           	                             
143439     		case ( IdInfo_0_Id )
           		                    
143440     			2'b11 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143441     			2'b10 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143442     			2'b01 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143443     			2'b0  : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143444     		endcase
           		       
143445     	end
           	   
143446     	always @( IdInfo_0_Id ) begin
           	                             
143447     		case ( IdInfo_0_Id )
           		                    
143448     			2'b11 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143449     			2'b10 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143450     			2'b01 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143451     			2'b0  : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143452     		endcase
           		       
143453     	end
           	   
143454     	always @( IdInfo_0_Id ) begin
           	                             
143455     		case ( IdInfo_0_Id )
           		                    
143456     			2'b11 : IdInfo_0_Debug = 1'b0 ;
           			                               
143457     			2'b10 : IdInfo_0_Debug = 1'b0 ;
           			                               
143458     			2'b01 : IdInfo_0_Debug = 1'b0 ;
           			                               
143459     			2'b0  : IdInfo_0_Debug = 1'b0 ;
           			                               
143460     		endcase
           		       
143461     	end
           	   
143462     	always @( IdInfo_1_Id ) begin
           	                             
143463     		case ( IdInfo_1_Id )
           		                    
143464     			2'b11 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143465     			2'b10 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143466     			2'b01 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143467     			2'b0  : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143468     		endcase
           		       
143469     	end
           	   
143470     	always @( IdInfo_1_Id ) begin
           	                             
143471     		case ( IdInfo_1_Id )
           		                    
143472     			2'b11 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143473     			2'b10 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143474     			2'b01 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143475     			2'b0  : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143476     		endcase
           		       
143477     	end
           	   
143478     	always @( IdInfo_1_Id ) begin
           	                             
143479     		case ( IdInfo_1_Id )
           		                    
143480     			2'b11 : IdInfo_1_Debug = 1'b0 ;
           			                               
143481     			2'b10 : IdInfo_1_Debug = 1'b0 ;
           			                               
143482     			2'b01 : IdInfo_1_Debug = 1'b0 ;
           			                               
143483     			2'b0  : IdInfo_1_Debug = 1'b0 ;
           			                               
143484     		endcase
           		       
143485     	end
           	   
143486     	assign u_28b6 = Translation_0_Aperture;
           	                                       
143487     	assign u_502a = u_28b6 == 9'b100011001;
           	                                       
143488     	assign u_6213 = u_28b6 == 9'b011011001;
           	                                       
143489     	assign u_a0b1 = ( u_28b6 & 9'b110111111 ) == 9'b010111001;
           	                                                          
143490     	assign u_3971 = ( u_28b6 & 9'b110011111 ) == 9'b000011001;
           	                                                          
143491     	assign uTranslation_0_Id_caseSel = { u_502a , u_6213 , u_a0b1 , u_3971 } ;
           	                                                                          
143492     	always @( uTranslation_0_Id_caseSel ) begin
           	                                           
143493     		case ( uTranslation_0_Id_caseSel )
           		                                  
143494     			4'b0001 : Translation_0_Id = 2'b0 ;
           			                                   
143495     			4'b0010 : Translation_0_Id = 2'b01 ;
           			                                    
143496     			4'b0100 : Translation_0_Id = 2'b10 ;
           			                                    
143497     			4'b1000 : Translation_0_Id = 2'b11 ;
           			                                    
143498     			default : Translation_0_Id = 2'b0 ;
           			                                   
143499     		endcase
           		       
143500     	end
           	   
143501     	assign Translation_0_PathFound = u_3971 | u_a0b1 | u_6213 | u_502a;
           	                                                                   
143502     	assign Translation_0_SubFound = 1'b1;
           	                                     
143503     endmodule
                    
143504     
           
143505     `timescale 1ps/1ps
                             
143506     module rsnoc_z_H_R_G_T2_Tt_U_a2a4e13f (
                                                  
143507     	IdInfo_0_AddrBase
           	                 
143508     ,	IdInfo_0_AddrMask
            	                 
143509     ,	IdInfo_0_Debug
            	              
143510     ,	IdInfo_0_Id
            	           
143511     ,	IdInfo_1_AddrBase
            	                 
143512     ,	IdInfo_1_AddrMask
            	                 
143513     ,	IdInfo_1_Debug
            	              
143514     ,	IdInfo_1_Id
            	           
143515     ,	Translation_0_Aperture
            	                      
143516     ,	Translation_0_Id
            	                
143517     ,	Translation_0_PathFound
            	                       
143518     ,	Translation_0_SubFound
            	                      
143519     );
             
143520     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
143521     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
143522     	output        IdInfo_0_Debug          ;
           	                                       
143523     	input  [1:0]  IdInfo_0_Id             ;
           	                                       
143524     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
143525     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
143526     	output        IdInfo_1_Debug          ;
           	                                       
143527     	input  [1:0]  IdInfo_1_Id             ;
           	                                       
143528     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
143529     	output [1:0]  Translation_0_Id        ;
           	                                       
143530     	output        Translation_0_PathFound ;
           	                                       
143531     	output        Translation_0_SubFound  ;
           	                                       
143532     	rsnoc_z_H_R_G_T2_Tt_Sp_b31256eb Isp(
           	                                    
143533     		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
143534     	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
143535     	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
143536     	,	.IdInfo_0_Id( IdInfo_0_Id )
           	 	                           
143537     	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
143538     	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
143539     	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
143540     	,	.IdInfo_1_Id( IdInfo_1_Id )
           	 	                           
143541     	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
143542     	,	.Translation_0_Id( Translation_0_Id )
           	 	                                     
143543     	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
143544     	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
143545     	);
           	  
143546     endmodule
                    
143547     
           
143548     
           
143549     
           
143550     // FlexNoC version    : 4.7.0
                                        
143551     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
143552     // Exported Structure : /Specification.Architecture.Structure
                                                                        
143553     // ExportOption       : /verilog
                                           
143554     
           
143555     `timescale 1ps/1ps
                             
143556     module rsnoc_z_H_R_G_T2_F_U_6f0cdf79 (
                                                 
143557     	AddrMask
           	        
143558     ,	CxtRd_AddLd0
            	            
143559     ,	CxtRd_Addr4Be
            	             
143560     ,	CxtRd_Echo
            	          
143561     ,	CxtRd_Head
            	          
143562     ,	CxtRd_Len1
            	          
143563     ,	CxtRd_OpcT
            	          
143564     ,	CxtRd_RouteIdZ
            	              
143565     ,	CxtWr_AddLd0
            	            
143566     ,	CxtWr_Addr4Be
            	             
143567     ,	CxtWr_Echo
            	          
143568     ,	CxtWr_Head
            	          
143569     ,	CxtWr_Len1
            	          
143570     ,	CxtWr_OpcT
            	          
143571     ,	CxtWr_RouteIdZ
            	              
143572     ,	Debug
            	     
143573     ,	Empty
            	     
143574     ,	PathFound
            	         
143575     ,	ReqRx_Data
            	          
143576     ,	ReqRx_Head
            	          
143577     ,	ReqRx_Rdy
            	         
143578     ,	ReqRx_Tail
            	          
143579     ,	ReqRx_Vld
            	         
143580     ,	ReqTx_Data
            	          
143581     ,	ReqTx_Head
            	          
143582     ,	ReqTx_Rdy
            	         
143583     ,	ReqTx_Tail
            	          
143584     ,	ReqTx_Vld
            	         
143585     ,	RspRx_Data
            	          
143586     ,	RspRx_Head
            	          
143587     ,	RspRx_Rdy
            	         
143588     ,	RspRx_Tail
            	          
143589     ,	RspRx_Vld
            	         
143590     ,	RspTx_Data
            	          
143591     ,	RspTx_Head
            	          
143592     ,	RspTx_Rdy
            	         
143593     ,	RspTx_Tail
            	          
143594     ,	RspTx_Vld
            	         
143595     ,	SubFound
            	        
143596     ,	Sys_Clk
            	       
143597     ,	Sys_Clk_ClkS
            	            
143598     ,	Sys_Clk_En
            	          
143599     ,	Sys_Clk_EnS
            	           
143600     ,	Sys_Clk_RetRstN
            	               
143601     ,	Sys_Clk_RstN
            	            
143602     ,	Sys_Clk_Tm
            	          
143603     ,	Sys_Pwr_Idle
            	            
143604     ,	Sys_Pwr_WakeUp
            	              
143605     ,	WrCxt
            	     
143606     );
             
143607     	input  [29:0]  AddrMask        ;
           	                                
143608     	input  [7:0]   CxtRd_AddLd0    ;
           	                                
143609     	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
143610     	input  [2:0]   CxtRd_Echo      ;
           	                                
143611     	input          CxtRd_Head      ;
           	                                
143612     	input  [5:0]   CxtRd_Len1      ;
           	                                
143613     	input  [3:0]   CxtRd_OpcT      ;
           	                                
143614     	input  [8:0]   CxtRd_RouteIdZ  ;
           	                                
143615     	output [7:0]   CxtWr_AddLd0    ;
           	                                
143616     	output [1:0]   CxtWr_Addr4Be   ;
           	                                
143617     	output [2:0]   CxtWr_Echo      ;
           	                                
143618     	output         CxtWr_Head      ;
           	                                
143619     	output [5:0]   CxtWr_Len1      ;
           	                                
143620     	output [3:0]   CxtWr_OpcT      ;
           	                                
143621     	output [8:0]   CxtWr_RouteIdZ  ;
           	                                
143622     	input          Debug           ;
           	                                
143623     	input          Empty           ;
           	                                
143624     	input          PathFound       ;
           	                                
143625     	input  [107:0] ReqRx_Data      ;
           	                                
143626     	input          ReqRx_Head      ;
           	                                
143627     	output         ReqRx_Rdy       ;
           	                                
143628     	input          ReqRx_Tail      ;
           	                                
143629     	input          ReqRx_Vld       ;
           	                                
143630     	output [107:0] ReqTx_Data      ;
           	                                
143631     	output         ReqTx_Head      ;
           	                                
143632     	input          ReqTx_Rdy       ;
           	                                
143633     	output         ReqTx_Tail      ;
           	                                
143634     	output         ReqTx_Vld       ;
           	                                
143635     	input  [107:0] RspRx_Data      ;
           	                                
143636     	input          RspRx_Head      ;
           	                                
143637     	output         RspRx_Rdy       ;
           	                                
143638     	input          RspRx_Tail      ;
           	                                
143639     	input          RspRx_Vld       ;
           	                                
143640     	output [107:0] RspTx_Data      ;
           	                                
143641     	output         RspTx_Head      ;
           	                                
143642     	input          RspTx_Rdy       ;
           	                                
143643     	output         RspTx_Tail      ;
           	                                
143644     	output         RspTx_Vld       ;
           	                                
143645     	input          SubFound        ;
           	                                
143646     	input          Sys_Clk         ;
           	                                
143647     	input          Sys_Clk_ClkS    ;
           	                                
143648     	input          Sys_Clk_En      ;
           	                                
143649     	input          Sys_Clk_EnS     ;
           	                                
143650     	input          Sys_Clk_RetRstN ;
           	                                
143651     	input          Sys_Clk_RstN    ;
           	                                
143652     	input          Sys_Clk_Tm      ;
           	                                
143653     	output         Sys_Pwr_Idle    ;
           	                                
143654     	output         Sys_Pwr_WakeUp  ;
           	                                
143655     	output         WrCxt           ;
           	                                
143656     	wire [3:0]   u_4c36              ;
           	                                  
143657     	wire         u_6_IDLE_WAIT       ;
           	                                  
143658     	wire         u_6_RSP_IDLE        ;
           	                                  
143659     	wire         u_6_WAIT_RSP        ;
           	                                  
143660     	wire         u_7df2_2            ;
           	                                  
143661     	wire [13:0]  u_7df2_3            ;
           	                                  
143662     	wire [1:0]   u_7df2_4            ;
           	                                  
143663     	wire         u_8bb4_2            ;
           	                                  
143664     	wire [13:0]  u_8bb4_3            ;
           	                                  
143665     	wire [1:0]   u_8bb4_4            ;
           	                                  
143666     	wire         u_9d54              ;
           	                                  
143667     	wire [3:0]   u_ab1f              ;
           	                                  
143668     	wire [1:0]   u_b9ec              ;
           	                                  
143669     	wire [1:0]   u_bdb6              ;
           	                                  
143670     	wire [1:0]   u_cc76              ;
           	                                  
143671     	wire [1:0]   Arb_Gnt             ;
           	                                  
143672     	wire         Arb_Rdy             ;
           	                                  
143673     	wire [1:0]   Arb_Req             ;
           	                                  
143674     	wire         Arb_Vld             ;
           	                                  
143675     	wire [1:0]   CurState            ;
           	                                  
143676     	wire         CxtRdy              ;
           	                                  
143677     	wire         CxtVld              ;
           	                                  
143678     	wire         LoopBack            ;
           	                                  
143679     	wire         LoopPld             ;
           	                                  
143680     	wire         NullRx_Len1H        ;
           	                                  
143681     	wire [13:0]  NullRx_RouteId      ;
           	                                  
143682     	wire [1:0]   NullRx_Status       ;
           	                                  
143683     	wire         NullTx_Len1H        ;
           	                                  
143684     	wire [13:0]  NullTx_RouteId      ;
           	                                  
143685     	wire [1:0]   NullTx_Status       ;
           	                                  
143686     	wire         Pwr_BusErr_Idle     ;
           	                                  
143687     	wire         Pwr_BusErr_WakeUp   ;
           	                                  
143688     	wire         Pwr_Cxt_Idle        ;
           	                                  
143689     	wire         Pwr_Cxt_WakeUp      ;
           	                                  
143690     	wire         Req_HdrVld          ;
           	                                  
143691     	wire [107:0] ReqTx0_Data         ;
           	                                  
143692     	wire         ReqTx0_Head         ;
           	                                  
143693     	wire         ReqTx0_Rdy          ;
           	                                  
143694     	wire         ReqTx0_Tail         ;
           	                                  
143695     	wire         ReqTx0_Vld          ;
           	                                  
143696     	wire [107:0] Rsp_Data            ;
           	                                  
143697     	wire         Rsp_Rdy             ;
           	                                  
143698     	wire         Rsp_Vld             ;
           	                                  
143699     	wire [3:0]   RspBe               ;
           	                                  
143700     	wire [37:0]  RspDatum            ;
           	                                  
143701     	wire [69:0]  RspHdr              ;
           	                                  
143702     	wire         RspRdy              ;
           	                                  
143703     	wire [7:0]   RspUser             ;
           	                                  
143704     	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
143705     	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
143706     	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
143707     	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
143708     	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
143709     	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
143710     	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
143711     	wire [107:0] RxErr_Data          ;
           	                                  
143712     	wire         RxErr_Head          ;
           	                                  
143713     	wire         RxErr_Rdy           ;
           	                                  
143714     	wire         RxErr_Tail          ;
           	                                  
143715     	wire         RxErr_Vld           ;
           	                                  
143716     	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
143717     	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
143718     	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
143719     	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
143720     	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
143721     	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
143722     	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
143723     	assign u_cc76 = RxErr_Data [88:87];
           	                                   
143724     	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
143725     	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
143726     	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
143727     	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
143728     	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
143729     	assign u_8bb4_2 = NullRx_Len1H;
           	                               
143730     	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
143731     	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
143732     	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
143733     	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
143734     	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
143735     	assign u_8bb4_4 = NullRx_Status;
           	                                
143736     	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
143737     	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
143738     		.Gnt( Arb_Gnt )
           		               
143739     	,	.Rdy( Arb_Rdy )
           	 	               
143740     	,	.Req( Arb_Req )
           	 	               
143741     	,	.ReqArbIn( 2'b0 )
           	 	                 
143742     	,	.Sys_Clk( Sys_Clk )
           	 	                   
143743     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
143744     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
143745     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
143746     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
143747     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
143748     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
143749     	,	.Sys_Pwr_Idle( )
           	 	                
143750     	,	.Sys_Pwr_WakeUp( )
           	 	                  
143751     	,	.Vld( Arb_Vld )
           	 	               
143752     	);
           	  
143753     	assign NullTx_RouteId = u_7df2_3;
           	                                 
143754     	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
143755     	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
143756     	assign NullTx_Status = u_7df2_4;
           	                                
143757     	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
143758     	assign NullTx_Len1H = u_7df2_2;
           	                               
143759     	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
143760     	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
143761     	assign RspUser = { 8'b0 };
           	                          
143762     	assign RspWord_Hdr_User = RspUser;
           	                                  
143763     	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
143764     	assign RspHdr =
           	               
143765     		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
143766     	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
143767     	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143200     	,	.GenLcl_Req_SeqUnOrdered( u_134_Req_SeqUnOrdered )
           	<font color = "green">-1-</font> 	                                                  
143201     	,	.GenLcl_Req_SeqUnique( u_134_Req_SeqUnique )
           <font color = "green">	==></font>
143202     	,	.GenLcl_Req_User( u_134_Req_User )
           	<font color = "red">-2-</font> 	                                  
143203     	,	.GenLcl_Req_Vld( u_134_Req_Vld )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143205     	,	.GenLcl_Rsp_Last( u_134_Rsp_Last )
           	<font color = "green">-1-</font> 	                                  
143206     	,	.GenLcl_Rsp_Opc( u_134_Rsp_Opc )
           <font color = "green">	==></font>
143207     	,	.GenLcl_Rsp_Rdy( u_134_Rsp_Rdy )
           	<font color = "red">-2-</font> 	                                
143208     	,	.GenLcl_Rsp_SeqId( u_134_Rsp_SeqId )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143210     	,	.GenLcl_Rsp_Status( u_134_Rsp_Status )
           	<font color = "green">-1-</font> 	                                      
143211     	,	.GenLcl_Rsp_Vld( u_134_Rsp_Vld )
           <font color = "green">	==></font>
143212     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	<font color = "red">-2-</font> 	                                
143213     	,	.GenPrt_Req_Be( Gen_Req_Be )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143215     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	<font color = "green">-1-</font> 	                                
143216     	,	.GenPrt_Req_Last( Gen_Req_Last )
           <font color = "green">	==></font>
143217     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	<font color = "red">-2-</font> 	                                
143218     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143221     	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	<font color = "green">-1-</font> 	                                  
143222     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           <font color = "green">	==></font>
143223     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	<font color = "red">-2-</font> 	                                          
143224     	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
143225     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
143226     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
143227     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
143228     	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
143229     	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
143230     	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
143231     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
143232     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
143233     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
143234     	,	.Sys_Clk( Sys_Clk )
           	 	                   
143235     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
143236     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
143237     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
143238     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
143239     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
143240     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
143241     	,	.Sys_Pwr_Idle( u_171_Idle )
           	 	                           
143242     	,	.Sys_Pwr_WakeUp( u_171_WakeUp )
           	 	                               
143243     	);
           	  
143244     	rsnoc_z_H_R_G_U_P_U_5512aa03 uu5512aa03(
           	                                        
143245     		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
143246     	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
143247     	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
143248     	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
143249     	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
143250     	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
143251     	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
143252     	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
143253     	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
143254     	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
143255     	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
143256     	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
143257     	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
143258     	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
143259     	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
143260     	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
143261     	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
143262     	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
143263     	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
143264     	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
143265     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
143266     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
143267     	,	.GenPrt_Req_Addr( u_134_Req_Addr )
           	 	                                  
143268     	,	.GenPrt_Req_Be( u_134_Req_Be )
           	 	                              
143269     	,	.GenPrt_Req_BurstType( u_134_Req_BurstType )
           	 	                                            
143270     	,	.GenPrt_Req_Data( u_134_Req_Data )
           	 	                                  
143271     	,	.GenPrt_Req_Last( u_134_Req_Last )
           	 	                                  
143272     	,	.GenPrt_Req_Len1( u_134_Req_Len1 )
           	 	                                  
143273     	,	.GenPrt_Req_Lock( u_134_Req_Lock )
           	 	                                  
143274     	,	.GenPrt_Req_Opc( u_134_Req_Opc )
           	 	                                
143275     	,	.GenPrt_Req_Rdy( u_134_Req_Rdy )
           	 	                                
143276     	,	.GenPrt_Req_SeqId( u_134_Req_SeqId )
           	 	                                    
143277     	,	.GenPrt_Req_SeqUnOrdered( u_134_Req_SeqUnOrdered )
           	 	                                                  
143278     	,	.GenPrt_Req_SeqUnique( u_134_Req_SeqUnique )
           	 	                                            
143279     	,	.GenPrt_Req_User( u_134_Req_User )
           	 	                                  
143280     	,	.GenPrt_Req_Vld( u_134_Req_Vld )
           	 	                                
143281     	,	.GenPrt_Rsp_Data( u_134_Rsp_Data )
           	 	                                  
143282     	,	.GenPrt_Rsp_Last( u_134_Rsp_Last )
           	 	                                  
143283     	,	.GenPrt_Rsp_Opc( u_134_Rsp_Opc )
           	 	                                
143284     	,	.GenPrt_Rsp_Rdy( u_134_Rsp_Rdy )
           	 	                                
143285     	,	.GenPrt_Rsp_SeqId( u_134_Rsp_SeqId )
           	 	                                    
143286     	,	.GenPrt_Rsp_SeqUnOrdered( u_134_Rsp_SeqUnOrdered )
           	 	                                                  
143287     	,	.GenPrt_Rsp_Status( u_134_Rsp_Status )
           	 	                                      
143288     	,	.GenPrt_Rsp_Vld( u_134_Rsp_Vld )
           	 	                                
143289     	);
           	  
143290     	rsnoc_z_H_R_N_A_G2_R_Req_c29ec720 Reqb(
           	                                       
143291     		.Axi_ar_addr( Axi1_Ar_Addr )
           		                            
143292     	,	.Axi_ar_burst( Axi1_Ar_Burst )
           	 	                              
143293     	,	.Axi_ar_cache( Axi1_Ar_Cache )
           	 	                              
143294     	,	.Axi_ar_id( Axi1_Ar_Id )
           	 	                        
143295     	,	.Axi_ar_len( Axi1_Ar_Len )
           	 	                          
143296     	,	.Axi_ar_lock( Axi1_Ar_Lock )
           	 	                            
143297     	,	.Axi_ar_prot( Axi1_Ar_Prot )
           	 	                            
143298     	,	.Axi_ar_ready( Axi1_Ar_Ready )
           	 	                              
143299     	,	.Axi_ar_size( Axi1_Ar_Size )
           	 	                            
143300     	,	.Axi_ar_valid( Axi1_Ar_Valid )
           	 	                              
143301     	,	.Axi_aw_addr( Axi1_Aw_Addr )
           	 	                            
143302     	,	.Axi_aw_burst( Axi1_Aw_Burst )
           	 	                              
143303     	,	.Axi_aw_cache( Axi1_Aw_Cache )
           	 	                              
143304     	,	.Axi_aw_id( Axi1_Aw_Id )
           	 	                        
143305     	,	.Axi_aw_len( Axi1_Aw_Len )
           	 	                          
143306     	,	.Axi_aw_lock( Axi1_Aw_Lock )
           	 	                            
143307     	,	.Axi_aw_prot( Axi1_Aw_Prot )
           	 	                            
143308     	,	.Axi_aw_ready( Axi1_Aw_Ready )
           	 	                              
143309     	,	.Axi_aw_size( Axi1_Aw_Size )
           	 	                            
143310     	,	.Axi_aw_valid( Axi1_Aw_Valid )
           	 	                              
143311     	,	.Axi_w_data( Axi1_W_Data )
           	 	                          
143312     	,	.Axi_w_last( Axi1_W_Last )
           	 	                          
143313     	,	.Axi_w_ready( Axi1_W_Ready )
           	 	                            
143314     	,	.Axi_w_strb( Axi1_W_Strb )
           	 	                          
143315     	,	.Axi_w_valid( Axi1_W_Valid )
           	 	                            
143316     	,	.Gen_Req_Addr( GenLcl_Req_Addr )
           	 	                                
143317     	,	.Gen_Req_Be( GenLcl_Req_Be )
           	 	                            
143318     	,	.Gen_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                          
143319     	,	.Gen_Req_Data( GenLcl_Req_Data )
           	 	                                
143320     	,	.Gen_Req_Last( GenLcl_Req_Last )
           	 	                                
143321     	,	.Gen_Req_Len1( GenLcl_Req_Len1 )
           	 	                                
143322     	,	.Gen_Req_Lock( GenLcl_Req_Lock )
           	 	                                
143323     	,	.Gen_Req_Opc( GenLcl_Req_Opc )
           	 	                              
143324     	,	.Gen_Req_Rdy( GenLcl_Req_Rdy )
           	 	                              
143325     	,	.Gen_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                  
143326     	,	.Gen_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                
143327     	,	.Gen_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                          
143328     	,	.Gen_Req_User( GenLcl_Req_User )
           	 	                                
143329     	,	.Gen_Req_Vld( GenLcl_Req_Vld )
           	 	                              
143330     	,	.LockAbort( LockAbort )
           	 	                       
143331     	,	.PwrOn( 1'b1 )
           	 	              
143332     	,	.Sys_Clk( Sys_Clk )
           	 	                   
143333     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
143334     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
143335     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
143336     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
143337     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
143338     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
143339     	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
143340     	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
143341     	);
           	  
143342     	assign Axi_ar_addr = Axi1_Ar_Addr;
           	                                  
143343     	assign Axi_ar_burst = Axi1_Ar_Burst;
           	                                    
143344     	assign Axi_ar_cache = Axi1_Ar_Cache;
           	                                    
143345     	assign Axi_ar_id = Axi1_Ar_Id;
           	                              
143346     	assign Axi_ar_len = Axi1_Ar_Len;
           	                                
143347     	assign Axi_ar_lock = Axi1_Ar_Lock;
           	                                  
143348     	assign Axi_ar_prot = Axi1_Ar_Prot;
           	                                  
143349     	assign Axi_ar_size = Axi1_Ar_Size;
           	                                  
143350     	assign Axi_ar_valid = Axi1_Ar_Valid;
           	                                    
143351     	assign Axi_aw_addr = Axi1_Aw_Addr;
           	                                  
143352     	assign Axi_aw_burst = Axi1_Aw_Burst;
           	                                    
143353     	assign Axi_aw_cache = Axi1_Aw_Cache;
           	                                    
143354     	assign Axi_aw_id = Axi1_Aw_Id;
           	                              
143355     	assign Axi_aw_len = Axi1_Aw_Len;
           	                                
143356     	assign Axi_aw_lock = Axi1_Aw_Lock;
           	                                  
143357     	assign Axi_aw_prot = Axi1_Aw_Prot;
           	                                  
143358     	assign Axi_aw_size = Axi1_Aw_Size;
           	                                  
143359     	assign Axi_aw_valid = Axi1_Aw_Valid;
           	                                    
143360     	assign Axi_w_data = Axi1_W_Data;
           	                                
143361     	assign Axi_w_last = Axi1_W_Last;
           	                                
143362     	assign Axi_w_strb = Axi1_W_Strb;
           	                                
143363     	assign Axi_w_valid = Axi1_W_Valid;
           	                                  
143364     	assign Debug_PwrOn = 1'b1;
           	                          
143365     	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
143366     	assign Sys_Pwr_WakeUp = ReqPwr_WakeUp | RspPwr_WakeUp;
           	                                                      
143367     	assign WakeUp_Axi = Axi_b_valid | Axi_r_valid;
           	                                              
143368     	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
143369     	assign InfoMultiBeatExcl =
           	                          
143370     				Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b010 | Gen_Req_Opc == 3'b101 ) & ~ ( 6'b000011 >= Gen_Req_Len1 );
           				                                                                                                          
143371     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
143372     		if ( ! Sys_Clk_RstN )
           		                     
143373     			First <= #1.0 ( 1'b1 );
           			                       
143374     		else if ( Gen_Req_Vld & Gen_Req_Rdy )
           		                                     
143375     			First <= #1.0 ( Gen_Req_Last );
           			                               
143376     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
143377     		if ( ! Sys_Clk_RstN )
           		                     
143378     			InfoMultiBeatExclOnce <= #1.0 ( 1'b0 );
           			                                       
143379     		else if ( ~ InfoMultiBeatExclOnce )
           		                                   
143380     			InfoMultiBeatExclOnce <= #1.0 ( InfoMultiBeatExcl );
           			                                                    
143381     	// synopsys translate_off
           	                         
143382     	// synthesis translate_off
           	                          
143383     	always @( posedge Sys_Clk )
           	                           
143384     		if ( Sys_Clk_RstN & InfoMultiBeatExcl & ~ InfoMultiBeatExclOnce & !($test$plusargs("disableAllHwInfo")) & !($test$plusargs("disableHwInfoAAB#000"))) begin
           		                                                                                                                                                          
143385     			$display("%0t - [HwInfo AAB#000][AXI Target NIU] (%m) - Handling a multi-beat exclusive access.",$realtime); if ($test$plusargs("stopOnHwInfoAAB#000")) $stop;
           			                                                                                                                                                              
143386     		end
           		   
143387     	// synthesis translate_on
           	                         
143388     	// synopsys translate_on
           	                        
143389     	endmodule
           	         
143390     
           
143391     
           
143392     
           
143393     // FlexNoC version    : 4.7.0
                                        
143394     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
143395     // Exported Structure : /Specification.Architecture.Structure
                                                                        
143396     // ExportOption       : /verilog
                                           
143397     
           
143398     `timescale 1ps/1ps
                             
143399     module rsnoc_z_H_R_G_T2_Tt_Sp_b31256eb (
                                                   
143400     	IdInfo_0_AddrBase
           	                 
143401     ,	IdInfo_0_AddrMask
            	                 
143402     ,	IdInfo_0_Debug
            	              
143403     ,	IdInfo_0_Id
            	           
143404     ,	IdInfo_1_AddrBase
            	                 
143405     ,	IdInfo_1_AddrMask
            	                 
143406     ,	IdInfo_1_Debug
            	              
143407     ,	IdInfo_1_Id
            	           
143408     ,	Translation_0_Aperture
            	                      
143409     ,	Translation_0_Id
            	                
143410     ,	Translation_0_PathFound
            	                       
143411     ,	Translation_0_SubFound
            	                      
143412     );
             
143413     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
143414     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
143415     	output        IdInfo_0_Debug          ;
           	                                       
143416     	input  [1:0]  IdInfo_0_Id             ;
           	                                       
143417     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
143418     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
143419     	output        IdInfo_1_Debug          ;
           	                                       
143420     	input  [1:0]  IdInfo_1_Id             ;
           	                                       
143421     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
143422     	output [1:0]  Translation_0_Id        ;
           	                                       
143423     	output        Translation_0_PathFound ;
           	                                       
143424     	output        Translation_0_SubFound  ;
           	                                       
143425     	wire [8:0]  u_28b6                    ;
           	                                       
143426     	wire        u_3971                    ;
           	                                       
143427     	wire        u_502a                    ;
           	                                       
143428     	wire        u_6213                    ;
           	                                       
143429     	wire        u_a0b1                    ;
           	                                       
143430     	reg  [29:0] IdInfo_0_AddrBase         ;
           	                                       
143431     	reg  [29:0] IdInfo_0_AddrMask         ;
           	                                       
143432     	reg         IdInfo_0_Debug            ;
           	                                       
143433     	reg  [29:0] IdInfo_1_AddrBase         ;
           	                                       
143434     	reg  [29:0] IdInfo_1_AddrMask         ;
           	                                       
143435     	reg         IdInfo_1_Debug            ;
           	                                       
143436     	reg  [1:0]  Translation_0_Id          ;
           	                                       
143437     	wire [3:0]  uTranslation_0_Id_caseSel ;
           	                                       
143438     	always @( IdInfo_0_Id ) begin
           	                             
143439     		case ( IdInfo_0_Id )
           		                    
143440     			2'b11 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143441     			2'b10 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143442     			2'b01 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143443     			2'b0  : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143444     		endcase
           		       
143445     	end
           	   
143446     	always @( IdInfo_0_Id ) begin
           	                             
143447     		case ( IdInfo_0_Id )
           		                    
143448     			2'b11 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143449     			2'b10 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143450     			2'b01 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143451     			2'b0  : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143452     		endcase
           		       
143453     	end
           	   
143454     	always @( IdInfo_0_Id ) begin
           	                             
143455     		case ( IdInfo_0_Id )
           		                    
143456     			2'b11 : IdInfo_0_Debug = 1'b0 ;
           			                               
143457     			2'b10 : IdInfo_0_Debug = 1'b0 ;
           			                               
143458     			2'b01 : IdInfo_0_Debug = 1'b0 ;
           			                               
143459     			2'b0  : IdInfo_0_Debug = 1'b0 ;
           			                               
143460     		endcase
           		       
143461     	end
           	   
143462     	always @( IdInfo_1_Id ) begin
           	                             
143463     		case ( IdInfo_1_Id )
           		                    
143464     			2'b11 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143465     			2'b10 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143466     			2'b01 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143467     			2'b0  : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143468     		endcase
           		       
143469     	end
           	   
143470     	always @( IdInfo_1_Id ) begin
           	                             
143471     		case ( IdInfo_1_Id )
           		                    
143472     			2'b11 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143473     			2'b10 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143474     			2'b01 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143475     			2'b0  : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143476     		endcase
           		       
143477     	end
           	   
143478     	always @( IdInfo_1_Id ) begin
           	                             
143479     		case ( IdInfo_1_Id )
           		                    
143480     			2'b11 : IdInfo_1_Debug = 1'b0 ;
           			                               
143481     			2'b10 : IdInfo_1_Debug = 1'b0 ;
           			                               
143482     			2'b01 : IdInfo_1_Debug = 1'b0 ;
           			                               
143483     			2'b0  : IdInfo_1_Debug = 1'b0 ;
           			                               
143484     		endcase
           		       
143485     	end
           	   
143486     	assign u_28b6 = Translation_0_Aperture;
           	                                       
143487     	assign u_502a = u_28b6 == 9'b100011001;
           	                                       
143488     	assign u_6213 = u_28b6 == 9'b011011001;
           	                                       
143489     	assign u_a0b1 = ( u_28b6 & 9'b110111111 ) == 9'b010111001;
           	                                                          
143490     	assign u_3971 = ( u_28b6 & 9'b110011111 ) == 9'b000011001;
           	                                                          
143491     	assign uTranslation_0_Id_caseSel = { u_502a , u_6213 , u_a0b1 , u_3971 } ;
           	                                                                          
143492     	always @( uTranslation_0_Id_caseSel ) begin
           	                                           
143493     		case ( uTranslation_0_Id_caseSel )
           		                                  
143494     			4'b0001 : Translation_0_Id = 2'b0 ;
           			                                   
143495     			4'b0010 : Translation_0_Id = 2'b01 ;
           			                                    
143496     			4'b0100 : Translation_0_Id = 2'b10 ;
           			                                    
143497     			4'b1000 : Translation_0_Id = 2'b11 ;
           			                                    
143498     			default : Translation_0_Id = 2'b0 ;
           			                                   
143499     		endcase
           		       
143500     	end
           	   
143501     	assign Translation_0_PathFound = u_3971 | u_a0b1 | u_6213 | u_502a;
           	                                                                   
143502     	assign Translation_0_SubFound = 1'b1;
           	                                     
143503     endmodule
                    
143504     
           
143505     `timescale 1ps/1ps
                             
143506     module rsnoc_z_H_R_G_T2_Tt_U_a2a4e13f (
                                                  
143507     	IdInfo_0_AddrBase
           	                 
143508     ,	IdInfo_0_AddrMask
            	                 
143509     ,	IdInfo_0_Debug
            	              
143510     ,	IdInfo_0_Id
            	           
143511     ,	IdInfo_1_AddrBase
            	                 
143512     ,	IdInfo_1_AddrMask
            	                 
143513     ,	IdInfo_1_Debug
            	              
143514     ,	IdInfo_1_Id
            	           
143515     ,	Translation_0_Aperture
            	                      
143516     ,	Translation_0_Id
            	                
143517     ,	Translation_0_PathFound
            	                       
143518     ,	Translation_0_SubFound
            	                      
143519     );
             
143520     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
143521     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
143522     	output        IdInfo_0_Debug          ;
           	                                       
143523     	input  [1:0]  IdInfo_0_Id             ;
           	                                       
143524     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
143525     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
143526     	output        IdInfo_1_Debug          ;
           	                                       
143527     	input  [1:0]  IdInfo_1_Id             ;
           	                                       
143528     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
143529     	output [1:0]  Translation_0_Id        ;
           	                                       
143530     	output        Translation_0_PathFound ;
           	                                       
143531     	output        Translation_0_SubFound  ;
           	                                       
143532     	rsnoc_z_H_R_G_T2_Tt_Sp_b31256eb Isp(
           	                                    
143533     		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
143534     	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
143535     	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
143536     	,	.IdInfo_0_Id( IdInfo_0_Id )
           	 	                           
143537     	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
143538     	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
143539     	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
143540     	,	.IdInfo_1_Id( IdInfo_1_Id )
           	 	                           
143541     	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
143542     	,	.Translation_0_Id( Translation_0_Id )
           	 	                                     
143543     	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
143544     	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
143545     	);
           	  
143546     endmodule
                    
143547     
           
143548     
           
143549     
           
143550     // FlexNoC version    : 4.7.0
                                        
143551     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
143552     // Exported Structure : /Specification.Architecture.Structure
                                                                        
143553     // ExportOption       : /verilog
                                           
143554     
           
143555     `timescale 1ps/1ps
                             
143556     module rsnoc_z_H_R_G_T2_F_U_6f0cdf79 (
                                                 
143557     	AddrMask
           	        
143558     ,	CxtRd_AddLd0
            	            
143559     ,	CxtRd_Addr4Be
            	             
143560     ,	CxtRd_Echo
            	          
143561     ,	CxtRd_Head
            	          
143562     ,	CxtRd_Len1
            	          
143563     ,	CxtRd_OpcT
            	          
143564     ,	CxtRd_RouteIdZ
            	              
143565     ,	CxtWr_AddLd0
            	            
143566     ,	CxtWr_Addr4Be
            	             
143567     ,	CxtWr_Echo
            	          
143568     ,	CxtWr_Head
            	          
143569     ,	CxtWr_Len1
            	          
143570     ,	CxtWr_OpcT
            	          
143571     ,	CxtWr_RouteIdZ
            	              
143572     ,	Debug
            	     
143573     ,	Empty
            	     
143574     ,	PathFound
            	         
143575     ,	ReqRx_Data
            	          
143576     ,	ReqRx_Head
            	          
143577     ,	ReqRx_Rdy
            	         
143578     ,	ReqRx_Tail
            	          
143579     ,	ReqRx_Vld
            	         
143580     ,	ReqTx_Data
            	          
143581     ,	ReqTx_Head
            	          
143582     ,	ReqTx_Rdy
            	         
143583     ,	ReqTx_Tail
            	          
143584     ,	ReqTx_Vld
            	         
143585     ,	RspRx_Data
            	          
143586     ,	RspRx_Head
            	          
143587     ,	RspRx_Rdy
            	         
143588     ,	RspRx_Tail
            	          
143589     ,	RspRx_Vld
            	         
143590     ,	RspTx_Data
            	          
143591     ,	RspTx_Head
            	          
143592     ,	RspTx_Rdy
            	         
143593     ,	RspTx_Tail
            	          
143594     ,	RspTx_Vld
            	         
143595     ,	SubFound
            	        
143596     ,	Sys_Clk
            	       
143597     ,	Sys_Clk_ClkS
            	            
143598     ,	Sys_Clk_En
            	          
143599     ,	Sys_Clk_EnS
            	           
143600     ,	Sys_Clk_RetRstN
            	               
143601     ,	Sys_Clk_RstN
            	            
143602     ,	Sys_Clk_Tm
            	          
143603     ,	Sys_Pwr_Idle
            	            
143604     ,	Sys_Pwr_WakeUp
            	              
143605     ,	WrCxt
            	     
143606     );
             
143607     	input  [29:0]  AddrMask        ;
           	                                
143608     	input  [7:0]   CxtRd_AddLd0    ;
           	                                
143609     	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
143610     	input  [2:0]   CxtRd_Echo      ;
           	                                
143611     	input          CxtRd_Head      ;
           	                                
143612     	input  [5:0]   CxtRd_Len1      ;
           	                                
143613     	input  [3:0]   CxtRd_OpcT      ;
           	                                
143614     	input  [8:0]   CxtRd_RouteIdZ  ;
           	                                
143615     	output [7:0]   CxtWr_AddLd0    ;
           	                                
143616     	output [1:0]   CxtWr_Addr4Be   ;
           	                                
143617     	output [2:0]   CxtWr_Echo      ;
           	                                
143618     	output         CxtWr_Head      ;
           	                                
143619     	output [5:0]   CxtWr_Len1      ;
           	                                
143620     	output [3:0]   CxtWr_OpcT      ;
           	                                
143621     	output [8:0]   CxtWr_RouteIdZ  ;
           	                                
143622     	input          Debug           ;
           	                                
143623     	input          Empty           ;
           	                                
143624     	input          PathFound       ;
           	                                
143625     	input  [107:0] ReqRx_Data      ;
           	                                
143626     	input          ReqRx_Head      ;
           	                                
143627     	output         ReqRx_Rdy       ;
           	                                
143628     	input          ReqRx_Tail      ;
           	                                
143629     	input          ReqRx_Vld       ;
           	                                
143630     	output [107:0] ReqTx_Data      ;
           	                                
143631     	output         ReqTx_Head      ;
           	                                
143632     	input          ReqTx_Rdy       ;
           	                                
143633     	output         ReqTx_Tail      ;
           	                                
143634     	output         ReqTx_Vld       ;
           	                                
143635     	input  [107:0] RspRx_Data      ;
           	                                
143636     	input          RspRx_Head      ;
           	                                
143637     	output         RspRx_Rdy       ;
           	                                
143638     	input          RspRx_Tail      ;
           	                                
143639     	input          RspRx_Vld       ;
           	                                
143640     	output [107:0] RspTx_Data      ;
           	                                
143641     	output         RspTx_Head      ;
           	                                
143642     	input          RspTx_Rdy       ;
           	                                
143643     	output         RspTx_Tail      ;
           	                                
143644     	output         RspTx_Vld       ;
           	                                
143645     	input          SubFound        ;
           	                                
143646     	input          Sys_Clk         ;
           	                                
143647     	input          Sys_Clk_ClkS    ;
           	                                
143648     	input          Sys_Clk_En      ;
           	                                
143649     	input          Sys_Clk_EnS     ;
           	                                
143650     	input          Sys_Clk_RetRstN ;
           	                                
143651     	input          Sys_Clk_RstN    ;
           	                                
143652     	input          Sys_Clk_Tm      ;
           	                                
143653     	output         Sys_Pwr_Idle    ;
           	                                
143654     	output         Sys_Pwr_WakeUp  ;
           	                                
143655     	output         WrCxt           ;
           	                                
143656     	wire [3:0]   u_4c36              ;
           	                                  
143657     	wire         u_6_IDLE_WAIT       ;
           	                                  
143658     	wire         u_6_RSP_IDLE        ;
           	                                  
143659     	wire         u_6_WAIT_RSP        ;
           	                                  
143660     	wire         u_7df2_2            ;
           	                                  
143661     	wire [13:0]  u_7df2_3            ;
           	                                  
143662     	wire [1:0]   u_7df2_4            ;
           	                                  
143663     	wire         u_8bb4_2            ;
           	                                  
143664     	wire [13:0]  u_8bb4_3            ;
           	                                  
143665     	wire [1:0]   u_8bb4_4            ;
           	                                  
143666     	wire         u_9d54              ;
           	                                  
143667     	wire [3:0]   u_ab1f              ;
           	                                  
143668     	wire [1:0]   u_b9ec              ;
           	                                  
143669     	wire [1:0]   u_bdb6              ;
           	                                  
143670     	wire [1:0]   u_cc76              ;
           	                                  
143671     	wire [1:0]   Arb_Gnt             ;
           	                                  
143672     	wire         Arb_Rdy             ;
           	                                  
143673     	wire [1:0]   Arb_Req             ;
           	                                  
143674     	wire         Arb_Vld             ;
           	                                  
143675     	wire [1:0]   CurState            ;
           	                                  
143676     	wire         CxtRdy              ;
           	                                  
143677     	wire         CxtVld              ;
           	                                  
143678     	wire         LoopBack            ;
           	                                  
143679     	wire         LoopPld             ;
           	                                  
143680     	wire         NullRx_Len1H        ;
           	                                  
143681     	wire [13:0]  NullRx_RouteId      ;
           	                                  
143682     	wire [1:0]   NullRx_Status       ;
           	                                  
143683     	wire         NullTx_Len1H        ;
           	                                  
143684     	wire [13:0]  NullTx_RouteId      ;
           	                                  
143685     	wire [1:0]   NullTx_Status       ;
           	                                  
143686     	wire         Pwr_BusErr_Idle     ;
           	                                  
143687     	wire         Pwr_BusErr_WakeUp   ;
           	                                  
143688     	wire         Pwr_Cxt_Idle        ;
           	                                  
143689     	wire         Pwr_Cxt_WakeUp      ;
           	                                  
143690     	wire         Req_HdrVld          ;
           	                                  
143691     	wire [107:0] ReqTx0_Data         ;
           	                                  
143692     	wire         ReqTx0_Head         ;
           	                                  
143693     	wire         ReqTx0_Rdy          ;
           	                                  
143694     	wire         ReqTx0_Tail         ;
           	                                  
143695     	wire         ReqTx0_Vld          ;
           	                                  
143696     	wire [107:0] Rsp_Data            ;
           	                                  
143697     	wire         Rsp_Rdy             ;
           	                                  
143698     	wire         Rsp_Vld             ;
           	                                  
143699     	wire [3:0]   RspBe               ;
           	                                  
143700     	wire [37:0]  RspDatum            ;
           	                                  
143701     	wire [69:0]  RspHdr              ;
           	                                  
143702     	wire         RspRdy              ;
           	                                  
143703     	wire [7:0]   RspUser             ;
           	                                  
143704     	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
143705     	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
143706     	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
143707     	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
143708     	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
143709     	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
143710     	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
143711     	wire [107:0] RxErr_Data          ;
           	                                  
143712     	wire         RxErr_Head          ;
           	                                  
143713     	wire         RxErr_Rdy           ;
           	                                  
143714     	wire         RxErr_Tail          ;
           	                                  
143715     	wire         RxErr_Vld           ;
           	                                  
143716     	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
143717     	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
143718     	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
143719     	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
143720     	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
143721     	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
143722     	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
143723     	assign u_cc76 = RxErr_Data [88:87];
           	                                   
143724     	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
143725     	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
143726     	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
143727     	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
143728     	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
143729     	assign u_8bb4_2 = NullRx_Len1H;
           	                               
143730     	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
143731     	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
143732     	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
143733     	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
143734     	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
143735     	assign u_8bb4_4 = NullRx_Status;
           	                                
143736     	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
143737     	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
143738     		.Gnt( Arb_Gnt )
           		               
143739     	,	.Rdy( Arb_Rdy )
           	 	               
143740     	,	.Req( Arb_Req )
           	 	               
143741     	,	.ReqArbIn( 2'b0 )
           	 	                 
143742     	,	.Sys_Clk( Sys_Clk )
           	 	                   
143743     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
143744     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
143745     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
143746     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
143747     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
143748     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
143749     	,	.Sys_Pwr_Idle( )
           	 	                
143750     	,	.Sys_Pwr_WakeUp( )
           	 	                  
143751     	,	.Vld( Arb_Vld )
           	 	               
143752     	);
           	  
143753     	assign NullTx_RouteId = u_7df2_3;
           	                                 
143754     	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
143755     	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
143756     	assign NullTx_Status = u_7df2_4;
           	                                
143757     	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
143758     	assign NullTx_Len1H = u_7df2_2;
           	                               
143759     	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
143760     	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
143761     	assign RspUser = { 8'b0 };
           	                          
143762     	assign RspWord_Hdr_User = RspUser;
           	                                  
143763     	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
143764     	assign RspHdr =
           	               
143765     		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
143766     	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
143767     	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143254     	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	<font color = "green">-1-</font> 	                                     
143255     	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           <font color = "green">	==></font>
143256     	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	<font color = "red">-2-</font> 	                                             
143257     	,	.GenLcl_Req_User( GenLcl_Req_User )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143259     	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	<font color = "green">-1-</font> 	                                   
143260     	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           <font color = "green">	==></font>
143261     	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	<font color = "red">-2-</font> 	                                 
143262     	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143264     	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	<font color = "green">-1-</font> 	                                                   
143265     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           <font color = "green">	==></font>
143266     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	<font color = "red">-2-</font> 	                                 
143267     	,	.GenPrt_Req_Addr( u_134_Req_Addr )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143269     	,	.GenPrt_Req_BurstType( u_134_Req_BurstType )
           	<font color = "green">-1-</font> 	                                            
143270     	,	.GenPrt_Req_Data( u_134_Req_Data )
           <font color = "green">	==></font>
143271     	,	.GenPrt_Req_Last( u_134_Req_Last )
           	<font color = "red">-2-</font> 	                                  
143272     	,	.GenPrt_Req_Len1( u_134_Req_Len1 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143275     	,	.GenPrt_Req_Rdy( u_134_Req_Rdy )
           	<font color = "green">-1-</font> 	                                
143276     	,	.GenPrt_Req_SeqId( u_134_Req_SeqId )
           <font color = "green">	==></font>
143277     	,	.GenPrt_Req_SeqUnOrdered( u_134_Req_SeqUnOrdered )
           	<font color = "red">-2-</font> 	                                                  
143278     	,	.GenPrt_Req_SeqUnique( u_134_Req_SeqUnique )
           	 	                                            
143279     	,	.GenPrt_Req_User( u_134_Req_User )
           	 	                                  
143280     	,	.GenPrt_Req_Vld( u_134_Req_Vld )
           	 	                                
143281     	,	.GenPrt_Rsp_Data( u_134_Rsp_Data )
           	 	                                  
143282     	,	.GenPrt_Rsp_Last( u_134_Rsp_Last )
           	 	                                  
143283     	,	.GenPrt_Rsp_Opc( u_134_Rsp_Opc )
           	 	                                
143284     	,	.GenPrt_Rsp_Rdy( u_134_Rsp_Rdy )
           	 	                                
143285     	,	.GenPrt_Rsp_SeqId( u_134_Rsp_SeqId )
           	 	                                    
143286     	,	.GenPrt_Rsp_SeqUnOrdered( u_134_Rsp_SeqUnOrdered )
           	 	                                                  
143287     	,	.GenPrt_Rsp_Status( u_134_Rsp_Status )
           	 	                                      
143288     	,	.GenPrt_Rsp_Vld( u_134_Rsp_Vld )
           	 	                                
143289     	);
           	  
143290     	rsnoc_z_H_R_N_A_G2_R_Req_c29ec720 Reqb(
           	                                       
143291     		.Axi_ar_addr( Axi1_Ar_Addr )
           		                            
143292     	,	.Axi_ar_burst( Axi1_Ar_Burst )
           	 	                              
143293     	,	.Axi_ar_cache( Axi1_Ar_Cache )
           	 	                              
143294     	,	.Axi_ar_id( Axi1_Ar_Id )
           	 	                        
143295     	,	.Axi_ar_len( Axi1_Ar_Len )
           	 	                          
143296     	,	.Axi_ar_lock( Axi1_Ar_Lock )
           	 	                            
143297     	,	.Axi_ar_prot( Axi1_Ar_Prot )
           	 	                            
143298     	,	.Axi_ar_ready( Axi1_Ar_Ready )
           	 	                              
143299     	,	.Axi_ar_size( Axi1_Ar_Size )
           	 	                            
143300     	,	.Axi_ar_valid( Axi1_Ar_Valid )
           	 	                              
143301     	,	.Axi_aw_addr( Axi1_Aw_Addr )
           	 	                            
143302     	,	.Axi_aw_burst( Axi1_Aw_Burst )
           	 	                              
143303     	,	.Axi_aw_cache( Axi1_Aw_Cache )
           	 	                              
143304     	,	.Axi_aw_id( Axi1_Aw_Id )
           	 	                        
143305     	,	.Axi_aw_len( Axi1_Aw_Len )
           	 	                          
143306     	,	.Axi_aw_lock( Axi1_Aw_Lock )
           	 	                            
143307     	,	.Axi_aw_prot( Axi1_Aw_Prot )
           	 	                            
143308     	,	.Axi_aw_ready( Axi1_Aw_Ready )
           	 	                              
143309     	,	.Axi_aw_size( Axi1_Aw_Size )
           	 	                            
143310     	,	.Axi_aw_valid( Axi1_Aw_Valid )
           	 	                              
143311     	,	.Axi_w_data( Axi1_W_Data )
           	 	                          
143312     	,	.Axi_w_last( Axi1_W_Last )
           	 	                          
143313     	,	.Axi_w_ready( Axi1_W_Ready )
           	 	                            
143314     	,	.Axi_w_strb( Axi1_W_Strb )
           	 	                          
143315     	,	.Axi_w_valid( Axi1_W_Valid )
           	 	                            
143316     	,	.Gen_Req_Addr( GenLcl_Req_Addr )
           	 	                                
143317     	,	.Gen_Req_Be( GenLcl_Req_Be )
           	 	                            
143318     	,	.Gen_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                          
143319     	,	.Gen_Req_Data( GenLcl_Req_Data )
           	 	                                
143320     	,	.Gen_Req_Last( GenLcl_Req_Last )
           	 	                                
143321     	,	.Gen_Req_Len1( GenLcl_Req_Len1 )
           	 	                                
143322     	,	.Gen_Req_Lock( GenLcl_Req_Lock )
           	 	                                
143323     	,	.Gen_Req_Opc( GenLcl_Req_Opc )
           	 	                              
143324     	,	.Gen_Req_Rdy( GenLcl_Req_Rdy )
           	 	                              
143325     	,	.Gen_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                  
143326     	,	.Gen_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                
143327     	,	.Gen_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                          
143328     	,	.Gen_Req_User( GenLcl_Req_User )
           	 	                                
143329     	,	.Gen_Req_Vld( GenLcl_Req_Vld )
           	 	                              
143330     	,	.LockAbort( LockAbort )
           	 	                       
143331     	,	.PwrOn( 1'b1 )
           	 	              
143332     	,	.Sys_Clk( Sys_Clk )
           	 	                   
143333     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
143334     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
143335     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
143336     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
143337     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
143338     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
143339     	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
143340     	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
143341     	);
           	  
143342     	assign Axi_ar_addr = Axi1_Ar_Addr;
           	                                  
143343     	assign Axi_ar_burst = Axi1_Ar_Burst;
           	                                    
143344     	assign Axi_ar_cache = Axi1_Ar_Cache;
           	                                    
143345     	assign Axi_ar_id = Axi1_Ar_Id;
           	                              
143346     	assign Axi_ar_len = Axi1_Ar_Len;
           	                                
143347     	assign Axi_ar_lock = Axi1_Ar_Lock;
           	                                  
143348     	assign Axi_ar_prot = Axi1_Ar_Prot;
           	                                  
143349     	assign Axi_ar_size = Axi1_Ar_Size;
           	                                  
143350     	assign Axi_ar_valid = Axi1_Ar_Valid;
           	                                    
143351     	assign Axi_aw_addr = Axi1_Aw_Addr;
           	                                  
143352     	assign Axi_aw_burst = Axi1_Aw_Burst;
           	                                    
143353     	assign Axi_aw_cache = Axi1_Aw_Cache;
           	                                    
143354     	assign Axi_aw_id = Axi1_Aw_Id;
           	                              
143355     	assign Axi_aw_len = Axi1_Aw_Len;
           	                                
143356     	assign Axi_aw_lock = Axi1_Aw_Lock;
           	                                  
143357     	assign Axi_aw_prot = Axi1_Aw_Prot;
           	                                  
143358     	assign Axi_aw_size = Axi1_Aw_Size;
           	                                  
143359     	assign Axi_aw_valid = Axi1_Aw_Valid;
           	                                    
143360     	assign Axi_w_data = Axi1_W_Data;
           	                                
143361     	assign Axi_w_last = Axi1_W_Last;
           	                                
143362     	assign Axi_w_strb = Axi1_W_Strb;
           	                                
143363     	assign Axi_w_valid = Axi1_W_Valid;
           	                                  
143364     	assign Debug_PwrOn = 1'b1;
           	                          
143365     	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
143366     	assign Sys_Pwr_WakeUp = ReqPwr_WakeUp | RspPwr_WakeUp;
           	                                                      
143367     	assign WakeUp_Axi = Axi_b_valid | Axi_r_valid;
           	                                              
143368     	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
143369     	assign InfoMultiBeatExcl =
           	                          
143370     				Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b010 | Gen_Req_Opc == 3'b101 ) & ~ ( 6'b000011 >= Gen_Req_Len1 );
           				                                                                                                          
143371     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
143372     		if ( ! Sys_Clk_RstN )
           		                     
143373     			First <= #1.0 ( 1'b1 );
           			                       
143374     		else if ( Gen_Req_Vld & Gen_Req_Rdy )
           		                                     
143375     			First <= #1.0 ( Gen_Req_Last );
           			                               
143376     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
143377     		if ( ! Sys_Clk_RstN )
           		                     
143378     			InfoMultiBeatExclOnce <= #1.0 ( 1'b0 );
           			                                       
143379     		else if ( ~ InfoMultiBeatExclOnce )
           		                                   
143380     			InfoMultiBeatExclOnce <= #1.0 ( InfoMultiBeatExcl );
           			                                                    
143381     	// synopsys translate_off
           	                         
143382     	// synthesis translate_off
           	                          
143383     	always @( posedge Sys_Clk )
           	                           
143384     		if ( Sys_Clk_RstN & InfoMultiBeatExcl & ~ InfoMultiBeatExclOnce & !($test$plusargs("disableAllHwInfo")) & !($test$plusargs("disableHwInfoAAB#000"))) begin
           		                                                                                                                                                          
143385     			$display("%0t - [HwInfo AAB#000][AXI Target NIU] (%m) - Handling a multi-beat exclusive access.",$realtime); if ($test$plusargs("stopOnHwInfoAAB#000")) $stop;
           			                                                                                                                                                              
143386     		end
           		   
143387     	// synthesis translate_on
           	                         
143388     	// synopsys translate_on
           	                        
143389     	endmodule
           	         
143390     
           
143391     
           
143392     
           
143393     // FlexNoC version    : 4.7.0
                                        
143394     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
143395     // Exported Structure : /Specification.Architecture.Structure
                                                                        
143396     // ExportOption       : /verilog
                                           
143397     
           
143398     `timescale 1ps/1ps
                             
143399     module rsnoc_z_H_R_G_T2_Tt_Sp_b31256eb (
                                                   
143400     	IdInfo_0_AddrBase
           	                 
143401     ,	IdInfo_0_AddrMask
            	                 
143402     ,	IdInfo_0_Debug
            	              
143403     ,	IdInfo_0_Id
            	           
143404     ,	IdInfo_1_AddrBase
            	                 
143405     ,	IdInfo_1_AddrMask
            	                 
143406     ,	IdInfo_1_Debug
            	              
143407     ,	IdInfo_1_Id
            	           
143408     ,	Translation_0_Aperture
            	                      
143409     ,	Translation_0_Id
            	                
143410     ,	Translation_0_PathFound
            	                       
143411     ,	Translation_0_SubFound
            	                      
143412     );
             
143413     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
143414     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
143415     	output        IdInfo_0_Debug          ;
           	                                       
143416     	input  [1:0]  IdInfo_0_Id             ;
           	                                       
143417     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
143418     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
143419     	output        IdInfo_1_Debug          ;
           	                                       
143420     	input  [1:0]  IdInfo_1_Id             ;
           	                                       
143421     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
143422     	output [1:0]  Translation_0_Id        ;
           	                                       
143423     	output        Translation_0_PathFound ;
           	                                       
143424     	output        Translation_0_SubFound  ;
           	                                       
143425     	wire [8:0]  u_28b6                    ;
           	                                       
143426     	wire        u_3971                    ;
           	                                       
143427     	wire        u_502a                    ;
           	                                       
143428     	wire        u_6213                    ;
           	                                       
143429     	wire        u_a0b1                    ;
           	                                       
143430     	reg  [29:0] IdInfo_0_AddrBase         ;
           	                                       
143431     	reg  [29:0] IdInfo_0_AddrMask         ;
           	                                       
143432     	reg         IdInfo_0_Debug            ;
           	                                       
143433     	reg  [29:0] IdInfo_1_AddrBase         ;
           	                                       
143434     	reg  [29:0] IdInfo_1_AddrMask         ;
           	                                       
143435     	reg         IdInfo_1_Debug            ;
           	                                       
143436     	reg  [1:0]  Translation_0_Id          ;
           	                                       
143437     	wire [3:0]  uTranslation_0_Id_caseSel ;
           	                                       
143438     	always @( IdInfo_0_Id ) begin
           	                             
143439     		case ( IdInfo_0_Id )
           		                    
143440     			2'b11 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143441     			2'b10 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143442     			2'b01 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143443     			2'b0  : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143444     		endcase
           		       
143445     	end
           	   
143446     	always @( IdInfo_0_Id ) begin
           	                             
143447     		case ( IdInfo_0_Id )
           		                    
143448     			2'b11 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143449     			2'b10 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143450     			2'b01 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143451     			2'b0  : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143452     		endcase
           		       
143453     	end
           	   
143454     	always @( IdInfo_0_Id ) begin
           	                             
143455     		case ( IdInfo_0_Id )
           		                    
143456     			2'b11 : IdInfo_0_Debug = 1'b0 ;
           			                               
143457     			2'b10 : IdInfo_0_Debug = 1'b0 ;
           			                               
143458     			2'b01 : IdInfo_0_Debug = 1'b0 ;
           			                               
143459     			2'b0  : IdInfo_0_Debug = 1'b0 ;
           			                               
143460     		endcase
           		       
143461     	end
           	   
143462     	always @( IdInfo_1_Id ) begin
           	                             
143463     		case ( IdInfo_1_Id )
           		                    
143464     			2'b11 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143465     			2'b10 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143466     			2'b01 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143467     			2'b0  : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143468     		endcase
           		       
143469     	end
           	   
143470     	always @( IdInfo_1_Id ) begin
           	                             
143471     		case ( IdInfo_1_Id )
           		                    
143472     			2'b11 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143473     			2'b10 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143474     			2'b01 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143475     			2'b0  : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143476     		endcase
           		       
143477     	end
           	   
143478     	always @( IdInfo_1_Id ) begin
           	                             
143479     		case ( IdInfo_1_Id )
           		                    
143480     			2'b11 : IdInfo_1_Debug = 1'b0 ;
           			                               
143481     			2'b10 : IdInfo_1_Debug = 1'b0 ;
           			                               
143482     			2'b01 : IdInfo_1_Debug = 1'b0 ;
           			                               
143483     			2'b0  : IdInfo_1_Debug = 1'b0 ;
           			                               
143484     		endcase
           		       
143485     	end
           	   
143486     	assign u_28b6 = Translation_0_Aperture;
           	                                       
143487     	assign u_502a = u_28b6 == 9'b100011001;
           	                                       
143488     	assign u_6213 = u_28b6 == 9'b011011001;
           	                                       
143489     	assign u_a0b1 = ( u_28b6 & 9'b110111111 ) == 9'b010111001;
           	                                                          
143490     	assign u_3971 = ( u_28b6 & 9'b110011111 ) == 9'b000011001;
           	                                                          
143491     	assign uTranslation_0_Id_caseSel = { u_502a , u_6213 , u_a0b1 , u_3971 } ;
           	                                                                          
143492     	always @( uTranslation_0_Id_caseSel ) begin
           	                                           
143493     		case ( uTranslation_0_Id_caseSel )
           		                                  
143494     			4'b0001 : Translation_0_Id = 2'b0 ;
           			                                   
143495     			4'b0010 : Translation_0_Id = 2'b01 ;
           			                                    
143496     			4'b0100 : Translation_0_Id = 2'b10 ;
           			                                    
143497     			4'b1000 : Translation_0_Id = 2'b11 ;
           			                                    
143498     			default : Translation_0_Id = 2'b0 ;
           			                                   
143499     		endcase
           		       
143500     	end
           	   
143501     	assign Translation_0_PathFound = u_3971 | u_a0b1 | u_6213 | u_502a;
           	                                                                   
143502     	assign Translation_0_SubFound = 1'b1;
           	                                     
143503     endmodule
                    
143504     
           
143505     `timescale 1ps/1ps
                             
143506     module rsnoc_z_H_R_G_T2_Tt_U_a2a4e13f (
                                                  
143507     	IdInfo_0_AddrBase
           	                 
143508     ,	IdInfo_0_AddrMask
            	                 
143509     ,	IdInfo_0_Debug
            	              
143510     ,	IdInfo_0_Id
            	           
143511     ,	IdInfo_1_AddrBase
            	                 
143512     ,	IdInfo_1_AddrMask
            	                 
143513     ,	IdInfo_1_Debug
            	              
143514     ,	IdInfo_1_Id
            	           
143515     ,	Translation_0_Aperture
            	                      
143516     ,	Translation_0_Id
            	                
143517     ,	Translation_0_PathFound
            	                       
143518     ,	Translation_0_SubFound
            	                      
143519     );
             
143520     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
143521     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
143522     	output        IdInfo_0_Debug          ;
           	                                       
143523     	input  [1:0]  IdInfo_0_Id             ;
           	                                       
143524     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
143525     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
143526     	output        IdInfo_1_Debug          ;
           	                                       
143527     	input  [1:0]  IdInfo_1_Id             ;
           	                                       
143528     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
143529     	output [1:0]  Translation_0_Id        ;
           	                                       
143530     	output        Translation_0_PathFound ;
           	                                       
143531     	output        Translation_0_SubFound  ;
           	                                       
143532     	rsnoc_z_H_R_G_T2_Tt_Sp_b31256eb Isp(
           	                                    
143533     		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
143534     	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
143535     	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
143536     	,	.IdInfo_0_Id( IdInfo_0_Id )
           	 	                           
143537     	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
143538     	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
143539     	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
143540     	,	.IdInfo_1_Id( IdInfo_1_Id )
           	 	                           
143541     	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
143542     	,	.Translation_0_Id( Translation_0_Id )
           	 	                                     
143543     	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
143544     	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
143545     	);
           	  
143546     endmodule
                    
143547     
           
143548     
           
143549     
           
143550     // FlexNoC version    : 4.7.0
                                        
143551     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
143552     // Exported Structure : /Specification.Architecture.Structure
                                                                        
143553     // ExportOption       : /verilog
                                           
143554     
           
143555     `timescale 1ps/1ps
                             
143556     module rsnoc_z_H_R_G_T2_F_U_6f0cdf79 (
                                                 
143557     	AddrMask
           	        
143558     ,	CxtRd_AddLd0
            	            
143559     ,	CxtRd_Addr4Be
            	             
143560     ,	CxtRd_Echo
            	          
143561     ,	CxtRd_Head
            	          
143562     ,	CxtRd_Len1
            	          
143563     ,	CxtRd_OpcT
            	          
143564     ,	CxtRd_RouteIdZ
            	              
143565     ,	CxtWr_AddLd0
            	            
143566     ,	CxtWr_Addr4Be
            	             
143567     ,	CxtWr_Echo
            	          
143568     ,	CxtWr_Head
            	          
143569     ,	CxtWr_Len1
            	          
143570     ,	CxtWr_OpcT
            	          
143571     ,	CxtWr_RouteIdZ
            	              
143572     ,	Debug
            	     
143573     ,	Empty
            	     
143574     ,	PathFound
            	         
143575     ,	ReqRx_Data
            	          
143576     ,	ReqRx_Head
            	          
143577     ,	ReqRx_Rdy
            	         
143578     ,	ReqRx_Tail
            	          
143579     ,	ReqRx_Vld
            	         
143580     ,	ReqTx_Data
            	          
143581     ,	ReqTx_Head
            	          
143582     ,	ReqTx_Rdy
            	         
143583     ,	ReqTx_Tail
            	          
143584     ,	ReqTx_Vld
            	         
143585     ,	RspRx_Data
            	          
143586     ,	RspRx_Head
            	          
143587     ,	RspRx_Rdy
            	         
143588     ,	RspRx_Tail
            	          
143589     ,	RspRx_Vld
            	         
143590     ,	RspTx_Data
            	          
143591     ,	RspTx_Head
            	          
143592     ,	RspTx_Rdy
            	         
143593     ,	RspTx_Tail
            	          
143594     ,	RspTx_Vld
            	         
143595     ,	SubFound
            	        
143596     ,	Sys_Clk
            	       
143597     ,	Sys_Clk_ClkS
            	            
143598     ,	Sys_Clk_En
            	          
143599     ,	Sys_Clk_EnS
            	           
143600     ,	Sys_Clk_RetRstN
            	               
143601     ,	Sys_Clk_RstN
            	            
143602     ,	Sys_Clk_Tm
            	          
143603     ,	Sys_Pwr_Idle
            	            
143604     ,	Sys_Pwr_WakeUp
            	              
143605     ,	WrCxt
            	     
143606     );
             
143607     	input  [29:0]  AddrMask        ;
           	                                
143608     	input  [7:0]   CxtRd_AddLd0    ;
           	                                
143609     	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
143610     	input  [2:0]   CxtRd_Echo      ;
           	                                
143611     	input          CxtRd_Head      ;
           	                                
143612     	input  [5:0]   CxtRd_Len1      ;
           	                                
143613     	input  [3:0]   CxtRd_OpcT      ;
           	                                
143614     	input  [8:0]   CxtRd_RouteIdZ  ;
           	                                
143615     	output [7:0]   CxtWr_AddLd0    ;
           	                                
143616     	output [1:0]   CxtWr_Addr4Be   ;
           	                                
143617     	output [2:0]   CxtWr_Echo      ;
           	                                
143618     	output         CxtWr_Head      ;
           	                                
143619     	output [5:0]   CxtWr_Len1      ;
           	                                
143620     	output [3:0]   CxtWr_OpcT      ;
           	                                
143621     	output [8:0]   CxtWr_RouteIdZ  ;
           	                                
143622     	input          Debug           ;
           	                                
143623     	input          Empty           ;
           	                                
143624     	input          PathFound       ;
           	                                
143625     	input  [107:0] ReqRx_Data      ;
           	                                
143626     	input          ReqRx_Head      ;
           	                                
143627     	output         ReqRx_Rdy       ;
           	                                
143628     	input          ReqRx_Tail      ;
           	                                
143629     	input          ReqRx_Vld       ;
           	                                
143630     	output [107:0] ReqTx_Data      ;
           	                                
143631     	output         ReqTx_Head      ;
           	                                
143632     	input          ReqTx_Rdy       ;
           	                                
143633     	output         ReqTx_Tail      ;
           	                                
143634     	output         ReqTx_Vld       ;
           	                                
143635     	input  [107:0] RspRx_Data      ;
           	                                
143636     	input          RspRx_Head      ;
           	                                
143637     	output         RspRx_Rdy       ;
           	                                
143638     	input          RspRx_Tail      ;
           	                                
143639     	input          RspRx_Vld       ;
           	                                
143640     	output [107:0] RspTx_Data      ;
           	                                
143641     	output         RspTx_Head      ;
           	                                
143642     	input          RspTx_Rdy       ;
           	                                
143643     	output         RspTx_Tail      ;
           	                                
143644     	output         RspTx_Vld       ;
           	                                
143645     	input          SubFound        ;
           	                                
143646     	input          Sys_Clk         ;
           	                                
143647     	input          Sys_Clk_ClkS    ;
           	                                
143648     	input          Sys_Clk_En      ;
           	                                
143649     	input          Sys_Clk_EnS     ;
           	                                
143650     	input          Sys_Clk_RetRstN ;
           	                                
143651     	input          Sys_Clk_RstN    ;
           	                                
143652     	input          Sys_Clk_Tm      ;
           	                                
143653     	output         Sys_Pwr_Idle    ;
           	                                
143654     	output         Sys_Pwr_WakeUp  ;
           	                                
143655     	output         WrCxt           ;
           	                                
143656     	wire [3:0]   u_4c36              ;
           	                                  
143657     	wire         u_6_IDLE_WAIT       ;
           	                                  
143658     	wire         u_6_RSP_IDLE        ;
           	                                  
143659     	wire         u_6_WAIT_RSP        ;
           	                                  
143660     	wire         u_7df2_2            ;
           	                                  
143661     	wire [13:0]  u_7df2_3            ;
           	                                  
143662     	wire [1:0]   u_7df2_4            ;
           	                                  
143663     	wire         u_8bb4_2            ;
           	                                  
143664     	wire [13:0]  u_8bb4_3            ;
           	                                  
143665     	wire [1:0]   u_8bb4_4            ;
           	                                  
143666     	wire         u_9d54              ;
           	                                  
143667     	wire [3:0]   u_ab1f              ;
           	                                  
143668     	wire [1:0]   u_b9ec              ;
           	                                  
143669     	wire [1:0]   u_bdb6              ;
           	                                  
143670     	wire [1:0]   u_cc76              ;
           	                                  
143671     	wire [1:0]   Arb_Gnt             ;
           	                                  
143672     	wire         Arb_Rdy             ;
           	                                  
143673     	wire [1:0]   Arb_Req             ;
           	                                  
143674     	wire         Arb_Vld             ;
           	                                  
143675     	wire [1:0]   CurState            ;
           	                                  
143676     	wire         CxtRdy              ;
           	                                  
143677     	wire         CxtVld              ;
           	                                  
143678     	wire         LoopBack            ;
           	                                  
143679     	wire         LoopPld             ;
           	                                  
143680     	wire         NullRx_Len1H        ;
           	                                  
143681     	wire [13:0]  NullRx_RouteId      ;
           	                                  
143682     	wire [1:0]   NullRx_Status       ;
           	                                  
143683     	wire         NullTx_Len1H        ;
           	                                  
143684     	wire [13:0]  NullTx_RouteId      ;
           	                                  
143685     	wire [1:0]   NullTx_Status       ;
           	                                  
143686     	wire         Pwr_BusErr_Idle     ;
           	                                  
143687     	wire         Pwr_BusErr_WakeUp   ;
           	                                  
143688     	wire         Pwr_Cxt_Idle        ;
           	                                  
143689     	wire         Pwr_Cxt_WakeUp      ;
           	                                  
143690     	wire         Req_HdrVld          ;
           	                                  
143691     	wire [107:0] ReqTx0_Data         ;
           	                                  
143692     	wire         ReqTx0_Head         ;
           	                                  
143693     	wire         ReqTx0_Rdy          ;
           	                                  
143694     	wire         ReqTx0_Tail         ;
           	                                  
143695     	wire         ReqTx0_Vld          ;
           	                                  
143696     	wire [107:0] Rsp_Data            ;
           	                                  
143697     	wire         Rsp_Rdy             ;
           	                                  
143698     	wire         Rsp_Vld             ;
           	                                  
143699     	wire [3:0]   RspBe               ;
           	                                  
143700     	wire [37:0]  RspDatum            ;
           	                                  
143701     	wire [69:0]  RspHdr              ;
           	                                  
143702     	wire         RspRdy              ;
           	                                  
143703     	wire [7:0]   RspUser             ;
           	                                  
143704     	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
143705     	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
143706     	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
143707     	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
143708     	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
143709     	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
143710     	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
143711     	wire [107:0] RxErr_Data          ;
           	                                  
143712     	wire         RxErr_Head          ;
           	                                  
143713     	wire         RxErr_Rdy           ;
           	                                  
143714     	wire         RxErr_Tail          ;
           	                                  
143715     	wire         RxErr_Vld           ;
           	                                  
143716     	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
143717     	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
143718     	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
143719     	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
143720     	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
143721     	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
143722     	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
143723     	assign u_cc76 = RxErr_Data [88:87];
           	                                   
143724     	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
143725     	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
143726     	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
143727     	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
143728     	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
143729     	assign u_8bb4_2 = NullRx_Len1H;
           	                               
143730     	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
143731     	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
143732     	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
143733     	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
143734     	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
143735     	assign u_8bb4_4 = NullRx_Status;
           	                                
143736     	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
143737     	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
143738     		.Gnt( Arb_Gnt )
           		               
143739     	,	.Rdy( Arb_Rdy )
           	 	               
143740     	,	.Req( Arb_Req )
           	 	               
143741     	,	.ReqArbIn( 2'b0 )
           	 	                 
143742     	,	.Sys_Clk( Sys_Clk )
           	 	                   
143743     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
143744     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
143745     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
143746     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
143747     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
143748     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
143749     	,	.Sys_Pwr_Idle( )
           	 	                
143750     	,	.Sys_Pwr_WakeUp( )
           	 	                  
143751     	,	.Vld( Arb_Vld )
           	 	               
143752     	);
           	  
143753     	assign NullTx_RouteId = u_7df2_3;
           	                                 
143754     	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
143755     	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
143756     	assign NullTx_Status = u_7df2_4;
           	                                
143757     	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
143758     	assign NullTx_Len1H = u_7df2_2;
           	                               
143759     	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
143760     	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
143761     	assign RspUser = { 8'b0 };
           	                          
143762     	assign RspWord_Hdr_User = RspUser;
           	                                  
143763     	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
143764     	assign RspHdr =
           	               
143765     		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
143766     	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
143767     	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143308     	,	.Axi_aw_ready( Axi1_Aw_Ready )
           	<font color = "green">-1-</font> 	                              
143309     	,	.Axi_aw_size( Axi1_Aw_Size )
           <font color = "green">	==></font>
143310     	,	.Axi_aw_valid( Axi1_Aw_Valid )
           	<font color = "red">-2-</font> 	                              
143311     	,	.Axi_w_data( Axi1_W_Data )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143313     	,	.Axi_w_ready( Axi1_W_Ready )
           	<font color = "green">-1-</font> 	                            
143314     	,	.Axi_w_strb( Axi1_W_Strb )
           <font color = "green">	==></font>
143315     	,	.Axi_w_valid( Axi1_W_Valid )
           	<font color = "red">-2-</font> 	                            
143316     	,	.Gen_Req_Addr( GenLcl_Req_Addr )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143318     	,	.Gen_Req_BurstType( GenLcl_Req_BurstType )
           	<font color = "green">-1-</font> 	                                          
143319     	,	.Gen_Req_Data( GenLcl_Req_Data )
           <font color = "green">	==></font>
143320     	,	.Gen_Req_Last( GenLcl_Req_Last )
           	<font color = "red">-2-</font> 	                                
143321     	,	.Gen_Req_Len1( GenLcl_Req_Len1 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143323     	,	.Gen_Req_Opc( GenLcl_Req_Opc )
           	<font color = "green">-1-</font> 	                              
143324     	,	.Gen_Req_Rdy( GenLcl_Req_Rdy )
           <font color = "green">	==></font>
143325     	,	.Gen_Req_SeqId( GenLcl_Req_SeqId )
           	<font color = "red">-2-</font> 	                                  
143326     	,	.Gen_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143329     	,	.Gen_Req_Vld( GenLcl_Req_Vld )
           	<font color = "green">-1-</font> 	                              
143330     	,	.LockAbort( LockAbort )
           <font color = "green">	==></font>
143331     	,	.PwrOn( 1'b1 )
           	<font color = "red">-2-</font> 	              
143332     	,	.Sys_Clk( Sys_Clk )
           	 	                   
143333     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
143334     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
143335     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
143336     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
143337     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
143338     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
143339     	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
143340     	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
143341     	);
           	  
143342     	assign Axi_ar_addr = Axi1_Ar_Addr;
           	                                  
143343     	assign Axi_ar_burst = Axi1_Ar_Burst;
           	                                    
143344     	assign Axi_ar_cache = Axi1_Ar_Cache;
           	                                    
143345     	assign Axi_ar_id = Axi1_Ar_Id;
           	                              
143346     	assign Axi_ar_len = Axi1_Ar_Len;
           	                                
143347     	assign Axi_ar_lock = Axi1_Ar_Lock;
           	                                  
143348     	assign Axi_ar_prot = Axi1_Ar_Prot;
           	                                  
143349     	assign Axi_ar_size = Axi1_Ar_Size;
           	                                  
143350     	assign Axi_ar_valid = Axi1_Ar_Valid;
           	                                    
143351     	assign Axi_aw_addr = Axi1_Aw_Addr;
           	                                  
143352     	assign Axi_aw_burst = Axi1_Aw_Burst;
           	                                    
143353     	assign Axi_aw_cache = Axi1_Aw_Cache;
           	                                    
143354     	assign Axi_aw_id = Axi1_Aw_Id;
           	                              
143355     	assign Axi_aw_len = Axi1_Aw_Len;
           	                                
143356     	assign Axi_aw_lock = Axi1_Aw_Lock;
           	                                  
143357     	assign Axi_aw_prot = Axi1_Aw_Prot;
           	                                  
143358     	assign Axi_aw_size = Axi1_Aw_Size;
           	                                  
143359     	assign Axi_aw_valid = Axi1_Aw_Valid;
           	                                    
143360     	assign Axi_w_data = Axi1_W_Data;
           	                                
143361     	assign Axi_w_last = Axi1_W_Last;
           	                                
143362     	assign Axi_w_strb = Axi1_W_Strb;
           	                                
143363     	assign Axi_w_valid = Axi1_W_Valid;
           	                                  
143364     	assign Debug_PwrOn = 1'b1;
           	                          
143365     	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
143366     	assign Sys_Pwr_WakeUp = ReqPwr_WakeUp | RspPwr_WakeUp;
           	                                                      
143367     	assign WakeUp_Axi = Axi_b_valid | Axi_r_valid;
           	                                              
143368     	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
143369     	assign InfoMultiBeatExcl =
           	                          
143370     				Gen_Req_Vld & First & ( Gen_Req_Opc == 3'b010 | Gen_Req_Opc == 3'b101 ) & ~ ( 6'b000011 >= Gen_Req_Len1 );
           				                                                                                                          
143371     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
143372     		if ( ! Sys_Clk_RstN )
           		                     
143373     			First <= #1.0 ( 1'b1 );
           			                       
143374     		else if ( Gen_Req_Vld & Gen_Req_Rdy )
           		                                     
143375     			First <= #1.0 ( Gen_Req_Last );
           			                               
143376     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
143377     		if ( ! Sys_Clk_RstN )
           		                     
143378     			InfoMultiBeatExclOnce <= #1.0 ( 1'b0 );
           			                                       
143379     		else if ( ~ InfoMultiBeatExclOnce )
           		                                   
143380     			InfoMultiBeatExclOnce <= #1.0 ( InfoMultiBeatExcl );
           			                                                    
143381     	// synopsys translate_off
           	                         
143382     	// synthesis translate_off
           	                          
143383     	always @( posedge Sys_Clk )
           	                           
143384     		if ( Sys_Clk_RstN & InfoMultiBeatExcl & ~ InfoMultiBeatExclOnce & !($test$plusargs("disableAllHwInfo")) & !($test$plusargs("disableHwInfoAAB#000"))) begin
           		                                                                                                                                                          
143385     			$display("%0t - [HwInfo AAB#000][AXI Target NIU] (%m) - Handling a multi-beat exclusive access.",$realtime); if ($test$plusargs("stopOnHwInfoAAB#000")) $stop;
           			                                                                                                                                                              
143386     		end
           		   
143387     	// synthesis translate_on
           	                         
143388     	// synopsys translate_on
           	                        
143389     	endmodule
           	         
143390     
           
143391     
           
143392     
           
143393     // FlexNoC version    : 4.7.0
                                        
143394     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
143395     // Exported Structure : /Specification.Architecture.Structure
                                                                        
143396     // ExportOption       : /verilog
                                           
143397     
           
143398     `timescale 1ps/1ps
                             
143399     module rsnoc_z_H_R_G_T2_Tt_Sp_b31256eb (
                                                   
143400     	IdInfo_0_AddrBase
           	                 
143401     ,	IdInfo_0_AddrMask
            	                 
143402     ,	IdInfo_0_Debug
            	              
143403     ,	IdInfo_0_Id
            	           
143404     ,	IdInfo_1_AddrBase
            	                 
143405     ,	IdInfo_1_AddrMask
            	                 
143406     ,	IdInfo_1_Debug
            	              
143407     ,	IdInfo_1_Id
            	           
143408     ,	Translation_0_Aperture
            	                      
143409     ,	Translation_0_Id
            	                
143410     ,	Translation_0_PathFound
            	                       
143411     ,	Translation_0_SubFound
            	                      
143412     );
             
143413     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
143414     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
143415     	output        IdInfo_0_Debug          ;
           	                                       
143416     	input  [1:0]  IdInfo_0_Id             ;
           	                                       
143417     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
143418     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
143419     	output        IdInfo_1_Debug          ;
           	                                       
143420     	input  [1:0]  IdInfo_1_Id             ;
           	                                       
143421     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
143422     	output [1:0]  Translation_0_Id        ;
           	                                       
143423     	output        Translation_0_PathFound ;
           	                                       
143424     	output        Translation_0_SubFound  ;
           	                                       
143425     	wire [8:0]  u_28b6                    ;
           	                                       
143426     	wire        u_3971                    ;
           	                                       
143427     	wire        u_502a                    ;
           	                                       
143428     	wire        u_6213                    ;
           	                                       
143429     	wire        u_a0b1                    ;
           	                                       
143430     	reg  [29:0] IdInfo_0_AddrBase         ;
           	                                       
143431     	reg  [29:0] IdInfo_0_AddrMask         ;
           	                                       
143432     	reg         IdInfo_0_Debug            ;
           	                                       
143433     	reg  [29:0] IdInfo_1_AddrBase         ;
           	                                       
143434     	reg  [29:0] IdInfo_1_AddrMask         ;
           	                                       
143435     	reg         IdInfo_1_Debug            ;
           	                                       
143436     	reg  [1:0]  Translation_0_Id          ;
           	                                       
143437     	wire [3:0]  uTranslation_0_Id_caseSel ;
           	                                       
143438     	always @( IdInfo_0_Id ) begin
           	                             
143439     		case ( IdInfo_0_Id )
           		                    
143440     			2'b11 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143441     			2'b10 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143442     			2'b01 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143443     			2'b0  : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143444     		endcase
           		       
143445     	end
           	   
143446     	always @( IdInfo_0_Id ) begin
           	                             
143447     		case ( IdInfo_0_Id )
           		                    
143448     			2'b11 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143449     			2'b10 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143450     			2'b01 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143451     			2'b0  : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143452     		endcase
           		       
143453     	end
           	   
143454     	always @( IdInfo_0_Id ) begin
           	                             
143455     		case ( IdInfo_0_Id )
           		                    
143456     			2'b11 : IdInfo_0_Debug = 1'b0 ;
           			                               
143457     			2'b10 : IdInfo_0_Debug = 1'b0 ;
           			                               
143458     			2'b01 : IdInfo_0_Debug = 1'b0 ;
           			                               
143459     			2'b0  : IdInfo_0_Debug = 1'b0 ;
           			                               
143460     		endcase
           		       
143461     	end
           	   
143462     	always @( IdInfo_1_Id ) begin
           	                             
143463     		case ( IdInfo_1_Id )
           		                    
143464     			2'b11 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143465     			2'b10 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143466     			2'b01 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143467     			2'b0  : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143468     		endcase
           		       
143469     	end
           	   
143470     	always @( IdInfo_1_Id ) begin
           	                             
143471     		case ( IdInfo_1_Id )
           		                    
143472     			2'b11 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143473     			2'b10 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143474     			2'b01 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143475     			2'b0  : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143476     		endcase
           		       
143477     	end
           	   
143478     	always @( IdInfo_1_Id ) begin
           	                             
143479     		case ( IdInfo_1_Id )
           		                    
143480     			2'b11 : IdInfo_1_Debug = 1'b0 ;
           			                               
143481     			2'b10 : IdInfo_1_Debug = 1'b0 ;
           			                               
143482     			2'b01 : IdInfo_1_Debug = 1'b0 ;
           			                               
143483     			2'b0  : IdInfo_1_Debug = 1'b0 ;
           			                               
143484     		endcase
           		       
143485     	end
           	   
143486     	assign u_28b6 = Translation_0_Aperture;
           	                                       
143487     	assign u_502a = u_28b6 == 9'b100011001;
           	                                       
143488     	assign u_6213 = u_28b6 == 9'b011011001;
           	                                       
143489     	assign u_a0b1 = ( u_28b6 & 9'b110111111 ) == 9'b010111001;
           	                                                          
143490     	assign u_3971 = ( u_28b6 & 9'b110011111 ) == 9'b000011001;
           	                                                          
143491     	assign uTranslation_0_Id_caseSel = { u_502a , u_6213 , u_a0b1 , u_3971 } ;
           	                                                                          
143492     	always @( uTranslation_0_Id_caseSel ) begin
           	                                           
143493     		case ( uTranslation_0_Id_caseSel )
           		                                  
143494     			4'b0001 : Translation_0_Id = 2'b0 ;
           			                                   
143495     			4'b0010 : Translation_0_Id = 2'b01 ;
           			                                    
143496     			4'b0100 : Translation_0_Id = 2'b10 ;
           			                                    
143497     			4'b1000 : Translation_0_Id = 2'b11 ;
           			                                    
143498     			default : Translation_0_Id = 2'b0 ;
           			                                   
143499     		endcase
           		       
143500     	end
           	   
143501     	assign Translation_0_PathFound = u_3971 | u_a0b1 | u_6213 | u_502a;
           	                                                                   
143502     	assign Translation_0_SubFound = 1'b1;
           	                                     
143503     endmodule
                    
143504     
           
143505     `timescale 1ps/1ps
                             
143506     module rsnoc_z_H_R_G_T2_Tt_U_a2a4e13f (
                                                  
143507     	IdInfo_0_AddrBase
           	                 
143508     ,	IdInfo_0_AddrMask
            	                 
143509     ,	IdInfo_0_Debug
            	              
143510     ,	IdInfo_0_Id
            	           
143511     ,	IdInfo_1_AddrBase
            	                 
143512     ,	IdInfo_1_AddrMask
            	                 
143513     ,	IdInfo_1_Debug
            	              
143514     ,	IdInfo_1_Id
            	           
143515     ,	Translation_0_Aperture
            	                      
143516     ,	Translation_0_Id
            	                
143517     ,	Translation_0_PathFound
            	                       
143518     ,	Translation_0_SubFound
            	                      
143519     );
             
143520     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
143521     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
143522     	output        IdInfo_0_Debug          ;
           	                                       
143523     	input  [1:0]  IdInfo_0_Id             ;
           	                                       
143524     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
143525     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
143526     	output        IdInfo_1_Debug          ;
           	                                       
143527     	input  [1:0]  IdInfo_1_Id             ;
           	                                       
143528     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
143529     	output [1:0]  Translation_0_Id        ;
           	                                       
143530     	output        Translation_0_PathFound ;
           	                                       
143531     	output        Translation_0_SubFound  ;
           	                                       
143532     	rsnoc_z_H_R_G_T2_Tt_Sp_b31256eb Isp(
           	                                    
143533     		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
143534     	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
143535     	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
143536     	,	.IdInfo_0_Id( IdInfo_0_Id )
           	 	                           
143537     	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
143538     	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
143539     	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
143540     	,	.IdInfo_1_Id( IdInfo_1_Id )
           	 	                           
143541     	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
143542     	,	.Translation_0_Id( Translation_0_Id )
           	 	                                     
143543     	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
143544     	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
143545     	);
           	  
143546     endmodule
                    
143547     
           
143548     
           
143549     
           
143550     // FlexNoC version    : 4.7.0
                                        
143551     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
143552     // Exported Structure : /Specification.Architecture.Structure
                                                                        
143553     // ExportOption       : /verilog
                                           
143554     
           
143555     `timescale 1ps/1ps
                             
143556     module rsnoc_z_H_R_G_T2_F_U_6f0cdf79 (
                                                 
143557     	AddrMask
           	        
143558     ,	CxtRd_AddLd0
            	            
143559     ,	CxtRd_Addr4Be
            	             
143560     ,	CxtRd_Echo
            	          
143561     ,	CxtRd_Head
            	          
143562     ,	CxtRd_Len1
            	          
143563     ,	CxtRd_OpcT
            	          
143564     ,	CxtRd_RouteIdZ
            	              
143565     ,	CxtWr_AddLd0
            	            
143566     ,	CxtWr_Addr4Be
            	             
143567     ,	CxtWr_Echo
            	          
143568     ,	CxtWr_Head
            	          
143569     ,	CxtWr_Len1
            	          
143570     ,	CxtWr_OpcT
            	          
143571     ,	CxtWr_RouteIdZ
            	              
143572     ,	Debug
            	     
143573     ,	Empty
            	     
143574     ,	PathFound
            	         
143575     ,	ReqRx_Data
            	          
143576     ,	ReqRx_Head
            	          
143577     ,	ReqRx_Rdy
            	         
143578     ,	ReqRx_Tail
            	          
143579     ,	ReqRx_Vld
            	         
143580     ,	ReqTx_Data
            	          
143581     ,	ReqTx_Head
            	          
143582     ,	ReqTx_Rdy
            	         
143583     ,	ReqTx_Tail
            	          
143584     ,	ReqTx_Vld
            	         
143585     ,	RspRx_Data
            	          
143586     ,	RspRx_Head
            	          
143587     ,	RspRx_Rdy
            	         
143588     ,	RspRx_Tail
            	          
143589     ,	RspRx_Vld
            	         
143590     ,	RspTx_Data
            	          
143591     ,	RspTx_Head
            	          
143592     ,	RspTx_Rdy
            	         
143593     ,	RspTx_Tail
            	          
143594     ,	RspTx_Vld
            	         
143595     ,	SubFound
            	        
143596     ,	Sys_Clk
            	       
143597     ,	Sys_Clk_ClkS
            	            
143598     ,	Sys_Clk_En
            	          
143599     ,	Sys_Clk_EnS
            	           
143600     ,	Sys_Clk_RetRstN
            	               
143601     ,	Sys_Clk_RstN
            	            
143602     ,	Sys_Clk_Tm
            	          
143603     ,	Sys_Pwr_Idle
            	            
143604     ,	Sys_Pwr_WakeUp
            	              
143605     ,	WrCxt
            	     
143606     );
             
143607     	input  [29:0]  AddrMask        ;
           	                                
143608     	input  [7:0]   CxtRd_AddLd0    ;
           	                                
143609     	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
143610     	input  [2:0]   CxtRd_Echo      ;
           	                                
143611     	input          CxtRd_Head      ;
           	                                
143612     	input  [5:0]   CxtRd_Len1      ;
           	                                
143613     	input  [3:0]   CxtRd_OpcT      ;
           	                                
143614     	input  [8:0]   CxtRd_RouteIdZ  ;
           	                                
143615     	output [7:0]   CxtWr_AddLd0    ;
           	                                
143616     	output [1:0]   CxtWr_Addr4Be   ;
           	                                
143617     	output [2:0]   CxtWr_Echo      ;
           	                                
143618     	output         CxtWr_Head      ;
           	                                
143619     	output [5:0]   CxtWr_Len1      ;
           	                                
143620     	output [3:0]   CxtWr_OpcT      ;
           	                                
143621     	output [8:0]   CxtWr_RouteIdZ  ;
           	                                
143622     	input          Debug           ;
           	                                
143623     	input          Empty           ;
           	                                
143624     	input          PathFound       ;
           	                                
143625     	input  [107:0] ReqRx_Data      ;
           	                                
143626     	input          ReqRx_Head      ;
           	                                
143627     	output         ReqRx_Rdy       ;
           	                                
143628     	input          ReqRx_Tail      ;
           	                                
143629     	input          ReqRx_Vld       ;
           	                                
143630     	output [107:0] ReqTx_Data      ;
           	                                
143631     	output         ReqTx_Head      ;
           	                                
143632     	input          ReqTx_Rdy       ;
           	                                
143633     	output         ReqTx_Tail      ;
           	                                
143634     	output         ReqTx_Vld       ;
           	                                
143635     	input  [107:0] RspRx_Data      ;
           	                                
143636     	input          RspRx_Head      ;
           	                                
143637     	output         RspRx_Rdy       ;
           	                                
143638     	input          RspRx_Tail      ;
           	                                
143639     	input          RspRx_Vld       ;
           	                                
143640     	output [107:0] RspTx_Data      ;
           	                                
143641     	output         RspTx_Head      ;
           	                                
143642     	input          RspTx_Rdy       ;
           	                                
143643     	output         RspTx_Tail      ;
           	                                
143644     	output         RspTx_Vld       ;
           	                                
143645     	input          SubFound        ;
           	                                
143646     	input          Sys_Clk         ;
           	                                
143647     	input          Sys_Clk_ClkS    ;
           	                                
143648     	input          Sys_Clk_En      ;
           	                                
143649     	input          Sys_Clk_EnS     ;
           	                                
143650     	input          Sys_Clk_RetRstN ;
           	                                
143651     	input          Sys_Clk_RstN    ;
           	                                
143652     	input          Sys_Clk_Tm      ;
           	                                
143653     	output         Sys_Pwr_Idle    ;
           	                                
143654     	output         Sys_Pwr_WakeUp  ;
           	                                
143655     	output         WrCxt           ;
           	                                
143656     	wire [3:0]   u_4c36              ;
           	                                  
143657     	wire         u_6_IDLE_WAIT       ;
           	                                  
143658     	wire         u_6_RSP_IDLE        ;
           	                                  
143659     	wire         u_6_WAIT_RSP        ;
           	                                  
143660     	wire         u_7df2_2            ;
           	                                  
143661     	wire [13:0]  u_7df2_3            ;
           	                                  
143662     	wire [1:0]   u_7df2_4            ;
           	                                  
143663     	wire         u_8bb4_2            ;
           	                                  
143664     	wire [13:0]  u_8bb4_3            ;
           	                                  
143665     	wire [1:0]   u_8bb4_4            ;
           	                                  
143666     	wire         u_9d54              ;
           	                                  
143667     	wire [3:0]   u_ab1f              ;
           	                                  
143668     	wire [1:0]   u_b9ec              ;
           	                                  
143669     	wire [1:0]   u_bdb6              ;
           	                                  
143670     	wire [1:0]   u_cc76              ;
           	                                  
143671     	wire [1:0]   Arb_Gnt             ;
           	                                  
143672     	wire         Arb_Rdy             ;
           	                                  
143673     	wire [1:0]   Arb_Req             ;
           	                                  
143674     	wire         Arb_Vld             ;
           	                                  
143675     	wire [1:0]   CurState            ;
           	                                  
143676     	wire         CxtRdy              ;
           	                                  
143677     	wire         CxtVld              ;
           	                                  
143678     	wire         LoopBack            ;
           	                                  
143679     	wire         LoopPld             ;
           	                                  
143680     	wire         NullRx_Len1H        ;
           	                                  
143681     	wire [13:0]  NullRx_RouteId      ;
           	                                  
143682     	wire [1:0]   NullRx_Status       ;
           	                                  
143683     	wire         NullTx_Len1H        ;
           	                                  
143684     	wire [13:0]  NullTx_RouteId      ;
           	                                  
143685     	wire [1:0]   NullTx_Status       ;
           	                                  
143686     	wire         Pwr_BusErr_Idle     ;
           	                                  
143687     	wire         Pwr_BusErr_WakeUp   ;
           	                                  
143688     	wire         Pwr_Cxt_Idle        ;
           	                                  
143689     	wire         Pwr_Cxt_WakeUp      ;
           	                                  
143690     	wire         Req_HdrVld          ;
           	                                  
143691     	wire [107:0] ReqTx0_Data         ;
           	                                  
143692     	wire         ReqTx0_Head         ;
           	                                  
143693     	wire         ReqTx0_Rdy          ;
           	                                  
143694     	wire         ReqTx0_Tail         ;
           	                                  
143695     	wire         ReqTx0_Vld          ;
           	                                  
143696     	wire [107:0] Rsp_Data            ;
           	                                  
143697     	wire         Rsp_Rdy             ;
           	                                  
143698     	wire         Rsp_Vld             ;
           	                                  
143699     	wire [3:0]   RspBe               ;
           	                                  
143700     	wire [37:0]  RspDatum            ;
           	                                  
143701     	wire [69:0]  RspHdr              ;
           	                                  
143702     	wire         RspRdy              ;
           	                                  
143703     	wire [7:0]   RspUser             ;
           	                                  
143704     	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
143705     	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
143706     	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
143707     	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
143708     	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
143709     	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
143710     	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
143711     	wire [107:0] RxErr_Data          ;
           	                                  
143712     	wire         RxErr_Head          ;
           	                                  
143713     	wire         RxErr_Rdy           ;
           	                                  
143714     	wire         RxErr_Tail          ;
           	                                  
143715     	wire         RxErr_Vld           ;
           	                                  
143716     	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
143717     	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
143718     	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
143719     	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
143720     	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
143721     	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
143722     	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
143723     	assign u_cc76 = RxErr_Data [88:87];
           	                                   
143724     	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
143725     	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
143726     	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
143727     	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
143728     	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
143729     	assign u_8bb4_2 = NullRx_Len1H;
           	                               
143730     	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
143731     	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
143732     	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
143733     	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
143734     	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
143735     	assign u_8bb4_4 = NullRx_Status;
           	                                
143736     	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
143737     	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
143738     		.Gnt( Arb_Gnt )
           		               
143739     	,	.Rdy( Arb_Rdy )
           	 	               
143740     	,	.Req( Arb_Req )
           	 	               
143741     	,	.ReqArbIn( 2'b0 )
           	 	                 
143742     	,	.Sys_Clk( Sys_Clk )
           	 	                   
143743     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
143744     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
143745     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
143746     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
143747     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
143748     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
143749     	,	.Sys_Pwr_Idle( )
           	 	                
143750     	,	.Sys_Pwr_WakeUp( )
           	 	                  
143751     	,	.Vld( Arb_Vld )
           	 	               
143752     	);
           	  
143753     	assign NullTx_RouteId = u_7df2_3;
           	                                 
143754     	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
143755     	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
143756     	assign NullTx_Status = u_7df2_4;
           	                                
143757     	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
143758     	assign NullTx_Len1H = u_7df2_2;
           	                               
143759     	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
143760     	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
143761     	assign RspUser = { 8'b0 };
           	                          
143762     	assign RspWord_Hdr_User = RspUser;
           	                                  
143763     	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
143764     	assign RspHdr =
           	               
143765     		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
143766     	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
143767     	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143334     	,	.Sys_Clk_En( Sys_Clk_En )
           	<font color = "red">-1-</font> 	                         
143335     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
143336     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
143337     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
143338     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
143339     	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           <font color = "red">	==></font>
143340     	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           <font color = "red">	==></font>
143341     	);
           <font color = "red">	==></font>
143342     	assign Axi_ar_addr = Axi1_Ar_Addr;
           <font color = "green">	==></font>
           	MISSING_DEFAULT
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143438     	always @( IdInfo_0_Id ) begin
           	<font color = "green">-1-</font>                             
143439     		case ( IdInfo_0_Id )
           <font color = "green">		==></font>
143440     			2'b11 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			<font color = "red">-2-</font>                                                                
143441     			2'b10 : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143443     			2'b0  : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			<font color = "green">-1-</font>                                                                
143444     		endcase
           <font color = "green">		==></font>
143445     	end
           	<font color = "red">-2-</font>   
143446     	always @( IdInfo_0_Id ) begin
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143448     			2'b11 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			<font color = "green">-1-</font>                                                                
143449     			2'b10 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           <font color = "green">			==></font>
143450     			2'b01 : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           			<font color = "red">-2-</font>                                                                
143451     			2'b0  : IdInfo_0_AddrMask = 30'b111111000000000000000000000000 ;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143453     	end
           	<font color = "green">-1-</font>   
143454     	always @( IdInfo_0_Id ) begin
           <font color = "green">	==></font>
143455     		case ( IdInfo_0_Id )
           		<font color = "red">-2-</font>                    
143456     			2'b11 : IdInfo_0_Debug = 1'b0 ;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143459     			2'b0  : IdInfo_0_Debug = 1'b0 ;
           			<font color = "green">-1-</font>                               
143460     		endcase
           <font color = "green">		==></font>
143461     	end
           	<font color = "red">-2-</font>   
143462     	always @( IdInfo_1_Id ) begin
           	                             
143463     		case ( IdInfo_1_Id )
           		                    
143464     			2'b11 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143465     			2'b10 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143466     			2'b01 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143467     			2'b0  : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                
143468     		endcase
           		       
143469     	end
           	   
143470     	always @( IdInfo_1_Id ) begin
           	                             
143471     		case ( IdInfo_1_Id )
           		                    
143472     			2'b11 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143473     			2'b10 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143474     			2'b01 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143475     			2'b0  : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           			                                                                
143476     		endcase
           		       
143477     	end
           	   
143478     	always @( IdInfo_1_Id ) begin
           	                             
143479     		case ( IdInfo_1_Id )
           		                    
143480     			2'b11 : IdInfo_1_Debug = 1'b0 ;
           			                               
143481     			2'b10 : IdInfo_1_Debug = 1'b0 ;
           			                               
143482     			2'b01 : IdInfo_1_Debug = 1'b0 ;
           			                               
143483     			2'b0  : IdInfo_1_Debug = 1'b0 ;
           			                               
143484     		endcase
           		       
143485     	end
           	   
143486     	assign u_28b6 = Translation_0_Aperture;
           	                                       
143487     	assign u_502a = u_28b6 == 9'b100011001;
           	                                       
143488     	assign u_6213 = u_28b6 == 9'b011011001;
           	                                       
143489     	assign u_a0b1 = ( u_28b6 & 9'b110111111 ) == 9'b010111001;
           	                                                          
143490     	assign u_3971 = ( u_28b6 & 9'b110011111 ) == 9'b000011001;
           	                                                          
143491     	assign uTranslation_0_Id_caseSel = { u_502a , u_6213 , u_a0b1 , u_3971 } ;
           	                                                                          
143492     	always @( uTranslation_0_Id_caseSel ) begin
           	                                           
143493     		case ( uTranslation_0_Id_caseSel )
           		                                  
143494     			4'b0001 : Translation_0_Id = 2'b0 ;
           			                                   
143495     			4'b0010 : Translation_0_Id = 2'b01 ;
           			                                    
143496     			4'b0100 : Translation_0_Id = 2'b10 ;
           			                                    
143497     			4'b1000 : Translation_0_Id = 2'b11 ;
           			                                    
143498     			default : Translation_0_Id = 2'b0 ;
           			                                   
143499     		endcase
           		       
143500     	end
           	   
143501     	assign Translation_0_PathFound = u_3971 | u_a0b1 | u_6213 | u_502a;
           	                                                                   
143502     	assign Translation_0_SubFound = 1'b1;
           	                                     
143503     endmodule
                    
143504     
           
143505     `timescale 1ps/1ps
                             
143506     module rsnoc_z_H_R_G_T2_Tt_U_a2a4e13f (
                                                  
143507     	IdInfo_0_AddrBase
           	                 
143508     ,	IdInfo_0_AddrMask
            	                 
143509     ,	IdInfo_0_Debug
            	              
143510     ,	IdInfo_0_Id
            	           
143511     ,	IdInfo_1_AddrBase
            	                 
143512     ,	IdInfo_1_AddrMask
            	                 
143513     ,	IdInfo_1_Debug
            	              
143514     ,	IdInfo_1_Id
            	           
143515     ,	Translation_0_Aperture
            	                      
143516     ,	Translation_0_Id
            	                
143517     ,	Translation_0_PathFound
            	                       
143518     ,	Translation_0_SubFound
            	                      
143519     );
             
143520     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
143521     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
143522     	output        IdInfo_0_Debug          ;
           	                                       
143523     	input  [1:0]  IdInfo_0_Id             ;
           	                                       
143524     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
143525     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
143526     	output        IdInfo_1_Debug          ;
           	                                       
143527     	input  [1:0]  IdInfo_1_Id             ;
           	                                       
143528     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
143529     	output [1:0]  Translation_0_Id        ;
           	                                       
143530     	output        Translation_0_PathFound ;
           	                                       
143531     	output        Translation_0_SubFound  ;
           	                                       
143532     	rsnoc_z_H_R_G_T2_Tt_Sp_b31256eb Isp(
           	                                    
143533     		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
143534     	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
143535     	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
143536     	,	.IdInfo_0_Id( IdInfo_0_Id )
           	 	                           
143537     	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
143538     	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
143539     	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
143540     	,	.IdInfo_1_Id( IdInfo_1_Id )
           	 	                           
143541     	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
143542     	,	.Translation_0_Id( Translation_0_Id )
           	 	                                     
143543     	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
143544     	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
143545     	);
           	  
143546     endmodule
                    
143547     
           
143548     
           
143549     
           
143550     // FlexNoC version    : 4.7.0
                                        
143551     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
143552     // Exported Structure : /Specification.Architecture.Structure
                                                                        
143553     // ExportOption       : /verilog
                                           
143554     
           
143555     `timescale 1ps/1ps
                             
143556     module rsnoc_z_H_R_G_T2_F_U_6f0cdf79 (
                                                 
143557     	AddrMask
           	        
143558     ,	CxtRd_AddLd0
            	            
143559     ,	CxtRd_Addr4Be
            	             
143560     ,	CxtRd_Echo
            	          
143561     ,	CxtRd_Head
            	          
143562     ,	CxtRd_Len1
            	          
143563     ,	CxtRd_OpcT
            	          
143564     ,	CxtRd_RouteIdZ
            	              
143565     ,	CxtWr_AddLd0
            	            
143566     ,	CxtWr_Addr4Be
            	             
143567     ,	CxtWr_Echo
            	          
143568     ,	CxtWr_Head
            	          
143569     ,	CxtWr_Len1
            	          
143570     ,	CxtWr_OpcT
            	          
143571     ,	CxtWr_RouteIdZ
            	              
143572     ,	Debug
            	     
143573     ,	Empty
            	     
143574     ,	PathFound
            	         
143575     ,	ReqRx_Data
            	          
143576     ,	ReqRx_Head
            	          
143577     ,	ReqRx_Rdy
            	         
143578     ,	ReqRx_Tail
            	          
143579     ,	ReqRx_Vld
            	         
143580     ,	ReqTx_Data
            	          
143581     ,	ReqTx_Head
            	          
143582     ,	ReqTx_Rdy
            	         
143583     ,	ReqTx_Tail
            	          
143584     ,	ReqTx_Vld
            	         
143585     ,	RspRx_Data
            	          
143586     ,	RspRx_Head
            	          
143587     ,	RspRx_Rdy
            	         
143588     ,	RspRx_Tail
            	          
143589     ,	RspRx_Vld
            	         
143590     ,	RspTx_Data
            	          
143591     ,	RspTx_Head
            	          
143592     ,	RspTx_Rdy
            	         
143593     ,	RspTx_Tail
            	          
143594     ,	RspTx_Vld
            	         
143595     ,	SubFound
            	        
143596     ,	Sys_Clk
            	       
143597     ,	Sys_Clk_ClkS
            	            
143598     ,	Sys_Clk_En
            	          
143599     ,	Sys_Clk_EnS
            	           
143600     ,	Sys_Clk_RetRstN
            	               
143601     ,	Sys_Clk_RstN
            	            
143602     ,	Sys_Clk_Tm
            	          
143603     ,	Sys_Pwr_Idle
            	            
143604     ,	Sys_Pwr_WakeUp
            	              
143605     ,	WrCxt
            	     
143606     );
             
143607     	input  [29:0]  AddrMask        ;
           	                                
143608     	input  [7:0]   CxtRd_AddLd0    ;
           	                                
143609     	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
143610     	input  [2:0]   CxtRd_Echo      ;
           	                                
143611     	input          CxtRd_Head      ;
           	                                
143612     	input  [5:0]   CxtRd_Len1      ;
           	                                
143613     	input  [3:0]   CxtRd_OpcT      ;
           	                                
143614     	input  [8:0]   CxtRd_RouteIdZ  ;
           	                                
143615     	output [7:0]   CxtWr_AddLd0    ;
           	                                
143616     	output [1:0]   CxtWr_Addr4Be   ;
           	                                
143617     	output [2:0]   CxtWr_Echo      ;
           	                                
143618     	output         CxtWr_Head      ;
           	                                
143619     	output [5:0]   CxtWr_Len1      ;
           	                                
143620     	output [3:0]   CxtWr_OpcT      ;
           	                                
143621     	output [8:0]   CxtWr_RouteIdZ  ;
           	                                
143622     	input          Debug           ;
           	                                
143623     	input          Empty           ;
           	                                
143624     	input          PathFound       ;
           	                                
143625     	input  [107:0] ReqRx_Data      ;
           	                                
143626     	input          ReqRx_Head      ;
           	                                
143627     	output         ReqRx_Rdy       ;
           	                                
143628     	input          ReqRx_Tail      ;
           	                                
143629     	input          ReqRx_Vld       ;
           	                                
143630     	output [107:0] ReqTx_Data      ;
           	                                
143631     	output         ReqTx_Head      ;
           	                                
143632     	input          ReqTx_Rdy       ;
           	                                
143633     	output         ReqTx_Tail      ;
           	                                
143634     	output         ReqTx_Vld       ;
           	                                
143635     	input  [107:0] RspRx_Data      ;
           	                                
143636     	input          RspRx_Head      ;
           	                                
143637     	output         RspRx_Rdy       ;
           	                                
143638     	input          RspRx_Tail      ;
           	                                
143639     	input          RspRx_Vld       ;
           	                                
143640     	output [107:0] RspTx_Data      ;
           	                                
143641     	output         RspTx_Head      ;
           	                                
143642     	input          RspTx_Rdy       ;
           	                                
143643     	output         RspTx_Tail      ;
           	                                
143644     	output         RspTx_Vld       ;
           	                                
143645     	input          SubFound        ;
           	                                
143646     	input          Sys_Clk         ;
           	                                
143647     	input          Sys_Clk_ClkS    ;
           	                                
143648     	input          Sys_Clk_En      ;
           	                                
143649     	input          Sys_Clk_EnS     ;
           	                                
143650     	input          Sys_Clk_RetRstN ;
           	                                
143651     	input          Sys_Clk_RstN    ;
           	                                
143652     	input          Sys_Clk_Tm      ;
           	                                
143653     	output         Sys_Pwr_Idle    ;
           	                                
143654     	output         Sys_Pwr_WakeUp  ;
           	                                
143655     	output         WrCxt           ;
           	                                
143656     	wire [3:0]   u_4c36              ;
           	                                  
143657     	wire         u_6_IDLE_WAIT       ;
           	                                  
143658     	wire         u_6_RSP_IDLE        ;
           	                                  
143659     	wire         u_6_WAIT_RSP        ;
           	                                  
143660     	wire         u_7df2_2            ;
           	                                  
143661     	wire [13:0]  u_7df2_3            ;
           	                                  
143662     	wire [1:0]   u_7df2_4            ;
           	                                  
143663     	wire         u_8bb4_2            ;
           	                                  
143664     	wire [13:0]  u_8bb4_3            ;
           	                                  
143665     	wire [1:0]   u_8bb4_4            ;
           	                                  
143666     	wire         u_9d54              ;
           	                                  
143667     	wire [3:0]   u_ab1f              ;
           	                                  
143668     	wire [1:0]   u_b9ec              ;
           	                                  
143669     	wire [1:0]   u_bdb6              ;
           	                                  
143670     	wire [1:0]   u_cc76              ;
           	                                  
143671     	wire [1:0]   Arb_Gnt             ;
           	                                  
143672     	wire         Arb_Rdy             ;
           	                                  
143673     	wire [1:0]   Arb_Req             ;
           	                                  
143674     	wire         Arb_Vld             ;
           	                                  
143675     	wire [1:0]   CurState            ;
           	                                  
143676     	wire         CxtRdy              ;
           	                                  
143677     	wire         CxtVld              ;
           	                                  
143678     	wire         LoopBack            ;
           	                                  
143679     	wire         LoopPld             ;
           	                                  
143680     	wire         NullRx_Len1H        ;
           	                                  
143681     	wire [13:0]  NullRx_RouteId      ;
           	                                  
143682     	wire [1:0]   NullRx_Status       ;
           	                                  
143683     	wire         NullTx_Len1H        ;
           	                                  
143684     	wire [13:0]  NullTx_RouteId      ;
           	                                  
143685     	wire [1:0]   NullTx_Status       ;
           	                                  
143686     	wire         Pwr_BusErr_Idle     ;
           	                                  
143687     	wire         Pwr_BusErr_WakeUp   ;
           	                                  
143688     	wire         Pwr_Cxt_Idle        ;
           	                                  
143689     	wire         Pwr_Cxt_WakeUp      ;
           	                                  
143690     	wire         Req_HdrVld          ;
           	                                  
143691     	wire [107:0] ReqTx0_Data         ;
           	                                  
143692     	wire         ReqTx0_Head         ;
           	                                  
143693     	wire         ReqTx0_Rdy          ;
           	                                  
143694     	wire         ReqTx0_Tail         ;
           	                                  
143695     	wire         ReqTx0_Vld          ;
           	                                  
143696     	wire [107:0] Rsp_Data            ;
           	                                  
143697     	wire         Rsp_Rdy             ;
           	                                  
143698     	wire         Rsp_Vld             ;
           	                                  
143699     	wire [3:0]   RspBe               ;
           	                                  
143700     	wire [37:0]  RspDatum            ;
           	                                  
143701     	wire [69:0]  RspHdr              ;
           	                                  
143702     	wire         RspRdy              ;
           	                                  
143703     	wire [7:0]   RspUser             ;
           	                                  
143704     	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
143705     	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
143706     	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
143707     	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
143708     	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
143709     	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
143710     	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
143711     	wire [107:0] RxErr_Data          ;
           	                                  
143712     	wire         RxErr_Head          ;
           	                                  
143713     	wire         RxErr_Rdy           ;
           	                                  
143714     	wire         RxErr_Tail          ;
           	                                  
143715     	wire         RxErr_Vld           ;
           	                                  
143716     	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
143717     	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
143718     	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
143719     	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
143720     	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
143721     	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
143722     	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
143723     	assign u_cc76 = RxErr_Data [88:87];
           	                                   
143724     	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
143725     	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
143726     	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
143727     	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
143728     	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
143729     	assign u_8bb4_2 = NullRx_Len1H;
           	                               
143730     	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
143731     	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
143732     	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
143733     	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
143734     	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
143735     	assign u_8bb4_4 = NullRx_Status;
           	                                
143736     	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
143737     	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
143738     		.Gnt( Arb_Gnt )
           		               
143739     	,	.Rdy( Arb_Rdy )
           	 	               
143740     	,	.Req( Arb_Req )
           	 	               
143741     	,	.ReqArbIn( 2'b0 )
           	 	                 
143742     	,	.Sys_Clk( Sys_Clk )
           	 	                   
143743     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
143744     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
143745     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
143746     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
143747     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
143748     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
143749     	,	.Sys_Pwr_Idle( )
           	 	                
143750     	,	.Sys_Pwr_WakeUp( )
           	 	                  
143751     	,	.Vld( Arb_Vld )
           	 	               
143752     	);
           	  
143753     	assign NullTx_RouteId = u_7df2_3;
           	                                 
143754     	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
143755     	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
143756     	assign NullTx_Status = u_7df2_4;
           	                                
143757     	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
143758     	assign NullTx_Len1H = u_7df2_2;
           	                               
143759     	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
143760     	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
143761     	assign RspUser = { 8'b0 };
           	                          
143762     	assign RspWord_Hdr_User = RspUser;
           	                                  
143763     	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
143764     	assign RspHdr =
           	               
143765     		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
143766     	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
143767     	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143464     			2'b11 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			<font color = "red">-1-</font>                                                                
143465     			2'b10 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           <font color = "red">			==></font>
143466     			2'b01 : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           <font color = "red">			==></font>
143467     			2'b0  : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           <font color = "red">			==></font>
143468     		endcase
           <font color = "red">		==></font>
143469     	end
           <font color = "red">	==></font>
143470     	always @( IdInfo_1_Id ) begin
           <font color = "red">	==></font>
143471     		case ( IdInfo_1_Id )
           <font color = "red">		==></font>
143472     			2'b11 : IdInfo_1_AddrMask = 30'b111111000000000000000000000000 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143716     	wire [30:0]  RxWord_Hdr_Addr     ;
           	<font color = "green">-1-</font>                                  
143717     	wire [2:0]   RxWord_Hdr_Echo     ;
           <font color = "green">	==></font>
143718     	wire [6:0]   RxWord_Hdr_Len1     ;
           	<font color = "red">-2-</font>                                  
143719     	wire [3:0]   RxWord_Hdr_Opc      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143779     	,	.Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                       
143780     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
143781     	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
143782     	,	.Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
143783     	,	.En( RxErr_Vld & RxErr_Rdy )
           <font color = "green">	==></font>
143784     	,	.O( LoopPld )
           <font color = "red">	==></font>
143785     	,	.Reset( RxErr_Tail )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143790     	,	.Rdy( Arb_Rdy )
           	<font color = "red">-1-</font> 	               
143791     	,	.Req( Arb_Req )
           <font color = "red">	==></font>
143792     	,	.ReqArbIn( )
           <font color = "red">	==></font>
143793     	,	.Rx_0_Data( Rsp_Data )
           <font color = "red">	==></font>
143794     	,	.Rx_0_Head( 1'b1 )
           <font color = "green">	==></font>
143795     	,	.Rx_0_Rdy( Rsp_Rdy )
           <font color = "red">	==></font>
143796     	,	.Rx_0_Tail( 1'b1 )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143801     	,	.Rx_1_Tail( RspRx_Tail )
           	<font color = "red">-1-</font> 	                        
143802     	,	.Rx_1_Vld( RspRx_Vld )
           <font color = "red">	==></font>
143803     	,	.RxLock( 2'b0 )
           <font color = "red">	==></font>
143804     	,	.Sys_Clk( Sys_Clk )
           <font color = "red">	==></font>
143805     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "green">	==></font>
143806     	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "red">	==></font>
143807     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143812     	,	.Sys_Pwr_WakeUp( )
           	<font color = "red">-1-</font> 	                  
143813     	,	.Tx_Data( RspTx_Data )
           <font color = "red">	==></font>
143814     	,	.Tx_Head( RspTx_Head )
           <font color = "red">	==></font>
143815     	,	.Tx_Rdy( RspTx_Rdy )
           <font color = "red">	==></font>
143816     	,	.Tx_Tail( RspTx_Tail )
           <font color = "green">	==></font>
143817     	,	.Tx_Vld( RspTx_Vld )
           <font color = "red">	==></font>
143818     	,	.Vld( Arb_Vld )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143941     	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
143942     	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
143943     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
143944     	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143947     	,	.Rx_Head( ReqRx_Head )
           	<font color = "green">-1-</font> 	                      
143948     	,	.Rx_Rdy( ReqRx_Rdy )
           <font color = "green">	==></font>
143949     	,	.Rx_Tail( ReqRx_Tail )
           	<font color = "red">-2-</font> 	                      
143950     	,	.Rx_Vld( ReqRx_Vld )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143952     	,	.RxApertureHit( PathFound & SubFound )
           	<font color = "red">-1-</font> 	                                      
143953     	,	.RxPathHit( PathFound )
           <font color = "red">	==></font>
143954     	);
           <font color = "red">	==></font>
143955     	// synthesis translate_on
           <font color = "green">	==></font>
143956     	// synopsys translate_on
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143961     	Cxt_0
           	<font color = "green">-1-</font>     
143962     ,	Cxt_1
           <font color = "green">==></font>
143963     ,	Cxt_2
           <font color = "red">-2-</font> 	     
143964     ,	Cxt_3
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143966     ,	Cxt_5
           <font color = "red">-1-</font> 	     
143967     ,	Cxt_6
           <font color = "red">==></font>
143968     ,	Cxt_7
           <font color = "red">==></font>
143969     ,	CxtUsed
           <font color = "green">==></font>
143970     ,	Rdy
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143974     ,	Req_OpcT
           <font color = "green">-1-</font> 	        
143975     ,	Req_RouteId
           <font color = "green">==></font>
143976     ,	Req_SeqId
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143978     ,	ReqRdy
           <font color = "green">-1-</font> 	      
143979     ,	ReqVld
           <font color = "green">==></font>
143980     ,	Sys_Clk
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143982     ,	Sys_Clk_En
           <font color = "green">-1-</font> 	          
143983     ,	Sys_Clk_EnS
           <font color = "green">==></font>
143984     ,	Sys_Clk_RetRstN
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144057     ,	TxLast
           <font color = "green">-1-</font> 	      
144058     );
           <font color = "green">==></font>
144059     	input  [7:0]   Cxt_AddLd0      ;
           	<font color = "red">-2-</font>                                
144060     	input  [1:0]   Cxt_Addr4Be     ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_19341">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_U_U_fc690012">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
