// Seed: 95606961
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input tri1 id_2
    , id_8,
    inout tri id_3,
    output wand id_4,
    output tri1 id_5,
    output wor id_6
);
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_16 = 32'd99,
    parameter id_19 = 32'd77
) (
    output supply0 id_0,
    output wor id_1,
    input wire id_2,
    input wand id_3,
    inout tri id_4,
    input supply0 id_5,
    output tri1 id_6,
    output supply0 id_7,
    input uwire id_8,
    input tri0 id_9,
    output wire id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri id_13,
    output tri0 id_14,
    input wire id_15,
    input wire _id_16,
    output wire id_17,
    output supply1 id_18,
    input wand _id_19,
    input tri1 id_20,
    input wire id_21,
    output supply0 id_22
);
  logic [id_19 : id_16] id_24;
  module_0 modCall_1 (
      id_21,
      id_10,
      id_21,
      id_4,
      id_14,
      id_11,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
