set clock_constraint { \
    name clk \
    module wr_data_direct \
    port ap_clk \
    period 6 \
    uncertainty 1.62 \
}

set all_path {}

set false_path {}

