INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls_pfb.hlsrun_cosim_summary, at Sat Jan 10 15:32:21 2026
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run cosim -work_dir /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb -config /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg -cmdlineconfig /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'brett' on host 'brett-System-Product-Name' (Linux_x86_64 version 6.8.0-90-generic) on Sat Jan 10 15:32:22 PST 2026
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/brett/Documents/FX_Correlator/pfb/hls_pfb'
WARNING: [HLS 200-40] Environment variable 'C_INCLUDE_PATH' is set to /usr/include/x86_64-linux-gnu:.
WARNING: [HLS 200-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /usr/include/x86_64-linux-gnu:.
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb 
INFO: [HLS 200-1510] Running: open_project /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb_io.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb_top.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb_compute.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb_fft.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb_tb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb_helper.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=pfb_tb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(7)
INFO: [HLS 200-10] Adding test bench file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=pfb_multichannel' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying ini 'part=xc7z045ffg900-2' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z045-ffg900-2'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(5)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-B/usr/lib/x86_64-linux-gnu/' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(6)
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_pfb_multichannel.cpp
   Compiling apatb_pfb_multichannel_util.cpp
   Compiling pfb_compute.cpp_pre.cpp.tb.cpp
   Compiling pfb_fft.cpp_pre.cpp.tb.cpp
   Compiling pfb_helper.cpp_pre.cpp.tb.cpp
   Compiling pfb_io.cpp_pre.cpp.tb.cpp
   Compiling pfb_tb.cpp_pre.cpp.tb.cpp
   Compiling pfb_top.cpp_pre.cpp.tb.cpp
   Compiling apatb_pfb_multichannel_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Starting Batched PFB Test...
[Phase 1] Generating all input data...
[Phase 2] Running Hardware for 8 blocks...
[Phase 3] Verifying results...
PASS
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 8192
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'memory_options_hybrid' from 'false' to '0' has been ignored for IP 'pfb_multichannel_fft_syn_config1_6_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pfb_multichannel_fft_syn_config1_6_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pfb_multichannel_fft_syn_config1_6_core_ip'...
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'memory_options_hybrid' from 'false' to '0' has been ignored for IP 'pfb_multichannel_fft_syn_config1_4_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pfb_multichannel_fft_syn_config1_4_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pfb_multichannel_fft_syn_config1_4_core_ip'...
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'memory_options_hybrid' from 'false' to '0' has been ignored for IP 'pfb_multichannel_fft_syn_config1_5_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pfb_multichannel_fft_syn_config1_5_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pfb_multichannel_fft_syn_config1_5_core_ip'...
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'memory_options_hybrid' from 'false' to '0' has been ignored for IP 'pfb_multichannel_fft_syn_config1_s_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pfb_multichannel_fft_syn_config1_s_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pfb_multichannel_fft_syn_config1_s_core_ip'...
INFO: [Common 17-206] Exiting Vivado at Sat Jan 10 15:32:47 2026...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_pfb_multichannel_top glbl -Oenable_linking_all_libraries -prj pfb_multichannel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s pfb_multichannel 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_fifo_w32_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_fifo_w32_d1024_A
INFO: [VRFC 10-311] analyzing module pfb_multichannel_fifo_w32_d1024_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_fifo_w8_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_fifo_w8_d2_S
INFO: [VRFC 10-311] analyzing module pfb_multichannel_fifo_w8_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_repack_Pipeline_repack_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_repack_Pipeline_repack_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_read_inputs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_read_inputs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_dout_data_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimate_pfb_Pipeline_compute_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimate_pfb_Pipeline_compute_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_write_outputs_Pipeline_write_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_write_outputs_Pipeline_write_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_q2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_q2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_dout_data_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_fft_syn_config1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_fft_syn_config1_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_i1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_i1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_start_for_fft_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_start_for_fft_U0
INFO: [VRFC 10-311] analyzing module pfb_multichannel_start_for_fft_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_unpack_Pipeline_unpack_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_unpack_Pipeline_unpack_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_mul_11ns_13ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_mul_11ns_13ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_fft_syn_config1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_fft_syn_config1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_fft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_fft_config1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_fft_config1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_regslice_both
INFO: [VRFC 10-311] analyzing module pfb_multichannel_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_slave_control_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_fft_config1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_fft_config1_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_fifo_w128_d16_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_fifo_w128_d16_A
INFO: [VRFC 10-311] analyzing module pfb_multichannel_fifo_w128_d16_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_fft_config1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_fft_config1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_sparsemux_11_3_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_sparsemux_11_3_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_fft_config1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_fft_config1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_q1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_q1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_mul_16s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_mul_16s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_q0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_q0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_fifo_w16_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_fifo_w16_d2_S
INFO: [VRFC 10-311] analyzing module pfb_multichannel_fifo_w16_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_start_for_write_outputs_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_start_for_write_outputs_U0
INFO: [VRFC 10-311] analyzing module pfb_multichannel_start_for_write_outputs_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_write_outputs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_write_outputs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_fft_syn_config1_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_fft_syn_config1_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimate_pfb_Pipeline_load_coeffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimate_pfb_Pipeline_load_coeffs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_dout_data_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_sparsemux_9_2_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_sparsemux_9_2_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_gmem_m_axi
INFO: [VRFC 10-311] analyzing module pfb_multichannel_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module pfb_multichannel_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module pfb_multichannel_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module pfb_multichannel_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module pfb_multichannel_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module pfb_multichannel_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module pfb_multichannel_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module pfb_multichannel_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module pfb_multichannel_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module pfb_multichannel_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_fft_syn_config1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_fft_syn_config1_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_repack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_repack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_capture_status.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_capture_status
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffHfu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffHfu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_i2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_i2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimate_pfb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimate_pfb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_i3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_i3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_unpack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_unpack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_pfb_multichannel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_start_for_repack_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_start_for_repack_U0
INFO: [VRFC 10-311] analyzing module pfb_multichannel_start_for_repack_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_idx3_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx3_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_i0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_i0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_start_for_capture_status_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_start_for_capture_status_U0
INFO: [VRFC 10-311] analyzing module pfb_multichannel_start_for_capture_status_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_idx2_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx2_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_dout_data_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_control_r_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_control_r_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_mul_12ns_14ns_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_mul_12ns_14ns_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_init_fft_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_init_fft_config
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_read_inputs_Pipeline_read_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_read_inputs_Pipeline_read_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_idx4_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx4_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_q3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_q3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/ip/xil_defaultlib/pfb_multichannel_fft_syn_config1_6_core_ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pfb_multichannel_fft_syn_config1_6_core_ip'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/ip/xil_defaultlib/pfb_multichannel_fft_syn_config1_4_core_ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pfb_multichannel_fft_syn_config1_4_core_ip'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/ip/xil_defaultlib/pfb_multichannel_fft_syn_config1_5_core_ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pfb_multichannel_fft_syn_config1_5_core_ip'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/ip/xil_defaultlib/pfb_multichannel_fft_syn_config1_s_core_ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pfb_multichannel_fft_syn_config1_s_core_ip'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9145] library name 'xfft_v9_1_10' of instantiated unit conflicts with the name of another visible identifier [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/ip/xil_defaultlib/pfb_multichannel_fft_syn_config1_s_core_ip.vhd:199]
WARNING: [VRFC 10-9145] library name 'xfft_v9_1_10' of instantiated unit conflicts with the name of another visible identifier [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/ip/xil_defaultlib/pfb_multichannel_fft_syn_config1_4_core_ip.vhd:199]
WARNING: [VRFC 10-9145] library name 'xfft_v9_1_10' of instantiated unit conflicts with the name of another visible identifier [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/ip/xil_defaultlib/pfb_multichannel_fft_syn_config1_5_core_ip.vhd:199]
WARNING: [VRFC 10-9145] library name 'xfft_v9_1_10' of instantiated unit conflicts with the name of another visible identifier [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/ip/xil_defaultlib/pfb_multichannel_fft_syn_config1_6_core_ip.vhd:199]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_fifo_w16_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_fifo_w8_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_start_for_repack_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_start_for_capture_status_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_start_for_fft_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_start_for_write_outputs_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xfft_v9_1_10.xfft_v9_1_10_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_7.axi_utils_v2_0_7_pkg
Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_22.cmpy_v6_0_22_pkg
Compiling package floating_point_v7_0_21.floating_point_v7_0_21_consts
Compiling package floating_point_v7_0_21.floating_point_v7_0_21_exp_table...
Compiling package floating_point_v7_0_21.floating_point_v7_0_21_pkg
Compiling package xfft_v9_1_10.pkg
Compiling package xfft_v9_1_10.xfft_v9_1_10_axi_pkg
Compiling package axi_utils_v2_0_7.global_util_pkg
Compiling package axi_utils_v2_0_7.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv_comp
Compiling package xbip_addsub_v3_0_7.xbip_addsub_v3_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_pkg
Compiling package c_mux_bit_v12_0_7.c_mux_bit_v12_0_7_viv_comp
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_1_10.half_sincos_tw_table
Compiling package xfft_v9_1_10.quarter_sin_tw_table
Compiling package xfft_v9_1_10.quarter2_sin_tw_table
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.pfb_multichannel_control_s_axi
Compiling module xil_defaultlib.pfb_multichannel_control_r_s_axi
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_mem(...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_stor...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_mem(...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_load...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_reg_...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_burs...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_reg_...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_thro...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_reg_...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_writ...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_reg_...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi_read...
Compiling module xil_defaultlib.pfb_multichannel_gmem_m_axi(CONS...
Compiling module xil_defaultlib.pfb_multichannel_flow_control_lo...
Compiling module xil_defaultlib.pfb_multichannel_read_inputs_Pip...
Compiling module xil_defaultlib.pfb_multichannel_regslice_both(D...
Compiling module xil_defaultlib.pfb_multichannel_read_inputs
Compiling module xil_defaultlib.pfb_multichannel_decimate_pfb_de...
Compiling module xil_defaultlib.pfb_multichannel_decimate_pfb_Pi...
Compiling module xil_defaultlib.pfb_multichannel_decimate_pfb_Pi...
Compiling module xil_defaultlib.pfb_multichannel_mul_11ns_13ns_2...
Compiling module xil_defaultlib.pfb_multichannel_mul_12ns_14ns_2...
Compiling module xil_defaultlib.pfb_multichannel_sparsemux_11_3_...
Compiling module xil_defaultlib.pfb_multichannel_sparsemux_9_2_1...
Compiling module xil_defaultlib.pfb_multichannel_mul_16s_16s_32_...
Compiling module xil_defaultlib.pfb_multichannel_mac_muladd_16s_...
Compiling module xil_defaultlib.pfb_multichannel_mac_muladd_16s_...
Compiling module xil_defaultlib.pfb_multichannel_mac_muladd_16s_...
Compiling module xil_defaultlib.pfb_multichannel_mac_muladd_16s_...
Compiling module xil_defaultlib.pfb_multichannel_decimate_pfb_Pi...
Compiling module xil_defaultlib.pfb_multichannel_decimate_pfb
Compiling module xil_defaultlib.pfb_multichannel_init_fft_config
Compiling module xil_defaultlib.pfb_multichannel_unpack_Pipeline...
Compiling module xil_defaultlib.pfb_multichannel_unpack
Compiling architecture xilinx of entity axi_utils_v2_0_7.glb_srl_fifo [\glb_srl_fifo(width=1,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_7.glb_ifx_master [\glb_ifx_master(width=1,afull_th...]
Compiling architecture synth of entity xfft_v9_1_10.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture xilinx of entity axi_utils_v2_0_7.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_7.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_10.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_7.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_7.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_10.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_7.glb_srl_fifo [\glb_srl_fifo(width=34,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_7.glb_ifx_master [\glb_ifx_master(width=34,afull_t...]
Compiling architecture synth of entity xfft_v9_1_10.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_10.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_10.cnt_tc_rtl_b [\cnt_tc_rtl_b(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_10.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_10.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_10.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_10.sub_byp [\sub_byp(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_bf [\r22_bf(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xfft_v9_1_10.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_10.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_10.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_10.sub_byp [\sub_byp(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_bf [\r22_bf(c_xdevicefamily="zynq",c...]
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_10.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_10.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_10.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_10.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000011111111000011...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111010111011111010...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111111111000000...]
Compiling architecture xilinx of entity cmpy_v6_0_22.three_input_adder [\three_input_adder(c_a_width=37,...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111100000000111100...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="001111001100001111...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000011111111111111...]
Compiling architecture xilinx of entity cmpy_v6_0_22.three_input_adder [\three_input_adder(c_a_width=37,...]
Compiling architecture xilinx of entity cmpy_v6_0_22.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_19.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.mult_gen_v12_0_19_viv [\mult_gen_v12_0_19_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.mult_gen_v12_0_19_viv [\mult_gen_v12_0_19_viv(c_verbosi...]
Compiling architecture xilinx of entity cmpy_v6_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_22.cmpy_3_mult18_lut [\cmpy_3_mult18_lut(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_22.cmpy_v6_0_22_synth [\cmpy_v6_0_22_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_10.cmpy [\cmpy(c_xdevicefamily="zynq",a_w...]
Compiling architecture xilinx of entity xfft_v9_1_10.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_10.arith_shift3 [\arith_shift3(c_xdevicefamily="z...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_10.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_10.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_ovflo [\r22_ovflo(registered=0)\]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_pe [\r22_pe(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity xfft_v9_1_10.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_bf [\r22_bf(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_bf [\r22_bf(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_10.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_1_10.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_10.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_10.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_pe [\r22_pe(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_10.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_bf [\r22_bf(c_xdevicefamily="zynq",c...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_10.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_10.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_1_10.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.twgen_distmem [\twgen_distmem(theta_width=5,pip...]
Compiling architecture xilinx of entity xfft_v9_1_10.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_pe [\r22_pe(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_10.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_10.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_1_10.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_10.twgen_distmem [\twgen_distmem(theta_width=3,pip...]
Compiling architecture xilinx of entity xfft_v9_1_10.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_pe [\r22_pe(c_xdevicefamily="zynq",c...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_10.arith_shift3 [\arith_shift3(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_pe [\r22_pe(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_1_10.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_busy [\r22_busy(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_10.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_1_10.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_10.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_10.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_10.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_10.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_10.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_10.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_10.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_10.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_10.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_10.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_10.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_10.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_legacy [\c_shift_ram_v12_0_15_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_15.c_shift_ram_v12_0_15_viv [\c_shift_ram_v12_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_10.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_10.xfft_v9_1_10_d [\xfft_v9_1_10_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_1_10.xfft_v9_1_10_core [\xfft_v9_1_10_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_10.xfft_v9_1_10_viv [\xfft_v9_1_10_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_1_10.xfft_v9_1_10 [\xfft_v9_1_10(c_xdevicefamily="z...]
Compiling architecture pfb_multichannel_fft_syn_config1_s_core_ip_arch of entity xil_defaultlib.pfb_multichannel_fft_syn_config1_s_core_ip [pfb_multichannel_fft_syn_config1...]
Compiling module xil_defaultlib.pfb_multichannel_fft_syn_config1...
Compiling module xil_defaultlib.pfb_multichannel_fft_config1_1
Compiling architecture pfb_multichannel_fft_syn_config1_4_core_ip_arch of entity xil_defaultlib.pfb_multichannel_fft_syn_config1_4_core_ip [pfb_multichannel_fft_syn_config1...]
Compiling module xil_defaultlib.pfb_multichannel_fft_syn_config1...
Compiling module xil_defaultlib.pfb_multichannel_fft_config1_2
Compiling architecture pfb_multichannel_fft_syn_config1_5_core_ip_arch of entity xil_defaultlib.pfb_multichannel_fft_syn_config1_5_core_ip [pfb_multichannel_fft_syn_config1...]
Compiling module xil_defaultlib.pfb_multichannel_fft_syn_config1...
Compiling module xil_defaultlib.pfb_multichannel_fft_config1_3
Compiling architecture pfb_multichannel_fft_syn_config1_6_core_ip_arch of entity xil_defaultlib.pfb_multichannel_fft_syn_config1_6_core_ip [pfb_multichannel_fft_syn_config1...]
Compiling module xil_defaultlib.pfb_multichannel_fft_syn_config1...
Compiling module xil_defaultlib.pfb_multichannel_fft_config1_s
Compiling module xil_defaultlib.pfb_multichannel_repack_Pipeline...
Compiling module xil_defaultlib.pfb_multichannel_repack
Compiling module xil_defaultlib.pfb_multichannel_capture_status
Compiling module xil_defaultlib.pfb_multichannel_fifo_w16_d2_S_S...
Compiling module xil_defaultlib.pfb_multichannel_fifo_w16_d2_S
Compiling module xil_defaultlib.pfb_multichannel_fifo_w32_d1024_...
Compiling module xil_defaultlib.pfb_multichannel_fifo_w32_d1024_...
Compiling module xil_defaultlib.pfb_multichannel_fifo_w8_d2_S_Sh...
Compiling module xil_defaultlib.pfb_multichannel_fifo_w8_d2_S
Compiling module xil_defaultlib.pfb_multichannel_start_for_repac...
Compiling module xil_defaultlib.pfb_multichannel_start_for_repac...
Compiling module xil_defaultlib.pfb_multichannel_start_for_captu...
Compiling module xil_defaultlib.pfb_multichannel_start_for_captu...
Compiling module xil_defaultlib.pfb_multichannel_fft
Compiling module xil_defaultlib.pfb_multichannel_write_outputs_P...
Compiling module xil_defaultlib.pfb_multichannel_regslice_both
Compiling module xil_defaultlib.pfb_multichannel_write_outputs
Compiling module xil_defaultlib.pfb_multichannel_fifo_w128_d16_A...
Compiling module xil_defaultlib.pfb_multichannel_fifo_w128_d16_A
Compiling module xil_defaultlib.pfb_multichannel_start_for_fft_U...
Compiling module xil_defaultlib.pfb_multichannel_start_for_fft_U...
Compiling module xil_defaultlib.pfb_multichannel_start_for_write...
Compiling module xil_defaultlib.pfb_multichannel_start_for_write...
Compiling module xil_defaultlib.pfb_multichannel
Compiling module xil_defaultlib.fifo(DEPTH=1024,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_din_data_i0
Compiling module xil_defaultlib.AESL_axi_s_din_data_q0
Compiling module xil_defaultlib.AESL_axi_s_din_data_i1
Compiling module xil_defaultlib.AESL_axi_s_din_data_q1
Compiling module xil_defaultlib.AESL_axi_s_din_data_i2
Compiling module xil_defaultlib.AESL_axi_s_din_data_q2
Compiling module xil_defaultlib.AESL_axi_s_din_data_i3
Compiling module xil_defaultlib.AESL_axi_s_din_data_q3
Compiling module xil_defaultlib.fifo(DEPTH=1024,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_dout_data_0
Compiling module xil_defaultlib.AESL_axi_s_dout_data_1
Compiling module xil_defaultlib.AESL_axi_s_dout_data_2
Compiling module xil_defaultlib.AESL_axi_s_dout_data_3
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control_r
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.AESL_deadlock_idx2_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx4_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx3_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_pfb_multichannel_top
Compiling module work.glbl
Built simulation snapshot pfb_multichannel

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/pfb_multichannel/xsim_script.tcl
# xsim {pfb_multichannel} -autoloadwcfg -tclbatch {pfb_multichannel.tcl}
Time resolution is 1 ps
source pfb_multichannel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 8 [0.00%] @ "125000"
// RTL Simulation : 1 / 8 [0.00%] @ "74285000"
// RTL Simulation : 2 / 8 [0.00%] @ "106615000"
// RTL Simulation : 3 / 8 [0.00%] @ "138945000"
// RTL Simulation : 4 / 8 [0.00%] @ "171275000"
// RTL Simulation : 5 / 8 [0.00%] @ "203605000"
// RTL Simulation : 6 / 8 [0.00%] @ "235935000"
// RTL Simulation : 7 / 8 [0.00%] @ "268265000"
// RTL Simulation : 8 / 8 [100.00%] @ "300595000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 300655 ns : File "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel.autotb.v" Line 976
run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:01:11 . Memory (MB): peak = 1235.672 ; gain = 0.000 ; free physical = 45442 ; free virtual = 53094
## quit
INFO: xsimkernel Simulation Memory Usage: 220932 KB (Peak: 271104 KB), Simulation CPU Usage: 70900 ms
INFO: [Common 17-206] Exiting xsim at Sat Jan 10 15:34:20 2026...
INFO: [COSIM 212-316] Starting C post checking ...
Starting Batched PFB Test...
[Phase 1] Generating all input data...
[Phase 2] Running Hardware for 8 blocks...
[Phase 3] Verifying results...
PASS
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 8192
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 142.13 seconds. CPU system time: 1.99 seconds. Elapsed time: 118.13 seconds; current allocated memory: 15.234 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 142.9 seconds. Total CPU system time: 2.07 seconds. Total elapsed time: 118.88 seconds; peak allocated memory: 289.379 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Jan 10 15:34:20 2026...
INFO: [vitis-run 60-791] Total elapsed time: 0h 2m 1s
