export interface Course {
  id: string;
  name: string;
  description: string;
  duration: string;
  level: string;
  highlights: string[];
}

export interface TrainingCategory {
  id: string;
  title: string;
  description: string;
  icon: string;
  courses: Course[];
  color: string;
}

export const trainingCategories: TrainingCategory[] = [
  {
    id: "students",
    title: "College Students",
    description: "Comprehensive training programs designed for college students to build strong foundations in semiconductor design",
    icon: "GraduationCap",
    color: "from-blue-500 to-cyan-500",
    courses: [
      {
        id: "vlsi-design",
        name: "VLSI Design (Complete Package)",
        description: "Complete VLSI Design training covering RTL to GDSII flow with industry-standard tools and methodologies",
        duration: "6 months",
        level: "Intermediate to Advanced",
        highlights: [
          "RTL Design & Coding",
          "ASIC Design Verification (DV)",
          "Physical Design (PD)",
          "Design for Testability (DFT)",
          "Analog Circuit Design (ACD)",
          "Analog Layout Design (ALD)",
          "Analog & Mixed-Signal Design (AMS)",
          "Static Timing Analysis (STA)",
        ],
      },
      {
        id: "asic-design-verification",
        name: "ASIC Design Verification (DV)",
        description: "Master verification methodologies using SystemVerilog, UVM, and advanced verification techniques",
        duration: "3 months",
        level: "Intermediate to Advanced",
        highlights: [
          "SystemVerilog Fundamentals",
          "UVM Methodology & Architecture",
          "Testbench Development",
          "Coverage-Driven Verification",
          "Assertion-Based Verification",
          "Constrained Random Testing",
          "Functional Coverage",
          "Debug & Troubleshooting",
        ],
      },
      {
        id: "physical-design",
        name: "Physical Design (PD)",
        description: "Learn chip implementation from netlist to GDSII including placement, routing, and timing closure",
        duration: "3 months",
        level: "Intermediate to Advanced",
        highlights: [
          "Floorplanning Techniques",
          "Power Planning",
          "Placement & Optimization",
          "Clock Tree Synthesis",
          "Routing Techniques",
          "Timing Analysis & Closure",
          "Physical Verification",
          "Industry-Standard EDA Tools",
        ],
      },
      {
        id: "design-for-testability",
        name: "Design for Testability (DFT)",
        description: "Comprehensive DFT training covering scan insertion, ATPG, BIST, and manufacturing test",
        duration: "2 months",
        level: "Intermediate",
        highlights: [
          "DFT Fundamentals",
          "Scan Chain Design & Insertion",
          "ATPG (Automatic Test Pattern Generation)",
          "Built-In Self-Test (BIST)",
          "Boundary Scan (JTAG)",
          "Memory BIST",
          "Fault Models & Coverage",
          "Test Compression Techniques",
        ],
      },
      {
        id: "analog-circuit-design",
        name: "Analog Circuit Design (ACD)",
        description: "Design and analysis of analog circuits including amplifiers, filters, and data converters",
        duration: "3 months",
        level: "Intermediate to Advanced",
        highlights: [
          "Transistor-Level Design",
          "Operational Amplifier Design",
          "Comparator Design",
          "Voltage & Current References",
          "Analog Filters",
          "Oscillators & PLLs",
          "Data Converters (ADC/DAC)",
          "SPICE Simulation & Analysis",
        ],
      },
      {
        id: "analog-layout-design",
        name: "Analog Layout Design (ALD)",
        description: "Master analog IC layout techniques, matching, and design rule compliance",
        duration: "2-3 months",
        level: "Intermediate",
        highlights: [
          "Layout Fundamentals",
          "Device Matching Techniques",
          "Parasitic Extraction",
          "LVS & DRC Verification",
          "Noise & Crosstalk Management",
          "Electromigration Rules",
          "Floor Planning for Analog Blocks",
          "Industry Layout Tools",
        ],
      },
      {
        id: "analog-mixed-signal",
        name: "Analog & Mixed-Signal Design (AMS)",
        description: "Integrated analog and digital design covering mixed-signal systems and interfaces",
        duration: "3-4 months",
        level: "Advanced",
        highlights: [
          "Mixed-Signal System Architecture",
          "ADC & DAC Design",
          "PLL & Clock Generation",
          "Power Management ICs",
          "High-Speed Interface Design",
          "Signal Integrity",
          "Mixed-Signal Verification",
          "Top-Level Integration",
        ],
      },
      {
        id: "static-timing-analysis",
        name: "Static Timing Analysis (STA)",
        description: "Master timing analysis, constraints development, and timing closure techniques",
        duration: "2 months",
        level: "Intermediate to Advanced",
        highlights: [
          "Timing Fundamentals",
          "Setup & Hold Time Analysis",
          "Clock Domain Crossing",
          "Multi-Mode Multi-Corner Analysis",
          "SDC Constraints Development",
          "On-Chip Variation (OCV)",
          "Timing ECO & Optimization",
          "Industry STA Tools",
        ],
      },
      {
        id: "embedded-systems",
        name: "Embedded Systems",
        description: "Hands-on training in embedded systems design, programming, and hardware-software integration",
        duration: "4 months",
        level: "Beginner to Intermediate",
        highlights: [
          "Microcontroller Programming",
          "RTOS Concepts",
          "Hardware Interfacing",
          "IoT Integration",
          "Embedded C Programming",
          "ARM Architecture",
          "Debugging Techniques",
          "Real-world Projects",
        ],
      },
    ],
  },
  {
    id: "freshers",
    title: "Freshers",
    description: "Industry-ready programs for fresh graduates to kickstart their career in semiconductor industry",
    icon: "Rocket",
    color: "from-green-500 to-emerald-500",
    courses: [
      {
        id: "vlsi-design-freshers",
        name: "VLSI Design (Complete Package)",
        description: "Complete VLSI Design training covering RTL to GDSII flow with industry-standard tools and methodologies",
        duration: "6 months",
        level: "Intermediate to Advanced",
        highlights: [
          "RTL Design & Coding",
          "ASIC Design Verification (DV)",
          "Physical Design (PD)",
          "Design for Testability (DFT)",
          "Analog Circuit Design (ACD)",
          "Analog Layout Design (ALD)",
          "Analog & Mixed-Signal Design (AMS)",
          "Static Timing Analysis (STA)",
        ],
      },
      {
        id: "asic-design-verification-freshers",
        name: "ASIC Design Verification (DV)",
        description: "Master verification methodologies using SystemVerilog, UVM, and advanced verification techniques",
        duration: "3 months",
        level: "Intermediate to Advanced",
        highlights: [
          "SystemVerilog Fundamentals",
          "UVM Methodology & Architecture",
          "Testbench Development",
          "Coverage-Driven Verification",
          "Assertion-Based Verification",
          "Constrained Random Testing",
          "Functional Coverage",
          "Debug & Troubleshooting",
        ],
      },
      {
        id: "physical-design-freshers",
        name: "Physical Design (PD)",
        description: "Learn chip implementation from netlist to GDSII including placement, routing, and timing closure",
        duration: "3 months",
        level: "Intermediate to Advanced",
        highlights: [
          "Floorplanning Techniques",
          "Power Planning",
          "Placement & Optimization",
          "Clock Tree Synthesis",
          "Routing Techniques",
          "Timing Analysis & Closure",
          "Physical Verification",
          "Industry-Standard EDA Tools",
        ],
      },
      {
        id: "design-for-testability-freshers",
        name: "Design for Testability (DFT)",
        description: "Comprehensive DFT training covering scan insertion, ATPG, BIST, and manufacturing test",
        duration: "2 months",
        level: "Intermediate",
        highlights: [
          "DFT Fundamentals",
          "Scan Chain Design & Insertion",
          "ATPG (Automatic Test Pattern Generation)",
          "Built-In Self-Test (BIST)",
          "Boundary Scan (JTAG)",
          "Memory BIST",
          "Fault Models & Coverage",
          "Test Compression Techniques",
        ],
      },
      {
        id: "analog-circuit-design-freshers",
        name: "Analog Circuit Design (ACD)",
        description: "Design and analysis of analog circuits including amplifiers, filters, and data converters",
        duration: "3 months",
        level: "Intermediate to Advanced",
        highlights: [
          "Transistor-Level Design",
          "Operational Amplifier Design",
          "Comparator Design",
          "Voltage & Current References",
          "Analog Filters",
          "Oscillators & PLLs",
          "Data Converters (ADC/DAC)",
          "SPICE Simulation & Analysis",
        ],
      },
      {
        id: "analog-layout-design-freshers",
        name: "Analog Layout Design (ALD)",
        description: "Master analog IC layout techniques, matching, and design rule compliance",
        duration: "2-3 months",
        level: "Intermediate",
        highlights: [
          "Layout Fundamentals",
          "Device Matching Techniques",
          "Parasitic Extraction",
          "LVS & DRC Verification",
          "Noise & Crosstalk Management",
          "Electromigration Rules",
          "Floor Planning for Analog Blocks",
          "Industry Layout Tools",
        ],
      },
      {
        id: "analog-mixed-signal-freshers",
        name: "Analog & Mixed-Signal Design (AMS)",
        description: "Integrated analog and digital design covering mixed-signal systems and interfaces",
        duration: "3-4 months",
        level: "Advanced",
        highlights: [
          "Mixed-Signal System Architecture",
          "ADC & DAC Design",
          "PLL & Clock Generation",
          "Power Management ICs",
          "High-Speed Interface Design",
          "Signal Integrity",
          "Mixed-Signal Verification",
          "Top-Level Integration",
        ],
      },
      {
        id: "static-timing-analysis-freshers",
        name: "Static Timing Analysis (STA)",
        description: "Master timing analysis, constraints development, and timing closure techniques",
        duration: "2 months",
        level: "Intermediate to Advanced",
        highlights: [
          "Timing Fundamentals",
          "Setup & Hold Time Analysis",
          "Clock Domain Crossing",
          "Multi-Mode Multi-Corner Analysis",
          "SDC Constraints Development",
          "On-Chip Variation (OCV)",
          "Timing ECO & Optimization",
          "Industry STA Tools",
        ],
      },
      {
        id: "embedded-systems-freshers",
        name: "Embedded Systems",
        description: "Hands-on training in embedded systems design, programming, and hardware-software integration",
        duration: "4 months",
        level: "Beginner to Intermediate",
        highlights: [
          "Microcontroller Programming",
          "RTOS Concepts",
          "Hardware Interfacing",
          "IoT Integration",
          "Embedded C Programming",
          "ARM Architecture",
          "Debugging Techniques",
          "Real-world Projects",
        ],
      },
    ],
  },
  {
    id: "corporate",
    title: "Corporate",
    description: "Advanced specialized training programs for working professionals to upskill and stay ahead in the industry",
    icon: "Building2",
    color: "from-purple-500 to-pink-500",
    courses: [
      {
        id: "advanced-physical-design",
        name: "Advanced Physical Design",
        description: "Deep dive into advanced physical design techniques, covering complex chip planning and optimization",
        duration: "3 months",
        level: "Advanced",
        highlights: [
          "Advanced Floorplanning",
          "Power Planning Strategies",
          "Clock Tree Synthesis Optimization",
          "Advanced Routing Techniques",
          "ECO Implementation",
          "Multi-Voltage Design",
          "Low-Power Techniques",
          "Sign-off Closure",
        ],
      },
      {
        id: "functional-verification",
        name: "Functional Verification",
        description: "Master the art of functional verification using SystemVerilog and UVM methodologies",
        duration: "3 months",
        level: "Advanced",
        highlights: [
          "SystemVerilog Testbench",
          "UVM Methodology",
          "Coverage-Driven Verification",
          "Assertion-Based Verification",
          "Constrained Random Verification",
          "Formal Verification",
          "Debug Strategies",
          "Verification Planning",
        ],
      },
      {
        id: "static-timing-analysis",
        name: "Static Timing Analysis",
        description: "Comprehensive training on STA concepts, constraints, and closure techniques",
        duration: "2 months",
        level: "Advanced",
        highlights: [
          "Timing Concepts",
          "Constraint Development",
          "Multi-Mode Multi-Corner Analysis",
          "On-Chip Variation Analysis",
          "Clock Domain Crossing",
          "Interface Timing",
          "ECO for Timing Closure",
          "Advanced STA Techniques",
        ],
      },
      {
        id: "design-for-testability",
        name: "Design for Testability",
        description: "Learn DFT techniques for high-quality chip testing and manufacturing",
        duration: "2 months",
        level: "Advanced",
        highlights: [
          "Scan Insertion",
          "ATPG (Automatic Test Pattern Generation)",
          "BIST (Built-In Self-Test)",
          "Boundary Scan",
          "Memory BIST",
          "Compression Techniques",
          "Fault Models",
          "Test Coverage Analysis",
        ],
      },
      {
        id: "low-power-vlsi",
        name: "Low-Power VLSI Design",
        description: "Master low-power design techniques for modern energy-efficient chips",
        duration: "2 months",
        level: "Advanced",
        highlights: [
          "Power Analysis",
          "Multi-Voltage Design",
          "Power Gating",
          "Clock Gating",
          "Dynamic Voltage Frequency Scaling",
          "UPF (Unified Power Format)",
          "Low-Power Synthesis",
          "Power Optimization Strategies",
        ],
      },
      {
        id: "soc-design-integration",
        name: "SoC Design & Integration",
        description: "Complete SoC design flow from specification to tape-out",
        duration: "4 months",
        level: "Advanced",
        highlights: [
          "SoC Architecture",
          "Bus Protocols (AMBA, AXI, AHB)",
          "IP Integration",
          "SoC Verification",
          "Power Management",
          "DFT Integration",
          "SoC Physical Design",
          "Sign-off and Tape-out",
        ],
      },
      {
        id: "analog-mixed-signal",
        name: "Analog & Mixed-Signal Design",
        description: "Advanced analog and mixed-signal circuit design techniques",
        duration: "3 months",
        level: "Advanced",
        highlights: [
          "OpAmp Design",
          "ADC/DAC Design",
          "PLL Design",
          "Bandgap Reference",
          "LDO Design",
          "High-Speed Interfaces",
          "Layout Techniques",
          "Characterization & Validation",
        ],
      },
      {
        id: "asic-signoff",
        name: "ASIC Sign-off & Physical Verification",
        description: "Master the final stages of chip design with comprehensive sign-off techniques",
        duration: "2 months",
        level: "Advanced",
        highlights: [
          "DRC (Design Rule Check)",
          "LVS (Layout vs Schematic)",
          "Electrical Rule Check",
          "Antenna Check",
          "EM/IR Analysis",
          "Reliability Checks",
          "Sign-off Methodologies",
          "Tape-out Procedures",
        ],
      },
      {
        id: "fpga-design",
        name: "FPGA Design & Prototyping",
        description: "Hands-on FPGA design and prototyping for rapid development",
        duration: "2 months",
        level: "Intermediate to Advanced",
        highlights: [
          "FPGA Architecture",
          "HDL for FPGA",
          "FPGA Design Flow",
          "IP Core Integration",
          "Timing Closure in FPGA",
          "Hardware Prototyping",
          "Debugging Techniques",
          "FPGA-to-ASIC Conversion",
        ],
      },
    ],
  },
];

export const internshipInfo = {
  title: "Internship Opportunities",
  description: "Gain real-world experience with our industry-focused internship programs for Students and Freshers",
  benefits: [
    {
      title: "Hands-on Experience",
      description: "Work on real semiconductor projects with industry professionals",
      icon: "Briefcase",
    },
    {
      title: "Mentorship",
      description: "Get guidance from experienced engineers and industry experts",
      icon: "Users",
    },
    {
      title: "Industry Exposure",
      description: "Learn industry best practices and work with cutting-edge tools",
      icon: "Award",
    },
    {
      title: "Placement Support",
      description: "Receive career guidance and placement assistance after completion",
      icon: "TrendingUp",
    },
  ],
  programs: [
    {
      title: "4 Months Internship",
      duration: "4 months",
      timeline: "4 Months",
      eligibility: "College Students & Freshers",
      domains: ["RTL Design & Coding", "ASIC Design Verification (DV)", "Physical Design (PD)"],
      description: "Comprehensive introduction to VLSI design fundamentals",
    },
    {
      title: "8 Months Internship",
      duration: "8 months",
      timeline: "8 Months",
      eligibility: "College Students & Freshers",
      domains: ["Design for Testability (DFT)", "Analog Circuit Design (ACD)", "Analog Layout Design (ALD)"],
      description: "In-depth training covering multiple VLSI domains",
    },
    {
      title: "16 Months Internship",
      duration: "16 months",
      timeline: "16 Months",
      eligibility: "College Students & Freshers",
      domains: ["Analog & Mixed-Signal Design (AMS)", "Static Timing Analysis (STA)", "Full VLSI Flow"],
      description: "Complete end-to-end VLSI design mastery program",
    },
  ],
};

