/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [19:0] celloutsig_0_0z;
  reg [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  reg [9:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  reg [21:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~((in_data[14] | in_data[69]) & celloutsig_0_3z[2]);
  assign celloutsig_1_12z = celloutsig_1_9z | ~(in_data[172]);
  assign celloutsig_0_9z = celloutsig_0_3z[3] ^ celloutsig_0_7z;
  assign celloutsig_1_7z = celloutsig_1_0z[0] ^ celloutsig_1_5z[3];
  assign celloutsig_1_18z = { celloutsig_1_6z[2:0], celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_4z } & { in_data[161:160], celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_16z };
  assign celloutsig_1_2z = celloutsig_1_0z & celloutsig_1_1z;
  assign celloutsig_1_17z = { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_3z } / { 1'h1, in_data[120:119] };
  assign celloutsig_0_13z = { celloutsig_0_5z[12:9], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_8z } === celloutsig_0_2z[6:0];
  assign celloutsig_1_11z = in_data[131:122] === { celloutsig_1_1z[2:1], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[153:149] >= in_data[191:187];
  assign celloutsig_1_8z = celloutsig_1_0z[1] & ~(celloutsig_1_5z[9]);
  assign celloutsig_1_13z = celloutsig_1_9z & ~(celloutsig_1_3z);
  assign celloutsig_0_6z = { celloutsig_0_5z[11:1], celloutsig_0_4z } != { celloutsig_0_0z[10:0], celloutsig_0_1z };
  assign celloutsig_1_0z = ~ in_data[134:131];
  assign celloutsig_1_4z = ~ celloutsig_1_0z[3:1];
  assign celloutsig_1_6z = ~ { in_data[103:100], celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_7z, celloutsig_0_3z } | { celloutsig_0_11z[8:4], celloutsig_0_13z };
  assign celloutsig_0_8z = & in_data[95:78];
  assign celloutsig_0_1z = & celloutsig_0_0z;
  assign celloutsig_0_16z = & { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, in_data[28:27] };
  assign celloutsig_1_9z = | { celloutsig_1_5z[20:2], celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_19z = ^ { celloutsig_1_2z[2:0], celloutsig_1_0z };
  assign celloutsig_0_7z = ^ { celloutsig_0_0z[15:3], celloutsig_0_6z };
  assign celloutsig_0_12z = ^ celloutsig_0_0z[9:3];
  assign celloutsig_0_18z = ^ { in_data[59:48], celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_1_16z = ^ { in_data[175:174], celloutsig_1_12z };
  assign celloutsig_0_0z = in_data[79:60] << in_data[77:58];
  assign celloutsig_0_3z = in_data[31:27] >> { celloutsig_0_0z[9:6], celloutsig_0_1z };
  assign celloutsig_1_1z = celloutsig_1_0z >>> in_data[161:158];
  assign celloutsig_0_5z = { in_data[81:74], celloutsig_0_3z, celloutsig_0_4z } - { in_data[66:55], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_17z = ~((celloutsig_0_16z & celloutsig_0_3z[1]) | celloutsig_0_9z);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_11z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_11z = celloutsig_0_5z[13:5];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_2z = 10'h000;
    else if (clkin_data[32]) celloutsig_0_2z = celloutsig_0_0z[11:2];
  always_latch
    if (clkin_data[96]) celloutsig_1_5z = 22'h000000;
    else if (!clkin_data[64]) celloutsig_1_5z = { in_data[168:166], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign { out_data[138:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
