// Seed: 3225994402
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    inout id_1
    , id_3,
    input logic id_2
);
  logic id_4, id_5 = ~1 - (1) % id_1[1];
endmodule
`define pp_3 0
