// Seed: 1452075051
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1'd0;
endmodule
module module_1 #(
    parameter id_15 = 32'd99,
    parameter id_16 = 32'd72
) (
    output tri0  id_0,
    output tri0  id_1,
    input  wor   id_2,
    input  wand  id_3,
    input  tri1  id_4,
    input  uwire id_5,
    output wand  id_6,
    input  tri0  id_7,
    input  tri0  id_8,
    output wor   id_9,
    output tri   id_10,
    output tri0  id_11
);
  assign id_9  = 1 & 1'b0 ==? id_2;
  assign id_11 = 1;
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14
  );
  defparam id_15.id_16 = id_16;
endmodule
