<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\Pmod\Pmod_encoder\sample\Pmod_Encoder\impl\gwsynthesis\Pmod_Encoder.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\git\Pmod\Pmod_encoder\sample\Pmod_Encoder\src\7seg.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jun 05 01:33:10 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>238</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>141</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>overflow_Z</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>timer_instance/overflow_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>409.617(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>overflow_Z</td>
<td>100.000(MHz)</td>
<td>164.955(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>overflow_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>overflow_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.938</td>
<td>value_18_s1/Q</td>
<td>i4/segment_led_inst/segment_out_5_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.027</td>
</tr>
<tr>
<td>2</td>
<td>4.536</td>
<td>value_17_s1/Q</td>
<td>i4/segment_led_inst/segment_out_3_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.429</td>
</tr>
<tr>
<td>3</td>
<td>4.651</td>
<td>value_19_s1/Q</td>
<td>i4/segment_led_inst/segment_out_2_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.314</td>
</tr>
<tr>
<td>4</td>
<td>4.755</td>
<td>value_12_s1/Q</td>
<td>i4/segment_led_inst/segment_out_6_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.210</td>
</tr>
<tr>
<td>5</td>
<td>4.873</td>
<td>value_17_s1/Q</td>
<td>i4/segment_led_inst/segment_out_1_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.092</td>
</tr>
<tr>
<td>6</td>
<td>5.055</td>
<td>value_23_s1/Q</td>
<td>i4/segment_led_inst/segment_out_0_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.910</td>
</tr>
<tr>
<td>7</td>
<td>5.062</td>
<td>value_22_s1/Q</td>
<td>i4/segment_led_inst/segment_out_4_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.903</td>
</tr>
<tr>
<td>8</td>
<td>5.953</td>
<td>value_0_s1/Q</td>
<td>value_23_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.012</td>
</tr>
<tr>
<td>9</td>
<td>6.340</td>
<td>value_0_s1/Q</td>
<td>value_22_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.625</td>
</tr>
<tr>
<td>10</td>
<td>6.396</td>
<td>value_0_s1/Q</td>
<td>value_21_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.569</td>
</tr>
<tr>
<td>11</td>
<td>6.413</td>
<td>i4/segment_led_inst/digit_selector_2_s0/Q</td>
<td>i4/segment_led_inst/segment_out_2_s1/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.552</td>
</tr>
<tr>
<td>12</td>
<td>6.415</td>
<td>i4/segment_led_inst/digit_selector_2_s0/Q</td>
<td>i4/segment_led_inst/segment_out_5_s1/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.550</td>
</tr>
<tr>
<td>13</td>
<td>6.457</td>
<td>i4/segment_led_inst/digit_selector_2_s0/Q</td>
<td>i4/segment_led_inst/segment_out_3_s1/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.508</td>
</tr>
<tr>
<td>14</td>
<td>6.467</td>
<td>value_0_s1/Q</td>
<td>value_19_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.498</td>
</tr>
<tr>
<td>15</td>
<td>6.518</td>
<td>value_0_s1/Q</td>
<td>value_20_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.447</td>
</tr>
<tr>
<td>16</td>
<td>6.551</td>
<td>value_0_s1/Q</td>
<td>value_16_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.414</td>
</tr>
<tr>
<td>17</td>
<td>6.660</td>
<td>i4/segment_led_inst/digit_selector_2_s0/Q</td>
<td>i4/segment_led_inst/segment_out_0_s1/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.305</td>
</tr>
<tr>
<td>18</td>
<td>6.676</td>
<td>i4/segment_led_inst/digit_selector_2_s0/Q</td>
<td>i4/segment_led_inst/segment_out_6_s1/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.289</td>
</tr>
<tr>
<td>19</td>
<td>6.680</td>
<td>value_0_s1/Q</td>
<td>value_18_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.285</td>
</tr>
<tr>
<td>20</td>
<td>6.743</td>
<td>value_0_s1/Q</td>
<td>value_11_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.222</td>
</tr>
<tr>
<td>21</td>
<td>6.759</td>
<td>value_0_s1/Q</td>
<td>value_17_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.206</td>
</tr>
<tr>
<td>22</td>
<td>6.823</td>
<td>value_0_s1/Q</td>
<td>value_13_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.142</td>
</tr>
<tr>
<td>23</td>
<td>6.843</td>
<td>i4/segment_led_inst/digit_selector_2_s0/Q</td>
<td>i4/segment_led_inst/segment_out_4_s1/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.122</td>
</tr>
<tr>
<td>24</td>
<td>6.870</td>
<td>value_0_s1/Q</td>
<td>value_10_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.095</td>
</tr>
<tr>
<td>25</td>
<td>6.891</td>
<td>i4/segment_led_inst/digit_selector_2_s0/Q</td>
<td>i4/segment_led_inst/segment_out_1_s1/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.074</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>timer_instance/counter_0_s0/Q</td>
<td>timer_instance/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>timer_instance/counter_2_s0/Q</td>
<td>timer_instance/counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>timer_instance/counter_6_s0/Q</td>
<td>timer_instance/counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>timer_instance/counter_8_s0/Q</td>
<td>timer_instance/counter_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.427</td>
<td>antiChatter_rotary1_4_s2/Q</td>
<td>antiChatter_rotary1_4_s2/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>6</td>
<td>0.427</td>
<td>antiChatter_rotary1_0_s1/Q</td>
<td>antiChatter_rotary1_0_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>7</td>
<td>0.427</td>
<td>antiChatter_slide_3_s0/Q</td>
<td>antiChatter_slide_3_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>8</td>
<td>0.428</td>
<td>antiChatter_slide_1_s0/Q</td>
<td>antiChatter_slide_1_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>9</td>
<td>0.429</td>
<td>antiChatter_slide_0_s2/Q</td>
<td>antiChatter_slide_0_s2/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>10</td>
<td>0.485</td>
<td>antiChatter_rotary1_1_s1/Q</td>
<td>antiChatter_rotary1_1_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>11</td>
<td>0.539</td>
<td>antiChatter_rotary1_3_s1/Q</td>
<td>antiChatter_rotary1_3_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>12</td>
<td>0.542</td>
<td>timer_instance/counter_11_s0/Q</td>
<td>timer_instance/counter_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>13</td>
<td>0.542</td>
<td>timer_instance/counter_3_s0/Q</td>
<td>timer_instance/counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>14</td>
<td>0.542</td>
<td>timer_instance/counter_9_s0/Q</td>
<td>timer_instance/counter_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>15</td>
<td>0.542</td>
<td>timer_instance/counter_10_s0/Q</td>
<td>timer_instance/counter_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>16</td>
<td>0.546</td>
<td>timer_instance/counter_4_s0/Q</td>
<td>timer_instance/counter_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>17</td>
<td>0.547</td>
<td>timer_instance/counter_5_s0/Q</td>
<td>timer_instance/counter_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>18</td>
<td>0.550</td>
<td>i4/segment_led_inst/digit_selector_5_s0/Q</td>
<td>i4/segment_led_inst/digit_selector_0_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.561</td>
</tr>
<tr>
<td>19</td>
<td>0.552</td>
<td>i4/segment_led_inst/digit_selector_3_s0/Q</td>
<td>i4/segment_led_inst/digit_selector_4_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.563</td>
</tr>
<tr>
<td>20</td>
<td>0.553</td>
<td>timer_instance/counter_0_s0/Q</td>
<td>timer_instance/counter_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.564</td>
</tr>
<tr>
<td>21</td>
<td>0.554</td>
<td>antiChatter_slide_1_s0/Q</td>
<td>antiChatter_slide_2_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>22</td>
<td>0.560</td>
<td>antiChatter_rotary1_2_s0/Q</td>
<td>antiChatter_rotary1_2_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>23</td>
<td>0.656</td>
<td>timer_instance/counter_6_s0/Q</td>
<td>timer_instance/counter_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.667</td>
</tr>
<tr>
<td>24</td>
<td>0.694</td>
<td>antiChatter_slide_0_s2/Q</td>
<td>antiChatter_slide_1_s0/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.705</td>
</tr>
<tr>
<td>25</td>
<td>0.694</td>
<td>antiChatter_slide_0_s2/Q</td>
<td>antiChatter_slide_2_s0/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.705</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.624</td>
<td>4.624</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>antiChatter_rotary1_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.624</td>
<td>4.624</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>antiChatter_slide_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.624</td>
<td>4.624</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>value_16_s1</td>
</tr>
<tr>
<td>4</td>
<td>3.624</td>
<td>4.624</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>value_14_s1</td>
</tr>
<tr>
<td>5</td>
<td>3.624</td>
<td>4.624</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>value_13_s1</td>
</tr>
<tr>
<td>6</td>
<td>3.624</td>
<td>4.624</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>value_15_s1</td>
</tr>
<tr>
<td>7</td>
<td>3.624</td>
<td>4.624</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>i4/segment_led_inst/segment_out_1_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.624</td>
<td>4.624</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>i4/segment_led_inst/segment_out_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.624</td>
<td>4.624</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>i4/segment_led_inst/segment_out_3_s1</td>
</tr>
<tr>
<td>10</td>
<td>3.624</td>
<td>4.624</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>i4/segment_led_inst/segment_out_2_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>value_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/segment_led_inst/segment_out_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>value_18_s1/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R24C32[0][B]</td>
<td style=" font-weight:bold;">value_18_s1/Q</td>
</tr>
<tr>
<td>2.362</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>i4/segment_led_inst/n35_s7/I1</td>
</tr>
<tr>
<td>2.911</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n35_s7/F</td>
</tr>
<tr>
<td>2.913</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>i4/segment_led_inst/n35_s5/I1</td>
</tr>
<tr>
<td>3.483</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n35_s5/F</td>
</tr>
<tr>
<td>3.484</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td>i4/segment_led_inst/n35_s3/I1</td>
</tr>
<tr>
<td>3.855</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n35_s3/F</td>
</tr>
<tr>
<td>3.859</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td>i4/segment_led_inst/n51_s4/I1</td>
</tr>
<tr>
<td>4.414</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n51_s4/F</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td>i4/segment_led_inst/n51_s2/I0</td>
</tr>
<tr>
<td>4.517</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n51_s2/O</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][B]</td>
<td>i4/segment_led_inst/n51_s1/I0</td>
</tr>
<tr>
<td>4.620</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n51_s1/O</td>
</tr>
<tr>
<td>7.012</td>
<td>2.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR51[A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/segment_out_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR51[A]</td>
<td>i4/segment_led_inst/segment_out_5_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR51[A]</td>
<td>i4/segment_led_inst/segment_out_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.251, 37.347%; route: 3.544, 58.804%; tC2Q: 0.232, 3.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>value_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/segment_led_inst/segment_out_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>value_17_s1/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">value_17_s1/Q</td>
</tr>
<tr>
<td>2.412</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>i4/segment_led_inst/n37_s6/I1</td>
</tr>
<tr>
<td>2.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n37_s6/F</td>
</tr>
<tr>
<td>2.962</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td>i4/segment_led_inst/n37_s5/I0</td>
</tr>
<tr>
<td>3.333</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n37_s5/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>i4/segment_led_inst/n37_s3/I1</td>
</tr>
<tr>
<td>3.709</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n37_s3/F</td>
</tr>
<tr>
<td>3.713</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>i4/segment_led_inst/n53_s4/I1</td>
</tr>
<tr>
<td>4.268</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n53_s4/F</td>
</tr>
<tr>
<td>4.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>i4/segment_led_inst/n53_s2/I0</td>
</tr>
<tr>
<td>4.371</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n53_s2/O</td>
</tr>
<tr>
<td>4.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>i4/segment_led_inst/n53_s1/I0</td>
</tr>
<tr>
<td>4.474</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n53_s1/O</td>
</tr>
<tr>
<td>6.414</td>
<td>1.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR40[A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/segment_out_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR40[A]</td>
<td>i4/segment_led_inst/segment_out_3_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR40[A]</td>
<td>i4/segment_led_inst/segment_out_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.052, 37.799%; route: 3.145, 57.927%; tC2Q: 0.232, 4.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>value_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/segment_led_inst/segment_out_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>value_19_s1/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">value_19_s1/Q</td>
</tr>
<tr>
<td>2.130</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td>i4/segment_led_inst/n54_s9/I2</td>
</tr>
<tr>
<td>2.679</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n54_s9/F</td>
</tr>
<tr>
<td>2.680</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>i4/segment_led_inst/n54_s6/I0</td>
</tr>
<tr>
<td>3.250</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n54_s6/F</td>
</tr>
<tr>
<td>3.423</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[3][A]</td>
<td>i4/segment_led_inst/n54_s3/I0</td>
</tr>
<tr>
<td>3.972</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C29[3][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n54_s3/F</td>
</tr>
<tr>
<td>3.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[3][B]</td>
<td>i4/segment_led_inst/n54_s1/I1</td>
</tr>
<tr>
<td>4.426</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C29[3][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n54_s1/F</td>
</tr>
<tr>
<td>6.299</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR47[B]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/segment_out_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[B]</td>
<td>i4/segment_led_inst/segment_out_2_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR47[B]</td>
<td>i4/segment_led_inst/segment_out_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.121, 39.915%; route: 2.961, 55.719%; tC2Q: 0.232, 4.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>value_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/segment_led_inst/segment_out_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>value_12_s1/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">value_12_s1/Q</td>
</tr>
<tr>
<td>2.316</td>
<td>1.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>i4/segment_led_inst/n50_s9/I0</td>
</tr>
<tr>
<td>2.865</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n50_s9/F</td>
</tr>
<tr>
<td>2.867</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>i4/segment_led_inst/n50_s6/I1</td>
</tr>
<tr>
<td>3.329</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n50_s6/F</td>
</tr>
<tr>
<td>3.330</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>i4/segment_led_inst/n50_s3/I0</td>
</tr>
<tr>
<td>3.879</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n50_s3/F</td>
</tr>
<tr>
<td>4.051</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>i4/segment_led_inst/n50_s1/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n50_s1/F</td>
</tr>
<tr>
<td>6.195</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR36[B]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/segment_out_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR36[B]</td>
<td>i4/segment_led_inst/segment_out_6_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR36[B]</td>
<td>i4/segment_led_inst/segment_out_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.013, 38.634%; route: 2.965, 56.913%; tC2Q: 0.232, 4.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>value_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/segment_led_inst/segment_out_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>value_17_s1/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">value_17_s1/Q</td>
</tr>
<tr>
<td>2.108</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>i4/segment_led_inst/n39_s7/I0</td>
</tr>
<tr>
<td>2.657</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n39_s7/F</td>
</tr>
<tr>
<td>2.658</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>i4/segment_led_inst/n39_s5/I1</td>
</tr>
<tr>
<td>3.228</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n39_s5/F</td>
</tr>
<tr>
<td>3.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>i4/segment_led_inst/n39_s3/I2</td>
</tr>
<tr>
<td>3.601</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n39_s3/F</td>
</tr>
<tr>
<td>3.998</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>i4/segment_led_inst/n55_s4/I1</td>
</tr>
<tr>
<td>4.369</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n55_s4/F</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>i4/segment_led_inst/n55_s2/I0</td>
</tr>
<tr>
<td>4.472</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n55_s2/O</td>
</tr>
<tr>
<td>4.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>i4/segment_led_inst/n55_s1/I0</td>
</tr>
<tr>
<td>4.575</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n55_s1/O</td>
</tr>
<tr>
<td>6.077</td>
<td>1.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/segment_out_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>i4/segment_led_inst/segment_out_1_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>i4/segment_led_inst/segment_out_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.067, 40.591%; route: 2.793, 54.853%; tC2Q: 0.232, 4.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>value_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/segment_led_inst/segment_out_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td>value_23_s1/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R24C32[0][A]</td>
<td style=" font-weight:bold;">value_23_s1/Q</td>
</tr>
<tr>
<td>1.989</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>i4/segment_led_inst/n56_s9/I1</td>
</tr>
<tr>
<td>2.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n56_s9/F</td>
</tr>
<tr>
<td>2.560</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>i4/segment_led_inst/n56_s6/I0</td>
</tr>
<tr>
<td>3.130</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n56_s6/F</td>
</tr>
<tr>
<td>3.132</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>i4/segment_led_inst/n56_s3/I0</td>
</tr>
<tr>
<td>3.681</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n56_s3/F</td>
</tr>
<tr>
<td>3.853</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[3][B]</td>
<td>i4/segment_led_inst/n56_s1/I1</td>
</tr>
<tr>
<td>4.370</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[3][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n56_s1/F</td>
</tr>
<tr>
<td>5.895</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL13[A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/segment_out_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL13[A]</td>
<td>i4/segment_led_inst/segment_out_0_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL13[A]</td>
<td>i4/segment_led_inst/segment_out_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 44.929%; route: 2.472, 50.346%; tC2Q: 0.232, 4.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>value_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/segment_led_inst/segment_out_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>value_22_s1/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R24C31[0][A]</td>
<td style=" font-weight:bold;">value_22_s1/Q</td>
</tr>
<tr>
<td>1.888</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>i4/segment_led_inst/n36_s7/I2</td>
</tr>
<tr>
<td>2.458</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n36_s7/F</td>
</tr>
<tr>
<td>2.602</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][B]</td>
<td>i4/segment_led_inst/n36_s3/I1</td>
</tr>
<tr>
<td>3.119</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C28[0][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n36_s3/F</td>
</tr>
<tr>
<td>3.533</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>i4/segment_led_inst/n52_s4/I1</td>
</tr>
<tr>
<td>3.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n52_s4/F</td>
</tr>
<tr>
<td>3.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>i4/segment_led_inst/n52_s2/I0</td>
</tr>
<tr>
<td>4.089</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n52_s2/O</td>
</tr>
<tr>
<td>4.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>i4/segment_led_inst/n52_s1/I0</td>
</tr>
<tr>
<td>4.192</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/n52_s1/O</td>
</tr>
<tr>
<td>5.888</td>
<td>1.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/segment_out_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>i4/segment_led_inst/segment_out_4_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>i4/segment_led_inst/segment_out_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.746, 35.609%; route: 2.925, 59.660%; tC2Q: 0.232, 4.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>value_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>value_0_s1/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">value_0_s1/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td>n108_1_s/I0</td>
</tr>
<tr>
<td>2.418</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">n108_1_s/COUT</td>
</tr>
<tr>
<td>2.418</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C30[0][B]</td>
<td>n107_1_s/CIN</td>
</tr>
<tr>
<td>2.453</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" background: #97FFFF;">n107_1_s/COUT</td>
</tr>
<tr>
<td>2.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][A]</td>
<td>n106_1_s/CIN</td>
</tr>
<tr>
<td>2.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">n106_1_s/COUT</td>
</tr>
<tr>
<td>2.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][B]</td>
<td>n105_1_s/CIN</td>
</tr>
<tr>
<td>2.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td style=" background: #97FFFF;">n105_1_s/COUT</td>
</tr>
<tr>
<td>2.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][A]</td>
<td>n104_1_s/CIN</td>
</tr>
<tr>
<td>2.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td style=" background: #97FFFF;">n104_1_s/COUT</td>
</tr>
<tr>
<td>2.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][B]</td>
<td>n103_1_s/CIN</td>
</tr>
<tr>
<td>2.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">n103_1_s/COUT</td>
</tr>
<tr>
<td>2.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][A]</td>
<td>n102_1_s/CIN</td>
</tr>
<tr>
<td>2.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n102_1_s/COUT</td>
</tr>
<tr>
<td>2.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][B]</td>
<td>n101_1_s/CIN</td>
</tr>
<tr>
<td>2.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">n101_1_s/COUT</td>
</tr>
<tr>
<td>2.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][A]</td>
<td>n100_1_s/CIN</td>
</tr>
<tr>
<td>2.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">n100_1_s/COUT</td>
</tr>
<tr>
<td>2.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][B]</td>
<td>n99_1_s/CIN</td>
</tr>
<tr>
<td>2.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n99_1_s/COUT</td>
</tr>
<tr>
<td>2.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td>n98_1_s/CIN</td>
</tr>
<tr>
<td>2.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n98_1_s/COUT</td>
</tr>
<tr>
<td>2.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][B]</td>
<td>n97_1_s/CIN</td>
</tr>
<tr>
<td>2.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][B]</td>
<td style=" background: #97FFFF;">n97_1_s/COUT</td>
</tr>
<tr>
<td>2.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][A]</td>
<td>n96_1_s/CIN</td>
</tr>
<tr>
<td>2.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">n96_1_s/COUT</td>
</tr>
<tr>
<td>2.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][B]</td>
<td>n95_1_s/CIN</td>
</tr>
<tr>
<td>2.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">n95_1_s/COUT</td>
</tr>
<tr>
<td>2.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td>n94_1_s/CIN</td>
</tr>
<tr>
<td>2.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" background: #97FFFF;">n94_1_s/COUT</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[1][B]</td>
<td>n93_1_s/CIN</td>
</tr>
<tr>
<td>2.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" background: #97FFFF;">n93_1_s/COUT</td>
</tr>
<tr>
<td>2.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][A]</td>
<td>n92_1_s/CIN</td>
</tr>
<tr>
<td>2.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">n92_1_s/COUT</td>
</tr>
<tr>
<td>2.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][B]</td>
<td>n91_1_s/CIN</td>
</tr>
<tr>
<td>3.016</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" background: #97FFFF;">n91_1_s/COUT</td>
</tr>
<tr>
<td>3.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[0][A]</td>
<td>n90_1_s/CIN</td>
</tr>
<tr>
<td>3.051</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">n90_1_s/COUT</td>
</tr>
<tr>
<td>3.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[0][B]</td>
<td>n89_1_s/CIN</td>
</tr>
<tr>
<td>3.086</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td style=" background: #97FFFF;">n89_1_s/COUT</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[1][A]</td>
<td>n88_1_s/CIN</td>
</tr>
<tr>
<td>3.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" background: #97FFFF;">n88_1_s/COUT</td>
</tr>
<tr>
<td>3.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td>n87_1_s/CIN</td>
</tr>
<tr>
<td>3.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">n87_1_s/COUT</td>
</tr>
<tr>
<td>3.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[2][A]</td>
<td>n86_1_s/CIN</td>
</tr>
<tr>
<td>3.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">n86_1_s/COUT</td>
</tr>
<tr>
<td>4.075</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>n256_s3/I3</td>
</tr>
<tr>
<td>4.624</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" background: #97FFFF;">n256_s3/F</td>
</tr>
<tr>
<td>4.626</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td>n256_s2/I0</td>
</tr>
<tr>
<td>4.997</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" background: #97FFFF;">n256_s2/F</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" font-weight:bold;">value_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td>value_23_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[0][A]</td>
<td>value_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.243, 55.923%; route: 1.536, 38.294%; tC2Q: 0.232, 5.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>value_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>value_0_s1/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">value_0_s1/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td>n108_1_s/I0</td>
</tr>
<tr>
<td>2.418</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">n108_1_s/COUT</td>
</tr>
<tr>
<td>2.418</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C30[0][B]</td>
<td>n107_1_s/CIN</td>
</tr>
<tr>
<td>2.453</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" background: #97FFFF;">n107_1_s/COUT</td>
</tr>
<tr>
<td>2.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][A]</td>
<td>n106_1_s/CIN</td>
</tr>
<tr>
<td>2.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">n106_1_s/COUT</td>
</tr>
<tr>
<td>2.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][B]</td>
<td>n105_1_s/CIN</td>
</tr>
<tr>
<td>2.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td style=" background: #97FFFF;">n105_1_s/COUT</td>
</tr>
<tr>
<td>2.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][A]</td>
<td>n104_1_s/CIN</td>
</tr>
<tr>
<td>2.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td style=" background: #97FFFF;">n104_1_s/COUT</td>
</tr>
<tr>
<td>2.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][B]</td>
<td>n103_1_s/CIN</td>
</tr>
<tr>
<td>2.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">n103_1_s/COUT</td>
</tr>
<tr>
<td>2.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][A]</td>
<td>n102_1_s/CIN</td>
</tr>
<tr>
<td>2.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n102_1_s/COUT</td>
</tr>
<tr>
<td>2.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][B]</td>
<td>n101_1_s/CIN</td>
</tr>
<tr>
<td>2.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">n101_1_s/COUT</td>
</tr>
<tr>
<td>2.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][A]</td>
<td>n100_1_s/CIN</td>
</tr>
<tr>
<td>2.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">n100_1_s/COUT</td>
</tr>
<tr>
<td>2.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][B]</td>
<td>n99_1_s/CIN</td>
</tr>
<tr>
<td>2.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n99_1_s/COUT</td>
</tr>
<tr>
<td>2.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td>n98_1_s/CIN</td>
</tr>
<tr>
<td>2.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n98_1_s/COUT</td>
</tr>
<tr>
<td>2.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][B]</td>
<td>n97_1_s/CIN</td>
</tr>
<tr>
<td>2.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][B]</td>
<td style=" background: #97FFFF;">n97_1_s/COUT</td>
</tr>
<tr>
<td>2.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][A]</td>
<td>n96_1_s/CIN</td>
</tr>
<tr>
<td>2.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">n96_1_s/COUT</td>
</tr>
<tr>
<td>2.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][B]</td>
<td>n95_1_s/CIN</td>
</tr>
<tr>
<td>2.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">n95_1_s/COUT</td>
</tr>
<tr>
<td>2.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td>n94_1_s/CIN</td>
</tr>
<tr>
<td>2.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" background: #97FFFF;">n94_1_s/COUT</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[1][B]</td>
<td>n93_1_s/CIN</td>
</tr>
<tr>
<td>2.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" background: #97FFFF;">n93_1_s/COUT</td>
</tr>
<tr>
<td>2.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][A]</td>
<td>n92_1_s/CIN</td>
</tr>
<tr>
<td>2.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">n92_1_s/COUT</td>
</tr>
<tr>
<td>2.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][B]</td>
<td>n91_1_s/CIN</td>
</tr>
<tr>
<td>3.016</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" background: #97FFFF;">n91_1_s/COUT</td>
</tr>
<tr>
<td>3.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[0][A]</td>
<td>n90_1_s/CIN</td>
</tr>
<tr>
<td>3.051</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">n90_1_s/COUT</td>
</tr>
<tr>
<td>3.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[0][B]</td>
<td>n89_1_s/CIN</td>
</tr>
<tr>
<td>3.086</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td style=" background: #97FFFF;">n89_1_s/COUT</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[1][A]</td>
<td>n88_1_s/CIN</td>
</tr>
<tr>
<td>3.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" background: #97FFFF;">n88_1_s/COUT</td>
</tr>
<tr>
<td>3.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td>n87_1_s/CIN</td>
</tr>
<tr>
<td>3.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">n87_1_s/COUT</td>
</tr>
<tr>
<td>3.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[2][A]</td>
<td>n86_1_s/CIN</td>
</tr>
<tr>
<td>3.627</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">n86_1_s/SUM</td>
</tr>
<tr>
<td>4.040</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>n257_s1/I1</td>
</tr>
<tr>
<td>4.610</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">n257_s1/F</td>
</tr>
<tr>
<td>4.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" font-weight:bold;">value_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>value_22_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>value_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.328, 64.225%; route: 1.065, 29.375%; tC2Q: 0.232, 6.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>value_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>value_0_s1/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">value_0_s1/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td>n108_1_s/I0</td>
</tr>
<tr>
<td>2.418</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">n108_1_s/COUT</td>
</tr>
<tr>
<td>2.418</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C30[0][B]</td>
<td>n107_1_s/CIN</td>
</tr>
<tr>
<td>2.453</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" background: #97FFFF;">n107_1_s/COUT</td>
</tr>
<tr>
<td>2.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][A]</td>
<td>n106_1_s/CIN</td>
</tr>
<tr>
<td>2.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">n106_1_s/COUT</td>
</tr>
<tr>
<td>2.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][B]</td>
<td>n105_1_s/CIN</td>
</tr>
<tr>
<td>2.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td style=" background: #97FFFF;">n105_1_s/COUT</td>
</tr>
<tr>
<td>2.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][A]</td>
<td>n104_1_s/CIN</td>
</tr>
<tr>
<td>2.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td style=" background: #97FFFF;">n104_1_s/COUT</td>
</tr>
<tr>
<td>2.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][B]</td>
<td>n103_1_s/CIN</td>
</tr>
<tr>
<td>2.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">n103_1_s/COUT</td>
</tr>
<tr>
<td>2.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][A]</td>
<td>n102_1_s/CIN</td>
</tr>
<tr>
<td>2.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n102_1_s/COUT</td>
</tr>
<tr>
<td>2.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][B]</td>
<td>n101_1_s/CIN</td>
</tr>
<tr>
<td>2.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">n101_1_s/COUT</td>
</tr>
<tr>
<td>2.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][A]</td>
<td>n100_1_s/CIN</td>
</tr>
<tr>
<td>2.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">n100_1_s/COUT</td>
</tr>
<tr>
<td>2.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][B]</td>
<td>n99_1_s/CIN</td>
</tr>
<tr>
<td>2.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n99_1_s/COUT</td>
</tr>
<tr>
<td>2.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td>n98_1_s/CIN</td>
</tr>
<tr>
<td>2.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n98_1_s/COUT</td>
</tr>
<tr>
<td>2.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][B]</td>
<td>n97_1_s/CIN</td>
</tr>
<tr>
<td>2.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][B]</td>
<td style=" background: #97FFFF;">n97_1_s/COUT</td>
</tr>
<tr>
<td>2.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][A]</td>
<td>n96_1_s/CIN</td>
</tr>
<tr>
<td>2.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">n96_1_s/COUT</td>
</tr>
<tr>
<td>2.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][B]</td>
<td>n95_1_s/CIN</td>
</tr>
<tr>
<td>2.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">n95_1_s/COUT</td>
</tr>
<tr>
<td>2.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td>n94_1_s/CIN</td>
</tr>
<tr>
<td>2.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" background: #97FFFF;">n94_1_s/COUT</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[1][B]</td>
<td>n93_1_s/CIN</td>
</tr>
<tr>
<td>2.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" background: #97FFFF;">n93_1_s/COUT</td>
</tr>
<tr>
<td>2.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][A]</td>
<td>n92_1_s/CIN</td>
</tr>
<tr>
<td>2.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">n92_1_s/COUT</td>
</tr>
<tr>
<td>2.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][B]</td>
<td>n91_1_s/CIN</td>
</tr>
<tr>
<td>3.016</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" background: #97FFFF;">n91_1_s/COUT</td>
</tr>
<tr>
<td>3.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[0][A]</td>
<td>n90_1_s/CIN</td>
</tr>
<tr>
<td>3.051</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">n90_1_s/COUT</td>
</tr>
<tr>
<td>3.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[0][B]</td>
<td>n89_1_s/CIN</td>
</tr>
<tr>
<td>3.086</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td style=" background: #97FFFF;">n89_1_s/COUT</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[1][A]</td>
<td>n88_1_s/CIN</td>
</tr>
<tr>
<td>3.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" background: #97FFFF;">n88_1_s/COUT</td>
</tr>
<tr>
<td>3.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td>n87_1_s/CIN</td>
</tr>
<tr>
<td>3.592</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">n87_1_s/SUM</td>
</tr>
<tr>
<td>4.005</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>n258_s1/I1</td>
</tr>
<tr>
<td>4.554</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">n258_s1/F</td>
</tr>
<tr>
<td>4.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" font-weight:bold;">value_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>value_21_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>value_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.272, 63.662%; route: 1.065, 29.838%; tC2Q: 0.232, 6.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/segment_led_inst/digit_selector_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/segment_led_inst/segment_out_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>i4/segment_led_inst/digit_selector_2_s0/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/digit_selector_2_s0/Q</td>
</tr>
<tr>
<td>2.044</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>i4/segment_led_inst/segment_out_6_s4/I0</td>
</tr>
<tr>
<td>2.506</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/segment_out_6_s4/F</td>
</tr>
<tr>
<td>2.507</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>i4/segment_led_inst/segment_out_6_s3/I2</td>
</tr>
<tr>
<td>2.834</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R27C27[1][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/segment_out_6_s3/F</td>
</tr>
<tr>
<td>4.537</td>
<td>1.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[B]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/segment_out_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[B]</td>
<td>i4/segment_led_inst/segment_out_2_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR47[B]</td>
<td>i4/segment_led_inst/segment_out_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.789, 22.211%; route: 2.531, 71.258%; tC2Q: 0.232, 6.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/segment_led_inst/digit_selector_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/segment_led_inst/segment_out_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>i4/segment_led_inst/digit_selector_2_s0/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/digit_selector_2_s0/Q</td>
</tr>
<tr>
<td>2.044</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>i4/segment_led_inst/segment_out_6_s4/I0</td>
</tr>
<tr>
<td>2.506</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/segment_out_6_s4/F</td>
</tr>
<tr>
<td>2.507</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>i4/segment_led_inst/segment_out_6_s3/I2</td>
</tr>
<tr>
<td>2.834</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R27C27[1][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/segment_out_6_s3/F</td>
</tr>
<tr>
<td>4.535</td>
<td>1.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR51[A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/segment_out_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR51[A]</td>
<td>i4/segment_led_inst/segment_out_5_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR51[A]</td>
<td>i4/segment_led_inst/segment_out_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.789, 22.228%; route: 2.529, 71.236%; tC2Q: 0.232, 6.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/segment_led_inst/digit_selector_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/segment_led_inst/segment_out_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>i4/segment_led_inst/digit_selector_2_s0/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/digit_selector_2_s0/Q</td>
</tr>
<tr>
<td>2.044</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>i4/segment_led_inst/segment_out_6_s4/I0</td>
</tr>
<tr>
<td>2.506</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/segment_out_6_s4/F</td>
</tr>
<tr>
<td>2.507</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>i4/segment_led_inst/segment_out_6_s3/I2</td>
</tr>
<tr>
<td>2.834</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R27C27[1][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/segment_out_6_s3/F</td>
</tr>
<tr>
<td>4.493</td>
<td>1.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR40[A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/segment_out_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR40[A]</td>
<td>i4/segment_led_inst/segment_out_3_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR40[A]</td>
<td>i4/segment_led_inst/segment_out_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.789, 22.493%; route: 2.487, 70.893%; tC2Q: 0.232, 6.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>value_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>value_0_s1/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">value_0_s1/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td>n108_1_s/I0</td>
</tr>
<tr>
<td>2.418</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">n108_1_s/COUT</td>
</tr>
<tr>
<td>2.418</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C30[0][B]</td>
<td>n107_1_s/CIN</td>
</tr>
<tr>
<td>2.453</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" background: #97FFFF;">n107_1_s/COUT</td>
</tr>
<tr>
<td>2.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][A]</td>
<td>n106_1_s/CIN</td>
</tr>
<tr>
<td>2.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">n106_1_s/COUT</td>
</tr>
<tr>
<td>2.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][B]</td>
<td>n105_1_s/CIN</td>
</tr>
<tr>
<td>2.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td style=" background: #97FFFF;">n105_1_s/COUT</td>
</tr>
<tr>
<td>2.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][A]</td>
<td>n104_1_s/CIN</td>
</tr>
<tr>
<td>2.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td style=" background: #97FFFF;">n104_1_s/COUT</td>
</tr>
<tr>
<td>2.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][B]</td>
<td>n103_1_s/CIN</td>
</tr>
<tr>
<td>2.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">n103_1_s/COUT</td>
</tr>
<tr>
<td>2.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][A]</td>
<td>n102_1_s/CIN</td>
</tr>
<tr>
<td>2.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n102_1_s/COUT</td>
</tr>
<tr>
<td>2.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][B]</td>
<td>n101_1_s/CIN</td>
</tr>
<tr>
<td>2.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">n101_1_s/COUT</td>
</tr>
<tr>
<td>2.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][A]</td>
<td>n100_1_s/CIN</td>
</tr>
<tr>
<td>2.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">n100_1_s/COUT</td>
</tr>
<tr>
<td>2.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][B]</td>
<td>n99_1_s/CIN</td>
</tr>
<tr>
<td>2.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n99_1_s/COUT</td>
</tr>
<tr>
<td>2.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td>n98_1_s/CIN</td>
</tr>
<tr>
<td>2.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n98_1_s/COUT</td>
</tr>
<tr>
<td>2.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][B]</td>
<td>n97_1_s/CIN</td>
</tr>
<tr>
<td>2.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][B]</td>
<td style=" background: #97FFFF;">n97_1_s/COUT</td>
</tr>
<tr>
<td>2.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][A]</td>
<td>n96_1_s/CIN</td>
</tr>
<tr>
<td>2.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">n96_1_s/COUT</td>
</tr>
<tr>
<td>2.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][B]</td>
<td>n95_1_s/CIN</td>
</tr>
<tr>
<td>2.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">n95_1_s/COUT</td>
</tr>
<tr>
<td>2.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td>n94_1_s/CIN</td>
</tr>
<tr>
<td>2.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" background: #97FFFF;">n94_1_s/COUT</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[1][B]</td>
<td>n93_1_s/CIN</td>
</tr>
<tr>
<td>2.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" background: #97FFFF;">n93_1_s/COUT</td>
</tr>
<tr>
<td>2.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][A]</td>
<td>n92_1_s/CIN</td>
</tr>
<tr>
<td>2.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">n92_1_s/COUT</td>
</tr>
<tr>
<td>2.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][B]</td>
<td>n91_1_s/CIN</td>
</tr>
<tr>
<td>3.016</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" background: #97FFFF;">n91_1_s/COUT</td>
</tr>
<tr>
<td>3.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[0][A]</td>
<td>n90_1_s/CIN</td>
</tr>
<tr>
<td>3.051</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">n90_1_s/COUT</td>
</tr>
<tr>
<td>3.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[0][B]</td>
<td>n89_1_s/CIN</td>
</tr>
<tr>
<td>3.521</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td style=" background: #97FFFF;">n89_1_s/SUM</td>
</tr>
<tr>
<td>3.934</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>n260_s1/I1</td>
</tr>
<tr>
<td>4.483</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">n260_s1/F</td>
</tr>
<tr>
<td>4.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">value_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>value_19_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>value_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.202, 62.931%; route: 1.065, 30.438%; tC2Q: 0.232, 6.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>value_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>value_0_s1/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">value_0_s1/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td>n108_1_s/I0</td>
</tr>
<tr>
<td>2.418</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">n108_1_s/COUT</td>
</tr>
<tr>
<td>2.418</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C30[0][B]</td>
<td>n107_1_s/CIN</td>
</tr>
<tr>
<td>2.453</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" background: #97FFFF;">n107_1_s/COUT</td>
</tr>
<tr>
<td>2.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][A]</td>
<td>n106_1_s/CIN</td>
</tr>
<tr>
<td>2.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">n106_1_s/COUT</td>
</tr>
<tr>
<td>2.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][B]</td>
<td>n105_1_s/CIN</td>
</tr>
<tr>
<td>2.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td style=" background: #97FFFF;">n105_1_s/COUT</td>
</tr>
<tr>
<td>2.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][A]</td>
<td>n104_1_s/CIN</td>
</tr>
<tr>
<td>2.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td style=" background: #97FFFF;">n104_1_s/COUT</td>
</tr>
<tr>
<td>2.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][B]</td>
<td>n103_1_s/CIN</td>
</tr>
<tr>
<td>2.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">n103_1_s/COUT</td>
</tr>
<tr>
<td>2.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][A]</td>
<td>n102_1_s/CIN</td>
</tr>
<tr>
<td>2.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n102_1_s/COUT</td>
</tr>
<tr>
<td>2.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][B]</td>
<td>n101_1_s/CIN</td>
</tr>
<tr>
<td>2.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">n101_1_s/COUT</td>
</tr>
<tr>
<td>2.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][A]</td>
<td>n100_1_s/CIN</td>
</tr>
<tr>
<td>2.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">n100_1_s/COUT</td>
</tr>
<tr>
<td>2.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][B]</td>
<td>n99_1_s/CIN</td>
</tr>
<tr>
<td>2.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n99_1_s/COUT</td>
</tr>
<tr>
<td>2.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td>n98_1_s/CIN</td>
</tr>
<tr>
<td>2.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n98_1_s/COUT</td>
</tr>
<tr>
<td>2.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][B]</td>
<td>n97_1_s/CIN</td>
</tr>
<tr>
<td>2.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][B]</td>
<td style=" background: #97FFFF;">n97_1_s/COUT</td>
</tr>
<tr>
<td>2.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][A]</td>
<td>n96_1_s/CIN</td>
</tr>
<tr>
<td>2.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">n96_1_s/COUT</td>
</tr>
<tr>
<td>2.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][B]</td>
<td>n95_1_s/CIN</td>
</tr>
<tr>
<td>2.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">n95_1_s/COUT</td>
</tr>
<tr>
<td>2.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td>n94_1_s/CIN</td>
</tr>
<tr>
<td>2.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" background: #97FFFF;">n94_1_s/COUT</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[1][B]</td>
<td>n93_1_s/CIN</td>
</tr>
<tr>
<td>2.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" background: #97FFFF;">n93_1_s/COUT</td>
</tr>
<tr>
<td>2.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][A]</td>
<td>n92_1_s/CIN</td>
</tr>
<tr>
<td>2.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">n92_1_s/COUT</td>
</tr>
<tr>
<td>2.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][B]</td>
<td>n91_1_s/CIN</td>
</tr>
<tr>
<td>3.016</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" background: #97FFFF;">n91_1_s/COUT</td>
</tr>
<tr>
<td>3.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[0][A]</td>
<td>n90_1_s/CIN</td>
</tr>
<tr>
<td>3.051</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">n90_1_s/COUT</td>
</tr>
<tr>
<td>3.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[0][B]</td>
<td>n89_1_s/CIN</td>
</tr>
<tr>
<td>3.086</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td style=" background: #97FFFF;">n89_1_s/COUT</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[1][A]</td>
<td>n88_1_s/CIN</td>
</tr>
<tr>
<td>3.556</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" background: #97FFFF;">n88_1_s/SUM</td>
</tr>
<tr>
<td>3.970</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>n259_s1/I1</td>
</tr>
<tr>
<td>4.432</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">n259_s1/F</td>
</tr>
<tr>
<td>4.432</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" font-weight:bold;">value_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>value_20_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>value_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.150, 62.373%; route: 1.065, 30.895%; tC2Q: 0.232, 6.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>value_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>value_0_s1/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">value_0_s1/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td>n108_1_s/I0</td>
</tr>
<tr>
<td>2.418</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">n108_1_s/COUT</td>
</tr>
<tr>
<td>2.418</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C30[0][B]</td>
<td>n107_1_s/CIN</td>
</tr>
<tr>
<td>2.453</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" background: #97FFFF;">n107_1_s/COUT</td>
</tr>
<tr>
<td>2.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][A]</td>
<td>n106_1_s/CIN</td>
</tr>
<tr>
<td>2.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">n106_1_s/COUT</td>
</tr>
<tr>
<td>2.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][B]</td>
<td>n105_1_s/CIN</td>
</tr>
<tr>
<td>2.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td style=" background: #97FFFF;">n105_1_s/COUT</td>
</tr>
<tr>
<td>2.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][A]</td>
<td>n104_1_s/CIN</td>
</tr>
<tr>
<td>2.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td style=" background: #97FFFF;">n104_1_s/COUT</td>
</tr>
<tr>
<td>2.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][B]</td>
<td>n103_1_s/CIN</td>
</tr>
<tr>
<td>2.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">n103_1_s/COUT</td>
</tr>
<tr>
<td>2.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][A]</td>
<td>n102_1_s/CIN</td>
</tr>
<tr>
<td>2.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n102_1_s/COUT</td>
</tr>
<tr>
<td>2.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][B]</td>
<td>n101_1_s/CIN</td>
</tr>
<tr>
<td>2.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">n101_1_s/COUT</td>
</tr>
<tr>
<td>2.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][A]</td>
<td>n100_1_s/CIN</td>
</tr>
<tr>
<td>2.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">n100_1_s/COUT</td>
</tr>
<tr>
<td>2.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][B]</td>
<td>n99_1_s/CIN</td>
</tr>
<tr>
<td>2.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n99_1_s/COUT</td>
</tr>
<tr>
<td>2.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td>n98_1_s/CIN</td>
</tr>
<tr>
<td>2.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n98_1_s/COUT</td>
</tr>
<tr>
<td>2.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][B]</td>
<td>n97_1_s/CIN</td>
</tr>
<tr>
<td>2.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][B]</td>
<td style=" background: #97FFFF;">n97_1_s/COUT</td>
</tr>
<tr>
<td>2.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][A]</td>
<td>n96_1_s/CIN</td>
</tr>
<tr>
<td>2.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">n96_1_s/COUT</td>
</tr>
<tr>
<td>2.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][B]</td>
<td>n95_1_s/CIN</td>
</tr>
<tr>
<td>2.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">n95_1_s/COUT</td>
</tr>
<tr>
<td>2.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td>n94_1_s/CIN</td>
</tr>
<tr>
<td>2.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" background: #97FFFF;">n94_1_s/COUT</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[1][B]</td>
<td>n93_1_s/CIN</td>
</tr>
<tr>
<td>2.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" background: #97FFFF;">n93_1_s/COUT</td>
</tr>
<tr>
<td>2.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][A]</td>
<td>n92_1_s/CIN</td>
</tr>
<tr>
<td>3.416</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">n92_1_s/SUM</td>
</tr>
<tr>
<td>3.829</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>n263_s1/I1</td>
</tr>
<tr>
<td>4.399</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td style=" background: #97FFFF;">n263_s1/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td style=" font-weight:bold;">value_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>value_16_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>value_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.117, 62.012%; route: 1.065, 31.192%; tC2Q: 0.232, 6.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/segment_led_inst/digit_selector_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/segment_led_inst/segment_out_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>i4/segment_led_inst/digit_selector_2_s0/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/digit_selector_2_s0/Q</td>
</tr>
<tr>
<td>2.044</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>i4/segment_led_inst/segment_out_6_s4/I0</td>
</tr>
<tr>
<td>2.506</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/segment_out_6_s4/F</td>
</tr>
<tr>
<td>2.507</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>i4/segment_led_inst/segment_out_6_s3/I2</td>
</tr>
<tr>
<td>2.834</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R27C27[1][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/segment_out_6_s3/F</td>
</tr>
<tr>
<td>4.290</td>
<td>1.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL13[A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/segment_out_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL13[A]</td>
<td>i4/segment_led_inst/segment_out_0_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL13[A]</td>
<td>i4/segment_led_inst/segment_out_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.789, 23.870%; route: 2.284, 69.112%; tC2Q: 0.232, 7.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/segment_led_inst/digit_selector_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/segment_led_inst/segment_out_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>i4/segment_led_inst/digit_selector_2_s0/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/digit_selector_2_s0/Q</td>
</tr>
<tr>
<td>2.044</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>i4/segment_led_inst/segment_out_6_s4/I0</td>
</tr>
<tr>
<td>2.506</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/segment_out_6_s4/F</td>
</tr>
<tr>
<td>2.507</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>i4/segment_led_inst/segment_out_6_s3/I2</td>
</tr>
<tr>
<td>2.834</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R27C27[1][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/segment_out_6_s3/F</td>
</tr>
<tr>
<td>4.274</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR36[B]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/segment_out_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR36[B]</td>
<td>i4/segment_led_inst/segment_out_6_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR36[B]</td>
<td>i4/segment_led_inst/segment_out_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.789, 23.987%; route: 2.268, 68.960%; tC2Q: 0.232, 7.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>value_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>value_0_s1/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">value_0_s1/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td>n108_1_s/I0</td>
</tr>
<tr>
<td>2.418</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">n108_1_s/COUT</td>
</tr>
<tr>
<td>2.418</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C30[0][B]</td>
<td>n107_1_s/CIN</td>
</tr>
<tr>
<td>2.453</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" background: #97FFFF;">n107_1_s/COUT</td>
</tr>
<tr>
<td>2.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][A]</td>
<td>n106_1_s/CIN</td>
</tr>
<tr>
<td>2.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">n106_1_s/COUT</td>
</tr>
<tr>
<td>2.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][B]</td>
<td>n105_1_s/CIN</td>
</tr>
<tr>
<td>2.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td style=" background: #97FFFF;">n105_1_s/COUT</td>
</tr>
<tr>
<td>2.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][A]</td>
<td>n104_1_s/CIN</td>
</tr>
<tr>
<td>2.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td style=" background: #97FFFF;">n104_1_s/COUT</td>
</tr>
<tr>
<td>2.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][B]</td>
<td>n103_1_s/CIN</td>
</tr>
<tr>
<td>2.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">n103_1_s/COUT</td>
</tr>
<tr>
<td>2.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][A]</td>
<td>n102_1_s/CIN</td>
</tr>
<tr>
<td>2.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n102_1_s/COUT</td>
</tr>
<tr>
<td>2.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][B]</td>
<td>n101_1_s/CIN</td>
</tr>
<tr>
<td>2.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">n101_1_s/COUT</td>
</tr>
<tr>
<td>2.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][A]</td>
<td>n100_1_s/CIN</td>
</tr>
<tr>
<td>2.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">n100_1_s/COUT</td>
</tr>
<tr>
<td>2.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][B]</td>
<td>n99_1_s/CIN</td>
</tr>
<tr>
<td>2.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n99_1_s/COUT</td>
</tr>
<tr>
<td>2.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td>n98_1_s/CIN</td>
</tr>
<tr>
<td>2.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n98_1_s/COUT</td>
</tr>
<tr>
<td>2.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][B]</td>
<td>n97_1_s/CIN</td>
</tr>
<tr>
<td>2.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][B]</td>
<td style=" background: #97FFFF;">n97_1_s/COUT</td>
</tr>
<tr>
<td>2.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][A]</td>
<td>n96_1_s/CIN</td>
</tr>
<tr>
<td>2.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">n96_1_s/COUT</td>
</tr>
<tr>
<td>2.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][B]</td>
<td>n95_1_s/CIN</td>
</tr>
<tr>
<td>2.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">n95_1_s/COUT</td>
</tr>
<tr>
<td>2.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td>n94_1_s/CIN</td>
</tr>
<tr>
<td>2.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" background: #97FFFF;">n94_1_s/COUT</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[1][B]</td>
<td>n93_1_s/CIN</td>
</tr>
<tr>
<td>2.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" background: #97FFFF;">n93_1_s/COUT</td>
</tr>
<tr>
<td>2.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][A]</td>
<td>n92_1_s/CIN</td>
</tr>
<tr>
<td>2.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">n92_1_s/COUT</td>
</tr>
<tr>
<td>2.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][B]</td>
<td>n91_1_s/CIN</td>
</tr>
<tr>
<td>3.016</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" background: #97FFFF;">n91_1_s/COUT</td>
</tr>
<tr>
<td>3.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[0][A]</td>
<td>n90_1_s/CIN</td>
</tr>
<tr>
<td>3.486</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">n90_1_s/SUM</td>
</tr>
<tr>
<td>3.899</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>n261_s1/I1</td>
</tr>
<tr>
<td>4.270</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" background: #97FFFF;">n261_s1/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" font-weight:bold;">value_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>value_18_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>value_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.988, 60.525%; route: 1.065, 32.413%; tC2Q: 0.232, 7.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>value_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>value_0_s1/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">value_0_s1/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td>n108_1_s/I0</td>
</tr>
<tr>
<td>2.418</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">n108_1_s/COUT</td>
</tr>
<tr>
<td>2.418</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C30[0][B]</td>
<td>n107_1_s/CIN</td>
</tr>
<tr>
<td>2.453</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" background: #97FFFF;">n107_1_s/COUT</td>
</tr>
<tr>
<td>2.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][A]</td>
<td>n106_1_s/CIN</td>
</tr>
<tr>
<td>2.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">n106_1_s/COUT</td>
</tr>
<tr>
<td>2.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][B]</td>
<td>n105_1_s/CIN</td>
</tr>
<tr>
<td>2.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td style=" background: #97FFFF;">n105_1_s/COUT</td>
</tr>
<tr>
<td>2.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][A]</td>
<td>n104_1_s/CIN</td>
</tr>
<tr>
<td>2.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td style=" background: #97FFFF;">n104_1_s/COUT</td>
</tr>
<tr>
<td>2.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][B]</td>
<td>n103_1_s/CIN</td>
</tr>
<tr>
<td>2.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">n103_1_s/COUT</td>
</tr>
<tr>
<td>2.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][A]</td>
<td>n102_1_s/CIN</td>
</tr>
<tr>
<td>2.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n102_1_s/COUT</td>
</tr>
<tr>
<td>2.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][B]</td>
<td>n101_1_s/CIN</td>
</tr>
<tr>
<td>2.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">n101_1_s/COUT</td>
</tr>
<tr>
<td>2.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][A]</td>
<td>n100_1_s/CIN</td>
</tr>
<tr>
<td>2.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">n100_1_s/COUT</td>
</tr>
<tr>
<td>2.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][B]</td>
<td>n99_1_s/CIN</td>
</tr>
<tr>
<td>2.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n99_1_s/COUT</td>
</tr>
<tr>
<td>2.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td>n98_1_s/CIN</td>
</tr>
<tr>
<td>2.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n98_1_s/COUT</td>
</tr>
<tr>
<td>2.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][B]</td>
<td>n97_1_s/CIN</td>
</tr>
<tr>
<td>3.240</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][B]</td>
<td style=" background: #97FFFF;">n97_1_s/SUM</td>
</tr>
<tr>
<td>3.637</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>n268_s1/I1</td>
</tr>
<tr>
<td>4.207</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td style=" background: #97FFFF;">n268_s1/F</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td style=" font-weight:bold;">value_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>value_11_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>value_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.941, 60.248%; route: 1.049, 32.550%; tC2Q: 0.232, 7.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>value_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>value_0_s1/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">value_0_s1/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td>n108_1_s/I0</td>
</tr>
<tr>
<td>2.418</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">n108_1_s/COUT</td>
</tr>
<tr>
<td>2.418</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C30[0][B]</td>
<td>n107_1_s/CIN</td>
</tr>
<tr>
<td>2.453</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" background: #97FFFF;">n107_1_s/COUT</td>
</tr>
<tr>
<td>2.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][A]</td>
<td>n106_1_s/CIN</td>
</tr>
<tr>
<td>2.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">n106_1_s/COUT</td>
</tr>
<tr>
<td>2.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][B]</td>
<td>n105_1_s/CIN</td>
</tr>
<tr>
<td>2.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td style=" background: #97FFFF;">n105_1_s/COUT</td>
</tr>
<tr>
<td>2.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][A]</td>
<td>n104_1_s/CIN</td>
</tr>
<tr>
<td>2.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td style=" background: #97FFFF;">n104_1_s/COUT</td>
</tr>
<tr>
<td>2.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][B]</td>
<td>n103_1_s/CIN</td>
</tr>
<tr>
<td>2.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">n103_1_s/COUT</td>
</tr>
<tr>
<td>2.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][A]</td>
<td>n102_1_s/CIN</td>
</tr>
<tr>
<td>2.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n102_1_s/COUT</td>
</tr>
<tr>
<td>2.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][B]</td>
<td>n101_1_s/CIN</td>
</tr>
<tr>
<td>2.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">n101_1_s/COUT</td>
</tr>
<tr>
<td>2.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][A]</td>
<td>n100_1_s/CIN</td>
</tr>
<tr>
<td>2.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">n100_1_s/COUT</td>
</tr>
<tr>
<td>2.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][B]</td>
<td>n99_1_s/CIN</td>
</tr>
<tr>
<td>2.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n99_1_s/COUT</td>
</tr>
<tr>
<td>2.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td>n98_1_s/CIN</td>
</tr>
<tr>
<td>2.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n98_1_s/COUT</td>
</tr>
<tr>
<td>2.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][B]</td>
<td>n97_1_s/CIN</td>
</tr>
<tr>
<td>2.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][B]</td>
<td style=" background: #97FFFF;">n97_1_s/COUT</td>
</tr>
<tr>
<td>2.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][A]</td>
<td>n96_1_s/CIN</td>
</tr>
<tr>
<td>2.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">n96_1_s/COUT</td>
</tr>
<tr>
<td>2.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][B]</td>
<td>n95_1_s/CIN</td>
</tr>
<tr>
<td>2.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">n95_1_s/COUT</td>
</tr>
<tr>
<td>2.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td>n94_1_s/CIN</td>
</tr>
<tr>
<td>2.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" background: #97FFFF;">n94_1_s/COUT</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[1][B]</td>
<td>n93_1_s/CIN</td>
</tr>
<tr>
<td>2.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" background: #97FFFF;">n93_1_s/COUT</td>
</tr>
<tr>
<td>2.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][A]</td>
<td>n92_1_s/CIN</td>
</tr>
<tr>
<td>2.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">n92_1_s/COUT</td>
</tr>
<tr>
<td>2.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][B]</td>
<td>n91_1_s/CIN</td>
</tr>
<tr>
<td>3.451</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" background: #97FFFF;">n91_1_s/SUM</td>
</tr>
<tr>
<td>3.621</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>n262_s1/I1</td>
</tr>
<tr>
<td>4.191</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">n262_s1/F</td>
</tr>
<tr>
<td>4.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">value_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>value_17_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>value_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.152, 67.123%; route: 0.822, 25.641%; tC2Q: 0.232, 7.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>value_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>value_0_s1/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">value_0_s1/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td>n108_1_s/I0</td>
</tr>
<tr>
<td>2.418</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">n108_1_s/COUT</td>
</tr>
<tr>
<td>2.418</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C30[0][B]</td>
<td>n107_1_s/CIN</td>
</tr>
<tr>
<td>2.453</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" background: #97FFFF;">n107_1_s/COUT</td>
</tr>
<tr>
<td>2.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][A]</td>
<td>n106_1_s/CIN</td>
</tr>
<tr>
<td>2.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">n106_1_s/COUT</td>
</tr>
<tr>
<td>2.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][B]</td>
<td>n105_1_s/CIN</td>
</tr>
<tr>
<td>2.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td style=" background: #97FFFF;">n105_1_s/COUT</td>
</tr>
<tr>
<td>2.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][A]</td>
<td>n104_1_s/CIN</td>
</tr>
<tr>
<td>2.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td style=" background: #97FFFF;">n104_1_s/COUT</td>
</tr>
<tr>
<td>2.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][B]</td>
<td>n103_1_s/CIN</td>
</tr>
<tr>
<td>2.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">n103_1_s/COUT</td>
</tr>
<tr>
<td>2.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][A]</td>
<td>n102_1_s/CIN</td>
</tr>
<tr>
<td>2.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n102_1_s/COUT</td>
</tr>
<tr>
<td>2.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][B]</td>
<td>n101_1_s/CIN</td>
</tr>
<tr>
<td>2.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">n101_1_s/COUT</td>
</tr>
<tr>
<td>2.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][A]</td>
<td>n100_1_s/CIN</td>
</tr>
<tr>
<td>2.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">n100_1_s/COUT</td>
</tr>
<tr>
<td>2.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][B]</td>
<td>n99_1_s/CIN</td>
</tr>
<tr>
<td>2.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n99_1_s/COUT</td>
</tr>
<tr>
<td>2.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td>n98_1_s/CIN</td>
</tr>
<tr>
<td>2.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n98_1_s/COUT</td>
</tr>
<tr>
<td>2.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][B]</td>
<td>n97_1_s/CIN</td>
</tr>
<tr>
<td>2.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][B]</td>
<td style=" background: #97FFFF;">n97_1_s/COUT</td>
</tr>
<tr>
<td>2.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][A]</td>
<td>n96_1_s/CIN</td>
</tr>
<tr>
<td>2.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">n96_1_s/COUT</td>
</tr>
<tr>
<td>2.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][B]</td>
<td>n95_1_s/CIN</td>
</tr>
<tr>
<td>3.310</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">n95_1_s/SUM</td>
</tr>
<tr>
<td>3.557</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>n266_s1/I1</td>
</tr>
<tr>
<td>4.127</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td style=" font-weight:bold;">value_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>value_13_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>value_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.011, 64.012%; route: 0.899, 28.604%; tC2Q: 0.232, 7.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/segment_led_inst/digit_selector_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/segment_led_inst/segment_out_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>i4/segment_led_inst/digit_selector_2_s0/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/digit_selector_2_s0/Q</td>
</tr>
<tr>
<td>2.044</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>i4/segment_led_inst/segment_out_6_s4/I0</td>
</tr>
<tr>
<td>2.506</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/segment_out_6_s4/F</td>
</tr>
<tr>
<td>2.507</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>i4/segment_led_inst/segment_out_6_s3/I2</td>
</tr>
<tr>
<td>2.834</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R27C27[1][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/segment_out_6_s3/F</td>
</tr>
<tr>
<td>4.107</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/segment_out_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>i4/segment_led_inst/segment_out_4_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>i4/segment_led_inst/segment_out_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.789, 25.274%; route: 2.101, 67.294%; tC2Q: 0.232, 7.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>value_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>value_0_s1/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">value_0_s1/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td>n108_1_s/I0</td>
</tr>
<tr>
<td>2.418</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">n108_1_s/COUT</td>
</tr>
<tr>
<td>2.418</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C30[0][B]</td>
<td>n107_1_s/CIN</td>
</tr>
<tr>
<td>2.453</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" background: #97FFFF;">n107_1_s/COUT</td>
</tr>
<tr>
<td>2.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][A]</td>
<td>n106_1_s/CIN</td>
</tr>
<tr>
<td>2.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">n106_1_s/COUT</td>
</tr>
<tr>
<td>2.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[1][B]</td>
<td>n105_1_s/CIN</td>
</tr>
<tr>
<td>2.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td style=" background: #97FFFF;">n105_1_s/COUT</td>
</tr>
<tr>
<td>2.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][A]</td>
<td>n104_1_s/CIN</td>
</tr>
<tr>
<td>2.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td style=" background: #97FFFF;">n104_1_s/COUT</td>
</tr>
<tr>
<td>2.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C30[2][B]</td>
<td>n103_1_s/CIN</td>
</tr>
<tr>
<td>2.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">n103_1_s/COUT</td>
</tr>
<tr>
<td>2.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][A]</td>
<td>n102_1_s/CIN</td>
</tr>
<tr>
<td>2.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n102_1_s/COUT</td>
</tr>
<tr>
<td>2.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[0][B]</td>
<td>n101_1_s/CIN</td>
</tr>
<tr>
<td>2.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">n101_1_s/COUT</td>
</tr>
<tr>
<td>2.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][A]</td>
<td>n100_1_s/CIN</td>
</tr>
<tr>
<td>2.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">n100_1_s/COUT</td>
</tr>
<tr>
<td>2.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[1][B]</td>
<td>n99_1_s/CIN</td>
</tr>
<tr>
<td>2.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n99_1_s/COUT</td>
</tr>
<tr>
<td>2.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td>n98_1_s/CIN</td>
</tr>
<tr>
<td>3.204</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n98_1_s/SUM</td>
</tr>
<tr>
<td>3.618</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>n269_s1/I1</td>
</tr>
<tr>
<td>4.080</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">n269_s1/F</td>
</tr>
<tr>
<td>4.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">value_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>value_10_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>value_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.798, 58.094%; route: 1.065, 34.410%; tC2Q: 0.232, 7.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/segment_led_inst/digit_selector_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/segment_led_inst/segment_out_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>i4/segment_led_inst/digit_selector_2_s0/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/digit_selector_2_s0/Q</td>
</tr>
<tr>
<td>2.044</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>i4/segment_led_inst/segment_out_6_s4/I0</td>
</tr>
<tr>
<td>2.506</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/segment_out_6_s4/F</td>
</tr>
<tr>
<td>2.507</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>i4/segment_led_inst/segment_out_6_s3/I2</td>
</tr>
<tr>
<td>2.834</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R27C27[1][B]</td>
<td style=" background: #97FFFF;">i4/segment_led_inst/segment_out_6_s3/F</td>
</tr>
<tr>
<td>4.059</td>
<td>1.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/segment_out_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>i4/segment_led_inst/segment_out_1_s1/CLK</td>
</tr>
<tr>
<td>10.950</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>i4/segment_led_inst/segment_out_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.789, 25.671%; route: 2.053, 66.781%; tC2Q: 0.232, 7.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.985, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>timer_instance/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>timer_instance/n23_s2/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" background: #97FFFF;">timer_instance/n23_s2/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>timer_instance/counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>timer_instance/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>timer_instance/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C25[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_2_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C25[1][A]</td>
<td>timer_instance/n21_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n21_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>timer_instance/counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>timer_instance/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>timer_instance/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C26[0][A]</td>
<td>timer_instance/n17_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">timer_instance/n17_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>timer_instance/counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>timer_instance/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>timer_instance/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_8_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C26[1][A]</td>
<td>timer_instance/n15_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n15_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>timer_instance/counter_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>timer_instance/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_rotary1_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_rotary1_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>antiChatter_rotary1_4_s2/CLK</td>
</tr>
<tr>
<td>0.932</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_4_s2/Q</td>
</tr>
<tr>
<td>0.935</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>n114_s4/I0</td>
</tr>
<tr>
<td>1.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">n114_s4/F</td>
</tr>
<tr>
<td>1.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>antiChatter_rotary1_4_s2/CLK</td>
</tr>
<tr>
<td>0.741</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>antiChatter_rotary1_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_rotary1_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_rotary1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>antiChatter_rotary1_0_s1/CLK</td>
</tr>
<tr>
<td>0.932</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C30[1][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_0_s1/Q</td>
</tr>
<tr>
<td>0.935</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>n123_s2/I0</td>
</tr>
<tr>
<td>1.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">n123_s2/F</td>
</tr>
<tr>
<td>1.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>antiChatter_rotary1_0_s1/CLK</td>
</tr>
<tr>
<td>0.741</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>antiChatter_rotary1_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_slide_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_slide_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>antiChatter_slide_3_s0/CLK</td>
</tr>
<tr>
<td>0.932</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">antiChatter_slide_3_s0/Q</td>
</tr>
<tr>
<td>0.935</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>n189_s4/I3</td>
</tr>
<tr>
<td>1.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" background: #97FFFF;">n189_s4/F</td>
</tr>
<tr>
<td>1.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">antiChatter_slide_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>antiChatter_slide_3_s0/CLK</td>
</tr>
<tr>
<td>0.741</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>antiChatter_slide_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_slide_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_slide_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>antiChatter_slide_1_s0/CLK</td>
</tr>
<tr>
<td>0.932</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">antiChatter_slide_1_s0/Q</td>
</tr>
<tr>
<td>0.937</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>n191_s1/I2</td>
</tr>
<tr>
<td>1.169</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">n191_s1/F</td>
</tr>
<tr>
<td>1.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">antiChatter_slide_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>antiChatter_slide_1_s0/CLK</td>
</tr>
<tr>
<td>0.741</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>antiChatter_slide_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_slide_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_slide_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>antiChatter_slide_0_s2/CLK</td>
</tr>
<tr>
<td>0.932</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">antiChatter_slide_0_s2/Q</td>
</tr>
<tr>
<td>0.938</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>n192_s3/I2</td>
</tr>
<tr>
<td>1.170</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">n192_s3/F</td>
</tr>
<tr>
<td>1.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">antiChatter_slide_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>antiChatter_slide_0_s2/CLK</td>
</tr>
<tr>
<td>0.741</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>antiChatter_slide_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_rotary1_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_rotary1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>antiChatter_rotary1_1_s1/CLK</td>
</tr>
<tr>
<td>0.932</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C30[2][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_1_s1/Q</td>
</tr>
<tr>
<td>0.935</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>n122_s1/I1</td>
</tr>
<tr>
<td>1.225</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td style=" background: #97FFFF;">n122_s1/F</td>
</tr>
<tr>
<td>1.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>antiChatter_rotary1_1_s1/CLK</td>
</tr>
<tr>
<td>0.741</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>antiChatter_rotary1_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.507%; route: 0.004, 0.740%; tC2Q: 0.202, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_rotary1_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_rotary1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>antiChatter_rotary1_3_s1/CLK</td>
</tr>
<tr>
<td>0.932</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C30[2][B]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_3_s1/Q</td>
</tr>
<tr>
<td>0.935</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>n120_s2/I3</td>
</tr>
<tr>
<td>1.279</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">n120_s2/F</td>
</tr>
<tr>
<td>1.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>antiChatter_rotary1_3_s1/CLK</td>
</tr>
<tr>
<td>0.741</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>antiChatter_rotary1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.583%; route: 0.004, 0.667%; tC2Q: 0.202, 36.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td>timer_instance/counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C26[2][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_11_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[2][B]</td>
<td>timer_instance/n12_s/I1</td>
</tr>
<tr>
<td>1.413</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n12_s/SUM</td>
</tr>
<tr>
<td>1.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td>timer_instance/counter_11_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[2][B]</td>
<td>timer_instance/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>timer_instance/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C25[1][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[1][B]</td>
<td>timer_instance/n20_s/I1</td>
</tr>
<tr>
<td>1.413</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">timer_instance/n20_s/SUM</td>
</tr>
<tr>
<td>1.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>timer_instance/counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>timer_instance/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td>timer_instance/counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C26[1][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_9_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[1][B]</td>
<td>timer_instance/n14_s/I1</td>
</tr>
<tr>
<td>1.413</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td style=" background: #97FFFF;">timer_instance/n14_s/SUM</td>
</tr>
<tr>
<td>1.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td>timer_instance/counter_9_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[1][B]</td>
<td>timer_instance/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td>timer_instance/counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C26[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_10_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[2][A]</td>
<td>timer_instance/n13_s/I1</td>
</tr>
<tr>
<td>1.413</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n13_s/SUM</td>
</tr>
<tr>
<td>1.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td>timer_instance/counter_10_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[2][A]</td>
<td>timer_instance/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>timer_instance/counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_4_s0/Q</td>
</tr>
<tr>
<td>1.184</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[2][A]</td>
<td>timer_instance/n19_s/I1</td>
</tr>
<tr>
<td>1.416</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n19_s/SUM</td>
</tr>
<tr>
<td>1.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>timer_instance/counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>timer_instance/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.676%; route: 0.124, 22.216%; tC2Q: 0.201, 36.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C25[2][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.186</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[2][B]</td>
<td>timer_instance/n18_s/I1</td>
</tr>
<tr>
<td>1.418</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n18_s/SUM</td>
</tr>
<tr>
<td>1.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>timer_instance/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/segment_led_inst/digit_selector_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/segment_led_inst/digit_selector_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>i4/segment_led_inst/digit_selector_5_s0/CLK</td>
</tr>
<tr>
<td>0.931</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C27[1][A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/digit_selector_5_s0/Q</td>
</tr>
<tr>
<td>1.291</td>
<td>0.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/digit_selector_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>i4/segment_led_inst/digit_selector_0_s1/CLK</td>
</tr>
<tr>
<td>0.741</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>i4/segment_led_inst/digit_selector_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.360, 64.200%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/segment_led_inst/digit_selector_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/segment_led_inst/digit_selector_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>i4/segment_led_inst/digit_selector_3_s0/CLK</td>
</tr>
<tr>
<td>0.931</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/digit_selector_3_s0/Q</td>
</tr>
<tr>
<td>1.293</td>
<td>0.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">i4/segment_led_inst/digit_selector_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>i4/segment_led_inst/digit_selector_4_s0/CLK</td>
</tr>
<tr>
<td>0.741</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>i4/segment_led_inst/digit_selector_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.362, 64.304%; tC2Q: 0.201, 35.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>timer_instance/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][B]</td>
<td>timer_instance/n22_s/I1</td>
</tr>
<tr>
<td>1.424</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n22_s/SUM</td>
</tr>
<tr>
<td>1.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>timer_instance/counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>timer_instance/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.150%; route: 0.131, 23.199%; tC2Q: 0.201, 35.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_slide_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_slide_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>antiChatter_slide_1_s0/CLK</td>
</tr>
<tr>
<td>0.931</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">antiChatter_slide_1_s0/Q</td>
</tr>
<tr>
<td>1.063</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>n190_s1/I1</td>
</tr>
<tr>
<td>1.295</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td style=" background: #97FFFF;">n190_s1/F</td>
</tr>
<tr>
<td>1.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td style=" font-weight:bold;">antiChatter_slide_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>antiChatter_slide_2_s0/CLK</td>
</tr>
<tr>
<td>0.741</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>antiChatter_slide_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.082%; route: 0.132, 23.326%; tC2Q: 0.201, 35.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_rotary1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_rotary1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>antiChatter_rotary1_2_s0/CLK</td>
</tr>
<tr>
<td>0.932</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_2_s0/Q</td>
</tr>
<tr>
<td>0.937</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>n116_s4/I2</td>
</tr>
<tr>
<td>1.301</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n116_s4/F</td>
</tr>
<tr>
<td>1.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>antiChatter_rotary1_2_s0/CLK</td>
</tr>
<tr>
<td>0.741</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>antiChatter_rotary1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.760%; route: 0.005, 0.856%; tC2Q: 0.202, 35.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>timer_instance/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C26[0][A]</td>
<td>timer_instance/n17_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">timer_instance/n17_s/COUT</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[0][B]</td>
<td>timer_instance/n16_s/CIN</td>
</tr>
<tr>
<td>1.527</td>
<td>0.231</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n16_s/SUM</td>
</tr>
<tr>
<td>1.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td>timer_instance/counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[0][B]</td>
<td>timer_instance/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 69.369%; route: 0.002, 0.366%; tC2Q: 0.202, 30.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_slide_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_slide_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>antiChatter_slide_0_s2/CLK</td>
</tr>
<tr>
<td>0.931</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">antiChatter_slide_0_s2/Q</td>
</tr>
<tr>
<td>1.071</td>
<td>0.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>antiChatter_slide_4_s5/I2</td>
</tr>
<tr>
<td>1.306</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">antiChatter_slide_4_s5/F</td>
</tr>
<tr>
<td>1.435</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">antiChatter_slide_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>antiChatter_slide_1_s0/CLK</td>
</tr>
<tr>
<td>0.741</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>antiChatter_slide_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 33.327%; route: 0.269, 38.168%; tC2Q: 0.201, 28.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_slide_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_slide_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>antiChatter_slide_0_s2/CLK</td>
</tr>
<tr>
<td>0.931</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">antiChatter_slide_0_s2/Q</td>
</tr>
<tr>
<td>1.071</td>
<td>0.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>antiChatter_slide_4_s5/I2</td>
</tr>
<tr>
<td>1.306</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">antiChatter_slide_4_s5/F</td>
</tr>
<tr>
<td>1.435</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td style=" font-weight:bold;">antiChatter_slide_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R26C25[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>antiChatter_slide_2_s0/CLK</td>
</tr>
<tr>
<td>0.741</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>antiChatter_slide_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 33.327%; route: 0.269, 38.168%; tC2Q: 0.201, 28.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>antiChatter_rotary1_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.106</td>
<td>1.106</td>
<td>tNET</td>
<td>FF</td>
<td>antiChatter_rotary1_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>antiChatter_rotary1_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>antiChatter_slide_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.106</td>
<td>1.106</td>
<td>tNET</td>
<td>FF</td>
<td>antiChatter_slide_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>antiChatter_slide_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>value_16_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.106</td>
<td>1.106</td>
<td>tNET</td>
<td>FF</td>
<td>value_16_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>value_16_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>value_14_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.106</td>
<td>1.106</td>
<td>tNET</td>
<td>FF</td>
<td>value_14_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>value_14_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>value_13_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.106</td>
<td>1.106</td>
<td>tNET</td>
<td>FF</td>
<td>value_13_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>value_13_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>value_15_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.106</td>
<td>1.106</td>
<td>tNET</td>
<td>FF</td>
<td>value_15_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>value_15_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/segment_led_inst/segment_out_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.106</td>
<td>1.106</td>
<td>tNET</td>
<td>FF</td>
<td>i4/segment_led_inst/segment_out_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>i4/segment_led_inst/segment_out_1_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/segment_led_inst/segment_out_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.106</td>
<td>1.106</td>
<td>tNET</td>
<td>FF</td>
<td>i4/segment_led_inst/segment_out_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>i4/segment_led_inst/segment_out_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/segment_led_inst/segment_out_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.106</td>
<td>1.106</td>
<td>tNET</td>
<td>FF</td>
<td>i4/segment_led_inst/segment_out_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>i4/segment_led_inst/segment_out_3_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/segment_led_inst/segment_out_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.106</td>
<td>1.106</td>
<td>tNET</td>
<td>FF</td>
<td>i4/segment_led_inst/segment_out_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.730</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>i4/segment_led_inst/segment_out_2_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>46</td>
<td>overflow_Z</td>
<td>3.938</td>
<td>1.106</td>
</tr>
<tr>
<td>24</td>
<td>n250_4</td>
<td>7.264</td>
<td>0.845</td>
</tr>
<tr>
<td>15</td>
<td>ROW2_d[1]</td>
<td>5.499</td>
<td>2.225</td>
</tr>
<tr>
<td>13</td>
<td>clk_d</td>
<td>7.559</td>
<td>0.261</td>
</tr>
<tr>
<td>13</td>
<td>ROW2_d[3]</td>
<td>6.060</td>
<td>2.062</td>
</tr>
<tr>
<td>13</td>
<td>n10_3</td>
<td>7.559</td>
<td>0.542</td>
</tr>
<tr>
<td>13</td>
<td>ROW2_d[2]</td>
<td>5.876</td>
<td>2.050</td>
</tr>
<tr>
<td>12</td>
<td>value[0]</td>
<td>5.953</td>
<td>0.778</td>
</tr>
<tr>
<td>12</td>
<td>value[1]</td>
<td>6.034</td>
<td>0.916</td>
</tr>
<tr>
<td>12</td>
<td>value[2]</td>
<td>5.760</td>
<td>0.922</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R26C32</td>
<td>80.56%</td>
</tr>
<tr>
<td>R25C26</td>
<td>79.17%</td>
</tr>
<tr>
<td>R27C31</td>
<td>76.39%</td>
</tr>
<tr>
<td>R27C30</td>
<td>73.61%</td>
</tr>
<tr>
<td>R27C28</td>
<td>70.83%</td>
</tr>
<tr>
<td>R26C30</td>
<td>65.28%</td>
</tr>
<tr>
<td>R25C25</td>
<td>63.89%</td>
</tr>
<tr>
<td>R26C31</td>
<td>62.50%</td>
</tr>
<tr>
<td>R27C32</td>
<td>56.94%</td>
</tr>
<tr>
<td>R25C29</td>
<td>54.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
