#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Oct  3 20:24:40 2025
# Process ID: 25900
# Current directory: Z:/EE_277/lab4/lab3_viv
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34512 Z:\EE_277\lab4\lab3_viv\lab3_viv.xpr
# Log file: Z:/EE_277/lab4/lab3_viv/vivado.log
# Journal file: Z:/EE_277/lab4/lab3_viv\vivado.jou
# Running On: DESKTOP-D2NNA1U, OS: Windows, CPU Frequency: 3700 MHz, CPU Physical cores: 16, Host memory: 17101 MB
#-----------------------------------------------------------
start_gui
open_project Z:/EE_277/lab4/lab3_viv/lab3_viv.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'Z:/EE_277/lab3/lab3_viv' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/EE_277/lab4/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'Z:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2552.312 ; gain = 424.457
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file Z:/EE_277/lab4/lab3_viv/lab3_viv.srcs/utils_1/imports/synth_1/lab3_bd_wrapper.dcp with file Z:/EE_277/lab4/lab3_viv/lab3_viv.runs/synth_1/lab3_bd_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Oct  3 20:25:24 2025] Launched synth_1...
Run output will be captured here: Z:/EE_277/lab4/lab3_viv/lab3_viv.runs/synth_1/runme.log
[Fri Oct  3 20:25:24 2025] Launched impl_1...
Run output will be captured here: Z:/EE_277/lab4/lab3_viv/lab3_viv.runs/impl_1/runme.log
open_bd_design {Z:/EE_277/lab4/lab3_viv/lab3_viv.srcs/sources_1/bd/lab3_bd/lab3_bd.bd}
Reading block design file <Z:/EE_277/lab4/lab3_viv/lab3_viv.srcs/sources_1/bd/lab3_bd/lab3_bd.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:AUP_advanced_SoC:1.0 - axi_gpio_asoc_0
Successfully read diagram <lab3_bd> from block design file <Z:/EE_277/lab4/lab3_viv/lab3_viv.srcs/sources_1/bd/lab3_bd/lab3_bd.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2649.660 ; gain = 30.746
set_property  ip_repo_paths  {z:/EE_277/lab4/ip_repo Z:/EE_277/repos/vivado-library} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/EE_277/lab4/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/EE_277/repos/vivado-library'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
set_property location {2.5 1238 -549} [get_bd_cells axi_vdma_0]
set_property -dict [list \
  CONFIG.c_addr_width {64} \
  CONFIG.c_include_s2mm {0} \
  CONFIG.c_mm2s_genlock_mode {0} \
  CONFIG.c_mm2s_linebuffer_depth {1024} \
  CONFIG.c_mm2s_max_burst_length {32} \
  CONFIG.c_num_fstores {2} \
] [get_bd_cells axi_vdma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0
endgroup
set_property location {5 1741 -506} [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.M_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.S_HAS_TREADY.VALUE_SRC PROPAGATED] [get_bd_cells axis_subset_converter_0]
set_property -dict [list \
  CONFIG.M_TDATA_NUM_BYTES {3} \
  CONFIG.S_TDATA_NUM_BYTES {4} \
  CONFIG.TDATA_REMAP {tdata[23:16],tdata[7:0],tdata[15:8]} \
] [get_bd_cells axis_subset_converter_0]
set_property location {3 1328 -292} [get_bd_cells axis_subset_converter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
set_property location {2 855 -559} [get_bd_cells v_axi4s_vid_out_0]
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_DATA_WIDTH.VALUE_SRC PROPAGATED CONFIG.C_S_AXIS_VIDEO_FORMAT.VALUE_SRC PROPAGATED] [get_bd_cells v_axi4s_vid_out_0]
set_property -dict [list \
  CONFIG.C_ADDR_WIDTH {12} \
  CONFIG.C_HAS_ASYNC_CLK {1} \
  CONFIG.C_VTG_MASTER_SLAVE {1} \
] [get_bd_cells v_axi4s_vid_out_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 rgb2dvi_0
endgroup
set_property location {4 1635 -526} [get_bd_cells rgb2dvi_0]
set_property -dict [list \
  CONFIG.kGenerateSerialClk {false} \
  CONFIG.kRstActiveHigh {false} \
] [get_bd_cells rgb2dvi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.2 v_tc_0
endgroup
set_property location {1 687 -572} [get_bd_cells v_tc_0]
set_property location {1 539 -620} [get_bd_cells v_tc_0]
set_property CONFIG.enable_detection {false} [get_bd_cells v_tc_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:axi_dynclk:1.2 axi_dynclk_0
endgroup
set_property location {4 1715 -282} [get_bd_cells axi_dynclk_0]
set_property location {4.5 1984 -426} [get_bd_cells axi_dynclk_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
expected number but got ""
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.CONST_VAL' method. expected number but got ""
set_property CONFIG.CONST_VAL {0} [get_bd_cells xlconstant_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins rgb2dvi_0/TMDS]
endgroup
set_property name hdmi_output [get_bd_intf_ports TMDS_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list \
  CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
  CONFIG.PCW_USE_S_AXI_HP1 {1} \
] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
set_property location {0.5 220 -645} [get_bd_cells xlconstant_0]
set_property location {1 208 -662} [get_bd_cells xlconstant_0]
set_property location {6 1984 -701} [get_bd_cells v_axi4s_vid_out_0]
set_property location {3 1133 -717} [get_bd_cells v_tc_0]
set_property location {2 583 -562} [get_bd_cells axi_vdma_0]
set_property location {4 1412 -660} [get_bd_cells xlconstant_0]
set_property location {2 1020 -567} [get_bd_cells v_tc_0]
set_property location {4 1595 -890} [get_bd_cells v_tc_0]
set_property location {2 1030 -511} [get_bd_cells axis_subset_converter_0]
set_property location {2 1010 -571} [get_bd_cells axis_subset_converter_0]
connect_bd_net [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk] [get_bd_pins axis_subset_converter_0/aclk]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_subset_converter_0/S_AXIS]
set_property location {1 743 -701} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins axis_subset_converter_0/aresetn]
set_property location {2.5 1353 -625} [get_bd_cells v_axi4s_vid_out_0]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
set_property location {4 1733 -659} [get_bd_cells rgb2dvi_0]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out] [get_bd_intf_pins rgb2dvi_0/RGB]
delete_bd_objs [get_bd_intf_nets v_axi4s_vid_out_0_vid_io_out]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out] [get_bd_intf_pins rgb2dvi_0/RGB]
set_property location {2 1097 -791} [get_bd_cells axi_dynclk_0]
set_property location {2 1002 -1063} [get_bd_cells axi_dynclk_0]
set_property location {2 984 -794} [get_bd_cells v_tc_0]
connect_bd_net [get_bd_pins axi_dynclk_0/REF_CLK_I] [get_bd_pins axi_dynclk_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins axi_dynclk_0/PXL_CLK_O] [get_bd_pins v_tc_0/clk]
delete_bd_objs [get_bd_nets axi_dynclk_0_PXL_CLK_O]
connect_bd_net [get_bd_pins axi_dynclk_0/PXL_CLK_O] [get_bd_pins v_tc_0/clk]
connect_bd_net [get_bd_pins axi_dynclk_0/PXL_CLK_O] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk]
connect_bd_net [get_bd_pins axi_dynclk_0/PXL_CLK_5X_O] [get_bd_pins rgb2dvi_0/SerialClk]
connect_bd_net [get_bd_pins axi_dynclk_0/LOCKED_O] [get_bd_pins rgb2dvi_0/aRst_n]
connect_bd_net [get_bd_pins rgb2dvi_0/PixelClk] [get_bd_pins axi_dynclk_0/PXL_CLK_O]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
regenerate_bd_layout -routing
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dynclk_0/REF_CLK_I]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dynclk_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dynclk_0/S_AXI_LITE]
Slave segment '/axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_vdma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_vdma_0/S_AXI_LITE]
Slave segment '/axi_vdma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4300_0000 [ 64K ]>.
INFO: [BD 5-455] Automation on '/axis_subset_converter_0/aclk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_vdma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP1} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
Slave segment '/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x0000_0000 [ 1G ]>.
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins v_axi4s_vid_out_0/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_tc_0/ctrl} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins v_tc_0/ctrl]
Slave segment '/v_tc_0/ctrl/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C2_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
set_property location {5 1710 572} [get_bd_cells v_tc_0]
undo
INFO: [Common 17-17] undo 'set_property location {5 1710 572} [get_bd_cells v_tc_0]'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout -routing'
set_property location {5 1694 543} [get_bd_cells v_tc_0]
export_ip_user_files -of_objects  [get_files Z:/EE_277/lab4/lab3_viv/lab3_viv.srcs/constrs_1/new/lab3_const.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 Z:/EE_277/lab4/lab3_viv/lab3_viv.srcs/constrs_1/new/lab3_const.xdc
add_files -fileset constrs_1 -norecurse Z:/EE_277/lab4/lab3_viv/lab3_viv.srcs/constrs_1/new/lab4_const.xdc
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [digilentinc.com:ip:axi_dynclk:1.2-17] /axi_dynclk_0FREQ_HZ of 100000000 propagated into CONFIG.kRefClkFreqHz
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video

validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2916.004 ; gain = 36.859
save_bd_design
Wrote  : <Z:\EE_277\lab4\lab3_viv\lab3_viv.srcs\sources_1\bd\lab3_bd\lab3_bd.bd> 
Wrote  : <Z:/EE_277/lab4/lab3_viv/lab3_viv.srcs/sources_1/bd/lab3_bd/ui/bd_7597735b.ui> 
make_wrapper -files [get_files Z:/EE_277/lab4/lab3_viv/lab3_viv.srcs/sources_1/bd/lab3_bd/lab3_bd.bd] -top
INFO: [BD 41-1662] The design 'lab3_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video

Verilog Output written to : z:/EE_277/lab4/lab3_viv/lab3_viv.gen/sources_1/bd/lab3_bd/synth/lab3_bd.v
Verilog Output written to : z:/EE_277/lab4/lab3_viv/lab3_viv.gen/sources_1/bd/lab3_bd/sim/lab3_bd.v
Verilog Output written to : z:/EE_277/lab4/lab3_viv/lab3_viv.gen/sources_1/bd/lab3_bd/hdl/lab3_bd_wrapper.v
make_wrapper -files [get_files Z:/EE_277/lab4/lab3_viv/lab3_viv.srcs/sources_1/bd/lab3_bd/lab3_bd.bd] -top
INFO: [BD 41-1662] The design 'lab3_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video

Wrote  : <Z:/EE_277/lab4/lab3_viv/lab3_viv.srcs/sources_1/bd/lab3_bd/ui/bd_7597735b.ui> 
Verilog Output written to : z:/EE_277/lab4/lab3_viv/lab3_viv.gen/sources_1/bd/lab3_bd/synth/lab3_bd.v
Verilog Output written to : z:/EE_277/lab4/lab3_viv/lab3_viv.gen/sources_1/bd/lab3_bd/sim/lab3_bd.v
Verilog Output written to : z:/EE_277/lab4/lab3_viv/lab3_viv.gen/sources_1/bd/lab3_bd/hdl/lab3_bd_wrapper.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file Z:/EE_277/lab4/lab3_viv/lab3_viv.srcs/utils_1/imports/synth_1/lab3_bd_wrapper.dcp with file Z:/EE_277/lab4/lab3_viv/lab3_viv.runs/synth_1/lab3_bd_wrapper.dcp
reset_run lab3_bd_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'lab3_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video

Wrote  : <Z:/EE_277/lab4/lab3_viv/lab3_viv.srcs/sources_1/bd/lab3_bd/ui/bd_7597735b.ui> 
Verilog Output written to : z:/EE_277/lab4/lab3_viv/lab3_viv.gen/sources_1/bd/lab3_bd/synth/lab3_bd.v
Verilog Output written to : z:/EE_277/lab4/lab3_viv/lab3_viv.gen/sources_1/bd/lab3_bd/sim/lab3_bd.v
Verilog Output written to : z:/EE_277/lab4/lab3_viv/lab3_viv.gen/sources_1/bd/lab3_bd/hdl/lab3_bd_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP1'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'z:/EE_277/lab4/lab3_viv/lab3_viv.gen/sources_1/bd/lab3_bd/ip/lab3_bd_auto_pc_0/lab3_bd_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'z:/EE_277/lab4/lab3_viv/lab3_viv.gen/sources_1/bd/lab3_bd/ip/lab3_bd_axi_vdma_0_0/lab3_bd_axi_vdma_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'z:/EE_277/lab4/lab3_viv/lab3_viv.gen/sources_1/bd/lab3_bd/ip/lab3_bd_axis_subset_converter_0_0/lab3_bd_axis_subset_converter_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'z:/EE_277/lab4/lab3_viv/lab3_viv.gen/sources_1/bd/lab3_bd/ip/lab3_bd_auto_pc_1/lab3_bd_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file z:/EE_277/lab4/lab3_viv/lab3_viv.gen/sources_1/bd/lab3_bd/hw_handoff/lab3_bd.hwh
Generated Hardware Definition File z:/EE_277/lab4/lab3_viv/lab3_viv.gen/sources_1/bd/lab3_bd/synth/lab3_bd.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab3_bd_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab3_bd_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab3_bd_axi_dynclk_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab3_bd_axi_vdma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab3_bd_axis_subset_converter_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab3_bd_rgb2dvi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab3_bd_rst_ps7_0_50M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab3_bd_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab3_bd_v_tc_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab3_bd_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab3_bd_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab3_bd_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab3_bd_axi_dynclk_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab3_bd_axi_vdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab3_bd_axis_subset_converter_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab3_bd_rgb2dvi_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab3_bd_v_tc_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab3_bd_rst_ps7_0_50M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab3_bd_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab3_bd_xbar_0
[Fri Oct  3 22:23:59 2025] Launched lab3_bd_processing_system7_0_0_synth_1, lab3_bd_rst_ps7_0_50M_0_synth_1, lab3_bd_axi_vdma_0_0_synth_1, lab3_bd_axi_dynclk_0_0_synth_1, lab3_bd_auto_pc_1_synth_1, lab3_bd_xbar_0_synth_1, lab3_bd_v_axi4s_vid_out_0_0_synth_1, lab3_bd_rgb2dvi_0_0_synth_1, lab3_bd_auto_pc_0_synth_1, lab3_bd_axis_subset_converter_0_0_synth_1, lab3_bd_v_tc_0_0_synth_1, synth_1...
Run output will be captured here:
lab3_bd_processing_system7_0_0_synth_1: Z:/EE_277/lab4/lab3_viv/lab3_viv.runs/lab3_bd_processing_system7_0_0_synth_1/runme.log
lab3_bd_rst_ps7_0_50M_0_synth_1: Z:/EE_277/lab4/lab3_viv/lab3_viv.runs/lab3_bd_rst_ps7_0_50M_0_synth_1/runme.log
lab3_bd_axi_vdma_0_0_synth_1: Z:/EE_277/lab4/lab3_viv/lab3_viv.runs/lab3_bd_axi_vdma_0_0_synth_1/runme.log
lab3_bd_axi_dynclk_0_0_synth_1: Z:/EE_277/lab4/lab3_viv/lab3_viv.runs/lab3_bd_axi_dynclk_0_0_synth_1/runme.log
lab3_bd_auto_pc_1_synth_1: Z:/EE_277/lab4/lab3_viv/lab3_viv.runs/lab3_bd_auto_pc_1_synth_1/runme.log
lab3_bd_xbar_0_synth_1: Z:/EE_277/lab4/lab3_viv/lab3_viv.runs/lab3_bd_xbar_0_synth_1/runme.log
lab3_bd_v_axi4s_vid_out_0_0_synth_1: Z:/EE_277/lab4/lab3_viv/lab3_viv.runs/lab3_bd_v_axi4s_vid_out_0_0_synth_1/runme.log
lab3_bd_rgb2dvi_0_0_synth_1: Z:/EE_277/lab4/lab3_viv/lab3_viv.runs/lab3_bd_rgb2dvi_0_0_synth_1/runme.log
lab3_bd_auto_pc_0_synth_1: Z:/EE_277/lab4/lab3_viv/lab3_viv.runs/lab3_bd_auto_pc_0_synth_1/runme.log
lab3_bd_axis_subset_converter_0_0_synth_1: Z:/EE_277/lab4/lab3_viv/lab3_viv.runs/lab3_bd_axis_subset_converter_0_0_synth_1/runme.log
lab3_bd_v_tc_0_0_synth_1: Z:/EE_277/lab4/lab3_viv/lab3_viv.runs/lab3_bd_v_tc_0_0_synth_1/runme.log
synth_1: Z:/EE_277/lab4/lab3_viv/lab3_viv.runs/synth_1/runme.log
[Fri Oct  3 22:23:59 2025] Launched impl_1...
Run output will be captured here: Z:/EE_277/lab4/lab3_viv/lab3_viv.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 3251.461 ; gain = 85.902
open_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  3 22:43:20 2025...
