verilog work "Divider.v"
verilog work "segment7.v"
