set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt08.v                 ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_rst.v             ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_mmr.v             ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_top.v             ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_acc.v             ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_single_acc.v      ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_eg.v              ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_eg_cnt.v          ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_eg_comb.v         ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_eg_step.v         ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_eg_pure.v         ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_eg_final.v        ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_eg_ctrl.v         ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_exprom.v          ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_kon.v             ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_lfo.v             ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_div.v             ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_mod.v             ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_op.v              ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_csr.v             ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_pg.v              ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_pg_inc.v          ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_pg_dt.v           ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_pg_sum.v          ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_pg_comb.v         ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_pm.v              ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_logsin.v          ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_reg.v             ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_reg_ch.v          ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_sh.v              ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_sh_rst.v          ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_sh24.v            ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_sumch.v           ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_timers.v          ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_pcm.v             ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/mixer/jt12_genmix.v    ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/mixer/jt12_decim.v     ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/mixer/jt12_interpol.v  ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/mixer/jt12_comb.v      ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/mixer/jt12_fm_uprate.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt12_dout.v            ]
# ADPCM
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/adpcm/jt10_adpcm.v     ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/adpcm/jt08_adpcm_acc.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/adpcm/jt10_adpcma_lut.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/adpcm/jt10_adpcmb.v    ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/adpcm/jt08_adpcmb_cnt.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/adpcm/jt10_adpcmb_gain.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/adpcm/jt08_adpcm_cnt.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/adpcm/jt10_adpcm_dbrom.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/adpcm/jt08_adpcm_drvA.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/adpcm/jt08_adpcm_drvB.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/adpcm/jt08_adpcm_gain.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/adpcm/jt10_cen_burst.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/adpcm/jt08_adpcm_rmul.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/adpcm/jt08_adpcmb_interpol.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt12/hdl/jt08_acc.v ]
