INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'IO_FIFO' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'IO_FIFO'...
WARNING:sim - A core named 'IO_FIFO' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'IO_FIFO'...
Delivering associated files for 'IO_FIFO'...
Delivering EJava files for 'IO_FIFO'...
Generating implementation netlist for 'IO_FIFO'...
INFO:sim - Pre-processing HDL files for 'IO_FIFO'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'IO_FIFO'
Running ngcbuild...
Writing VHO instantiation template for 'IO_FIFO'...
Writing VHDL behavioral simulation model for 'IO_FIFO'...
WARNING:sim - Overwriting existing file
   /home/yukiimai/Sandbox/2015_winter/aquila/New_IO/ipcore_dir/tmp/_cg/IO_FIFO/d
   oc/fifo_generator_v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
/home/yukiimai/Sandbox/2015_winter/aquila/New_IO/ipcore_dir/tmp/_cg/IO_FIFO
Delivered 1 file into directory
/home/yukiimai/Sandbox/2015_winter/aquila/New_IO/ipcore_dir/tmp/_cg/IO_FIFO
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'IO_FIFO'...
Generating metadata file...
Regenerating ISE project file for 'IO_FIFO'...
Generating ISE project...
XCO file found: IO_FIFO.xco
XMDF file found: IO_FIFO_xmdf.tcl
Adding
/home/yukiimai/Sandbox/2015_winter/aquila/New_IO/ipcore_dir/tmp/_cg/IO_FIFO.asy
-view all -origin_type imported
Adding
/home/yukiimai/Sandbox/2015_winter/aquila/New_IO/ipcore_dir/tmp/_cg/IO_FIFO.ngc
-view all -origin_type created
WARNING: ja is not supported as a language.  Using usenglish.
Checking file
"/home/yukiimai/Sandbox/2015_winter/aquila/New_IO/ipcore_dir/tmp/_cg/IO_FIFO.ngc
" for project device match ...
File
"/home/yukiimai/Sandbox/2015_winter/aquila/New_IO/ipcore_dir/tmp/_cg/IO_FIFO.ngc
" device information matches project device.
Adding
/home/yukiimai/Sandbox/2015_winter/aquila/New_IO/ipcore_dir/tmp/_cg/IO_FIFO.sym
-view all -origin_type imported
Adding
/home/yukiimai/Sandbox/2015_winter/aquila/New_IO/ipcore_dir/tmp/_cg/IO_FIFO.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/yukiimai/Sandbox/2015_winter/aquila/New_IO/ipcore_dir/tmp/_cg/IO_FIFO.
   vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/yukiimai/Sandbox/2015_winter/aquila/New_IO/ipcore_dir/tmp/_cg/IO_FIFO.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/IO_FIFO"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'IO_FIFO'.
