# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../cache_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/tools/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../../../cache.sv" \
"../../../../../../memory.sv" \

verilog xil_defaultlib  --include "../../../../cache_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/tools/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../../../vivado_cache_wrapper.v" \

sv xil_defaultlib  --include "../../../../cache_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/tools/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../cache_test.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" \
"../../../../cache_test.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" \
"../../../../cache_test.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0_pkg.sv" \
"../../../../cache_test.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0.sv" \

verilog xil_defaultlib  --include "../../../../cache_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/tools/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../cache_test.ip_user_files/bd/design_1/ip/design_1_vivado_cache_wrapper_0_0/sim/design_1_vivado_cache_wrapper_0_0.v" \
"../../../../cache_test.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../cache_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../cache_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/tools/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../../../cache_axi_verif.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
