#ifndef LPM_KERNEL_MAP_H
#define LPM_KERNEL_MAP_H 
#define SOC_ACPU_SCTRL_BASE_ADDR (0xFB21B000)
#define RESERVED_LPMX_CORE_PHYMEM_BASE 0x127C0000
#define RESERVED_LPMX_CORE_PHYMEM_SIZE (0x80000)
#define RESERVED_LPMCU_PHYMEM_BASE 0x12840000
#define RESERVED_LPMCU_PHYMEM_SIZE (0xC0000)
#define ATF_SUB_RESERVED_BL31_SHARE_MEM_PHYMEM_BASE 0x10941000
#define ATF_SUB_RESERVED_BL31_SHARE_MEM_PHYMEM_SIZE (0x10000)
#define SOC_ACPU_PERI_CRG_BASE_ADDR (0xFFB85000)
#define SOC_ACPU_PWR_STAT_BASE_ADDR (0xFF898000)
#define SOC_CRGPERIPH_PEREN0_ADDR(base) ((base) + (0x000UL))
#define SOC_CRGPERIPH_PERDIS0_ADDR(base) ((base) + (0x004UL))
#define SOC_CRGPERIPH_GENERAL_SEC_PEREN_ADDR(base) ((base) + (0xE00UL))
#define SOC_CRGPERIPH_GENERAL_SEC_PERDIS_ADDR(base) ((base) + (0xE04UL))
#define SOC_CRGPERIPH_PERRSTEN0_ADDR(base) ((base) + (0x060UL))
#define SOC_CRGPERIPH_PERRSTDIS0_ADDR(base) ((base) + (0x064UL))
#define SOC_CRGPERIPH_PEREN0_gt_clk_power_stat_START (28)
#define SOC_CRGPERIPH_PERDIS0_gt_clk_power_stat_START (28)
#define SOC_CRGPERIPH_PEREN0_gt_pclk_power_stat_START (30)
#define SOC_CRGPERIPH_PERDIS0_gt_pclk_power_stat_START (30)
#define SOC_CRGPERIPH_GENERAL_SEC_PEREN_gt_aclk_power_stat_START (18)
#define SOC_CRGPERIPH_GENERAL_SEC_PERDIS_gt_aclk_power_stat_START (18)
#define SOC_CRGPERIPH_PERRSTDIS0_ip_rst_power_stat_START (24)
#define SOC_CRGPERIPH_PERRSTEN0_ip_rst_power_stat_START (24)
#define SOC_SCTRL_SCINT_STAT4_lte_drx_arm_wakeup_int_START (0)
#define SOC_SCTRL_SCINT_STAT4_tds_drx_arm_wakeup_int_START (1)
#define SOC_SCTRL_SCINT_STAT4_g1_int_gbbp_to_cpu_on_START (2)
#define SOC_SCTRL_SCINT_STAT4_g2_int_gbbp_to_cpu_on_START (3)
#define SOC_SCTRL_SCINT_STAT4_w_cpu_int02_START (4)
#define SOC_SCTRL_SCINT_STAT4_cbbp_cpu_int01_START (5)
#define SOC_SCTRL_SCINT_STAT4_g3_int_gbbp_to_cpu_on_START (6)
#define SOC_SCTRL_SCINT_STAT4_w_cpu_int02_2_START (7)
#define SOC_SCTRL_SCINT_STAT4_lte2_drx_arm_wakeup_int_START (8)
#define SOC_SCTRL_SCINT_STAT4_ltev_drx_arm_wakeup_int_START (9)
#define SOC_SCTRL_SCINT_STAT4_nr_drx_arm_wakeup_int_START (10)
#define SOC_SCTRL_SCINT_STAT4_nr2_drx_arm_wakeup_int_START (11)
#define SOC_SCTRL_SCINT_MASK5_intr_timer130_START (0)
#define SOC_SCTRL_SCINT_MASK5_intr_timer131_START (1)
#define SOC_SCTRL_SCINT_MASK5_intr_timer140_START (2)
#define SOC_SCTRL_SCINT_MASK5_intr_timer141_START (3)
#define SOC_SCTRL_SCINT_MASK5_intr_timer150_START (4)
#define SOC_SCTRL_SCINT_MASK5_intr_timer151_START (5)
#define SOC_SCTRL_SCINT_MASK5_intr_timer160_START (6)
#define SOC_SCTRL_SCINT_MASK5_intr_timer161_START (7)
#define SOC_SCTRL_SCINT_MASK5_intr_timer170_START (8)
#define SOC_SCTRL_SCINT_MASK5_intr_timer171_START (9)
#define SOC_SCTRL_SCINT_MASK5_pcie0_l12wake_int_START (10)
#define SOC_SCTRL_SCINT_MASK5_intr_ao_wd1_START (11)
#define SOC_SCTRL_SCINT_MASK5_intr_wakeup_swing_enter_req_START (12)
#define SOC_SCTRL_SCINT_MASK5_intr_wakeup_swing_exit_req_START (13)
#define SOC_SCTRL_SCINT_MASK5_intr_lfc_mode_quit_to_sctrl_and_lpmcu_START (14)
#define SOC_SCTRL_SCINT_MASK5_intr_usb_sys_error_to_ao_wakeup_START (15)
#define SOC_SCTRL_SCINT_MASK5_intr_mspc_timer_sysfsm0_START (16)
#define SOC_SCTRL_SCINT_MASK5_intr_m7_ahb_dbg_timeout_lpmcu_START (17)
#define SOC_SCTRL_SCINT_MASK5_pcie1_l12wake_int_START (18)
#define SOC_SCTRL_SCINT_MASK5_intr_usb_sum_gic_lpmcu_iomcu_START (19)
#define SOC_SCTRL_SCINT_MASK5_intr_mspc_timer_sysfsm1_START (20)
#define SOC_SCTRL_SCINT_MASK1_intr_qic_probe_mspc_START (11)
#define SOC_SCTRL_SCINT_MASK1_intr_qic_probe_iomcu_START (12)
#define SOC_SCTRL_SCINT_MASK1_intr_qic_probe_asp_START (13)
#define SOC_SCTRL_SCINT_MASK1_intr_qic_probe_ao_START (14)
#define SOC_SCTRL_SCINT_MASK1_ao_ipc_mdm_START (15)
#define SOC_SCTRL_SCINT_MASK1_ao_ipc_gic_START (16)
#define SOC_SCTRL_SCINT_MASK1_ao_ipc_lpmcu_START (17)
#define SOC_SCTRL_SCINT_MASK1_ao_ipc_asp_START (19)
#define SOC_SCTRL_SCINT_MASK1_ao_ipc_iomcu_START (21)
#define SOC_SCTRL_SCINT_MASK1_ao_ioc_START (28)
#define SOC_SCTRL_SCINT_MASK1_se_gpio1_START (29)
#define SOC_SCTRL_SCINT_MASK1_mad_int_START (30)
#define SOC_SCTRL_SCINT_MASK1_intr_ao_wd_START (31)
#define SOC_SCTRL_SCINT_MASK3_intr_peri_gpio_wakeup_START (0)
#define SOC_SCTRL_SCINT_MASK3_vad_int_START (24)
#define SOC_SCTRL_SCINT_MASK4_lte_drx_arm_wakeup_int_START (0)
#define SOC_SCTRL_SCINT_MASK4_tds_drx_arm_wakeup_int_START (1)
#define SOC_SCTRL_SCINT_MASK4_g1_int_gbbp_to_cpu_on_START (2)
#define SOC_SCTRL_SCINT_MASK4_g2_int_gbbp_to_cpu_on_START (3)
#define SOC_SCTRL_SCINT_MASK4_w_cpu_int02_START (4)
#define SOC_SCTRL_SCINT_MASK4_cbbp_cpu_int01_START (5)
#define SOC_SCTRL_SCINT_MASK4_g3_int_gbbp_to_cpu_on_START (6)
#define SOC_SCTRL_SCINT_MASK4_w_cpu_int02_2_START (7)
#define SOC_SCTRL_SCINT_MASK4_lte2_drx_arm_wakeup_int_START (8)
#define SOC_SCTRL_SCINT_MASK4_ltev_drx_arm_wakeup_int_START (9)
#define SOC_SCTRL_SCINT_MASK4_nr_drx_arm_wakeup_int_START (10)
#define SOC_SCTRL_SCINT_MASK4_nr2_drx_arm_wakeup_int_START (11)
#define SOC_SCTRL_SCINT_STAT5_intr_timer130_START (0)
#define SOC_SCTRL_SCINT_STAT5_intr_timer131_START (1)
#define SOC_SCTRL_SCINT_STAT5_intr_timer140_START (2)
#define SOC_SCTRL_SCINT_STAT5_intr_timer141_START (3)
#define SOC_SCTRL_SCINT_STAT5_intr_timer150_START (4)
#define SOC_SCTRL_SCINT_STAT5_intr_timer151_START (5)
#define SOC_SCTRL_SCINT_STAT5_intr_timer160_START (6)
#define SOC_SCTRL_SCINT_STAT5_intr_timer161_START (7)
#define SOC_SCTRL_SCINT_STAT5_intr_timer170_START (8)
#define SOC_SCTRL_SCINT_STAT5_intr_timer171_START (9)
#define SOC_SCTRL_SCINT_STAT5_pcie0_l12wake_int_START (10)
#define SOC_SCTRL_SCINT_STAT5_intr_ao_wd1_START (11)
#define SOC_SCTRL_SCINT_STAT5_intr_wakeup_swing_enter_req_START (12)
#define SOC_SCTRL_SCINT_STAT5_intr_wakeup_swing_exit_req_START (13)
#define SOC_SCTRL_SCINT_STAT5_intr_lfc_mode_quit_to_sctrl_and_lpmcu_START (14)
#define SOC_SCTRL_SCINT_STAT5_intr_usb_sys_error_to_ao_wakeup_START (15)
#define SOC_SCTRL_SCINT_STAT5_intr_mspc_timer_sysfsm0_START (16)
#define SOC_SCTRL_SCINT_STAT5_intr_m7_ahb_dbg_timeout_lpmcu_START (17)
#define SOC_SCTRL_SCINT_STAT5_pcie1_l12wake_int_START (18)
#define SOC_SCTRL_SCINT_STAT5_intr_usb_sum_gic_lpmcu_iomcu_START (19)
#define SOC_SCTRL_SCINT_STAT5_intr_mspc_timer_sysfsm1_START (20)
#endif
