## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Sun Oct 20 15:18:11 Kaliningrad Standard Time 2013
##
vlib work
vcom -explicit  -93 "Device3.vhd"
vlog +acc  "TestWave3.tfw"
vlog +acc  "C:/Xilinx/10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work TestWave3 glbl
do {TestWave3_wave.fdo}
view wave
view structure
view signals
run 25000ns
do {TestWave3.udo}
