add r0, r0, r0, ror #7 
cmp r1, r2 
eorlt r2, r3, r1 
mov r3, r2 
lsl r0, r0, r3 
