#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jul 16 18:22:50 2025
# Process ID         : 946614
# Current directory  : /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip
# Command line       : vivado -notrace -mode batch -source run_ippack.tcl
# Log file           : /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/vivado.log
# Journal file       : /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/vivado.jou
# Running On         : c04
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : AMD EPYC 9654 96-Core Processor
# CPU Frequency      : 1519.218 MHz
# CPU Physical cores : 192
# CPU Logical cores  : 384
# Host memory        : 811201 MB
# Swap memory        : 8589 MB
# Total Virtual      : 819791 MB
# Available Virtual  : 798206 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/FFT_DIT_RN_data.json outdir=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip srcdir=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/misc
INFO: Copied 51 verilog file(s) to /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/hdl/verilog
INFO: Copied 42 vhdl file(s) to /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/hdl/vhdl
Generating 3 subcores in /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/hdl/ip.tmp:
impl/misc/FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1_ip.tcl
impl/misc/FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1_ip.tcl
impl/misc/FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1_ip.tcl
INFO: Using COE_DIR=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/hdl/verilog
INFO: Generating FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1_ip via file impl/misc/FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/tools/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1_ip'...
INFO: Done generating FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1_ip via file impl/misc/FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1_ip.tcl
INFO: Generating FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1_ip via file impl/misc/FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1_ip'...
INFO: Done generating FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1_ip via file impl/misc/FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1_ip.tcl
INFO: Generating FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1_ip via file impl/misc/FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1_ip'...
INFO: Done generating FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1_ip via file impl/misc/FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1_ip.tcl
INFO: Import ports from HDL: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/hdl/vhdl/FFT_DIT_RN.vhd (FFT_DIT_RN)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add ap_fifo interface in_r
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/tools/Vivado/2024.2/data/ip'.
INFO: Add ap_fifo interface out_r
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/component.xml
INFO: Created IP archive /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/xilinx_com_hls_FFT_DIT_RN_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed Jul 16 18:31:03 2025...
