

================================================================
== Vivado HLS Report for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s'
================================================================
* Date:           Wed Dec 27 21:19:40 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 25.00 ns | 3.234 ns |   3.12 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%kernel_window_35_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_35_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 2 'read' 'kernel_window_35_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%kernel_window_34_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_34_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 3 'read' 'kernel_window_34_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%kernel_window_33_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_33_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 4 'read' 'kernel_window_33_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kernel_window_32_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_32_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 5 'read' 'kernel_window_32_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kernel_window_31_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_31_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 6 'read' 'kernel_window_31_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kernel_window_30_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_30_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 7 'read' 'kernel_window_30_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%kernel_window_29_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_29_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 8 'read' 'kernel_window_29_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_window_28_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_28_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 9 'read' 'kernel_window_28_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%kernel_window_23_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_23_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 10 'read' 'kernel_window_23_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_window_22_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_22_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 11 'read' 'kernel_window_22_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_window_21_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_21_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 12 'read' 'kernel_window_21_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_window_20_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_20_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 13 'read' 'kernel_window_20_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_window_19_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_19_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 14 'read' 'kernel_window_19_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_window_18_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_18_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 15 'read' 'kernel_window_18_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_window_17_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_17_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 16 'read' 'kernel_window_17_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_window_11_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_11_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 17 'read' 'kernel_window_11_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_window_10_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_10_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 18 'read' 'kernel_window_10_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_window_8_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_8_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 19 'read' 'kernel_window_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_window_7_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_7_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 20 'read' 'kernel_window_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_window_6_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_6_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 21 'read' 'kernel_window_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_window_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_4_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 22 'read' 'kernel_window_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_elem_data_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_3_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 23 'read' 'in_elem_data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_elem_data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_2_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 24 'read' 'in_elem_data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_elem_data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_1_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 25 'read' 'in_elem_data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_elem_data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_0_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 26 'read' 'in_elem_data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:226]   --->   Operation 27 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%DataOut_V_8 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_0_0, i64 0, i64 5), i16 %in_elem_data_0_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 28 'memshiftread' 'DataOut_V_8' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 6> <ShiftMem>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%DataOut_V_9 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_1_0, i64 0, i64 5), i16 %DataOut_V_8, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 29 'memshiftread' 'DataOut_V_9' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 6> <ShiftMem>
ST_1 : Operation 30 [1/1] (1.61ns)   --->   "%DataOut_V_10 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_0_1, i64 0, i64 5), i16 %in_elem_data_1_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 30 'memshiftread' 'DataOut_V_10' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 6> <ShiftMem>
ST_1 : Operation 31 [1/1] (1.61ns)   --->   "%DataOut_V_11 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_1_1, i64 0, i64 5), i16 %DataOut_V_10, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 31 'memshiftread' 'DataOut_V_11' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 6> <ShiftMem>
ST_1 : Operation 32 [1/1] (1.61ns)   --->   "%DataOut_V_12 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_0_2, i64 0, i64 5), i16 %in_elem_data_2_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 32 'memshiftread' 'DataOut_V_12' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 6> <ShiftMem>
ST_1 : Operation 33 [1/1] (1.61ns)   --->   "%DataOut_V_13 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_1_2, i64 0, i64 5), i16 %DataOut_V_12, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 33 'memshiftread' 'DataOut_V_13' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 6> <ShiftMem>
ST_1 : Operation 34 [1/1] (1.61ns)   --->   "%DataOut_V_14 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_0_3, i64 0, i64 5), i16 %in_elem_data_3_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 34 'memshiftread' 'DataOut_V_14' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 6> <ShiftMem>
ST_1 : Operation 35 [1/1] (1.61ns)   --->   "%DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_1_3, i64 0, i64 5), i16 %DataOut_V_14, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 35 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 6> <ShiftMem>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%newret = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %kernel_window_4_V_read_1, 0" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 36 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%newret1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret, i16 %kernel_window_6_V_read_1, 1" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 37 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%newret2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret1, i16 %kernel_window_7_V_read_1, 2" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 38 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%newret3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret2, i16 %kernel_window_17_V_read_1, 3" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 39 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%newret4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret3, i16 %kernel_window_18_V_read_1, 4" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 40 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%newret5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret4, i16 %kernel_window_19_V_read_1, 5" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 41 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%newret6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret5, i16 %kernel_window_28_V_read_1, 6" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 42 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%newret7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret6, i16 %kernel_window_29_V_read_1, 7" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 43 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%newret8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret7, i16 %kernel_window_30_V_read_1, 8" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 44 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%newret9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret8, i16 %kernel_window_31_V_read_1, 9" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 45 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%newret10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret9, i16 %kernel_window_8_V_read_1, 10" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 46 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%newret11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret10, i16 %kernel_window_10_V_read_1, 11" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 47 'insertvalue' 'newret11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%newret12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret11, i16 %kernel_window_11_V_read_1, 12" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 48 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%newret13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret12, i16 %DataOut_V_9, 13" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 49 'insertvalue' 'newret13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%newret14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret13, i16 %DataOut_V_11, 14" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 50 'insertvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%newret15 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret14, i16 %DataOut_V_13, 15" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 51 'insertvalue' 'newret15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%newret16 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret15, i16 %DataOut_V, 16" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 52 'insertvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%newret17 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret16, i16 %kernel_window_20_V_read_1, 17" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 53 'insertvalue' 'newret17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%newret18 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret17, i16 %kernel_window_21_V_read_1, 18" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 54 'insertvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%newret19 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret18, i16 %kernel_window_22_V_read_1, 19" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 55 'insertvalue' 'newret19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%newret20 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret19, i16 %kernel_window_23_V_read_1, 20" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 56 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%newret21 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret20, i16 %DataOut_V_8, 21" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 57 'insertvalue' 'newret21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%newret22 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret21, i16 %DataOut_V_10, 22" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 58 'insertvalue' 'newret22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%newret23 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret22, i16 %DataOut_V_12, 23" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 59 'insertvalue' 'newret23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%newret24 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret23, i16 %DataOut_V_14, 24" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 60 'insertvalue' 'newret24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%newret25 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret24, i16 %kernel_window_32_V_read_1, 25" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 61 'insertvalue' 'newret25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%newret26 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret25, i16 %kernel_window_33_V_read_1, 26" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 62 'insertvalue' 'newret26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%newret27 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret26, i16 %kernel_window_34_V_read_1, 27" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 63 'insertvalue' 'newret27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%newret28 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret27, i16 %kernel_window_35_V_read_1, 28" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 64 'insertvalue' 'newret28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%newret29 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret28, i16 %in_elem_data_0_V_read_1, 29" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 65 'insertvalue' 'newret29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%newret30 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret29, i16 %in_elem_data_1_V_read_1, 30" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 66 'insertvalue' 'newret30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%newret31 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret30, i16 %in_elem_data_2_V_read_1, 31" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 67 'insertvalue' 'newret31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%newret32 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret31, i16 %in_elem_data_3_V_read_1, 32" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 68 'insertvalue' 'newret32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret32" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 69 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 25ns, clock uncertainty: 3.12ns.

 <State 1>: 3.23ns
The critical path consists of the following:
	wire read on port 'in_elem_data_3_V_read' (firmware/nnet_utils/nnet_conv_stream.h:221) [47]  (0 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv_stream.h:246) [58]  (1.62 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv_stream.h:246) [59]  (1.62 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
