# multiper
2-Bit by 3-Bit Multiplier in Gate-Level Verilog HDL
