// Seed: 3364179467
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    input  id_3,
    output id_4
    , id_7,
    input  id_5,
    output id_6
);
  logic id_8;
  assign id_6 = 1;
  logic id_9;
  logic id_10;
  always @(id_2 or {id_3{id_8}}) SystemTFIdentifier(id_10, 1'h0);
  always @(posedge id_2 or negedge 1) id_9 = 1 + 1'b0;
  logic id_11;
  logic id_12 = id_2, id_13;
  type_23(
      id_4, id_5 == 1, 1
  );
  assign id_10 = id_7[1] ? 1 : 1'h0;
  logic id_14;
  type_25 id_15 (
      .id_0(SystemTFIdentifier),
      .id_1((id_8)),
      .id_2(id_11)
  );
  assign id_4 = id_13;
  logic id_16;
  logic id_17;
  assign id_8 = 1'h0;
endmodule
