{
  "DESIGN_NAME": "counter",
  "VERILOG_FILES": ["dir::counter.v"],
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 10.0,
  "CLOCK_NET": "clk",
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 200 200",
  "FP_CORE_UTIL": 45,
  "PL_TARGET_DENSITY": 0.5,
  "FP_PDN_VPITCH": 50,
  "FP_PDN_HPITCH": 50,
  "DIODE_INSERTION_STRATEGY": 4,
  "RUN_CVC": 0
}