

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Tue Oct  3 19:34:10 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       Filter_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    36.105|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  108178|  108178|  108178|  108178|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  108176|  108176|        22|          5|          1|  21632|    yes   |
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    517|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     10|     676|   1649|    -|
|Memory           |       10|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    368|    -|
|Register         |        0|      -|    1406|    224|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       10|     11|    2082|   2758|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|      5|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_kbM_U1  |conv_1_fadd_32ns_kbM  |        0|      2|  177|  385|    0|
    |conv_1_fadd_32ns_kbM_U2  |conv_1_fadd_32ns_kbM  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_mb6_U5  |conv_1_fcmp_32ns_mb6  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_lbW_U3  |conv_1_fmul_32ns_lbW  |        0|      3|  128|  320|    0|
    |conv_1_fmul_32ns_lbW_U4  |conv_1_fmul_32ns_lbW  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     10|  676| 1649|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_1_mac_muladdncg_U6  |conv_1_mac_muladdncg  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U           |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_0_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_1_0_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_2_0_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_0_0_U  |conv_1_conv_1_weieOg  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_1_0_U  |conv_1_conv_1_weifYi  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_2_0_U  |conv_1_conv_1_weig8j  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_0_0_U  |conv_1_conv_1_weihbi  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_1_0_U  |conv_1_conv_1_weiibs  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_2_0_U  |conv_1_conv_1_weijbC  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |       10|  0|   0|    0|   320|  320|    10|        10240|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_694_p2       |     +    |      0|  0|  13|           1|          11|
    |add_ln26_10_fu_801_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln26_11_fu_667_p2    |     +    |      0|  0|  15|           2|           5|
    |add_ln26_12_fu_749_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln26_13_fu_806_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln26_14_fu_815_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln26_1_fu_463_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_3_fu_595_p2     |     +    |      0|  0|  15|           1|           5|
    |add_ln26_4_fu_627_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_5_fu_736_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_6_fu_787_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_7_fu_638_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln26_8_fu_656_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_9_fu_792_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_fu_533_p2       |     +    |      0|  0|  15|           2|           5|
    |add_ln35_2_fu_857_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln35_fu_555_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln8_fu_475_p2        |     +    |      0|  0|  21|          15|           1|
    |c_fu_457_p2              |     +    |      0|  0|  15|           5|           1|
    |f_fu_832_p2              |     +    |      0|  0|  15|           1|           6|
    |r_fu_451_p2              |     +    |      0|  0|  15|           5|           1|
    |sub_ln26_1_fu_730_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_781_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_fu_527_p2       |     -    |      0|  0|  13|          11|          11|
    |and_ln34_fu_904_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_589_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_481_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln14_fu_583_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln34_1_fu_892_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_886_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_469_p2       |   icmp   |      0|  0|  13|          15|          15|
    |or_ln34_fu_898_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_601_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_700_p3    |  select  |      0|  0|  11|           1|           1|
    |select_ln35_1_fu_495_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_2_fu_539_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_3_fu_547_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln35_4_fu_561_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln35_5_fu_569_p3  |  select  |      0|  0|   5|           1|           2|
    |select_ln35_6_fu_607_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln35_7_fu_615_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_8_fu_644_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_9_fu_673_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_fu_487_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_577_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 517|         273|         303|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_369_p4               |   9|          2|    5|         10|
    |ap_phi_mux_f_0_phi_fu_380_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten30_phi_fu_336_p4  |   9|          2|   15|         30|
    |ap_phi_mux_indvar_flatten_phi_fu_358_p4    |   9|          2|   11|         22|
    |ap_phi_mux_r_0_phi_fu_347_p4               |   9|          2|    5|         10|
    |c_0_reg_365                                |   9|          2|    5|         10|
    |conv_input_address0                        |  33|          6|   10|         60|
    |conv_input_address1                        |  27|          5|   10|         50|
    |f_0_reg_376                                |   9|          2|    6|         12|
    |grp_fu_387_p0                              |  21|          4|   32|        128|
    |grp_fu_387_p1                              |  33|          6|   32|        192|
    |grp_fu_392_p0                              |  21|          4|   32|        128|
    |grp_fu_392_p1                              |  33|          6|   32|        192|
    |grp_fu_396_p0                              |  33|          6|   32|        192|
    |grp_fu_403_p0                              |  27|          5|   32|        160|
    |indvar_flatten30_reg_332                   |   9|          2|   15|         30|
    |indvar_flatten_reg_354                     |   9|          2|   11|         22|
    |r_0_reg_343                                |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 368|         72|  298|       1280|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln26_10_reg_1131              |  11|   0|   11|          0|
    |add_ln26_14_reg_1141              |  11|   0|   11|          0|
    |add_ln26_6_reg_1121               |  11|   0|   11|          0|
    |add_ln35_reg_954                  |   5|   0|    5|          0|
    |add_ln8_reg_932                   |  15|   0|   15|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |c_0_reg_365                       |   5|   0|    5|          0|
    |conv_1_bias_load_reg_1211         |  32|   0|   32|          0|
    |conv_1_weights_0_2_0_2_reg_1086   |  32|   0|   32|          0|
    |conv_1_weights_1_0_0_2_reg_1091   |  32|   0|   32|          0|
    |conv_1_weights_1_1_0_2_reg_1096   |  32|   0|   32|          0|
    |conv_1_weights_1_2_0_2_reg_1101   |  32|   0|   32|          0|
    |conv_1_weights_2_0_0_2_reg_1106   |  32|   0|   32|          0|
    |conv_1_weights_2_1_0_2_reg_1111   |  32|   0|   32|          0|
    |conv_1_weights_2_2_0_2_reg_1116   |  32|   0|   32|          0|
    |f_0_reg_376                       |   6|   0|    6|          0|
    |f_reg_1181                        |   6|   0|    6|          0|
    |icmp_ln8_reg_928                  |   1|   0|    1|          0|
    |indvar_flatten30_reg_332          |  15|   0|   15|          0|
    |indvar_flatten_reg_354            |  11|   0|   11|          0|
    |r_0_reg_343                       |   5|   0|    5|          0|
    |reg_425                           |  32|   0|   32|          0|
    |reg_431                           |  32|   0|   32|          0|
    |reg_436                           |  32|   0|   32|          0|
    |reg_441                           |  32|   0|   32|          0|
    |reg_446                           |  32|   0|   32|          0|
    |select_ln11_reg_1049              |  11|   0|   11|          0|
    |select_ln35_1_reg_937             |   5|   0|    5|          0|
    |select_ln35_2_reg_948             |   5|   0|    5|          0|
    |select_ln35_6_reg_960             |   6|   0|    6|          0|
    |select_ln35_7_reg_966             |   5|   0|    5|          0|
    |select_ln35_9_reg_994             |   5|   0|    5|          0|
    |sub_ln26_1_reg_1054               |   9|   0|   11|          2|
    |sub_ln26_reg_943                  |   9|   0|   11|          2|
    |tmp_1_0_1_reg_1146                |  32|   0|   32|          0|
    |tmp_1_1_1_reg_1171                |  32|   0|   32|          0|
    |tmp_1_1_1_reg_1171_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_2_reg_1176                |  32|   0|   32|          0|
    |tmp_1_1_2_reg_1176_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_reg_1161                  |  32|   0|   32|          0|
    |tmp_1_2_1_reg_1191                |  32|   0|   32|          0|
    |tmp_1_2_2_reg_1196                |  32|   0|   32|          0|
    |tmp_1_2_reg_1186                  |  32|   0|   32|          0|
    |tmp_1_2_reg_1186_pp0_iter2_reg    |  32|   0|   32|          0|
    |w_sum_3_1_1_reg_1201              |  32|   0|   32|          0|
    |zext_ln26_reg_999                 |   6|   0|   64|         58|
    |zext_ln35_2_reg_972               |   5|   0|   11|          6|
    |zext_ln35_3_reg_983               |   5|   0|   11|          6|
    |zext_ln35_4_reg_1065              |   5|   0|   11|          6|
    |icmp_ln8_reg_928                  |  64|  32|    1|          0|
    |select_ln35_1_reg_937             |  64|  32|    5|          0|
    |select_ln35_6_reg_960             |  64|  32|    6|          0|
    |select_ln35_7_reg_966             |  64|  32|    5|          0|
    |tmp_1_2_1_reg_1191                |  64|  32|   32|          0|
    |tmp_1_2_2_reg_1196                |  64|  32|   32|          0|
    |zext_ln26_reg_999                 |  64|  32|   64|         58|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1406| 224| 1183|        138|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   10|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_input_address1  | out |   10|  ap_memory |  conv_input  |     array    |
|conv_input_ce1       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q1        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 5, D = 22, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 24 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 2 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %conv_input) nounwind, !map !7"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %1" [conv/conv_1.cpp:8]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 10.9>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten30 = phi i15 [ 0, %0 ], [ %add_ln8, %Filter1_Loop ]" [conv/conv_1.cpp:8]   --->   Operation 29 'phi' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln35_1, %Filter1_Loop ]" [conv/conv_1.cpp:35]   --->   Operation 30 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %select_ln11, %Filter1_Loop ]" [conv/conv_1.cpp:11]   --->   Operation 31 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln35_7, %Filter1_Loop ]" [conv/conv_1.cpp:35]   --->   Operation 32 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %f, %Filter1_Loop ]"   --->   Operation 33 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv/conv_1.cpp:26]   --->   Operation 34 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [conv/conv_1.cpp:26]   --->   Operation 35 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %c_0, 2" [conv/conv_1.cpp:26]   --->   Operation 36 'add' 'add_ln26_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (2.31ns)   --->   "%icmp_ln8 = icmp eq i15 %indvar_flatten30, -11136" [conv/conv_1.cpp:8]   --->   Operation 37 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.94ns)   --->   "%add_ln8 = add i15 %indvar_flatten30, 1" [conv/conv_1.cpp:8]   --->   Operation 38 'add' 'add_ln8' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %Filter1_Loop" [conv/conv_1.cpp:8]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.88ns)   --->   "%icmp_ln11 = icmp eq i11 %indvar_flatten, 832" [conv/conv_1.cpp:11]   --->   Operation 40 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.21ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i5 0, i5 %c_0" [conv/conv_1.cpp:35]   --->   Operation 41 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.21ns)   --->   "%select_ln35_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [conv/conv_1.cpp:35]   --->   Operation 42 'select' 'select_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln35_1, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 43 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i10 %tmp_1 to i11" [conv/conv_1.cpp:26]   --->   Operation 44 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln35_1, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 45 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i7 %tmp_2 to i11" [conv/conv_1.cpp:26]   --->   Operation 46 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i11 %zext_ln26_1, %zext_ln26_2" [conv/conv_1.cpp:26]   --->   Operation 47 'sub' 'sub_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 2, %r_0" [conv/conv_1.cpp:26]   --->   Operation 48 'add' 'add_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.21ns)   --->   "%select_ln35_2 = select i1 %icmp_ln11, i5 %add_ln26, i5 %r" [conv/conv_1.cpp:35]   --->   Operation 49 'select' 'select_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%select_ln35_3 = select i1 %icmp_ln11, i5 3, i5 2" [conv/conv_1.cpp:35]   --->   Operation 50 'select' 'select_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln35 = add i5 %r_0, %select_ln35_3" [conv/conv_1.cpp:35]   --->   Operation 51 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_8)   --->   "%select_ln35_4 = select i1 %icmp_ln11, i5 1, i5 %c" [conv/conv_1.cpp:35]   --->   Operation 52 'select' 'select_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_9)   --->   "%select_ln35_5 = select i1 %icmp_ln11, i5 2, i5 %add_ln26_1" [conv/conv_1.cpp:35]   --->   Operation 53 'select' 'select_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [conv/conv_1.cpp:35]   --->   Operation 54 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [conv/conv_1.cpp:14]   --->   Operation 55 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln14, %xor_ln35" [conv/conv_1.cpp:35]   --->   Operation 56 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 1, %select_ln35" [conv/conv_1.cpp:26]   --->   Operation 57 'add' 'add_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_6)   --->   "%or_ln35 = or i1 %and_ln35, %icmp_ln11" [conv/conv_1.cpp:35]   --->   Operation 58 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln35_6 = select i1 %or_ln35, i6 0, i6 %f_0" [conv/conv_1.cpp:35]   --->   Operation 59 'select' 'select_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.21ns)   --->   "%select_ln35_7 = select i1 %and_ln35, i5 %add_ln26_3, i5 %select_ln35" [conv/conv_1.cpp:35]   --->   Operation 60 'select' 'select_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %select_ln35_7 to i11" [conv/conv_1.cpp:35]   --->   Operation 61 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.63ns)   --->   "%add_ln26_4 = add i11 %sub_ln26, %zext_ln35_2" [conv/conv_1.cpp:26]   --->   Operation 62 'add' 'add_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i11 %add_ln26_4 to i64" [conv/conv_1.cpp:26]   --->   Operation 63 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [784 x float]* %conv_input, i64 0, i64 %zext_ln26_7" [conv/conv_1.cpp:26]   --->   Operation 64 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.78ns)   --->   "%add_ln26_7 = add i5 2, %select_ln35" [conv/conv_1.cpp:26]   --->   Operation 65 'add' 'add_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln35_8 = select i1 %and_ln35, i5 %add_ln26_7, i5 %select_ln35_4" [conv/conv_1.cpp:35]   --->   Operation 66 'select' 'select_ln35_8' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i5 %select_ln35_8 to i11" [conv/conv_1.cpp:35]   --->   Operation 67 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.63ns)   --->   "%add_ln26_8 = add i11 %sub_ln26, %zext_ln35_3" [conv/conv_1.cpp:26]   --->   Operation 68 'add' 'add_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i11 %add_ln26_8 to i64" [conv/conv_1.cpp:26]   --->   Operation 69 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%conv_input_addr_3 = getelementptr [784 x float]* %conv_input, i64 0, i64 %zext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 70 'getelementptr' 'conv_input_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.78ns)   --->   "%add_ln26_11 = add i5 3, %select_ln35" [conv/conv_1.cpp:26]   --->   Operation 71 'add' 'add_ln26_11' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln35_9 = select i1 %and_ln35, i5 %add_ln26_11, i5 %select_ln35_5" [conv/conv_1.cpp:35]   --->   Operation 72 'select' 'select_ln35_9' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %select_ln35_6 to i64" [conv/conv_1.cpp:26]   --->   Operation 73 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%conv_1_weights_0_0_0_1 = getelementptr [32 x float]* @conv_1_weights_0_0_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 74 'getelementptr' 'conv_1_weights_0_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%conv_1_weights_0_0_0_2 = load float* %conv_1_weights_0_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 75 'load' 'conv_1_weights_0_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 76 'load' 'conv_input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%conv_1_weights_0_1_0_1 = getelementptr [32 x float]* @conv_1_weights_0_1_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 77 'getelementptr' 'conv_1_weights_0_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (3.25ns)   --->   "%conv_1_weights_0_1_0_2 = load float* %conv_1_weights_0_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 78 'load' 'conv_1_weights_0_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 79 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 79 'load' 'conv_input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%conv_1_weights_0_2_0_1 = getelementptr [32 x float]* @conv_1_weights_0_2_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 80 'getelementptr' 'conv_1_weights_0_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (3.25ns)   --->   "%conv_1_weights_0_2_0_2 = load float* %conv_1_weights_0_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 81 'load' 'conv_1_weights_0_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%conv_1_weights_1_0_0_1 = getelementptr [32 x float]* @conv_1_weights_1_0_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 82 'getelementptr' 'conv_1_weights_1_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (3.25ns)   --->   "%conv_1_weights_1_0_0_2 = load float* %conv_1_weights_1_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 83 'load' 'conv_1_weights_1_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%conv_1_weights_1_1_0_1 = getelementptr [32 x float]* @conv_1_weights_1_1_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 84 'getelementptr' 'conv_1_weights_1_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%conv_1_weights_1_1_0_2 = load float* %conv_1_weights_1_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 85 'load' 'conv_1_weights_1_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%conv_1_weights_1_2_0_1 = getelementptr [32 x float]* @conv_1_weights_1_2_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 86 'getelementptr' 'conv_1_weights_1_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (3.25ns)   --->   "%conv_1_weights_1_2_0_2 = load float* %conv_1_weights_1_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 87 'load' 'conv_1_weights_1_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%conv_1_weights_2_0_0_1 = getelementptr [32 x float]* @conv_1_weights_2_0_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 88 'getelementptr' 'conv_1_weights_2_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%conv_1_weights_2_0_0_2 = load float* %conv_1_weights_2_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 89 'load' 'conv_1_weights_2_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%conv_1_weights_2_1_0_1 = getelementptr [32 x float]* @conv_1_weights_2_1_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 90 'getelementptr' 'conv_1_weights_2_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (3.25ns)   --->   "%conv_1_weights_2_1_0_2 = load float* %conv_1_weights_2_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 91 'load' 'conv_1_weights_2_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%conv_1_weights_2_2_0_1 = getelementptr [32 x float]* @conv_1_weights_2_2_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 92 'getelementptr' 'conv_1_weights_2_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (3.25ns)   --->   "%conv_1_weights_2_2_0_2 = load float* %conv_1_weights_2_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 93 'load' 'conv_1_weights_2_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 94 [1/1] (1.63ns)   --->   "%add_ln11 = add i11 1, %indvar_flatten" [conv/conv_1.cpp:11]   --->   Operation 94 'add' 'add_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.69ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i11 1, i11 %add_ln11" [conv/conv_1.cpp:11]   --->   Operation 95 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 16.7>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln35_2, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 96 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i10 %tmp_5 to i11" [conv/conv_1.cpp:26]   --->   Operation 97 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln35_2, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 98 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %tmp_6 to i11" [conv/conv_1.cpp:26]   --->   Operation 99 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_3, %zext_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 100 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.63ns)   --->   "%add_ln26_5 = add i11 %sub_ln26_1, %zext_ln35_2" [conv/conv_1.cpp:26]   --->   Operation 101 'add' 'add_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i11 %add_ln26_5 to i64" [conv/conv_1.cpp:26]   --->   Operation 102 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [784 x float]* %conv_input, i64 0, i64 %zext_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 103 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i5 %select_ln35_9 to i11" [conv/conv_1.cpp:35]   --->   Operation 104 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.63ns)   --->   "%add_ln26_12 = add i11 %sub_ln26, %zext_ln35_4" [conv/conv_1.cpp:26]   --->   Operation 105 'add' 'add_ln26_12' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i11 %add_ln26_12 to i64" [conv/conv_1.cpp:26]   --->   Operation 106 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%conv_input_addr_6 = getelementptr [784 x float]* %conv_input, i64 0, i64 %zext_ln26_12" [conv/conv_1.cpp:26]   --->   Operation 107 'getelementptr' 'conv_input_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 108 [1/2] (3.25ns)   --->   "%conv_1_weights_0_0_0_2 = load float* %conv_1_weights_0_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 108 'load' 'conv_1_weights_0_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 109 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 109 'load' 'conv_input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 110 [2/2] (13.5ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_0_2, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 110 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/2] (3.25ns)   --->   "%conv_1_weights_0_1_0_2 = load float* %conv_1_weights_0_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 111 'load' 'conv_1_weights_0_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 112 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 112 'load' 'conv_input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 113 [2/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_1_weights_0_1_0_2, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 113 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/2] (3.25ns)   --->   "%conv_1_weights_0_2_0_2 = load float* %conv_1_weights_0_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 114 'load' 'conv_1_weights_0_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 115 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 115 'load' 'conv_input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 116 [1/2] (3.25ns)   --->   "%conv_1_weights_1_0_0_2 = load float* %conv_1_weights_1_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 116 'load' 'conv_1_weights_1_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 117 [2/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 117 'load' 'conv_input_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 118 [1/2] (3.25ns)   --->   "%conv_1_weights_1_1_0_2 = load float* %conv_1_weights_1_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 118 'load' 'conv_1_weights_1_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 119 [1/2] (3.25ns)   --->   "%conv_1_weights_1_2_0_2 = load float* %conv_1_weights_1_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 119 'load' 'conv_1_weights_1_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 120 [1/2] (3.25ns)   --->   "%conv_1_weights_2_0_0_2 = load float* %conv_1_weights_2_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 120 'load' 'conv_1_weights_2_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 121 [1/2] (3.25ns)   --->   "%conv_1_weights_2_1_0_2 = load float* %conv_1_weights_2_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 121 'load' 'conv_1_weights_2_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 122 [1/2] (3.25ns)   --->   "%conv_1_weights_2_2_0_2 = load float* %conv_1_weights_2_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 122 'load' 'conv_1_weights_2_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 36.1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln35, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 123 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i10 %tmp_7 to i11" [conv/conv_1.cpp:26]   --->   Operation 124 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln35, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 125 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i7 %tmp_8 to i11" [conv/conv_1.cpp:26]   --->   Operation 126 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (1.73ns)   --->   "%sub_ln26_2 = sub i11 %zext_ln26_5, %zext_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 127 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (1.63ns)   --->   "%add_ln26_6 = add i11 %sub_ln26_2, %zext_ln35_2" [conv/conv_1.cpp:26]   --->   Operation 128 'add' 'add_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (1.63ns)   --->   "%add_ln26_9 = add i11 %sub_ln26_1, %zext_ln35_3" [conv/conv_1.cpp:26]   --->   Operation 129 'add' 'add_ln26_9' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i11 %add_ln26_9 to i64" [conv/conv_1.cpp:26]   --->   Operation 130 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%conv_input_addr_4 = getelementptr [784 x float]* %conv_input, i64 0, i64 %zext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 131 'getelementptr' 'conv_input_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.63ns)   --->   "%add_ln26_10 = add i11 %sub_ln26_2, %zext_ln35_3" [conv/conv_1.cpp:26]   --->   Operation 132 'add' 'add_ln26_10' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (1.63ns)   --->   "%add_ln26_13 = add i11 %sub_ln26_1, %zext_ln35_4" [conv/conv_1.cpp:26]   --->   Operation 133 'add' 'add_ln26_13' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i11 %add_ln26_13 to i64" [conv/conv_1.cpp:26]   --->   Operation 134 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%conv_input_addr_7 = getelementptr [784 x float]* %conv_input, i64 0, i64 %zext_ln26_13" [conv/conv_1.cpp:26]   --->   Operation 135 'getelementptr' 'conv_input_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (1.63ns)   --->   "%add_ln26_14 = add i11 %sub_ln26_2, %zext_ln35_4" [conv/conv_1.cpp:26]   --->   Operation 136 'add' 'add_ln26_14' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_0_2, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 137 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [2/2] (23.7ns)   --->   "%w_sum_3 = fadd float %tmp_s, 0.000000e+00" [conv/conv_1.cpp:26]   --->   Operation 138 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_1_weights_0_1_0_2, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 139 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 140 'load' 'conv_input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 141 [2/2] (13.5ns)   --->   "%tmp_1_0_2 = fmul float %conv_1_weights_0_2_0_2, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 141 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 142 'load' 'conv_input_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 143 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_0_2, %conv_input_load_3" [conv/conv_1.cpp:26]   --->   Operation 143 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [2/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 144 'load' 'conv_input_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 145 [2/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 145 'load' 'conv_input_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 5 <SV = 4> <Delay = 22.5>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %add_ln26_6 to i64" [conv/conv_1.cpp:26]   --->   Operation 146 'sext' 'sext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26" [conv/conv_1.cpp:26]   --->   Operation 147 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i11 %add_ln26_10 to i64" [conv/conv_1.cpp:26]   --->   Operation 148 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%conv_input_addr_5 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_1" [conv/conv_1.cpp:26]   --->   Operation 149 'getelementptr' 'conv_input_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 150 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %tmp_s, 0.000000e+00" [conv/conv_1.cpp:26]   --->   Operation 150 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_1_weights_0_2_0_2, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 151 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_0_2, %conv_input_load_3" [conv/conv_1.cpp:26]   --->   Operation 152 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 153 'load' 'conv_input_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 154 [2/2] (13.5ns)   --->   "%tmp_1_1_1 = fmul float %conv_1_weights_1_1_0_2, %conv_input_load_4" [conv/conv_1.cpp:26]   --->   Operation 154 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 155 'load' 'conv_input_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 156 [2/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_1_weights_1_2_0_2, %conv_input_load_5" [conv/conv_1.cpp:26]   --->   Operation 156 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [2/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 157 'load' 'conv_input_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 158 [2/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 158 'load' 'conv_input_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 6 <SV = 5> <Delay = 23.7>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i11 %add_ln26_14 to i64" [conv/conv_1.cpp:26]   --->   Operation 159 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%conv_input_addr_8 = getelementptr [784 x float]* %conv_input, i64 0, i64 %zext_ln26_14" [conv/conv_1.cpp:26]   --->   Operation 160 'getelementptr' 'conv_input_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 161 [2/2] (23.7ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv_1.cpp:26]   --->   Operation 161 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_1_weights_1_1_0_2, %conv_input_load_4" [conv/conv_1.cpp:26]   --->   Operation 162 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_1_weights_1_2_0_2, %conv_input_load_5" [conv/conv_1.cpp:26]   --->   Operation 163 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 164 'load' 'conv_input_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 165 [2/2] (13.5ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_0_2, %conv_input_load_6" [conv/conv_1.cpp:26]   --->   Operation 165 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 166 'load' 'conv_input_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 167 [2/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_1_weights_2_1_0_2, %conv_input_load_7" [conv/conv_1.cpp:26]   --->   Operation 167 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [2/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 168 'load' 'conv_input_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 169 [1/1] (1.82ns)   --->   "%f = add i6 1, %select_ln35_6" [conv/conv_1.cpp:14]   --->   Operation 169 'add' 'f' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 170 [1/2] (22.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv_1.cpp:26]   --->   Operation 170 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_0_2, %conv_input_load_6" [conv/conv_1.cpp:26]   --->   Operation 171 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_1_weights_2_1_0_2, %conv_input_load_7" [conv/conv_1.cpp:26]   --->   Operation 172 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 173 'load' 'conv_input_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 174 [2/2] (13.5ns)   --->   "%tmp_1_2_2 = fmul float %conv_1_weights_2_2_0_2, %conv_input_load_8" [conv/conv_1.cpp:26]   --->   Operation 174 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 23.7>
ST_8 : Operation 175 [2/2] (23.7ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv_1.cpp:26]   --->   Operation 175 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_1_weights_2_2_0_2, %conv_input_load_8" [conv/conv_1.cpp:26]   --->   Operation 176 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 177 [1/2] (22.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv_1.cpp:26]   --->   Operation 177 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 23.7>
ST_10 : Operation 178 [2/2] (23.7ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_2, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 178 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 22.5>
ST_11 : Operation 179 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_2, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 179 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 23.7>
ST_12 : Operation 180 [2/2] (23.7ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv_1.cpp:26]   --->   Operation 180 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 22.5>
ST_13 : Operation 181 [1/2] (22.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv_1.cpp:26]   --->   Operation 181 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 23.7>
ST_14 : Operation 182 [2/2] (23.7ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv_1.cpp:26]   --->   Operation 182 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 22.5>
ST_15 : Operation 183 [1/2] (22.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv_1.cpp:26]   --->   Operation 183 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 23.7>
ST_16 : Operation 184 [2/2] (23.7ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 184 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 22.5>
ST_17 : Operation 185 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 185 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:31]   --->   Operation 186 'getelementptr' 'conv_1_bias_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 187 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 187 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 18 <SV = 17> <Delay = 23.7>
ST_18 : Operation 188 [2/2] (23.7ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv_1.cpp:26]   --->   Operation 188 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 189 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 19 <SV = 18> <Delay = 22.5>
ST_19 : Operation 190 [1/2] (22.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv_1.cpp:26]   --->   Operation 190 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 23.7>
ST_20 : Operation 191 [2/2] (23.7ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv_1.cpp:26]   --->   Operation 191 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 22.5>
ST_21 : Operation 192 [1/2] (22.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv_1.cpp:26]   --->   Operation 192 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 23.7>
ST_22 : Operation 193 [2/2] (23.7ns)   --->   "%w_sum = fadd float %w_sum_3_2_2, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 193 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 33.5>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 194 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21632, i64 21632, i64 21632) nounwind"   --->   Operation 195 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln35_1 to i10" [conv/conv_1.cpp:35]   --->   Operation 196 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 197 [1/1] (3.36ns) (grouped into DSP with root node add_ln35_1)   --->   "%mul_ln35 = mul i10 26, %zext_ln35" [conv/conv_1.cpp:35]   --->   Operation 197 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 198 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %select_ln35_7 to i10" [conv/conv_1.cpp:35]   --->   Operation 199 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 200 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35_1 = add i10 %mul_ln35, %zext_ln35_1" [conv/conv_1.cpp:35]   --->   Operation 200 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_9 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35_1, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 201 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i15 %tmp_9 to i16" [conv/conv_1.cpp:26]   --->   Operation 202 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 203 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 204 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:16]   --->   Operation 205 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i6 %select_ln35_6 to i16" [conv/conv_1.cpp:35]   --->   Operation 206 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 207 [1/1] (1.94ns)   --->   "%add_ln35_2 = add i16 %zext_ln26_9, %zext_ln35_5" [conv/conv_1.cpp:35]   --->   Operation 207 'add' 'add_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i16 %add_ln35_2 to i64" [conv/conv_1.cpp:35]   --->   Operation 208 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_6" [conv/conv_1.cpp:35]   --->   Operation 209 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 210 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_2, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 210 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv/conv_1.cpp:34]   --->   Operation 211 'bitcast' 'bitcast_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 212 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 212 'partselect' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv_1.cpp:34]   --->   Operation 213 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 214 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv/conv_1.cpp:34]   --->   Operation 214 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 215 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv_1.cpp:34]   --->   Operation 215 'icmp' 'icmp_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv_1.cpp:34]   --->   Operation 216 'or' 'or_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 217 [1/1] (6.78ns)   --->   "%tmp_4 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 217 'fcmp' 'tmp_4' <Predicate = (!icmp_ln8)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_4" [conv/conv_1.cpp:34]   --->   Operation 218 'and' 'and_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 219 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 219 'select' 'w_sum_1' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 220 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv/conv_1.cpp:35]   --->   Operation 220 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_23 : Operation 221 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv/conv_1.cpp:39]   --->   Operation 221 'specregionend' 'empty_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 222 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 24 <SV = 2> <Delay = 0.00>
ST_24 : Operation 223 [1/1] (0.00ns)   --->   "ret void" [conv/conv_1.cpp:42]   --->   Operation 223 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 0000000000000000000000000]
br_ln8                 (br               ) [ 0111111111111111111111110]
indvar_flatten30       (phi              ) [ 0010000000000000000000000]
r_0                    (phi              ) [ 0010000000000000000000000]
indvar_flatten         (phi              ) [ 0010000000000000000000000]
c_0                    (phi              ) [ 0010000000000000000000000]
f_0                    (phi              ) [ 0010000000000000000000000]
r                      (add              ) [ 0000000000000000000000000]
c                      (add              ) [ 0000000000000000000000000]
add_ln26_1             (add              ) [ 0000000000000000000000000]
icmp_ln8               (icmp             ) [ 0011111111111111111111110]
add_ln8                (add              ) [ 0111111111111111111111110]
br_ln8                 (br               ) [ 0000000000000000000000000]
icmp_ln11              (icmp             ) [ 0000000000000000000000000]
select_ln35            (select           ) [ 0000000000000000000000000]
select_ln35_1          (select           ) [ 0111111111111111111111110]
tmp_1                  (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln26_1            (zext             ) [ 0000000000000000000000000]
tmp_2                  (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln26_2            (zext             ) [ 0000000000000000000000000]
sub_ln26               (sub              ) [ 0001000000000000000000000]
add_ln26               (add              ) [ 0000000000000000000000000]
select_ln35_2          (select           ) [ 0001000000000000000000000]
select_ln35_3          (select           ) [ 0000000000000000000000000]
add_ln35               (add              ) [ 0001100000000000000000000]
select_ln35_4          (select           ) [ 0000000000000000000000000]
select_ln35_5          (select           ) [ 0000000000000000000000000]
xor_ln35               (xor              ) [ 0000000000000000000000000]
icmp_ln14              (icmp             ) [ 0000000000000000000000000]
and_ln35               (and              ) [ 0000000000000000000000000]
add_ln26_3             (add              ) [ 0000000000000000000000000]
or_ln35                (or               ) [ 0000000000000000000000000]
select_ln35_6          (select           ) [ 0011111111111111111111110]
select_ln35_7          (select           ) [ 0111111111111111111111110]
zext_ln35_2            (zext             ) [ 0001100000000000000000000]
add_ln26_4             (add              ) [ 0000000000000000000000000]
zext_ln26_7            (zext             ) [ 0000000000000000000000000]
conv_input_addr        (getelementptr    ) [ 0001000000000000000000000]
add_ln26_7             (add              ) [ 0000000000000000000000000]
select_ln35_8          (select           ) [ 0000000000000000000000000]
zext_ln35_3            (zext             ) [ 0001100000000000000000000]
add_ln26_8             (add              ) [ 0000000000000000000000000]
zext_ln26_10           (zext             ) [ 0000000000000000000000000]
conv_input_addr_3      (getelementptr    ) [ 0001000000000000000000000]
add_ln26_11            (add              ) [ 0000000000000000000000000]
select_ln35_9          (select           ) [ 0001000000000000000000000]
zext_ln26              (zext             ) [ 0011111111111111110000000]
conv_1_weights_0_0_0_1 (getelementptr    ) [ 0001000000000000000000000]
conv_1_weights_0_1_0_1 (getelementptr    ) [ 0001000000000000000000000]
conv_1_weights_0_2_0_1 (getelementptr    ) [ 0001000000000000000000000]
conv_1_weights_1_0_0_1 (getelementptr    ) [ 0001000000000000000000000]
conv_1_weights_1_1_0_1 (getelementptr    ) [ 0001000000000000000000000]
conv_1_weights_1_2_0_1 (getelementptr    ) [ 0001000000000000000000000]
conv_1_weights_2_0_0_1 (getelementptr    ) [ 0001000000000000000000000]
conv_1_weights_2_1_0_1 (getelementptr    ) [ 0001000000000000000000000]
conv_1_weights_2_2_0_1 (getelementptr    ) [ 0001000000000000000000000]
add_ln11               (add              ) [ 0000000000000000000000000]
select_ln11            (select           ) [ 0111111111111111111111110]
tmp_5                  (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln26_3            (zext             ) [ 0000000000000000000000000]
tmp_6                  (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln26_4            (zext             ) [ 0000000000000000000000000]
sub_ln26_1             (sub              ) [ 0000100000000000000000000]
add_ln26_5             (add              ) [ 0000000000000000000000000]
zext_ln26_8            (zext             ) [ 0000000000000000000000000]
conv_input_addr_1      (getelementptr    ) [ 0000100000000000000000000]
zext_ln35_4            (zext             ) [ 0000100000000000000000000]
add_ln26_12            (add              ) [ 0000000000000000000000000]
zext_ln26_12           (zext             ) [ 0000000000000000000000000]
conv_input_addr_6      (getelementptr    ) [ 0000100000000000000000000]
conv_1_weights_0_0_0_2 (load             ) [ 0000100000000000000000000]
conv_input_load        (load             ) [ 0000100000000000000000000]
conv_1_weights_0_1_0_2 (load             ) [ 0000100000000000000000000]
conv_input_load_1      (load             ) [ 0000100000000000000000000]
conv_1_weights_0_2_0_2 (load             ) [ 0000110000000000000000000]
conv_1_weights_1_0_0_2 (load             ) [ 0000110000000000000000000]
conv_1_weights_1_1_0_2 (load             ) [ 0000111000000000000000000]
conv_1_weights_1_2_0_2 (load             ) [ 0000111000000000000000000]
conv_1_weights_2_0_0_2 (load             ) [ 0010111100000000000000000]
conv_1_weights_2_1_0_2 (load             ) [ 0010111100000000000000000]
conv_1_weights_2_2_0_2 (load             ) [ 0011111110000000000000000]
tmp_7                  (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln26_5            (zext             ) [ 0000000000000000000000000]
tmp_8                  (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln26_6            (zext             ) [ 0000000000000000000000000]
sub_ln26_2             (sub              ) [ 0000000000000000000000000]
add_ln26_6             (add              ) [ 0000010000000000000000000]
add_ln26_9             (add              ) [ 0000000000000000000000000]
zext_ln26_11           (zext             ) [ 0000000000000000000000000]
conv_input_addr_4      (getelementptr    ) [ 0000010000000000000000000]
add_ln26_10            (add              ) [ 0000010000000000000000000]
add_ln26_13            (add              ) [ 0000000000000000000000000]
zext_ln26_13           (zext             ) [ 0000000000000000000000000]
conv_input_addr_7      (getelementptr    ) [ 0000010000000000000000000]
add_ln26_14            (add              ) [ 0000011000000000000000000]
tmp_s                  (fmul             ) [ 0000010000000000000000000]
tmp_1_0_1              (fmul             ) [ 0010011100000000000000000]
conv_input_load_2      (load             ) [ 0000010000000000000000000]
conv_input_load_3      (load             ) [ 0000010000000000000000000]
sext_ln26              (sext             ) [ 0000000000000000000000000]
conv_input_addr_2      (getelementptr    ) [ 0000001000000000000000000]
sext_ln26_1            (sext             ) [ 0000000000000000000000000]
conv_input_addr_5      (getelementptr    ) [ 0000001000000000000000000]
w_sum_3                (fadd             ) [ 0010001100000000000000000]
tmp_1_0_2              (fmul             ) [ 0011101111000000000000000]
tmp_1_1                (fmul             ) [ 0011111111110000000000000]
conv_input_load_4      (load             ) [ 0000001000000000000000000]
conv_input_load_5      (load             ) [ 0000001000000000000000000]
zext_ln26_14           (zext             ) [ 0000000000000000000000000]
conv_input_addr_8      (getelementptr    ) [ 0010000100000000000000000]
tmp_1_1_1              (fmul             ) [ 0011111111111100000000000]
tmp_1_1_2              (fmul             ) [ 0011111111111111000000000]
conv_input_load_6      (load             ) [ 0010000100000000000000000]
conv_input_load_7      (load             ) [ 0010000100000000000000000]
f                      (add              ) [ 0111111111111111111111110]
w_sum_3_0_1            (fadd             ) [ 0001100011000000000000000]
tmp_1_2                (fmul             ) [ 0011111011111111110000000]
tmp_1_2_1              (fmul             ) [ 0011111011111111111100000]
conv_input_load_8      (load             ) [ 0001000010000000000000000]
tmp_1_2_2              (fmul             ) [ 0011111001111111111111000]
w_sum_3_0_2            (fadd             ) [ 0000011000110000000000000]
w_sum_3_1              (fadd             ) [ 0011000000001100000000000]
w_sum_3_1_1            (fadd             ) [ 0000110000000011000000000]
w_sum_3_1_2            (fadd             ) [ 0010001000000000110000000]
w_sum_3_2              (fadd             ) [ 0001100000000000001100000]
conv_1_bias_addr       (getelementptr    ) [ 0001000000000000001000000]
conv_1_bias_load       (load             ) [ 0011111000000000000111110]
w_sum_3_2_1            (fadd             ) [ 0000011000000000000011000]
w_sum_3_2_2            (fadd             ) [ 0011000000000000000000110]
specloopname_ln0       (specloopname     ) [ 0000000000000000000000000]
empty                  (speclooptripcount) [ 0000000000000000000000000]
zext_ln35              (zext             ) [ 0000000000000000000000000]
mul_ln35               (mul              ) [ 0000000000000000000000000]
specloopname_ln0       (specloopname     ) [ 0000000000000000000000000]
zext_ln35_1            (zext             ) [ 0000000000000000000000000]
add_ln35_1             (add              ) [ 0000000000000000000000000]
tmp_9                  (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln26_9            (zext             ) [ 0000000000000000000000000]
specloopname_ln15      (specloopname     ) [ 0000000000000000000000000]
tmp_3                  (specregionbegin  ) [ 0000000000000000000000000]
specpipeline_ln16      (specpipeline     ) [ 0000000000000000000000000]
zext_ln35_5            (zext             ) [ 0000000000000000000000000]
add_ln35_2             (add              ) [ 0000000000000000000000000]
zext_ln35_6            (zext             ) [ 0000000000000000000000000]
conv_out_addr          (getelementptr    ) [ 0000000000000000000000000]
w_sum                  (fadd             ) [ 0000000000000000000000000]
bitcast_ln34           (bitcast          ) [ 0000000000000000000000000]
tmp                    (partselect       ) [ 0000000000000000000000000]
trunc_ln34             (trunc            ) [ 0000000000000000000000000]
icmp_ln34              (icmp             ) [ 0000000000000000000000000]
icmp_ln34_1            (icmp             ) [ 0000000000000000000000000]
or_ln34                (or               ) [ 0000000000000000000000000]
tmp_4                  (fcmp             ) [ 0000000000000000000000000]
and_ln34               (and              ) [ 0000000000000000000000000]
w_sum_1                (select           ) [ 0000000000000000000000000]
store_ln35             (store            ) [ 0000000000000000000000000]
empty_4                (specregionend    ) [ 0000000000000000000000000]
br_ln0                 (br               ) [ 0111111111111111111111110]
ret_ln42               (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_input"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_0_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_weights_0_2_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_weights_1_0_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_1_weights_1_1_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_1_weights_1_2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_1_weights_2_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_1_weights_2_1_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_1_weights_2_2_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_1_bias">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="conv_input_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="11" slack="0"/>
<pin id="112" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="conv_input_addr_3_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="11" slack="0"/>
<pin id="119" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_3/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="conv_1_weights_0_0_0_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_0_0_1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_0_0_2/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="0"/>
<pin id="154" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="155" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
<pin id="157" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_input_load/2 conv_input_load_1/2 conv_input_load_2/3 conv_input_load_3/3 conv_input_load_4/4 conv_input_load_5/4 conv_input_load_6/5 conv_input_load_7/5 conv_input_load_8/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="conv_1_weights_0_1_0_1_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_1_0_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_1_0_2/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="conv_1_weights_0_2_0_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="6" slack="0"/>
<pin id="163" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_2_0_1/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_2_0_2/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="conv_1_weights_1_0_0_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="6" slack="0"/>
<pin id="176" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_0_0_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_0_0_2/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="conv_1_weights_1_1_0_1_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_1_0_1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_1_0_2/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="conv_1_weights_1_2_0_1_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="6" slack="0"/>
<pin id="202" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_2_0_1/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_2_0_2/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="conv_1_weights_2_0_0_1_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_0_0_1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_0_0_2/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="conv_1_weights_2_1_0_1_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_1_0_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_1_0_2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="conv_1_weights_2_2_0_1_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="6" slack="0"/>
<pin id="241" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_2_0_1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_2_0_2/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="conv_input_addr_1_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="11" slack="0"/>
<pin id="254" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_1/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="conv_input_addr_6_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="11" slack="0"/>
<pin id="261" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_6/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="conv_input_addr_4_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="11" slack="0"/>
<pin id="270" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_4/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="conv_input_addr_7_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="11" slack="0"/>
<pin id="277" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_7/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="conv_input_addr_2_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="11" slack="0"/>
<pin id="286" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_2/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="conv_input_addr_5_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="11" slack="0"/>
<pin id="293" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_5/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="conv_input_addr_8_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="11" slack="0"/>
<pin id="302" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_8/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="conv_1_bias_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="6" slack="15"/>
<pin id="310" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/17 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/17 "/>
</bind>
</comp>

<comp id="319" class="1004" name="conv_out_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="16" slack="0"/>
<pin id="323" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/23 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln35_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="15" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/23 "/>
</bind>
</comp>

<comp id="332" class="1005" name="indvar_flatten30_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="15" slack="1"/>
<pin id="334" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten30 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="indvar_flatten30_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="15" slack="0"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten30/2 "/>
</bind>
</comp>

<comp id="343" class="1005" name="r_0_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="1"/>
<pin id="345" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="r_0_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="5" slack="0"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="354" class="1005" name="indvar_flatten_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="1"/>
<pin id="356" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="indvar_flatten_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="11" slack="0"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="365" class="1005" name="c_0_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="1"/>
<pin id="367" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="c_0_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="5" slack="0"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="376" class="1005" name="f_0_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="1"/>
<pin id="378" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="f_0_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="6" slack="1"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/4 w_sum_3_0_1/6 w_sum_3_0_2/8 w_sum_3_1/10 w_sum_3_1_1/12 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="0" index="1" bw="32" slack="4"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3_1_2/14 w_sum_3_2/16 w_sum_3_2_1/18 w_sum_3_2_2/20 w_sum/22 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/3 tmp_1_0_2/4 tmp_1_1_1/5 tmp_1_2/6 tmp_1_2_2/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_0_1/3 tmp_1_1/4 tmp_1_1_2/5 tmp_1_2_1/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_4_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/23 "/>
</bind>
</comp>

<comp id="415" class="1005" name="reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load conv_input_load_2 conv_input_load_4 conv_input_load_6 conv_input_load_8 "/>
</bind>
</comp>

<comp id="420" class="1005" name="reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load_1 conv_input_load_3 conv_input_load_5 conv_input_load_7 "/>
</bind>
</comp>

<comp id="425" class="1005" name="reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_0_2 "/>
</bind>
</comp>

<comp id="431" class="1005" name="reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 w_sum_3_0_1 "/>
</bind>
</comp>

<comp id="436" class="1005" name="reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_0_2 w_sum_3_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_1_2 w_sum_3_2 "/>
</bind>
</comp>

<comp id="446" class="1005" name="reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2_1 w_sum_3_2_2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="r_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="c_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln26_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="0" index="1" bw="3" slack="0"/>
<pin id="466" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln8_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="15" slack="0"/>
<pin id="471" dir="0" index="1" bw="15" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln8_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="15" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln11_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="0"/>
<pin id="483" dir="0" index="1" bw="11" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="select_ln35_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="5" slack="0"/>
<pin id="490" dir="0" index="2" bw="5" slack="0"/>
<pin id="491" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="select_ln35_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="5" slack="0"/>
<pin id="498" dir="0" index="2" bw="5" slack="0"/>
<pin id="499" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="0"/>
<pin id="505" dir="0" index="1" bw="5" slack="0"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln26_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="0"/>
<pin id="513" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="0"/>
<pin id="517" dir="0" index="1" bw="5" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln26_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sub_ln26_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="0"/>
<pin id="529" dir="0" index="1" bw="7" slack="0"/>
<pin id="530" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln26_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="3" slack="0"/>
<pin id="535" dir="0" index="1" bw="5" slack="0"/>
<pin id="536" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="select_ln35_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="5" slack="0"/>
<pin id="542" dir="0" index="2" bw="5" slack="0"/>
<pin id="543" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="select_ln35_3_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="5" slack="0"/>
<pin id="550" dir="0" index="2" bw="5" slack="0"/>
<pin id="551" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_3/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln35_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="0" index="1" bw="3" slack="0"/>
<pin id="558" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln35_4_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="5" slack="0"/>
<pin id="564" dir="0" index="2" bw="5" slack="0"/>
<pin id="565" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_4/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="select_ln35_5_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="5" slack="0"/>
<pin id="572" dir="0" index="2" bw="5" slack="0"/>
<pin id="573" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_5/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="xor_ln35_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="icmp_ln14_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="0"/>
<pin id="585" dir="0" index="1" bw="6" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="and_ln35_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln26_3_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="5" slack="0"/>
<pin id="598" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="or_ln35_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="select_ln35_6_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="6" slack="0"/>
<pin id="610" dir="0" index="2" bw="6" slack="0"/>
<pin id="611" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_6/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="select_ln35_7_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="5" slack="0"/>
<pin id="618" dir="0" index="2" bw="5" slack="0"/>
<pin id="619" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_7/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln35_2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="0"/>
<pin id="625" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln26_4_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="11" slack="0"/>
<pin id="629" dir="0" index="1" bw="5" slack="0"/>
<pin id="630" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln26_7_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="11" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln26_7_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="0"/>
<pin id="640" dir="0" index="1" bw="5" slack="0"/>
<pin id="641" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="select_ln35_8_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="5" slack="0"/>
<pin id="647" dir="0" index="2" bw="5" slack="0"/>
<pin id="648" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_8/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln35_3_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="5" slack="0"/>
<pin id="654" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln26_8_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="11" slack="0"/>
<pin id="658" dir="0" index="1" bw="5" slack="0"/>
<pin id="659" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln26_10_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="11" slack="0"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln26_11_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="3" slack="0"/>
<pin id="669" dir="0" index="1" bw="5" slack="0"/>
<pin id="670" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_11/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="select_ln35_9_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="5" slack="0"/>
<pin id="676" dir="0" index="2" bw="5" slack="0"/>
<pin id="677" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_9/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="zext_ln26_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="0"/>
<pin id="683" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln11_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="11" slack="0"/>
<pin id="697" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="select_ln11_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="11" slack="0"/>
<pin id="703" dir="0" index="2" bw="11" slack="0"/>
<pin id="704" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_5_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="10" slack="0"/>
<pin id="710" dir="0" index="1" bw="5" slack="1"/>
<pin id="711" dir="0" index="2" bw="1" slack="0"/>
<pin id="712" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln26_3_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="10" slack="0"/>
<pin id="717" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_6_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="7" slack="0"/>
<pin id="721" dir="0" index="1" bw="5" slack="1"/>
<pin id="722" dir="0" index="2" bw="1" slack="0"/>
<pin id="723" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln26_4_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="7" slack="0"/>
<pin id="728" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="sub_ln26_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="10" slack="0"/>
<pin id="732" dir="0" index="1" bw="7" slack="0"/>
<pin id="733" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln26_5_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="11" slack="0"/>
<pin id="738" dir="0" index="1" bw="5" slack="1"/>
<pin id="739" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="zext_ln26_8_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="11" slack="0"/>
<pin id="743" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="zext_ln35_4_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="5" slack="1"/>
<pin id="748" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="add_ln26_12_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="11" slack="1"/>
<pin id="751" dir="0" index="1" bw="5" slack="0"/>
<pin id="752" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_12/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="zext_ln26_12_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="11" slack="0"/>
<pin id="756" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_12/3 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_7_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="10" slack="0"/>
<pin id="761" dir="0" index="1" bw="5" slack="2"/>
<pin id="762" dir="0" index="2" bw="1" slack="0"/>
<pin id="763" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln26_5_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="10" slack="0"/>
<pin id="768" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/4 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_8_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="7" slack="0"/>
<pin id="772" dir="0" index="1" bw="5" slack="2"/>
<pin id="773" dir="0" index="2" bw="1" slack="0"/>
<pin id="774" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="zext_ln26_6_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="7" slack="0"/>
<pin id="779" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/4 "/>
</bind>
</comp>

<comp id="781" class="1004" name="sub_ln26_2_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="10" slack="0"/>
<pin id="783" dir="0" index="1" bw="7" slack="0"/>
<pin id="784" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/4 "/>
</bind>
</comp>

<comp id="787" class="1004" name="add_ln26_6_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="11" slack="0"/>
<pin id="789" dir="0" index="1" bw="5" slack="2"/>
<pin id="790" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/4 "/>
</bind>
</comp>

<comp id="792" class="1004" name="add_ln26_9_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="11" slack="1"/>
<pin id="794" dir="0" index="1" bw="5" slack="2"/>
<pin id="795" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="zext_ln26_11_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="11" slack="0"/>
<pin id="798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_11/4 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln26_10_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="11" slack="0"/>
<pin id="803" dir="0" index="1" bw="5" slack="2"/>
<pin id="804" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_10/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="add_ln26_13_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="11" slack="1"/>
<pin id="808" dir="0" index="1" bw="5" slack="1"/>
<pin id="809" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_13/4 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln26_13_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="11" slack="0"/>
<pin id="812" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_13/4 "/>
</bind>
</comp>

<comp id="815" class="1004" name="add_ln26_14_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="11" slack="0"/>
<pin id="817" dir="0" index="1" bw="5" slack="1"/>
<pin id="818" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_14/4 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sext_ln26_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="11" slack="1"/>
<pin id="822" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="sext_ln26_1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="11" slack="1"/>
<pin id="826" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="zext_ln26_14_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="11" slack="2"/>
<pin id="830" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_14/6 "/>
</bind>
</comp>

<comp id="832" class="1004" name="f_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="6" slack="4"/>
<pin id="835" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/6 "/>
</bind>
</comp>

<comp id="837" class="1004" name="zext_ln35_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="5" slack="21"/>
<pin id="839" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/23 "/>
</bind>
</comp>

<comp id="840" class="1004" name="zext_ln35_1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="5" slack="21"/>
<pin id="842" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/23 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_9_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="15" slack="0"/>
<pin id="845" dir="0" index="1" bw="10" slack="0"/>
<pin id="846" dir="0" index="2" bw="1" slack="0"/>
<pin id="847" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/23 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln26_9_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="15" slack="0"/>
<pin id="852" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/23 "/>
</bind>
</comp>

<comp id="854" class="1004" name="zext_ln35_5_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="6" slack="21"/>
<pin id="856" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_5/23 "/>
</bind>
</comp>

<comp id="857" class="1004" name="add_ln35_2_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="15" slack="0"/>
<pin id="859" dir="0" index="1" bw="6" slack="0"/>
<pin id="860" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/23 "/>
</bind>
</comp>

<comp id="863" class="1004" name="zext_ln35_6_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="0"/>
<pin id="865" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_6/23 "/>
</bind>
</comp>

<comp id="868" class="1004" name="bitcast_ln34_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="0"/>
<pin id="870" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/23 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="0"/>
<pin id="875" dir="0" index="2" bw="6" slack="0"/>
<pin id="876" dir="0" index="3" bw="6" slack="0"/>
<pin id="877" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/23 "/>
</bind>
</comp>

<comp id="882" class="1004" name="trunc_ln34_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="0"/>
<pin id="884" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/23 "/>
</bind>
</comp>

<comp id="886" class="1004" name="icmp_ln34_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="0" index="1" bw="8" slack="0"/>
<pin id="889" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/23 "/>
</bind>
</comp>

<comp id="892" class="1004" name="icmp_ln34_1_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="23" slack="0"/>
<pin id="894" dir="0" index="1" bw="23" slack="0"/>
<pin id="895" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/23 "/>
</bind>
</comp>

<comp id="898" class="1004" name="or_ln34_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="1" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/23 "/>
</bind>
</comp>

<comp id="904" class="1004" name="and_ln34_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="1" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/23 "/>
</bind>
</comp>

<comp id="910" class="1004" name="w_sum_1_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="32" slack="0"/>
<pin id="913" dir="0" index="2" bw="32" slack="0"/>
<pin id="914" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/23 "/>
</bind>
</comp>

<comp id="919" class="1007" name="grp_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="10" slack="0"/>
<pin id="921" dir="0" index="1" bw="5" slack="0"/>
<pin id="922" dir="0" index="2" bw="5" slack="0"/>
<pin id="923" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/23 add_ln35_1/23 "/>
</bind>
</comp>

<comp id="928" class="1005" name="icmp_ln8_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="932" class="1005" name="add_ln8_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="15" slack="0"/>
<pin id="934" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="937" class="1005" name="select_ln35_1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="5" slack="0"/>
<pin id="939" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_1 "/>
</bind>
</comp>

<comp id="943" class="1005" name="sub_ln26_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="11" slack="1"/>
<pin id="945" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26 "/>
</bind>
</comp>

<comp id="948" class="1005" name="select_ln35_2_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="5" slack="1"/>
<pin id="950" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln35_2 "/>
</bind>
</comp>

<comp id="954" class="1005" name="add_ln35_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="5" slack="2"/>
<pin id="956" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="960" class="1005" name="select_ln35_6_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="6" slack="4"/>
<pin id="962" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="select_ln35_6 "/>
</bind>
</comp>

<comp id="966" class="1005" name="select_ln35_7_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="5" slack="0"/>
<pin id="968" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_7 "/>
</bind>
</comp>

<comp id="972" class="1005" name="zext_ln35_2_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="11" slack="1"/>
<pin id="974" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_2 "/>
</bind>
</comp>

<comp id="978" class="1005" name="conv_input_addr_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="10" slack="1"/>
<pin id="980" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr "/>
</bind>
</comp>

<comp id="983" class="1005" name="zext_ln35_3_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="11" slack="2"/>
<pin id="985" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35_3 "/>
</bind>
</comp>

<comp id="989" class="1005" name="conv_input_addr_3_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="10" slack="1"/>
<pin id="991" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_3 "/>
</bind>
</comp>

<comp id="994" class="1005" name="select_ln35_9_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="5" slack="1"/>
<pin id="996" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln35_9 "/>
</bind>
</comp>

<comp id="999" class="1005" name="zext_ln26_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="64" slack="15"/>
<pin id="1001" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="conv_1_weights_0_0_0_1_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="5" slack="1"/>
<pin id="1006" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_0_0_1 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="conv_1_weights_0_1_0_1_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="5" slack="1"/>
<pin id="1011" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_1_0_1 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="conv_1_weights_0_2_0_1_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="5" slack="1"/>
<pin id="1016" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_2_0_1 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="conv_1_weights_1_0_0_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="5" slack="1"/>
<pin id="1021" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_0_0_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="conv_1_weights_1_1_0_1_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="5" slack="1"/>
<pin id="1026" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_1_0_1 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="conv_1_weights_1_2_0_1_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="5" slack="1"/>
<pin id="1031" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_2_0_1 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="conv_1_weights_2_0_0_1_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="5" slack="1"/>
<pin id="1036" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_0_0_1 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="conv_1_weights_2_1_0_1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="5" slack="1"/>
<pin id="1041" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_1_0_1 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="conv_1_weights_2_2_0_1_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="5" slack="1"/>
<pin id="1046" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_2_0_1 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="select_ln11_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="11" slack="0"/>
<pin id="1051" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="sub_ln26_1_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="11" slack="1"/>
<pin id="1056" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_1 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="conv_input_addr_1_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="10" slack="1"/>
<pin id="1062" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_1 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="zext_ln35_4_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="11" slack="1"/>
<pin id="1067" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_4 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="conv_input_addr_6_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="10" slack="1"/>
<pin id="1073" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_6 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="conv_1_weights_0_0_0_2_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="1"/>
<pin id="1078" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_0_0_2 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="conv_1_weights_0_1_0_2_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="1"/>
<pin id="1083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_1_0_2 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="conv_1_weights_0_2_0_2_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="1"/>
<pin id="1088" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_2_0_2 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="conv_1_weights_1_0_0_2_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="1"/>
<pin id="1093" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_0_0_2 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="conv_1_weights_1_1_0_2_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="2"/>
<pin id="1098" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_1_0_2 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="conv_1_weights_1_2_0_2_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="2"/>
<pin id="1103" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_2_0_2 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="conv_1_weights_2_0_0_2_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="3"/>
<pin id="1108" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_0_0_2 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="conv_1_weights_2_1_0_2_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="3"/>
<pin id="1113" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_1_0_2 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="conv_1_weights_2_2_0_2_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="4"/>
<pin id="1118" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_2_0_2 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="add_ln26_6_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="11" slack="1"/>
<pin id="1123" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_6 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="conv_input_addr_4_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="10" slack="1"/>
<pin id="1128" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_4 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="add_ln26_10_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="11" slack="1"/>
<pin id="1133" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_10 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="conv_input_addr_7_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="10" slack="1"/>
<pin id="1138" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_7 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="add_ln26_14_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="11" slack="2"/>
<pin id="1143" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln26_14 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="tmp_1_0_1_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="2"/>
<pin id="1148" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_0_1 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="conv_input_addr_2_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="10" slack="1"/>
<pin id="1153" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_2 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="conv_input_addr_5_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="10" slack="1"/>
<pin id="1158" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_5 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="tmp_1_1_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="5"/>
<pin id="1163" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="conv_input_addr_8_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="10" slack="1"/>
<pin id="1168" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_8 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="tmp_1_1_1_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="6"/>
<pin id="1173" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_1_1_1 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="tmp_1_1_2_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="8"/>
<pin id="1178" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_1_1_2 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="f_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="6" slack="1"/>
<pin id="1183" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1186" class="1005" name="tmp_1_2_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="9"/>
<pin id="1188" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_1_2 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="tmp_1_2_1_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="11"/>
<pin id="1193" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="tmp_1_2_1 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="tmp_1_2_2_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="12"/>
<pin id="1198" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_1_2_2 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="w_sum_3_1_1_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="1"/>
<pin id="1203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_1_1 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="conv_1_bias_addr_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="5" slack="1"/>
<pin id="1208" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="1211" class="1005" name="conv_1_bias_load_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="4"/>
<pin id="1213" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="60" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="60" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="60" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="108" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="60" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="115" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="60" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="60" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="60" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="60" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="60" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="211" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="60" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="20" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="60" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="60" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="60" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="257" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="265"><net_src comp="250" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="60" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="0" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="60" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="266" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="281"><net_src comp="273" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="287"><net_src comp="0" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="0" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="60" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="282" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="297"><net_src comp="289" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="303"><net_src comp="0" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="60" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="298" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="311"><net_src comp="22" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="60" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="324"><net_src comp="2" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="60" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="319" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="30" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="32" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="34" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="32" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="36" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="391"><net_src comp="64" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="400"><net_src comp="396" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="401"><net_src comp="129" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="135" pin="3"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="148" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="135" pin="7"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="392" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="64" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="135" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="423"><net_src comp="135" pin="7"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="428"><net_src comp="396" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="434"><net_src comp="387" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="439"><net_src comp="387" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="444"><net_src comp="392" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="449"><net_src comp="392" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="455"><net_src comp="347" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="38" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="369" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="38" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="369" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="40" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="336" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="42" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="336" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="44" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="358" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="46" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="32" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="369" pin="4"/><net_sink comp="487" pin=2"/></net>

<net id="500"><net_src comp="481" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="451" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="347" pin="4"/><net_sink comp="495" pin=2"/></net>

<net id="508"><net_src comp="48" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="495" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="32" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="503" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="50" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="495" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="52" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="526"><net_src comp="515" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="511" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="40" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="347" pin="4"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="481" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="533" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="451" pin="2"/><net_sink comp="539" pin=2"/></net>

<net id="552"><net_src comp="481" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="54" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="40" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="559"><net_src comp="347" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="547" pin="3"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="481" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="38" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="457" pin="2"/><net_sink comp="561" pin=2"/></net>

<net id="574"><net_src comp="481" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="40" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="463" pin="2"/><net_sink comp="569" pin=2"/></net>

<net id="581"><net_src comp="481" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="56" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="380" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="58" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="577" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="38" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="487" pin="3"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="589" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="481" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="612"><net_src comp="601" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="36" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="380" pin="4"/><net_sink comp="607" pin=2"/></net>

<net id="620"><net_src comp="589" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="595" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="487" pin="3"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="527" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="623" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="642"><net_src comp="40" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="487" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="589" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="638" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="561" pin="3"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="644" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="527" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="656" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="671"><net_src comp="54" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="487" pin="3"/><net_sink comp="667" pin=1"/></net>

<net id="678"><net_src comp="589" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="667" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="569" pin="3"/><net_sink comp="673" pin=2"/></net>

<net id="684"><net_src comp="607" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="688"><net_src comp="681" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="689"><net_src comp="681" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="690"><net_src comp="681" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="691"><net_src comp="681" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="692"><net_src comp="681" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="693"><net_src comp="681" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="698"><net_src comp="62" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="358" pin="4"/><net_sink comp="694" pin=1"/></net>

<net id="705"><net_src comp="481" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="62" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="694" pin="2"/><net_sink comp="700" pin=2"/></net>

<net id="713"><net_src comp="48" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="32" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="718"><net_src comp="708" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="724"><net_src comp="50" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="52" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="729"><net_src comp="719" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="715" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="726" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="730" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="736" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="753"><net_src comp="746" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="757"><net_src comp="749" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="764"><net_src comp="48" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="32" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="769"><net_src comp="759" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="775"><net_src comp="50" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="52" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="780"><net_src comp="770" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="766" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="777" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="781" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="799"><net_src comp="792" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="805"><net_src comp="781" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="813"><net_src comp="806" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="819"><net_src comp="781" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="820" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="827"><net_src comp="824" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="831"><net_src comp="828" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="836"><net_src comp="66" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="848"><net_src comp="80" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="32" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="853"><net_src comp="843" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="861"><net_src comp="850" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="854" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="866"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="871"><net_src comp="392" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="878"><net_src comp="96" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="868" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="880"><net_src comp="98" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="881"><net_src comp="100" pin="0"/><net_sink comp="872" pin=3"/></net>

<net id="885"><net_src comp="868" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="890"><net_src comp="872" pin="4"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="102" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="882" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="104" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="892" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="886" pin="2"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="898" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="409" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="915"><net_src comp="904" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="916"><net_src comp="392" pin="2"/><net_sink comp="910" pin=1"/></net>

<net id="917"><net_src comp="64" pin="0"/><net_sink comp="910" pin=2"/></net>

<net id="918"><net_src comp="910" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="924"><net_src comp="76" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="837" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="926"><net_src comp="840" pin="1"/><net_sink comp="919" pin=2"/></net>

<net id="927"><net_src comp="919" pin="3"/><net_sink comp="843" pin=1"/></net>

<net id="931"><net_src comp="469" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="475" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="940"><net_src comp="495" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="946"><net_src comp="527" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="951"><net_src comp="539" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="957"><net_src comp="555" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="963"><net_src comp="607" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="969"><net_src comp="615" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="975"><net_src comp="623" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="981"><net_src comp="108" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="986"><net_src comp="652" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="992"><net_src comp="115" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="997"><net_src comp="673" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1002"><net_src comp="681" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="1007"><net_src comp="122" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1012"><net_src comp="141" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="1017"><net_src comp="159" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1022"><net_src comp="172" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1027"><net_src comp="185" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="1032"><net_src comp="198" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1037"><net_src comp="211" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="1042"><net_src comp="224" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="1047"><net_src comp="237" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1052"><net_src comp="700" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="1057"><net_src comp="730" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1063"><net_src comp="250" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="1068"><net_src comp="746" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1074"><net_src comp="257" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1079"><net_src comp="129" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1084"><net_src comp="148" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1089"><net_src comp="166" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1094"><net_src comp="179" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1099"><net_src comp="192" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1104"><net_src comp="205" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1109"><net_src comp="218" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1114"><net_src comp="231" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1119"><net_src comp="244" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1124"><net_src comp="787" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1129"><net_src comp="266" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1134"><net_src comp="801" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1139"><net_src comp="273" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="1144"><net_src comp="815" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1149"><net_src comp="403" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="1154"><net_src comp="282" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1159"><net_src comp="289" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="1164"><net_src comp="403" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="1169"><net_src comp="298" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1174"><net_src comp="396" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="1179"><net_src comp="403" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="1184"><net_src comp="832" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1189"><net_src comp="396" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="1194"><net_src comp="403" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="1199"><net_src comp="396" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="1204"><net_src comp="387" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1209"><net_src comp="306" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1214"><net_src comp="313" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="392" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {23 }
 - Input state : 
	Port: conv_1 : conv_input | {2 3 4 5 6 7 }
	Port: conv_1 : conv_1_weights_0_0_0 | {2 3 }
	Port: conv_1 : conv_1_weights_0_1_0 | {2 3 }
	Port: conv_1 : conv_1_weights_0_2_0 | {2 3 }
	Port: conv_1 : conv_1_weights_1_0_0 | {2 3 }
	Port: conv_1 : conv_1_weights_1_1_0 | {2 3 }
	Port: conv_1 : conv_1_weights_1_2_0 | {2 3 }
	Port: conv_1 : conv_1_weights_2_0_0 | {2 3 }
	Port: conv_1 : conv_1_weights_2_1_0 | {2 3 }
	Port: conv_1 : conv_1_weights_2_2_0 | {2 3 }
	Port: conv_1 : conv_1_bias | {17 18 }
  - Chain level:
	State 1
	State 2
		r : 1
		c : 1
		add_ln26_1 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		icmp_ln11 : 1
		select_ln35 : 2
		select_ln35_1 : 2
		tmp_1 : 3
		zext_ln26_1 : 4
		tmp_2 : 3
		zext_ln26_2 : 4
		sub_ln26 : 5
		add_ln26 : 1
		select_ln35_2 : 2
		select_ln35_3 : 2
		add_ln35 : 3
		select_ln35_4 : 2
		select_ln35_5 : 2
		xor_ln35 : 2
		icmp_ln14 : 1
		and_ln35 : 2
		add_ln26_3 : 3
		or_ln35 : 2
		select_ln35_6 : 2
		select_ln35_7 : 2
		zext_ln35_2 : 3
		add_ln26_4 : 4
		zext_ln26_7 : 5
		conv_input_addr : 6
		add_ln26_7 : 3
		select_ln35_8 : 2
		zext_ln35_3 : 3
		add_ln26_8 : 4
		zext_ln26_10 : 5
		conv_input_addr_3 : 6
		add_ln26_11 : 3
		select_ln35_9 : 2
		zext_ln26 : 3
		conv_1_weights_0_0_0_1 : 4
		conv_1_weights_0_0_0_2 : 5
		conv_input_load : 7
		conv_1_weights_0_1_0_1 : 4
		conv_1_weights_0_1_0_2 : 5
		conv_input_load_1 : 7
		conv_1_weights_0_2_0_1 : 4
		conv_1_weights_0_2_0_2 : 5
		conv_1_weights_1_0_0_1 : 4
		conv_1_weights_1_0_0_2 : 5
		conv_1_weights_1_1_0_1 : 4
		conv_1_weights_1_1_0_2 : 5
		conv_1_weights_1_2_0_1 : 4
		conv_1_weights_1_2_0_2 : 5
		conv_1_weights_2_0_0_1 : 4
		conv_1_weights_2_0_0_2 : 5
		conv_1_weights_2_1_0_1 : 4
		conv_1_weights_2_1_0_2 : 5
		conv_1_weights_2_2_0_1 : 4
		conv_1_weights_2_2_0_2 : 5
		add_ln11 : 1
		select_ln11 : 2
	State 3
		zext_ln26_3 : 1
		zext_ln26_4 : 1
		sub_ln26_1 : 2
		add_ln26_5 : 3
		zext_ln26_8 : 4
		conv_input_addr_1 : 5
		add_ln26_12 : 1
		zext_ln26_12 : 2
		conv_input_addr_6 : 3
		tmp_s : 1
		tmp_1_0_1 : 1
		conv_input_load_2 : 4
		conv_input_load_3 : 6
	State 4
		zext_ln26_5 : 1
		zext_ln26_6 : 1
		sub_ln26_2 : 2
		add_ln26_6 : 3
		zext_ln26_11 : 1
		conv_input_addr_4 : 2
		add_ln26_10 : 3
		zext_ln26_13 : 1
		conv_input_addr_7 : 2
		add_ln26_14 : 3
		w_sum_3 : 1
		tmp_1_0_2 : 1
		tmp_1_1 : 1
		conv_input_load_4 : 3
		conv_input_load_5 : 3
	State 5
		conv_input_addr_2 : 1
		conv_input_addr_5 : 1
		tmp_1_1_1 : 1
		tmp_1_1_2 : 1
		conv_input_load_6 : 2
		conv_input_load_7 : 2
	State 6
		conv_input_addr_8 : 1
		tmp_1_2 : 1
		tmp_1_2_1 : 1
		conv_input_load_8 : 2
	State 7
		tmp_1_2_2 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		conv_1_bias_load : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		mul_ln35 : 1
		add_ln35_1 : 2
		tmp_9 : 3
		zext_ln26_9 : 4
		add_ln35_2 : 5
		zext_ln35_6 : 6
		conv_out_addr : 7
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_1 : 3
		or_ln34 : 4
		tmp_4 : 1
		and_ln34 : 4
		w_sum_1 : 4
		store_ln35 : 8
		empty_4 : 1
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_387      |    2    |   177   |   385   |
|          |      grp_fu_392      |    2    |   177   |   385   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_396      |    3    |   128   |   320   |
|          |      grp_fu_403      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|          |       r_fu_451       |    0    |    0    |    15   |
|          |       c_fu_457       |    0    |    0    |    15   |
|          |   add_ln26_1_fu_463  |    0    |    0    |    15   |
|          |    add_ln8_fu_475    |    0    |    0    |    21   |
|          |    add_ln26_fu_533   |    0    |    0    |    15   |
|          |    add_ln35_fu_555   |    0    |    0    |    15   |
|          |   add_ln26_3_fu_595  |    0    |    0    |    15   |
|          |   add_ln26_4_fu_627  |    0    |    0    |    13   |
|          |   add_ln26_7_fu_638  |    0    |    0    |    15   |
|          |   add_ln26_8_fu_656  |    0    |    0    |    13   |
|    add   |  add_ln26_11_fu_667  |    0    |    0    |    15   |
|          |    add_ln11_fu_694   |    0    |    0    |    13   |
|          |   add_ln26_5_fu_736  |    0    |    0    |    13   |
|          |  add_ln26_12_fu_749  |    0    |    0    |    13   |
|          |   add_ln26_6_fu_787  |    0    |    0    |    13   |
|          |   add_ln26_9_fu_792  |    0    |    0    |    13   |
|          |  add_ln26_10_fu_801  |    0    |    0    |    13   |
|          |  add_ln26_13_fu_806  |    0    |    0    |    13   |
|          |  add_ln26_14_fu_815  |    0    |    0    |    13   |
|          |       f_fu_832       |    0    |    0    |    15   |
|          |   add_ln35_2_fu_857  |    0    |    0    |    21   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_4_fu_409     |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln35_fu_487  |    0    |    0    |    5    |
|          | select_ln35_1_fu_495 |    0    |    0    |    5    |
|          | select_ln35_2_fu_539 |    0    |    0    |    5    |
|          | select_ln35_3_fu_547 |    0    |    0    |    5    |
|          | select_ln35_4_fu_561 |    0    |    0    |    5    |
|  select  | select_ln35_5_fu_569 |    0    |    0    |    5    |
|          | select_ln35_6_fu_607 |    0    |    0    |    6    |
|          | select_ln35_7_fu_615 |    0    |    0    |    5    |
|          | select_ln35_8_fu_644 |    0    |    0    |    5    |
|          | select_ln35_9_fu_673 |    0    |    0    |    5    |
|          |  select_ln11_fu_700  |    0    |    0    |    11   |
|          |    w_sum_1_fu_910    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_469   |    0    |    0    |    13   |
|          |   icmp_ln11_fu_481   |    0    |    0    |    13   |
|   icmp   |   icmp_ln14_fu_583   |    0    |    0    |    11   |
|          |   icmp_ln34_fu_886   |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_892  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln26_fu_527   |    0    |    0    |    14   |
|    sub   |   sub_ln26_1_fu_730  |    0    |    0    |    14   |
|          |   sub_ln26_2_fu_781  |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln35_fu_589   |    0    |    0    |    2    |
|          |    and_ln34_fu_904   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln35_fu_601    |    0    |    0    |    2    |
|          |    or_ln34_fu_898    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln35_fu_577   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_919      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_503     |    0    |    0    |    0    |
|          |     tmp_2_fu_515     |    0    |    0    |    0    |
|          |     tmp_5_fu_708     |    0    |    0    |    0    |
|bitconcatenate|     tmp_6_fu_719     |    0    |    0    |    0    |
|          |     tmp_7_fu_759     |    0    |    0    |    0    |
|          |     tmp_8_fu_770     |    0    |    0    |    0    |
|          |     tmp_9_fu_843     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln26_1_fu_511  |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_523  |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_623  |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_633  |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_652  |    0    |    0    |    0    |
|          |  zext_ln26_10_fu_662 |    0    |    0    |    0    |
|          |   zext_ln26_fu_681   |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_715  |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_726  |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_741  |    0    |    0    |    0    |
|   zext   |  zext_ln35_4_fu_746  |    0    |    0    |    0    |
|          |  zext_ln26_12_fu_754 |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_766  |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_777  |    0    |    0    |    0    |
|          |  zext_ln26_11_fu_796 |    0    |    0    |    0    |
|          |  zext_ln26_13_fu_810 |    0    |    0    |    0    |
|          |  zext_ln26_14_fu_828 |    0    |    0    |    0    |
|          |   zext_ln35_fu_837   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_840  |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_850  |    0    |    0    |    0    |
|          |  zext_ln35_5_fu_854  |    0    |    0    |    0    |
|          |  zext_ln35_6_fu_863  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln26_fu_820   |    0    |    0    |    0    |
|          |  sext_ln26_1_fu_824  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_872      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln34_fu_882  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    11   |   676   |   2168  |
|----------|----------------------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|     conv_1_bias    |    1   |    0   |    0   |
|conv_1_weights_0_0_0|    1   |    0   |    0   |
|conv_1_weights_0_1_0|    1   |    0   |    0   |
|conv_1_weights_0_2_0|    1   |    0   |    0   |
|conv_1_weights_1_0_0|    1   |    0   |    0   |
|conv_1_weights_1_1_0|    1   |    0   |    0   |
|conv_1_weights_1_2_0|    1   |    0   |    0   |
|conv_1_weights_2_0_0|    1   |    0   |    0   |
|conv_1_weights_2_1_0|    1   |    0   |    0   |
|conv_1_weights_2_2_0|    1   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |   10   |    0   |    0   |
+--------------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln26_10_reg_1131     |   11   |
|      add_ln26_14_reg_1141     |   11   |
|      add_ln26_6_reg_1121      |   11   |
|        add_ln35_reg_954       |    5   |
|        add_ln8_reg_932        |   15   |
|          c_0_reg_365          |    5   |
|   conv_1_bias_addr_reg_1206   |    5   |
|   conv_1_bias_load_reg_1211   |   32   |
|conv_1_weights_0_0_0_1_reg_1004|    5   |
|conv_1_weights_0_0_0_2_reg_1076|   32   |
|conv_1_weights_0_1_0_1_reg_1009|    5   |
|conv_1_weights_0_1_0_2_reg_1081|   32   |
|conv_1_weights_0_2_0_1_reg_1014|    5   |
|conv_1_weights_0_2_0_2_reg_1086|   32   |
|conv_1_weights_1_0_0_1_reg_1019|    5   |
|conv_1_weights_1_0_0_2_reg_1091|   32   |
|conv_1_weights_1_1_0_1_reg_1024|    5   |
|conv_1_weights_1_1_0_2_reg_1096|   32   |
|conv_1_weights_1_2_0_1_reg_1029|    5   |
|conv_1_weights_1_2_0_2_reg_1101|   32   |
|conv_1_weights_2_0_0_1_reg_1034|    5   |
|conv_1_weights_2_0_0_2_reg_1106|   32   |
|conv_1_weights_2_1_0_1_reg_1039|    5   |
|conv_1_weights_2_1_0_2_reg_1111|   32   |
|conv_1_weights_2_2_0_1_reg_1044|    5   |
|conv_1_weights_2_2_0_2_reg_1116|   32   |
|   conv_input_addr_1_reg_1060  |   10   |
|   conv_input_addr_2_reg_1151  |   10   |
|   conv_input_addr_3_reg_989   |   10   |
|   conv_input_addr_4_reg_1126  |   10   |
|   conv_input_addr_5_reg_1156  |   10   |
|   conv_input_addr_6_reg_1071  |   10   |
|   conv_input_addr_7_reg_1136  |   10   |
|   conv_input_addr_8_reg_1166  |   10   |
|    conv_input_addr_reg_978    |   10   |
|          f_0_reg_376          |    6   |
|           f_reg_1181          |    6   |
|        icmp_ln8_reg_928       |    1   |
|    indvar_flatten30_reg_332   |   15   |
|     indvar_flatten_reg_354    |   11   |
|          r_0_reg_343          |    5   |
|            reg_415            |   32   |
|            reg_420            |   32   |
|            reg_425            |   32   |
|            reg_431            |   32   |
|            reg_436            |   32   |
|            reg_441            |   32   |
|            reg_446            |   32   |
|      select_ln11_reg_1049     |   11   |
|     select_ln35_1_reg_937     |    5   |
|     select_ln35_2_reg_948     |    5   |
|     select_ln35_6_reg_960     |    6   |
|     select_ln35_7_reg_966     |    5   |
|     select_ln35_9_reg_994     |    5   |
|      sub_ln26_1_reg_1054      |   11   |
|        sub_ln26_reg_943       |   11   |
|       tmp_1_0_1_reg_1146      |   32   |
|       tmp_1_1_1_reg_1171      |   32   |
|       tmp_1_1_2_reg_1176      |   32   |
|        tmp_1_1_reg_1161       |   32   |
|       tmp_1_2_1_reg_1191      |   32   |
|       tmp_1_2_2_reg_1196      |   32   |
|        tmp_1_2_reg_1186       |   32   |
|      w_sum_3_1_1_reg_1201     |   32   |
|       zext_ln26_reg_999       |   64   |
|      zext_ln35_2_reg_972      |   11   |
|      zext_ln35_3_reg_983      |   11   |
|      zext_ln35_4_reg_1065     |   11   |
+-------------------------------+--------+
|             Total             |  1198  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_129 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_135 |  p0  |  10  |  10  |   100  ||    47   |
| grp_access_fu_135 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_148 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_166 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_179 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_192 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_205 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_218 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_231 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_244 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_313 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_387    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_387    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_392    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_392    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_396    |  p0  |   6  |  32  |   192  ||    33   |
|     grp_fu_396    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_403    |  p0  |   5  |  32  |   160  ||    27   |
|     grp_fu_403    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1224  || 36.6262 ||   346   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   11   |    -   |   676  |  2168  |
|   Memory  |   10   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   36   |    -   |   346  |
|  Register |    -   |    -   |    -   |  1198  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   10   |   11   |   36   |  1874  |  2514  |
+-----------+--------+--------+--------+--------+--------+
