// Seed: 3782229580
module module_0 ();
  uwire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wire  id_1,
    output tri0  id_2,
    output uwire id_3,
    input  tri0  id_4
);
  assign id_3 = id_1 ^ id_4;
  supply0 id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_6 = -1'b0;
  or primCall (id_2, id_4, id_6);
  assign id_3 = id_4;
  assign id_2 = -1'd0;
endmodule
module module_2 (
    id_1,
    id_2
);
  output reg id_2;
  input wire id_1;
  wire id_3;
  always @* id_2 <= -1'b0;
  module_0 modCall_1 ();
endmodule
