|main
SYS_CLK => SYS_CLK.IN3
AD5320_SCLK <= DAC_POLLING:comb_5.sclk
AD5320_SDATA <= DAC_POLLING:comb_5.dout
AD5320_SYNCn <= DAC_POLLING:comb_5.sync_n
GPIO_8 <= <GND>
GPIO_9 <= <GND>
HC4051_POS[0] <= DAC_POLLING:comb_5.pos[0]
HC4051_POS[1] <= DAC_POLLING:comb_5.pos[1]
HC4051_POS[2] <= DAC_POLLING:comb_5.pos[2]
TEST_IO[0] <> TEST_IO[0]
TEST_IO[1] <> TEST_IO[1]
TEST_IO[2] <> TEST_IO[2]
TEST_IO[3] <> TEST_IO[3]
TEST_IO[4] <> TEST_IO[4]
TEST_IO[5] <> TEST_IO[5]
TEST_IO[6] <> TEST_IO[6]
TEST_IO[7] <> TEST_IO[7]
AD_DATA_A[0] => AD_DATA_A[0].IN1
AD_DATA_A[1] => AD_DATA_A[1].IN1
AD_DATA_A[2] => AD_DATA_A[2].IN1
AD_DATA_A[3] => AD_DATA_A[3].IN1
AD_DATA_A[4] => AD_DATA_A[4].IN1
AD_DATA_A[5] => AD_DATA_A[5].IN1
AD_DATA_A[6] => AD_DATA_A[6].IN1
AD_DATA_A[7] => AD_DATA_A[7].IN1
AD_CLKA <= ADC:comb_6.clk_a
AD_CLKB <= <GND>
AR9331_NEXT => ~NO_FANOUT~
AR9331_EN <= <GND>


|main|PLL:comb_3
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|main|PLL:comb_3|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|main|Div:comb_4
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_in => cnt[2].CLK
clk_in => cnt[3].CLK
clk_in => cnt[4].CLK
clk_in => cnt[5].CLK
clk_in => cnt[6].CLK
clk_in => cnt[7].CLK
clk_in => cnt[8].CLK
clk_in => clk_div~reg0.CLK
clk_div <= clk_div~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|DAC_POLLING:comb_5
en => Selector1.IN3
en => Selector0.IN1
data_in[7][0] => Mux11.IN7
data_in[7][1] => Mux10.IN7
data_in[7][2] => Mux9.IN7
data_in[7][3] => Mux8.IN7
data_in[7][4] => Mux7.IN7
data_in[7][5] => Mux6.IN7
data_in[7][6] => Mux5.IN7
data_in[7][7] => Mux4.IN7
data_in[7][8] => Mux3.IN7
data_in[7][9] => Mux2.IN7
data_in[7][10] => Mux1.IN7
data_in[7][11] => Mux0.IN7
data_in[6][0] => Mux11.IN6
data_in[6][1] => Mux10.IN6
data_in[6][2] => Mux9.IN6
data_in[6][3] => Mux8.IN6
data_in[6][4] => Mux7.IN6
data_in[6][5] => Mux6.IN6
data_in[6][6] => Mux5.IN6
data_in[6][7] => Mux4.IN6
data_in[6][8] => Mux3.IN6
data_in[6][9] => Mux2.IN6
data_in[6][10] => Mux1.IN6
data_in[6][11] => Mux0.IN6
data_in[5][0] => Mux11.IN5
data_in[5][1] => Mux10.IN5
data_in[5][2] => Mux9.IN5
data_in[5][3] => Mux8.IN5
data_in[5][4] => Mux7.IN5
data_in[5][5] => Mux6.IN5
data_in[5][6] => Mux5.IN5
data_in[5][7] => Mux4.IN5
data_in[5][8] => Mux3.IN5
data_in[5][9] => Mux2.IN5
data_in[5][10] => Mux1.IN5
data_in[5][11] => Mux0.IN5
data_in[4][0] => Mux11.IN4
data_in[4][1] => Mux10.IN4
data_in[4][2] => Mux9.IN4
data_in[4][3] => Mux8.IN4
data_in[4][4] => Mux7.IN4
data_in[4][5] => Mux6.IN4
data_in[4][6] => Mux5.IN4
data_in[4][7] => Mux4.IN4
data_in[4][8] => Mux3.IN4
data_in[4][9] => Mux2.IN4
data_in[4][10] => Mux1.IN4
data_in[4][11] => Mux0.IN4
data_in[3][0] => Mux11.IN3
data_in[3][1] => Mux10.IN3
data_in[3][2] => Mux9.IN3
data_in[3][3] => Mux8.IN3
data_in[3][4] => Mux7.IN3
data_in[3][5] => Mux6.IN3
data_in[3][6] => Mux5.IN3
data_in[3][7] => Mux4.IN3
data_in[3][8] => Mux3.IN3
data_in[3][9] => Mux2.IN3
data_in[3][10] => Mux1.IN3
data_in[3][11] => Mux0.IN3
data_in[2][0] => Mux11.IN2
data_in[2][1] => Mux10.IN2
data_in[2][2] => Mux9.IN2
data_in[2][3] => Mux8.IN2
data_in[2][4] => Mux7.IN2
data_in[2][5] => Mux6.IN2
data_in[2][6] => Mux5.IN2
data_in[2][7] => Mux4.IN2
data_in[2][8] => Mux3.IN2
data_in[2][9] => Mux2.IN2
data_in[2][10] => Mux1.IN2
data_in[2][11] => Mux0.IN2
data_in[1][0] => Mux11.IN1
data_in[1][1] => Mux10.IN1
data_in[1][2] => Mux9.IN1
data_in[1][3] => Mux8.IN1
data_in[1][4] => Mux7.IN1
data_in[1][5] => Mux6.IN1
data_in[1][6] => Mux5.IN1
data_in[1][7] => Mux4.IN1
data_in[1][8] => Mux3.IN1
data_in[1][9] => Mux2.IN1
data_in[1][10] => Mux1.IN1
data_in[1][11] => Mux0.IN1
data_in[0][0] => Mux11.IN0
data_in[0][1] => Mux10.IN0
data_in[0][2] => Mux9.IN0
data_in[0][3] => Mux8.IN0
data_in[0][4] => Mux7.IN0
data_in[0][5] => Mux6.IN0
data_in[0][6] => Mux5.IN0
data_in[0][7] => Mux4.IN0
data_in[0][8] => Mux3.IN0
data_in[0][9] => Mux2.IN0
data_in[0][10] => Mux1.IN0
data_in[0][11] => Mux0.IN0
clk_core => clk_core.IN1
rst_n => rst_n.IN1
sclk <= SPI_OUT:comb_4.sclk
dout <= SPI_OUT:comb_4.dout
sync_n <= SPI_OUT:comb_4.sync_n
pos[0] <= pos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[1] <= pos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[2] <= pos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|DAC_POLLING:comb_5|Div:comb_3
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_in => cnt[2].CLK
clk_in => cnt[3].CLK
clk_in => cnt[4].CLK
clk_in => cnt[5].CLK
clk_in => cnt[6].CLK
clk_in => cnt[7].CLK
clk_in => cnt[8].CLK
clk_in => clk_div~reg0.CLK
clk_div <= clk_div~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|DAC_POLLING:comb_5|SPI_OUT:comb_4
clk => dout~reg0.CLK
clk => sync_n~reg0.CLK
clk => sclk~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => data_in_save[0].CLK
clk => data_in_save[1].CLK
clk => data_in_save[2].CLK
clk => data_in_save[3].CLK
clk => data_in_save[4].CLK
clk => data_in_save[5].CLK
clk => data_in_save[6].CLK
clk => data_in_save[7].CLK
clk => data_in_save[8].CLK
clk => data_in_save[9].CLK
clk => data_in_save[10].CLK
clk => data_in_save[11].CLK
clk => data_in_save[12].CLK
clk => data_in_save[13].CLK
clk => data_in_save[14].CLK
clk => data_in_save[15].CLK
clk => current_state~1.DATAIN
data_in[0] => data_in_save.DATAB
data_in[1] => data_in_save.DATAB
data_in[2] => data_in_save.DATAB
data_in[3] => data_in_save.DATAB
data_in[4] => data_in_save.DATAB
data_in[5] => data_in_save.DATAB
data_in[6] => data_in_save.DATAB
data_in[7] => data_in_save.DATAB
data_in[8] => data_in_save.DATAB
data_in[9] => data_in_save.DATAB
data_in[10] => data_in_save.DATAB
data_in[11] => data_in_save.DATAB
data_in[12] => data_in_save.DATAB
data_in[13] => data_in_save.DATAB
data_in[14] => data_in_save.DATAB
data_in[15] => data_in_save.DATAB
rst_n => next_state.IDLE.OUTPUTSELECT
rst_n => next_state.SEND.OUTPUTSELECT
rst_n => next_state.SEND_n.OUTPUTSELECT
rst_n => next_state.END.OUTPUTSELECT
rst_n => current_state~3.DATAIN
rst_n => dout~reg0.ENA
rst_n => data_in_save[15].ENA
rst_n => data_in_save[14].ENA
rst_n => data_in_save[13].ENA
rst_n => data_in_save[12].ENA
rst_n => data_in_save[11].ENA
rst_n => data_in_save[10].ENA
rst_n => data_in_save[9].ENA
rst_n => data_in_save[8].ENA
rst_n => data_in_save[7].ENA
rst_n => data_in_save[6].ENA
rst_n => data_in_save[5].ENA
rst_n => data_in_save[4].ENA
rst_n => data_in_save[3].ENA
rst_n => data_in_save[2].ENA
rst_n => data_in_save[1].ENA
rst_n => data_in_save[0].ENA
rst_n => counter[4].ENA
rst_n => counter[3].ENA
rst_n => counter[2].ENA
rst_n => counter[1].ENA
rst_n => counter[0].ENA
rst_n => sclk~reg0.ENA
rst_n => sync_n~reg0.ENA
en => Selector2.IN3
en => Selector0.IN1
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_n <= sync_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
isIDLE <= isIDLE.DB_MAX_OUTPUT_PORT_TYPE
isEND <= isEND.DB_MAX_OUTPUT_PORT_TYPE


|main|ADC:comb_6
clk => clk.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
fifo <= <GND>
trigger <= ADC_TRIGGER:comb_3.trigger
clk_a <= clk.DB_MAX_OUTPUT_PORT_TYPE


|main|ADC:comb_6|ADC_TRIGGER:comb_3
clk => trigger~reg0.CLK
data[0] => LessThan0.IN8
data[0] => LessThan1.IN8
data[1] => LessThan0.IN7
data[1] => LessThan1.IN7
data[2] => LessThan0.IN6
data[2] => LessThan1.IN6
data[3] => LessThan0.IN5
data[3] => LessThan1.IN5
data[4] => LessThan0.IN4
data[4] => LessThan1.IN4
data[5] => LessThan0.IN3
data[5] => LessThan1.IN3
data[6] => LessThan0.IN2
data[6] => LessThan1.IN2
data[7] => LessThan0.IN1
data[7] => LessThan1.IN1
max[0] => LessThan0.IN16
max[1] => LessThan0.IN15
max[2] => LessThan0.IN14
max[3] => LessThan0.IN13
max[4] => LessThan0.IN12
max[5] => LessThan0.IN11
max[6] => LessThan0.IN10
max[7] => LessThan0.IN9
min[0] => LessThan1.IN16
min[1] => LessThan1.IN15
min[2] => LessThan1.IN14
min[3] => LessThan1.IN13
min[4] => LessThan1.IN12
min[5] => LessThan1.IN11
min[6] => LessThan1.IN10
min[7] => LessThan1.IN9
trigger <= trigger~reg0.DB_MAX_OUTPUT_PORT_TYPE


