// Seed: 13790003
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  input wire id_25;
  inout wire id_24;
  output wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  inout tri1 id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_17 = id_16 == {-1'h0, -1};
  assign id_13 = id_11;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    output wor id_3,
    input wire id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wand id_7,
    output supply0 id_8
);
  localparam id_10 = &1;
  parameter id_11 = 1 - 1'h0;
  uwire id_12 = 1;
  logic ['b0 : 1 'b0 &  1] id_13;
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_12,
      id_12,
      id_13,
      id_11,
      id_13,
      id_13,
      id_11,
      id_14,
      id_10,
      id_14,
      id_14,
      id_13,
      id_11,
      id_12,
      id_11,
      id_13,
      id_13,
      id_14,
      id_13,
      id_12,
      id_10,
      id_10,
      id_12,
      id_11
  );
  wire id_15, id_16, id_17;
endmodule
