// Seed: 156831304
module module_0 (
    input supply1 id_0,
    input supply0 id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input supply0 id_2,
    output supply1 id_3,
    output tri id_4,
    input uwire id_5,
    input supply0 id_6
);
  id_8(
      .id_0(id_1 && id_1 - 1),
      .id_1(1 == id_6),
      .id_2(id_0),
      .id_3(id_5),
      .id_4(1),
      .id_5(id_1 == 1),
      .id_6(id_5),
      .id_7(id_6)
  ); module_0(
      id_2, id_5
  );
endmodule
