Input file: doc/UDMA_CTRL_reference.md

Register map
^^^^^^^^^^^^


Overview
""""""""

.. table:: 

    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |                      Name                       |Offset|Width|                                                                                                                   Description                                                                                                                    |
    +=================================================+======+=====+==================================================================================================================================================================================================================================================+
    |:ref:`CFG_CG<udma_ctrl_CFG_CG>`                  |     0|   32|uDMA peripherals clock gate configuration. This controls the individual clock-gating of each uDMA peripheral. There is one bit per peripheral, and the clock-gating is active low, i.e the peripheral is inactive when its corresponding bit is 0.|
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_CG_SET<udma_ctrl_CFG_CG_SET>`          |     4|   32|Each bit set to 1 sets the corresponding bit in the CFG_CG register                                                                                                                                                                               |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_CG_CLR<udma_ctrl_CFG_CG_CLR>`          |     8|   32|Each bit set to 1 clears the corresponding bit in the CFG_CG register                                                                                                                                                                             |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_RSTN<udma_ctrl_CFG_RSTN>`              |    12|   32|uDMA peripherals reset configuration. At RESET all periphs under reset.                                                                                                                                                                           |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_RSTN_SET<udma_ctrl_CFG_RSTN_SET>`      |    16|   32|Each bit set to 1 sets the corresponding bit in the UDMACTRL_CFG_RSTN register                                                                                                                                                                    |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_RSTN_CLR<udma_ctrl_CFG_RSTN_CLR>`      |    20|   32|Each bit set to 1 sets the corresponding bit in the UDMACTRL_CFG_RSTN register                                                                                                                                                                    |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_EVENT<udma_ctrl_CFG_EVENT>`            |    24|   32|uDMA peripherals external event configuration                                                                                                                                                                                                     |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FIFO_CFG<udma_ctrl_FIFO_CFG>`              |    28|   32|Sets the FIFO ID for push and pop                                                                                                                                                                                                                 |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FIFO_PUSHPOP_8<udma_ctrl_FIFO_PUSHPOP_8>`  |    32|   32|Pushes(write) and pops(read) 8bit to the fifo                                                                                                                                                                                                     |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FIFO_PUSHPOP_16<udma_ctrl_FIFO_PUSHPOP_16>`|    36|   32|Pushes(write) and pops(read) 16bit to the fifo                                                                                                                                                                                                    |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FIFO_PUSHPOP_24<udma_ctrl_FIFO_PUSHPOP_24>`|    40|   32|Pushes(write) and pops(read) 24bit to the fifo                                                                                                                                                                                                    |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FIFO_PUSHPOP_32<udma_ctrl_FIFO_PUSHPOP_32>`|    44|   32|Pushes(write) and pops(read) 32bit to the fifo                                                                                                                                                                                                    |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`DATAMOVE_CFG<udma_ctrl_DATAMOVE_CFG>`      |    48|   32|Configure of data movement                                                                                                                                                                                                                        |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`DATAMOVE0_SIZE<udma_ctrl_DATAMOVE0_SIZE>`  |    52|   32|Write sets the number of bytes to be moved. Read returns the number of bytes remaining                                                                                                                                                            |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`DATAMOVE1_SIZE<udma_ctrl_DATAMOVE1_SIZE>`  |    56|   32|Write sets the number of bytes to be moved. Read returns the number of bytes remaining                                                                                                                                                            |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`STREAM_CFG<udma_ctrl_STREAM_CFG>`          |    60|   32|Configure blocking behaviour of streams 1'b0 sets the stream as non blocking 1'b1 sets the stream to be blocking(giving ready only when data available)                                                                                           |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_PRE0<udma_ctrl_TIMEOUT_PRE0>`      |    64|   32|Configuration of the frequency prescaler for timeout                                                                                                                                                                                              |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_CH0<udma_ctrl_TIMEOUT_CH0>`        |    68|   32|Configuration for timeout ch0                                                                                                                                                                                                                     |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_PRE1<udma_ctrl_TIMEOUT_PRE1>`      |    72|   32|Configuration of the frequency prescaler for timeout                                                                                                                                                                                              |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_CH1<udma_ctrl_TIMEOUT_CH1>`        |    76|   32|Configuration for timeout ch0                                                                                                                                                                                                                     |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_PRE2<udma_ctrl_TIMEOUT_PRE2>`      |    80|   32|Configuration of the frequency prescaler for timeout                                                                                                                                                                                              |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_CH2<udma_ctrl_TIMEOUT_CH2>`        |    84|   32|Configuration for timeout ch0                                                                                                                                                                                                                     |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_PRE3<udma_ctrl_TIMEOUT_PRE3>`      |    88|   32|Configuration of the frequency prescaler for timeout                                                                                                                                                                                              |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_CH3<udma_ctrl_TIMEOUT_CH3>`        |    92|   32|Configuration for timeout ch0                                                                                                                                                                                                                     |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_PRE4<udma_ctrl_TIMEOUT_PRE4>`      |    96|   32|Configuration of the frequency prescaler for timeout                                                                                                                                                                                              |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_CH4<udma_ctrl_TIMEOUT_CH4>`        |   100|   32|Configuration for timeout ch0                                                                                                                                                                                                                     |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_PRE5<udma_ctrl_TIMEOUT_PRE5>`      |   104|   32|Configuration of the frequency prescaler for timeout                                                                                                                                                                                              |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_CH5<udma_ctrl_TIMEOUT_CH5>`        |   108|   32|Configuration for timeout ch0                                                                                                                                                                                                                     |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_PRE6<udma_ctrl_TIMEOUT_PRE6>`      |   112|   32|Configuration of the frequency prescaler for timeout                                                                                                                                                                                              |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_CH6<udma_ctrl_TIMEOUT_CH6>`        |   116|   32|Configuration for timeout ch0                                                                                                                                                                                                                     |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_PRE7<udma_ctrl_TIMEOUT_PRE7>`      |   120|   32|Configuration of the frequency prescaler for timeout                                                                                                                                                                                              |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_CH7<udma_ctrl_TIMEOUT_CH7>`        |   124|   32|Configuration for timeout ch0                                                                                                                                                                                                                     |
    +-------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _udma_ctrl_CFG_CG:

CFG_CG
""""""

uDMA peripherals clock gate configuration. This controls the individual clock-gating of each uDMA peripheral. There is one bit per peripheral, and the clock-gating is active low, i.e the peripheral is inactive when its corresponding bit is 0.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_ctrl_CFG_CG_SET:

CFG_CG_SET
""""""""""

Each bit set to 1 sets the corresponding bit in the CFG_CG register

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_ctrl_CFG_CG_CLR:

CFG_CG_CLR
""""""""""

Each bit set to 1 clears the corresponding bit in the CFG_CG register

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_ctrl_CFG_RSTN:

CFG_RSTN
""""""""

uDMA peripherals reset configuration. At RESET all periphs under reset.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_ctrl_CFG_RSTN_SET:

CFG_RSTN_SET
""""""""""""

Each bit set to 1 sets the corresponding bit in the UDMACTRL_CFG_RSTN register

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_ctrl_CFG_RSTN_CLR:

CFG_RSTN_CLR
""""""""""""

Each bit set to 1 sets the corresponding bit in the UDMACTRL_CFG_RSTN register

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_ctrl_CFG_EVENT:

CFG_EVENT
"""""""""

uDMA peripherals external event configuration

.. table:: 

    +-----+---+--------+-------------+
    |Bit #|R/W|  Name  | Description |
    +=====+===+========+=============+
    |7:0  |R/W|CMP_EVT0|Compare event|
    +-----+---+--------+-------------+
    |15:8 |R/W|CMP_EVT1|Compare event|
    +-----+---+--------+-------------+
    |23:16|R/W|CMP_EVT2|Compare event|
    +-----+---+--------+-------------+
    |31:24|R/W|CMP_EVT3|Compare event|
    +-----+---+--------+-------------+

.. _udma_ctrl_FIFO_CFG:

FIFO_CFG
""""""""

Sets the FIFO ID for push and pop

.. table:: 

    +-----+---+-------+---------------------------------+
    |Bit #|R/W| Name  |           Description           |
    +=====+===+=======+=================================+
    |7:0  |R/W|PUSH_ID|Sets the FIFO ID used for pushing|
    +-----+---+-------+---------------------------------+
    |15:8 |R/W|POP_ID |Sets the FIFO ID used for popping|
    +-----+---+-------+---------------------------------+

.. _udma_ctrl_FIFO_PUSHPOP_8:

FIFO_PUSHPOP_8
""""""""""""""

Pushes(write) and pops(read) 8bit to the fifo

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_ctrl_FIFO_PUSHPOP_16:

FIFO_PUSHPOP_16
"""""""""""""""

Pushes(write) and pops(read) 16bit to the fifo

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_ctrl_FIFO_PUSHPOP_24:

FIFO_PUSHPOP_24
"""""""""""""""

Pushes(write) and pops(read) 24bit to the fifo

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_ctrl_FIFO_PUSHPOP_32:

FIFO_PUSHPOP_32
"""""""""""""""

Pushes(write) and pops(read) 32bit to the fifo

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_ctrl_DATAMOVE_CFG:

DATAMOVE_CFG
""""""""""""

Configure of data movement

.. table:: 

    +-----+---+-----------+----------------------------------------------+
    |Bit #|R/W|   Name    |                 Description                  |
    +=====+===+===========+==============================================+
    |7:0  |R/W|SOURCE_ID_0|Sets the source ID used by the data mover     |
    +-----+---+-----------+----------------------------------------------+
    |15:8 |R/W|DEST_ID_0  |Sets the destination ID used by the data mover|
    +-----+---+-----------+----------------------------------------------+
    |23:16|R/W|SOURCE_ID_1|Sets the source ID used by the data mover     |
    +-----+---+-----------+----------------------------------------------+
    |31:24|R/W|DEST_ID_1  |Sets the destination ID used by the data mover|
    +-----+---+-----------+----------------------------------------------+

.. _udma_ctrl_DATAMOVE0_SIZE:

DATAMOVE0_SIZE
""""""""""""""

Write sets the number of bytes to be moved. Read returns the number of bytes remaining

.. table:: 

    +-----+---+----+----------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                         Description                                          |
    +=====+===+====+==============================================================================================+
    |20:0 |R/W|SIZE|Write sets the number of bytes to be moved. Read returns the number of bytes remaining        |
    +-----+---+----+----------------------------------------------------------------------------------------------+
    |30   |R/W|STOP|When written to 1 stops the data mover. When read return the enable status of the data mover  |
    +-----+---+----+----------------------------------------------------------------------------------------------+
    |31   |R/W|EN  |When written to 1 enables the data mover. When read return the enable status of the data mover|
    +-----+---+----+----------------------------------------------------------------------------------------------+

.. _udma_ctrl_DATAMOVE1_SIZE:

DATAMOVE1_SIZE
""""""""""""""

Write sets the number of bytes to be moved. Read returns the number of bytes remaining

.. table:: 

    +-----+---+----+----------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                         Description                                          |
    +=====+===+====+==============================================================================================+
    |20:0 |R/W|SIZE|Write sets the number of bytes to be moved. Read returns the number of bytes remaining        |
    +-----+---+----+----------------------------------------------------------------------------------------------+
    |30   |R/W|STOP|When written to 1 stops the data mover. When read return the enable status of the data mover  |
    +-----+---+----+----------------------------------------------------------------------------------------------+
    |31   |R/W|EN  |When written to 1 enables the data mover. When read return the enable status of the data mover|
    +-----+---+----+----------------------------------------------------------------------------------------------+

.. _udma_ctrl_STREAM_CFG:

STREAM_CFG
""""""""""

Configure blocking behaviour of streams 1'b0 sets the stream as non blocking 1'b1 sets the stream to be blocking(giving ready only when data available)

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_ctrl_TIMEOUT_PRE0:

TIMEOUT_PRE0
""""""""""""

Configuration of the frequency prescaler for timeout

.. table:: 

    +-----+---+----+------------------------------------------------------------------+
    |Bit #|R/W|Name|                           Description                            |
    +=====+===+====+==================================================================+
    |15:0 |R/W|CNT |Sets the target for the timeout counter                           |
    +-----+---+----+------------------------------------------------------------------+
    |16   |R/W|EN  |Enables/disable the timeout prescaler 1'b0: disable - 1'b1: enable|
    +-----+---+----+------------------------------------------------------------------+
    |17   |W  |CLR |Resets the timeout prescaler to 0                                 |
    +-----+---+----+------------------------------------------------------------------+

.. _udma_ctrl_TIMEOUT_CH0:

TIMEOUT_CH0
"""""""""""

Configuration for timeout ch0

.. table:: 

    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                                Description                                                                                 |
    +=====+===+=========+============================================================================================================================================================================+
    |7:0  |R/W|SOURCE_ID|Sets the uDMA source ID used by the timeout                                                                                                                                 |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |9:8  |R/W|MODE     |Sets the mode to start/stop the timeout 2'b00: sw triggered - 2'b01: started by start of transfer and stopped by end of transfer - 2'b10: counter cleared at each data rx/tx|
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10   |R/W|EN       |Enables/disable the timeout 1'b0: disable - 1'b1: enable                                                                                                                    |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:16|R/W|CNT      |Sets the target for the timeout counter                                                                                                                                     |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _udma_ctrl_TIMEOUT_PRE1:

TIMEOUT_PRE1
""""""""""""

Configuration of the frequency prescaler for timeout

.. table:: 

    +-----+---+----+------------------------------------------------------------------+
    |Bit #|R/W|Name|                           Description                            |
    +=====+===+====+==================================================================+
    |15:0 |R/W|CNT |Sets the target for the timeout counter                           |
    +-----+---+----+------------------------------------------------------------------+
    |16   |R/W|EN  |Enables/disable the timeout prescaler 1'b0: disable - 1'b1: enable|
    +-----+---+----+------------------------------------------------------------------+
    |17   |W  |CLR |Resets the timeout prescaler to 0                                 |
    +-----+---+----+------------------------------------------------------------------+

.. _udma_ctrl_TIMEOUT_CH1:

TIMEOUT_CH1
"""""""""""

Configuration for timeout ch0

.. table:: 

    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                                Description                                                                                 |
    +=====+===+=========+============================================================================================================================================================================+
    |7:0  |R/W|SOURCE_ID|Sets the uDMA source ID used by the timeout                                                                                                                                 |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |9:8  |R/W|MODE     |Sets the mode to start/stop the timeout 2'b00: sw triggered - 2'b01: started by start of transfer and stopped by end of transfer - 2'b10: counter cleared at each data rx/tx|
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10   |R/W|EN       |Enables/disable the timeout 1'b0: disable - 1'b1: enable                                                                                                                    |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:16|R/W|CNT      |Sets the target for the timeout counter                                                                                                                                     |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _udma_ctrl_TIMEOUT_PRE2:

TIMEOUT_PRE2
""""""""""""

Configuration of the frequency prescaler for timeout

.. table:: 

    +-----+---+----+------------------------------------------------------------------+
    |Bit #|R/W|Name|                           Description                            |
    +=====+===+====+==================================================================+
    |15:0 |R/W|CNT |Sets the target for the timeout counter                           |
    +-----+---+----+------------------------------------------------------------------+
    |16   |R/W|EN  |Enables/disable the timeout prescaler 1'b0: disable - 1'b1: enable|
    +-----+---+----+------------------------------------------------------------------+
    |17   |W  |CLR |Resets the timeout prescaler to 0                                 |
    +-----+---+----+------------------------------------------------------------------+

.. _udma_ctrl_TIMEOUT_CH2:

TIMEOUT_CH2
"""""""""""

Configuration for timeout ch0

.. table:: 

    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                                Description                                                                                 |
    +=====+===+=========+============================================================================================================================================================================+
    |7:0  |R/W|SOURCE_ID|Sets the uDMA source ID used by the timeout                                                                                                                                 |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |9:8  |R/W|MODE     |Sets the mode to start/stop the timeout 2'b00: sw triggered - 2'b01: started by start of transfer and stopped by end of transfer - 2'b10: counter cleared at each data rx/tx|
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10   |R/W|EN       |Enables/disable the timeout 1'b0: disable - 1'b1: enable                                                                                                                    |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:16|R/W|CNT      |Sets the target for the timeout counter                                                                                                                                     |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _udma_ctrl_TIMEOUT_PRE3:

TIMEOUT_PRE3
""""""""""""

Configuration of the frequency prescaler for timeout

.. table:: 

    +-----+---+----+------------------------------------------------------------------+
    |Bit #|R/W|Name|                           Description                            |
    +=====+===+====+==================================================================+
    |15:0 |R/W|CNT |Sets the target for the timeout counter                           |
    +-----+---+----+------------------------------------------------------------------+
    |16   |R/W|EN  |Enables/disable the timeout prescaler 1'b0: disable - 1'b1: enable|
    +-----+---+----+------------------------------------------------------------------+
    |17   |W  |CLR |Resets the timeout prescaler to 0                                 |
    +-----+---+----+------------------------------------------------------------------+

.. _udma_ctrl_TIMEOUT_CH3:

TIMEOUT_CH3
"""""""""""

Configuration for timeout ch0

.. table:: 

    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                                Description                                                                                 |
    +=====+===+=========+============================================================================================================================================================================+
    |7:0  |R/W|SOURCE_ID|Sets the uDMA source ID used by the timeout                                                                                                                                 |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |9:8  |R/W|MODE     |Sets the mode to start/stop the timeout 2'b00: sw triggered - 2'b01: started by start of transfer and stopped by end of transfer - 2'b10: counter cleared at each data rx/tx|
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10   |R/W|EN       |Enables/disable the timeout 1'b0: disable - 1'b1: enable                                                                                                                    |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:16|R/W|CNT      |Sets the target for the timeout counter                                                                                                                                     |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _udma_ctrl_TIMEOUT_PRE4:

TIMEOUT_PRE4
""""""""""""

Configuration of the frequency prescaler for timeout

.. table:: 

    +-----+---+----+------------------------------------------------------------------+
    |Bit #|R/W|Name|                           Description                            |
    +=====+===+====+==================================================================+
    |15:0 |R/W|CNT |Sets the target for the timeout counter                           |
    +-----+---+----+------------------------------------------------------------------+
    |16   |R/W|EN  |Enables/disable the timeout prescaler 1'b0: disable - 1'b1: enable|
    +-----+---+----+------------------------------------------------------------------+
    |17   |W  |CLR |Resets the timeout prescaler to 0                                 |
    +-----+---+----+------------------------------------------------------------------+

.. _udma_ctrl_TIMEOUT_CH4:

TIMEOUT_CH4
"""""""""""

Configuration for timeout ch0

.. table:: 

    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                                Description                                                                                 |
    +=====+===+=========+============================================================================================================================================================================+
    |7:0  |R/W|SOURCE_ID|Sets the uDMA source ID used by the timeout                                                                                                                                 |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |9:8  |R/W|MODE     |Sets the mode to start/stop the timeout 2'b00: sw triggered - 2'b01: started by start of transfer and stopped by end of transfer - 2'b10: counter cleared at each data rx/tx|
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10   |R/W|EN       |Enables/disable the timeout 1'b0: disable - 1'b1: enable                                                                                                                    |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:16|R/W|CNT      |Sets the target for the timeout counter                                                                                                                                     |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _udma_ctrl_TIMEOUT_PRE5:

TIMEOUT_PRE5
""""""""""""

Configuration of the frequency prescaler for timeout

.. table:: 

    +-----+---+----+------------------------------------------------------------------+
    |Bit #|R/W|Name|                           Description                            |
    +=====+===+====+==================================================================+
    |15:0 |R/W|CNT |Sets the target for the timeout counter                           |
    +-----+---+----+------------------------------------------------------------------+
    |16   |R/W|EN  |Enables/disable the timeout prescaler 1'b0: disable - 1'b1: enable|
    +-----+---+----+------------------------------------------------------------------+
    |17   |W  |CLR |Resets the timeout prescaler to 0                                 |
    +-----+---+----+------------------------------------------------------------------+

.. _udma_ctrl_TIMEOUT_CH5:

TIMEOUT_CH5
"""""""""""

Configuration for timeout ch0

.. table:: 

    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                                Description                                                                                 |
    +=====+===+=========+============================================================================================================================================================================+
    |7:0  |R/W|SOURCE_ID|Sets the uDMA source ID used by the timeout                                                                                                                                 |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |9:8  |R/W|MODE     |Sets the mode to start/stop the timeout 2'b00: sw triggered - 2'b01: started by start of transfer and stopped by end of transfer - 2'b10: counter cleared at each data rx/tx|
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10   |R/W|EN       |Enables/disable the timeout 1'b0: disable - 1'b1: enable                                                                                                                    |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:16|R/W|CNT      |Sets the target for the timeout counter                                                                                                                                     |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _udma_ctrl_TIMEOUT_PRE6:

TIMEOUT_PRE6
""""""""""""

Configuration of the frequency prescaler for timeout

.. table:: 

    +-----+---+----+------------------------------------------------------------------+
    |Bit #|R/W|Name|                           Description                            |
    +=====+===+====+==================================================================+
    |15:0 |R/W|CNT |Sets the target for the timeout counter                           |
    +-----+---+----+------------------------------------------------------------------+
    |16   |R/W|EN  |Enables/disable the timeout prescaler 1'b0: disable - 1'b1: enable|
    +-----+---+----+------------------------------------------------------------------+
    |17   |W  |CLR |Resets the timeout prescaler to 0                                 |
    +-----+---+----+------------------------------------------------------------------+

.. _udma_ctrl_TIMEOUT_CH6:

TIMEOUT_CH6
"""""""""""

Configuration for timeout ch0

.. table:: 

    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                                Description                                                                                 |
    +=====+===+=========+============================================================================================================================================================================+
    |7:0  |R/W|SOURCE_ID|Sets the uDMA source ID used by the timeout                                                                                                                                 |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |9:8  |R/W|MODE     |Sets the mode to start/stop the timeout 2'b00: sw triggered - 2'b01: started by start of transfer and stopped by end of transfer - 2'b10: counter cleared at each data rx/tx|
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10   |R/W|EN       |Enables/disable the timeout 1'b0: disable - 1'b1: enable                                                                                                                    |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:16|R/W|CNT      |Sets the target for the timeout counter                                                                                                                                     |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _udma_ctrl_TIMEOUT_PRE7:

TIMEOUT_PRE7
""""""""""""

Configuration of the frequency prescaler for timeout

.. table:: 

    +-----+---+----+------------------------------------------------------------------+
    |Bit #|R/W|Name|                           Description                            |
    +=====+===+====+==================================================================+
    |15:0 |R/W|CNT |Sets the target for the timeout counter                           |
    +-----+---+----+------------------------------------------------------------------+
    |16   |R/W|EN  |Enables/disable the timeout prescaler 1'b0: disable - 1'b1: enable|
    +-----+---+----+------------------------------------------------------------------+
    |17   |W  |CLR |Resets the timeout prescaler to 0                                 |
    +-----+---+----+------------------------------------------------------------------+

.. _udma_ctrl_TIMEOUT_CH7:

TIMEOUT_CH7
"""""""""""

Configuration for timeout ch0

.. table:: 

    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                                Description                                                                                 |
    +=====+===+=========+============================================================================================================================================================================+
    |7:0  |R/W|SOURCE_ID|Sets the uDMA source ID used by the timeout                                                                                                                                 |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |9:8  |R/W|MODE     |Sets the mode to start/stop the timeout 2'b00: sw triggered - 2'b01: started by start of transfer and stopped by end of transfer - 2'b10: counter cleared at each data rx/tx|
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10   |R/W|EN       |Enables/disable the timeout 1'b0: disable - 1'b1: enable                                                                                                                    |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:16|R/W|CNT      |Sets the target for the timeout counter                                                                                                                                     |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
