\begin{table}[H]
\centering
\caption{Synthesis Results Comparison for Design Space Exploration for Butterfly Unit Execution for Resource Optimization for Zedboard ZC702}
\label{Table 4.1}
\begin{tabular}{||m{3cm}|m{2cm}|m{2cm}|m{2cm}|m{2cm}|m{2cm}||}
\hline
Metric & No Optimization & Resource Directive& Allocation Directive (3 Multipliers) & Allocation Directive (2 Multipliers) & Area Optimized  \\
\hline
\multicolumn{6}{||c||}{Timing Estimates}\\
\hline
Latency(Cycles) & 18 &18&19&19& 21\\
\hline
\multicolumn{6}{||c||}{Area Estimates}\\
\hline
Number of Multipliers & 4 & 4&3&2& 1\\
\hline
Number of Subtractors & 2 & 1&1&0&0\\
\hline
Number of Adders & 1 & 1&1&0&0\\
\hline
Number of Add-Sub Units & 1 & 0&0&1&1\\
\hline
DSP48E (\%age Utilization) & 25 & 22&17&11&6\\
\hline
LUT's (\%age Utilization) &13 & 8&8&4&4\\
\hline
Flip Flops (\%age Utilization) & 3 & 2&2&1&1\\
\hline
\end{tabular}

\end{table}