# My-experiment-with-SystemVerilog-
This Project aims at verifying a Simple Shift Register.
Things I used : Cover groups, Assertions.
