Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_RDEN2' [C:/Users/D4nny/Documents/HDL/Cache/rtl/Memory.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_WE2' [C:/Users/D4nny/Documents/HDL/Cache/rtl/Memory.sv:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'MEM_SIZE' [C:/Users/D4nny/Documents/HDL/Cache/rtl/Memory.sv:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_SIGN' [C:/Users/D4nny/Documents/HDL/Cache/rtl/Memory.sv:93]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv:65]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv:78]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 65, File C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 78, File C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/Documents/HDL/Cache/vivado2023.2/vivado2023.2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/Documents/HDL/Cache/vivado2023.2/vivado2023.2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstrL1_default
Compiling module xil_defaultlib.CacheLineAdapter_default
Compiling module xil_defaultlib.clk_2n_div(n=3)
Compiling module xil_defaultlib.MainMemory(DELAY_BITS=3)
Compiling module xil_defaultlib.CacheController
Compiling module xil_defaultlib.Memory(DELAY_BITS=3)
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cache_tb_behav
