# do overall.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:58 on Jan 02,2026
# vlog -work work main.vo 
# -- Compiling module dualnand
# 
# Top level modules:
# 	dualnand
# End time: 21:36:58 on Jan 02,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:58 on Jan 02,2026
# vlog -work work dualnand_sim.vwf.vt 
# -- Compiling module dualnand_vlg_vec_tst
# 
# Top level modules:
# 	dualnand_vlg_vec_tst
# End time: 21:36:58 on Jan 02,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L maxv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.dualnand_vlg_vec_tst 
# Start time: 21:36:58 on Jan 02,2026
# Loading work.dualnand_vlg_vec_tst
# Loading work.dualnand
# Loading maxv_ver.maxv_io
# Loading maxv_ver.maxv_lcell
# Loading maxv_ver.maxv_asynch_lcell
# Loading maxv_ver.maxv_lcell_register
# after#25
# ** Note: $finish    : dualnand_sim.vwf.vt(53)
#    Time: 1 us  Iteration: 0  Instance: /dualnand_vlg_vec_tst
# End time: 21:36:58 on Jan 02,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
