<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<title>SM83 Cells Reference</title>
<link rel="icon" href="/gameboy.svg">
<meta name="viewport" content="width=device-width, initial-scale=1">
<meta name="description" content="Description of all the logic cells inside the SM83 Game Boy CPU core.">
<style>
 img {
  max-width: 100%;
  display:   inline;
 }
 table.default {
  border-top:    1px solid #b2b2b2;
  border-left:   1px solid #b2b2b2;
  border-bottom: 1px solid #4c4c4c;
  border-right:  1px solid #4c4c4c;
 }
 table.default tr th {
  border-top:    1px solid #4c4c4c;
  border-left:   1px solid #4c4c4c;
  border-bottom: 1px solid #b2b2b2;
  border-right:  1px solid #b2b2b2;
 }
 table.default tr td {
  border-top:    1px solid #4c4c4c;
  border-left:   1px solid #4c4c4c;
  border-bottom: 1px solid #b2b2b2;
  border-right:  1px solid #b2b2b2;
 }
 a:not([href]) {
  visibility: hidden;
  display:    inline-block;
  height:     0;
  width:      0;
 }
</style>
</head>
<body>
<nav><p><a href="http://iceboy.a-singer.de/">Home</a></p>
<hr></nav>
<main><h1>SM83 Cells Reference</h1>
<p>This document provides information about the cells found in the SM83 CPU core of the Game Boy.
<p>Please report any errors I made <a href="https://github.com/msinger/gbreveng/issues">here</a>.</p>
<ul>
 <li><a href="#logic">Basic logic gates</a>
  <ul>
   <li><a href="#not">NOT gates</a>
    <ul>
     <li><a href="#not_a">NOT_A</a></li>
     <li><a href="#not_b">NOT_B</a></li>
     <li><a href="#not_x3_p2">NOT_X3_P2</a></li>
     <li><a href="#not_reg">NOT_REG</a></li>
     <li><a href="#not2_idu">NOT2_IDU</a></li>
     <li><a href="#not5_irq">NOT5_IRQ</a></li>
     <li><a href="#not_reg_wr">NOT_REG_WR</a></li>
     <li><a href="#not_reg_a_wr">NOT_REG_A_WR</a></li>
     <li><a href="#not_reg_b_wr">NOT_REG_B_WR</a></li>
     <li><a href="#not_reg_h_e_wr">NOT_REG_H_E_WR</a></li>
     <li><a href="#not_reg_ie_wr">NOT_REG_IE_WR</a></li>
     <li><a href="#not_reg_l_wr">NOT_REG_L_WR</a></li>
     <li><a href="#not_reg_sp_wr">NOT_REG_SP_WR</a></li>
     <li><a href="#not2_reg_pc_wr">NOT2_REG_PC_WR</a></li>
     <li><a href="#not_pch_x1_alu">NOT_PCH_X1_ALU</a></li>
     <li><a href="#not_pch_x2_alu">NOT_PCH_X2_ALU</a></li>
     <li><a href="#not_pch_dec1">NOT_PCH_DEC1</a></li>
     <li><a href="#not2_pch_dec1">NOT2_PCH_DEC1</a></li>
     <li><a href="#not_x1_dec2">NOT_X1_DEC2</a></li>
     <li><a href="#not_x1_p2_dec2">NOT_X1_P2_DEC2</a></li>
     <li><a href="#not_x1_pch_dec2">NOT_X1_PCH_DEC2</a></li>
     <li><a href="#not_x2_dec2">NOT_X2_DEC2</a></li>
     <li><a href="#not_dec3">NOT_DEC3</a></li>
     <li><a href="#not_pch_dec3_a">NOT_PCH_DEC3_A</a></li>
     <li><a href="#not_pch_dec3_a2">NOT_PCH_DEC3_A2</a></li>
     <li><a href="#not_pch_dec3_b">NOT_PCH_DEC3_B</a></li>
     <li><a href="#not_pch_dec3_b2">NOT_PCH_DEC3_B2</a></li>
     <li><a href="#not_p2_dec3_a">NOT_P2_DEC3_A</a></li>
     <li><a href="#not_p2_dec3_b">NOT_P2_DEC3_B</a></li>
     <li><a href="#not_p2_pch_dec3">NOT_P2_PCH_DEC3</a></li>
    </ul>
   </li>
   <li><a href="#buf">BUF gates</a>
    <ul>
     <li><a href="#buf_dec2">BUF_DEC2</a></li>
    </ul>
   </li>
   <li><a href="#nand">NAND gates</a>
    <ul>
     <li><a href="#nand2_a">NAND2_A</a></li>
     <li><a href="#nand2_b">NAND2_B</a></li>
     <li><a href="#nand2_c">NAND2_C</a></li>
     <li><a href="#nand2_d">NAND2_D</a></li>
     <li><a href="#nand2_nand3_od_irq">NAND2_NAND3_OD_IRQ</a></li>
     <li><a href="#reg_a_out">REG_A_OUT</a></li>
    </ul>
   </li>
   <li><a href="#nor">NOR gates</a>
    <ul>
     <li><a href="#nor2_a">NOR2_A</a></li>
     <li><a href="#nor2_b">NOR2_B</a></li>
     <li><a href="#nor4_in2_n_in4_n">NOR4_IN2_N_IN4_N</a></li>
     <li><a href="#nor2_pch_in1_dec3">NOR2_PCH_IN1_DEC3</a></li>
    </ul>
   </li>
   <li><a href="#and">AND gates</a>
    <ul>
     <li><a href="#and2">AND2</a></li>
     <li><a href="#and3">AND3</a></li>
     <li><a href="#and2_reg">AND2_REG</a></li>
     <li><a href="#and2_and3_reg">AND2_AND3_REG</a></li>
    </ul>
   </li>
   <li><a href="#or">OR gates</a>
    <ul>
     <li><a href="#or2_a">OR2_A</a></li>
     <li><a href="#or2_b">OR2_B</a></li>
     <li><a href="#or2_tap_nor_tap_in1_n_reg">OR2_TAP_NOR_TAP_IN1_N_REG</a></li>
    </ul>
   </li>
   <li><a href="#xor">XOR gates</a>
    <ul>
     <li><a href="#xor_idu_h">XOR_IDU_H</a></li>
     <li><a href="#xor_idu_l">XOR_IDU_L</a></li>
    </ul>
   </li>
  </ul>
 </li>
 <li><a href="#compound">Compound logic gates</a>
  <ul>
   <li><a href="#aoi331_s3">AOI331_S3</a></li>
   <li><a href="#ao33_s3_tap_in1_n">AO33_S3_TAP_IN1_N</a></li>
   <li><a href="#oa21_reg">OA21_REG</a></li>
   <li><a href="#oa211_in1_n_in3_n">OA211_IN1_N_IN3_N</a></li>
   <li><a href="#mux_idu_h">MUX_IDU_H</a></li>
   <li><a href="#mux_idu_l">MUX_IDU_L</a></li>
  </ul>
 </li>
 <li><a href="#mixed">Mixed logic cells</a>
  <ul>
   <li><a href="#idu_bit0">IDU_BIT0</a></li>
   <li><a href="#idu_bit123456">IDU_BIT123456</a></li>
   <li><a href="#idu_bit7">IDU_BIT7</a></li>
   <li><a href="#idu_irq_ctl">IDU_IRQ_CTL</a></li>
   <li><a href="#irq_prio_bit0">IRQ_PRIO_BIT0</a></li>
   <li><a href="#irq_prio_bit1">IRQ_PRIO_BIT1</a></li>
   <li><a href="#irq_prio_bit2">IRQ_PRIO_BIT2</a></li>
   <li><a href="#irq_prio_bit3">IRQ_PRIO_BIT3</a></li>
   <li><a href="#irq_prio_bit4">IRQ_PRIO_BIT4</a></li>
   <li><a href="#irq_prio_bit5">IRQ_PRIO_BIT5</a></li>
   <li><a href="#irq_prio_bit6">IRQ_PRIO_BIT6</a></li>
   <li><a href="#irq_prio_bit7">IRQ_PRIO_BIT7</a></li>
   <li><a href="#reg_bc_out">REG_BC_OUT</a></li>
   <li><a href="#reg_bus_pch_a_bit0123">REG_BUS_PCH_A_BIT0123</a></li>
   <li><a href="#reg_bus_pch_a_bit4">REG_BUS_PCH_A_BIT4</a></li>
   <li><a href="#reg_bus_pch_a_bit5">REG_BUS_PCH_A_BIT5</a></li>
   <li><a href="#reg_bus_pch_a_bit6">REG_BUS_PCH_A_BIT6</a></li>
   <li><a href="#reg_bus_pch_a_bit7">REG_BUS_PCH_A_BIT7</a></li>
   <li><a href="#reg_bus_pch_b">REG_BUS_PCH_B</a></li>
   <li><a href="#reg_de_out">REG_DE_OUT</a></li>
   <li><a href="#reg_hl_out">REG_HL_OUT</a></li>
   <li><a href="#reg_pc_out_bit012">REG_PC_OUT_BIT012</a></li>
   <li><a href="#reg_pc_out_bit345">REG_PC_OUT_BIT345</a></li>
   <li><a href="#reg_pc_out_bit67">REG_PC_OUT_BIT67</a></li>
   <li><a href="#reg_sp_out">REG_SP_OUT</a></li>
   <li><a href="#reg_wz_out">REG_WZ_OUT</a></li>
  </ul>
 </li>
 <li><a href="#ff">Storage elements</a>
  <ul>
   <li><a href="#srlatch_r_n">SRLATCH_R_N</a></li>
   <li><a href="#dlatch_irq">DLATCH_IRQ</a></li>
   <li><a href="#dff_cc_q">DFF_CC_Q</a></li>
   <li><a href="#dffge_x1_reg_bit">DFFGE_X1_REG_BIT</a></li>
   <li><a href="#dffge_x2_reg_bit">DFFGE_X2_REG_BIT</a></li>
   <li><a href="#dffge_reg_sp_bit">DFFGE_REG_SP_BIT</a></li>
   <li><a href="#dffge_reg_wz_bit">DFFGE_REG_WZ_BIT</a></li>
   <li><a href="#dffgre_reg_ie_bit">DFFGRE_REG_IE_BIT</a></li>
   <li><a href="#dffgse_reg_pc_bit">DFFGSE_REG_PC_BIT</a></li>
   <li><a href="#dffnge_alu_flag">DFFNGE_ALU_FLAG</a></li>
   <li><a href="#dffnge_alu_tmp">DFFNGE_ALU_TMP</a></li>
  </ul>
 </li>
</ul>
<h2 id="logic">Basic logic gates</h2>
<h3 id="not">NOT gates</h3>
<h4 id="not_a">NOT_A</h4>
<p>Simple inverter.</p>
<table>
<tr><td><img src="img/cells/sm83/not_a_zgna_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_a_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:zgna">ZGNA</a>
(1 total)
</p>
<h4 id="not_b">NOT_B</h4>
<p>Simple inverter.</p>
<table>
<tr><td><img src="img/cells/sm83/not_b_zudn_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_b_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:zudn">ZUDN</a>
(1 total)
</p>
<h4 id="not_x3_p2">NOT_X3_P2</h4>
<p>Inverter with 3&times; drive strength and a PMOS-to-NMOS size ratio of 2:1.</p>
<table>
<tr><td><img src="img/cells/sm83/not_x3_p2_zjbf_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_x3_p2_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:zjbf">ZJBF</a>
(1 total)
</p>
<h4 id="not_reg">NOT_REG</h4>
<p>Simple inverter.</p>
<table>
<tr><td><img src="img/cells/sm83/not_reg0_desc.png?v=0" style="min-width:300px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_reg_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_not%5b0%5d">REG_NOT[0]</a>,
<a href="/sm83_map/?view=c:reg_not%5b1%5d">REG_NOT[1]</a>,
<a href="/sm83_map/?view=c:reg_not%5b2%5d">REG_NOT[2]</a>,
<a href="/sm83_map/?view=c:reg_not%5b3%5d">REG_NOT[3]</a>,
<a href="/sm83_map/?view=c:reg_not%5b4%5d">REG_NOT[4]</a>,
<a href="/sm83_map/?view=c:reg_not%5b5%5d">REG_NOT[5]</a>,
<a href="/sm83_map/?view=c:reg_not%5b6%5d">REG_NOT[6]</a>,
<a href="/sm83_map/?view=c:reg_not%5b7%5d">REG_NOT[7]</a>
(8 total)
</p>
<h4 id="not2_idu">NOT2_IDU</h4>
<p>Two simple inverters.</p>
<table>
<tr><td><img src="img/cells/sm83/not2_idu0_desc.png?v=0" style="min-width:300px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>A_IN</i></td>
<td>Input to inverter A.</td></tr>
<tr><td><i>A_Y</i></td>
<td>Outputs inverted <i>A_IN</i>.</td></tr>
<tr><td><i>B_IN</i></td>
<td>Input to inverter B.</td></tr>
<tr><td><i>B_Y</i></td>
<td>Outputs inverted <i>B_IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not2_idu_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not2_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:idu_not%5b0%5d">IDU_NOT[0]</a>,
<a href="/sm83_map/?view=c:idu_not%5b1%5d">IDU_NOT[1]</a>,
<a href="/sm83_map/?view=c:idu_not%5b2%5d">IDU_NOT[2]</a>,
<a href="/sm83_map/?view=c:idu_not%5b3%5d">IDU_NOT[3]</a>,
<a href="/sm83_map/?view=c:idu_not%5b4%5d">IDU_NOT[4]</a>,
<a href="/sm83_map/?view=c:idu_not%5b5%5d">IDU_NOT[5]</a>,
<a href="/sm83_map/?view=c:idu_not%5b6%5d">IDU_NOT[6]</a>,
<a href="/sm83_map/?view=c:idu_not%5b7%5d">IDU_NOT[7]</a>
(8 total)
</p>
<h4 id="not5_irq">NOT5_IRQ</h4>
<p>Five simple inverters.</p>
<table>
<tr><td><img src="img/cells/sm83/not5_irq_desc.png?v=0" style="min-width:500px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>A_IN</i></td>
<td>Input to inverter A.</td></tr>
<tr><td><i>A_Y</i></td>
<td>Outputs inverted <i>A_IN</i>.</td></tr>
<tr><td><i>B_IN</i></td>
<td>Input to inverter B.</td></tr>
<tr><td><i>B_Y</i></td>
<td>Outputs inverted <i>B_IN</i>.</td></tr>
<tr><td><i>C_IN</i></td>
<td>Input to inverter C.</td></tr>
<tr><td><i>C_Y</i></td>
<td>Outputs inverted <i>C_IN</i>.</td></tr>
<tr><td><i>D_IN</i></td>
<td>Input to inverter D.</td></tr>
<tr><td><i>D_Y</i></td>
<td>Outputs inverted <i>D_IN</i>.</td></tr>
<tr><td><i>E_IN</i></td>
<td>Input to inverter E.</td></tr>
<tr><td><i>E_Y</i></td>
<td>Outputs inverted <i>E_IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not5_irq_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not5_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:irq_head">IRQ_HEAD</a>
(1 total)
</p>
<h4 id="not_reg_wr">NOT_REG_WR</h4>
<p>Simple inverter.</p>
<table>
<tr><td><img src="img/cells/sm83/not_reg_wr_w_desc.png?v=0" style="min-width:180px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_reg_wr_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_c_not_wr">REG_C_NOT_WR</a>,
<a href="/sm83_map/?view=c:reg_d_not_wr">REG_D_NOT_WR</a>,
<a href="/sm83_map/?view=c:reg_ir_not_wr">REG_IR_NOT_WR</a>,
<a href="/sm83_map/?view=c:reg_w_not_wr">REG_W_NOT_WR</a>,
<a href="/sm83_map/?view=c:reg_z_not_wr">REG_Z_NOT_WR</a>
(5 total)
</p>
<h4 id="not_reg_a_wr">NOT_REG_A_WR</h4>
<p>Simple inverter.</p>
<table>
<tr><td><img src="img/cells/sm83/not_reg_a_wr_desc.png?v=0" style="min-width:180px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_reg_a_wr_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_a_not_wr">REG_A_NOT_WR</a>
(1 total)
</p>
<h4 id="not_reg_b_wr">NOT_REG_B_WR</h4>
<p>Simple inverter.</p>
<table>
<tr><td><img src="img/cells/sm83/not_reg_b_wr_desc.png?v=0" style="min-width:180px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_reg_b_wr_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_b_not_wr">REG_B_NOT_WR</a>
(1 total)
</p>
<h4 id="not_reg_h_e_wr">NOT_REG_H_E_WR</h4>
<p>Simple inverter.</p>
<table>
<tr><td><img src="img/cells/sm83/not_reg_h_e_wr_h_desc.png?v=0" style="min-width:180px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_reg_h_e_wr_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_e_not_wr">REG_E_NOT_WR</a>,
<a href="/sm83_map/?view=c:reg_h_not_wr">REG_H_NOT_WR</a>
(2 total)
</p>
<h4 id="not_reg_ie_wr">NOT_REG_IE_WR</h4>
<p>Simple inverter.</p>
<table>
<tr><td><img src="img/cells/sm83/not_reg_ie_wr_desc.png?v=0" style="min-width:250px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_reg_ie_wr_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_ie_not_wr">REG_IE_NOT_WR</a>
(1 total)
</p>
<h4 id="not_reg_l_wr">NOT_REG_L_WR</h4>
<p>Simple inverter.</p>
<table>
<tr><td><img src="img/cells/sm83/not_reg_l_wr_desc.png?v=0" style="min-width:180px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_reg_l_wr_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_l_not_wr">REG_L_NOT_WR</a>
(1 total)
</p>
<h4 id="not_reg_sp_wr">NOT_REG_SP_WR</h4>
<p>Simple inverter.</p>
<table>
<tr><td><img src="img/cells/sm83/not_reg_sp_wr_spl_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_reg_sp_wr_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_sph_not_wr">REG_SPH_NOT_WR</a>,
<a href="/sm83_map/?view=c:reg_spl_not_wr">REG_SPL_NOT_WR</a>
(2 total)
</p>
<h4 id="not2_reg_pc_wr">NOT2_REG_PC_WR</h4>
<p>Two simple inverters.</p>
<table>
<tr><td><img src="img/cells/sm83/not2_reg_pc_wr_pcl_desc.png?v=0" style="min-width:250px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>A_IN</i></td>
<td>Input to inverter A.</td></tr>
<tr><td><i>A_Y</i></td>
<td>Outputs inverted <i>A_IN</i>.</td></tr>
<tr><td><i>B_IN</i></td>
<td>Input to inverter B.</td></tr>
<tr><td><i>B_Y</i></td>
<td>Outputs inverted <i>B_IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not2_reg_pc_wr_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not2_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_pch_not_wr">REG_PCH_NOT_WR</a>,
<a href="/sm83_map/?view=c:reg_pcl_not_wr">REG_PCL_NOT_WR</a>
(2 total)
</p>
<h4 id="not_pch_x1_alu">NOT_PCH_X1_ALU</h4>
<p>Inverter with precharge.</p>
<table>
<tr><td><img src="img/cells/sm83/not_pch_x1_alu_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, <i>IN</i> gets driven high for the purpose of precharging the net
connected to the input.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_pch_x1_alu_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_pch_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:alu_not9">ALU_NOT9</a>
(1 total)
</p>
<h4 id="not_pch_x2_alu">NOT_PCH_X2_ALU</h4>
<p>Inverter with precharge. Precharge has 2&times; drive strength.</p>
<table>
<tr><td><img src="img/cells/sm83/not_pch_x2_alu_6_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, <i>IN</i> gets driven high for the purpose of precharging the net
connected to the input.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_pch_x2_alu_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_pch_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:alu_not1">ALU_NOT1</a>,
<a href="/sm83_map/?view=c:alu_not2">ALU_NOT2</a>,
<a href="/sm83_map/?view=c:alu_not3">ALU_NOT3</a>,
<a href="/sm83_map/?view=c:alu_not4">ALU_NOT4</a>,
<a href="/sm83_map/?view=c:alu_not5">ALU_NOT5</a>,
<a href="/sm83_map/?view=c:alu_not6">ALU_NOT6</a>,
<a href="/sm83_map/?view=c:alu_not7">ALU_NOT7</a>,
<a href="/sm83_map/?view=c:alu_not8">ALU_NOT8</a>,
<a href="/sm83_map/?view=c:alu_not10">ALU_NOT10</a>
(9 total)
</p>
<h4 id="not_pch_dec1">NOT_PCH_DEC1</h4>
<p>Inverter with precharge.</p>
<table>
<tr><td><img src="img/cells/sm83/not_pch_dec1_desc.png?v=0" style="min-width:180px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, <i>IN</i> gets driven high for the purpose of precharging the net
connected to the input.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_pch_dec1_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_pch_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:dec1_not54">DEC1_NOT54</a>
(1 total)
</p>
<h4 id="not2_pch_dec1">NOT2_PCH_DEC1</h4>
<p>Two inverters with precharge.</p>
<table>
<tr><td><img src="img/cells/sm83/not2_pch_dec1_23_desc.png?v=0" style="min-width:250px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>A_IN</i></td>
<td>Input to inverter A. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><i>A_Y</i></td>
<td>Outputs inverted <i>A_IN</i>.</td></tr>
<tr><td><i>B_IN</i></td>
<td>Input to inverter B. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><i>B_Y</i></td>
<td>Outputs inverted <i>B_IN</i>.</td></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, <i>A_IN</i> and <i>B_IN</i> get driven high for the purpose of
precharging the nets connected to the inputs.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not2_pch_dec1_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not2_pch_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:dec1_not1">DEC1_NOT1</a>,
<a href="/sm83_map/?view=c:dec1_not2">DEC1_NOT2</a>,
<a href="/sm83_map/?view=c:dec1_not3">DEC1_NOT3</a>,
<a href="/sm83_map/?view=c:dec1_not4">DEC1_NOT4</a>,
<a href="/sm83_map/?view=c:dec1_not5">DEC1_NOT5</a>,
<a href="/sm83_map/?view=c:dec1_not6">DEC1_NOT6</a>,
<a href="/sm83_map/?view=c:dec1_not7">DEC1_NOT7</a>,
<a href="/sm83_map/?view=c:dec1_not8">DEC1_NOT8</a>,
<a href="/sm83_map/?view=c:dec1_not9">DEC1_NOT9</a>,
<a href="/sm83_map/?view=c:dec1_not10">DEC1_NOT10</a>,
<a href="/sm83_map/?view=c:dec1_not11">DEC1_NOT11</a>,
<a href="/sm83_map/?view=c:dec1_not12">DEC1_NOT12</a>,
<a href="/sm83_map/?view=c:dec1_not13">DEC1_NOT13</a>,
<a href="/sm83_map/?view=c:dec1_not14">DEC1_NOT14</a>,
<a href="/sm83_map/?view=c:dec1_not15">DEC1_NOT15</a>,
<a href="/sm83_map/?view=c:dec1_not16">DEC1_NOT16</a>,
<a href="/sm83_map/?view=c:dec1_not17">DEC1_NOT17</a>,
<a href="/sm83_map/?view=c:dec1_not18">DEC1_NOT18</a>,
<a href="/sm83_map/?view=c:dec1_not19">DEC1_NOT19</a>,
<a href="/sm83_map/?view=c:dec1_not20">DEC1_NOT20</a>,
<a href="/sm83_map/?view=c:dec1_not21">DEC1_NOT21</a>,
<a href="/sm83_map/?view=c:dec1_not22">DEC1_NOT22</a>,
<a href="/sm83_map/?view=c:dec1_not23">DEC1_NOT23</a>,
<a href="/sm83_map/?view=c:dec1_not24">DEC1_NOT24</a>,
<a href="/sm83_map/?view=c:dec1_not25">DEC1_NOT25</a>,
<a href="/sm83_map/?view=c:dec1_not26">DEC1_NOT26</a>,
<a href="/sm83_map/?view=c:dec1_not27">DEC1_NOT27</a>,
<a href="/sm83_map/?view=c:dec1_not28">DEC1_NOT28</a>,
<a href="/sm83_map/?view=c:dec1_not29">DEC1_NOT29</a>,
<a href="/sm83_map/?view=c:dec1_not30">DEC1_NOT30</a>,
<a href="/sm83_map/?view=c:dec1_not31">DEC1_NOT31</a>,
<a href="/sm83_map/?view=c:dec1_not32">DEC1_NOT32</a>,
<a href="/sm83_map/?view=c:dec1_not33">DEC1_NOT33</a>,
<a href="/sm83_map/?view=c:dec1_not34">DEC1_NOT34</a>,
<a href="/sm83_map/?view=c:dec1_not35">DEC1_NOT35</a>,
<a href="/sm83_map/?view=c:dec1_not36">DEC1_NOT36</a>,
<a href="/sm83_map/?view=c:dec1_not37">DEC1_NOT37</a>,
<a href="/sm83_map/?view=c:dec1_not38">DEC1_NOT38</a>,
<a href="/sm83_map/?view=c:dec1_not39">DEC1_NOT39</a>,
<a href="/sm83_map/?view=c:dec1_not40">DEC1_NOT40</a>,
<a href="/sm83_map/?view=c:dec1_not41">DEC1_NOT41</a>,
<a href="/sm83_map/?view=c:dec1_not42">DEC1_NOT42</a>,
<a href="/sm83_map/?view=c:dec1_not43">DEC1_NOT43</a>,
<a href="/sm83_map/?view=c:dec1_not44">DEC1_NOT44</a>,
<a href="/sm83_map/?view=c:dec1_not45">DEC1_NOT45</a>,
<a href="/sm83_map/?view=c:dec1_not46">DEC1_NOT46</a>,
<a href="/sm83_map/?view=c:dec1_not47">DEC1_NOT47</a>,
<a href="/sm83_map/?view=c:dec1_not48">DEC1_NOT48</a>,
<a href="/sm83_map/?view=c:dec1_not49">DEC1_NOT49</a>,
<a href="/sm83_map/?view=c:dec1_not50">DEC1_NOT50</a>,
<a href="/sm83_map/?view=c:dec1_not51">DEC1_NOT51</a>,
<a href="/sm83_map/?view=c:dec1_not52">DEC1_NOT52</a>,
<a href="/sm83_map/?view=c:dec1_not53">DEC1_NOT53</a>
(53 total)
</p>
<h4 id="not_x1_dec2">NOT_X1_DEC2</h4>
<p>Simple inverter.</p>
<table>
<tr><td><img src="img/cells/sm83/not_x1_dec2_13_desc.png?v=0" style="min-width:100px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_x1_dec2_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:dec2_not1">DEC2_NOT1</a>,
<a href="/sm83_map/?view=c:dec2_not2">DEC2_NOT2</a>,
<a href="/sm83_map/?view=c:dec2_not3">DEC2_NOT3</a>,
<a href="/sm83_map/?view=c:dec2_not4">DEC2_NOT4</a>,
<a href="/sm83_map/?view=c:dec2_not5">DEC2_NOT5</a>,
<a href="/sm83_map/?view=c:dec2_not9">DEC2_NOT9</a>,
<a href="/sm83_map/?view=c:dec2_not10">DEC2_NOT10</a>,
<a href="/sm83_map/?view=c:dec2_not11">DEC2_NOT11</a>,
<a href="/sm83_map/?view=c:dec2_not12">DEC2_NOT12</a>,
<a href="/sm83_map/?view=c:dec2_not13">DEC2_NOT13</a>,
<a href="/sm83_map/?view=c:dec2_not14">DEC2_NOT14</a>,
<a href="/sm83_map/?view=c:dec2_not15">DEC2_NOT15</a>,
<a href="/sm83_map/?view=c:dec2_not16">DEC2_NOT16</a>,
<a href="/sm83_map/?view=c:dec2_not19">DEC2_NOT19</a>,
<a href="/sm83_map/?view=c:dec2_not20">DEC2_NOT20</a>,
<a href="/sm83_map/?view=c:dec2_not22">DEC2_NOT22</a>,
<a href="/sm83_map/?view=c:dec2_not23">DEC2_NOT23</a>,
<a href="/sm83_map/?view=c:dec2_not24">DEC2_NOT24</a>,
<a href="/sm83_map/?view=c:dec2_not25">DEC2_NOT25</a>,
<a href="/sm83_map/?view=c:dec2_not26">DEC2_NOT26</a>,
<a href="/sm83_map/?view=c:dec2_not27">DEC2_NOT27</a>,
<a href="/sm83_map/?view=c:dec2_not28">DEC2_NOT28</a>,
<a href="/sm83_map/?view=c:dec2_not29">DEC2_NOT29</a>,
<a href="/sm83_map/?view=c:dec2_not30">DEC2_NOT30</a>,
<a href="/sm83_map/?view=c:dec2_not31">DEC2_NOT31</a>
(25 total)
</p>
<h4 id="not_x1_p2_dec2">NOT_X1_P2_DEC2</h4>
<p>Inverter with 2&times; PMOS drive strength.</p>
<table>
<tr><td><img src="img/cells/sm83/not_x1_p2_dec2_8_desc.png?v=0" style="min-width:150px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_x1_p2_dec2_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_p2_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:dec2_not7">DEC2_NOT7</a>,
<a href="/sm83_map/?view=c:dec2_not8">DEC2_NOT8</a>,
<a href="/sm83_map/?view=c:dec2_not17">DEC2_NOT17</a>,
<a href="/sm83_map/?view=c:dec2_not18">DEC2_NOT18</a>
(4 total)
</p>
<h4 id="not_x1_pch_dec2">NOT_X1_PCH_DEC2</h4>
<p>Inverter with precharge.</p>
<table>
<tr><td><img src="img/cells/sm83/not_x1_pch_dec2_desc.png?v=0" style="min-width:250px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, <i>IN</i> gets driven high for the purpose of precharging the net
connected to the input.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_x1_pch_dec2_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_pch_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:dec2_not21">DEC2_NOT21</a>
(1 total)
</p>
<h4 id="not_x2_dec2">NOT_X2_DEC2</h4>
<p>Inverter with 2&times; drive strength.</p>
<table>
<tr><td><img src="img/cells/sm83/not_x2_dec2_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_x2_dec2_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_p2_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:dec2_not6">DEC2_NOT6</a>
(1 total)
</p>
<h4 id="not_dec3">NOT_DEC3</h4>
<p>Simple inverter.</p>
<table>
<tr><td><img src="img/cells/sm83/not_dec3_68_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_dec3_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:dec3_not68">DEC3_NOT68</a>
(1 total)
</p>
<h4 id="not_pch_dec3_a">NOT_PCH_DEC3_A</h4>
<p>Inverter with precharge.</p>
<table>
<tr><td><img src="img/cells/sm83/not_pch_dec3_a_18_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, <i>IN</i> gets driven high for the purpose of precharging the net
connected to the input.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_pch_dec3_a_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_pch_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:dec3_not1">DEC3_NOT1</a>,
<a href="/sm83_map/?view=c:dec3_not2">DEC3_NOT2</a>,
<a href="/sm83_map/?view=c:dec3_not3">DEC3_NOT3</a>,
<a href="/sm83_map/?view=c:dec3_not4">DEC3_NOT4</a>,
<a href="/sm83_map/?view=c:dec3_not5">DEC3_NOT5</a>,
<a href="/sm83_map/?view=c:dec3_not6">DEC3_NOT6</a>,
<a href="/sm83_map/?view=c:dec3_not7">DEC3_NOT7</a>,
<a href="/sm83_map/?view=c:dec3_not8">DEC3_NOT8</a>,
<a href="/sm83_map/?view=c:dec3_not9">DEC3_NOT9</a>,
<a href="/sm83_map/?view=c:dec3_not10">DEC3_NOT10</a>,
<a href="/sm83_map/?view=c:dec3_not11">DEC3_NOT11</a>,
<a href="/sm83_map/?view=c:dec3_not12">DEC3_NOT12</a>,
<a href="/sm83_map/?view=c:dec3_not13">DEC3_NOT13</a>,
<a href="/sm83_map/?view=c:dec3_not14">DEC3_NOT14</a>,
<a href="/sm83_map/?view=c:dec3_not15">DEC3_NOT15</a>,
<a href="/sm83_map/?view=c:dec3_not17">DEC3_NOT17</a>,
<a href="/sm83_map/?view=c:dec3_not18">DEC3_NOT18</a>,
<a href="/sm83_map/?view=c:dec3_not19">DEC3_NOT19</a>,
<a href="/sm83_map/?view=c:dec3_not20">DEC3_NOT20</a>,
<a href="/sm83_map/?view=c:dec3_not21">DEC3_NOT21</a>,
<a href="/sm83_map/?view=c:dec3_not22">DEC3_NOT22</a>,
<a href="/sm83_map/?view=c:dec3_not25">DEC3_NOT25</a>,
<a href="/sm83_map/?view=c:dec3_not32">DEC3_NOT32</a>,
<a href="/sm83_map/?view=c:dec3_not33">DEC3_NOT33</a>,
<a href="/sm83_map/?view=c:dec3_not42">DEC3_NOT42</a>,
<a href="/sm83_map/?view=c:dec3_not43">DEC3_NOT43</a>,
<a href="/sm83_map/?view=c:dec3_not44">DEC3_NOT44</a>,
<a href="/sm83_map/?view=c:dec3_not45">DEC3_NOT45</a>,
<a href="/sm83_map/?view=c:dec3_not46">DEC3_NOT46</a>,
<a href="/sm83_map/?view=c:dec3_not53">DEC3_NOT53</a>,
<a href="/sm83_map/?view=c:dec3_not58">DEC3_NOT58</a>,
<a href="/sm83_map/?view=c:dec3_not59">DEC3_NOT59</a>,
<a href="/sm83_map/?view=c:dec3_not60">DEC3_NOT60</a>,
<a href="/sm83_map/?view=c:dec3_not61">DEC3_NOT61</a>,
<a href="/sm83_map/?view=c:dec3_not62">DEC3_NOT62</a>,
<a href="/sm83_map/?view=c:dec3_not63">DEC3_NOT63</a>,
<a href="/sm83_map/?view=c:dec3_not64">DEC3_NOT64</a>,
<a href="/sm83_map/?view=c:dec3_not65">DEC3_NOT65</a>,
<a href="/sm83_map/?view=c:dec3_not66">DEC3_NOT66</a>,
<a href="/sm83_map/?view=c:dec3_not67">DEC3_NOT67</a>
(40 total)
</p>
<h4 id="not_pch_dec3_a2">NOT_PCH_DEC3_A2</h4>
<p>Inverter with precharge.</p>
<table>
<tr><td><img src="img/cells/sm83/not_pch_dec3_a2_24_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, <i>IN</i> gets driven high for the purpose of precharging the net
connected to the input.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_pch_dec3_a2_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_pch_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:dec3_not24">DEC3_NOT24</a>,
<a href="/sm83_map/?view=c:dec3_not31">DEC3_NOT31</a>,
<a href="/sm83_map/?view=c:dec3_not37">DEC3_NOT37</a>
(3 total)
</p>
<h4 id="not_pch_dec3_b">NOT_PCH_DEC3_B</h4>
<p>Inverter with precharge.</p>
<table>
<tr><td><img src="img/cells/sm83/not_pch_dec3_b_50_desc.png?v=0" style="min-width:180px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, <i>IN</i> gets driven high for the purpose of precharging the net
connected to the input.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_pch_dec3_b_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_pch_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:dec3_not16">DEC3_NOT16</a>,
<a href="/sm83_map/?view=c:dec3_not30">DEC3_NOT30</a>,
<a href="/sm83_map/?view=c:dec3_not49">DEC3_NOT49</a>,
<a href="/sm83_map/?view=c:dec3_not50">DEC3_NOT50</a>,
<a href="/sm83_map/?view=c:dec3_not51">DEC3_NOT51</a>,
<a href="/sm83_map/?view=c:dec3_not52">DEC3_NOT52</a>,
<a href="/sm83_map/?view=c:dec3_not56">DEC3_NOT56</a>
(7 total)
</p>
<h4 id="not_pch_dec3_b2">NOT_PCH_DEC3_B2</h4>
<p>Inverter with precharge.</p>
<table>
<tr><td><img src="img/cells/sm83/not_pch_dec3_b2_40_desc.png?v=0" style="min-width:180px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, <i>IN</i> gets driven high for the purpose of precharging the net
connected to the input.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_pch_dec3_b2_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_pch_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:dec3_not29">DEC3_NOT29</a>,
<a href="/sm83_map/?view=c:dec3_not38">DEC3_NOT38</a>,
<a href="/sm83_map/?view=c:dec3_not39">DEC3_NOT39</a>,
<a href="/sm83_map/?view=c:dec3_not40">DEC3_NOT40</a>,
<a href="/sm83_map/?view=c:dec3_not41">DEC3_NOT41</a>
(5 total)
</p>
<h4 id="not_p2_dec3_a">NOT_P2_DEC3_A</h4>
<p>Inverter with 2&times; PMOS drive strength.</p>
<table>
<tr><td><img src="img/cells/sm83/not_p2_dec3_a_70_desc.png?v=0" style="min-width:150px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_p2_dec3_a_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:dec3_not69">DEC3_NOT69</a>,
<a href="/sm83_map/?view=c:dec3_not70">DEC3_NOT70</a>,
<a href="/sm83_map/?view=c:dec3_not73">DEC3_NOT73</a>,
<a href="/sm83_map/?view=c:dec3_not74">DEC3_NOT74</a>
(4 total)
</p>
<h4 id="not_p2_dec3_b">NOT_P2_DEC3_B</h4>
<p>Inverter with 2&times; PMOS drive strength.</p>
<table>
<tr><td><img src="img/cells/sm83/not_p2_dec3_b_72_desc.png?v=0" style="min-width:150px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_p2_dec3_b_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:dec3_not71">DEC3_NOT71</a>,
<a href="/sm83_map/?view=c:dec3_not72">DEC3_NOT72</a>
(2 total)
</p>
<h4 id="not_p2_pch_dec3">NOT_P2_PCH_DEC3</h4>
<p>Inverter with 2&times; PMOS drive strength, and precharge.</p>
<table>
<tr><td><img src="img/cells/sm83/not_p2_pch_dec3_26_desc.png?v=0" style="min-width:180px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to inverter. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs inverted <i>IN</i>.</td></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, <i>IN</i> gets driven high for the purpose of precharging the net
connected to the input.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/not_p2_pch_dec3_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/not_pch_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:dec3_not23">DEC3_NOT23</a>,
<a href="/sm83_map/?view=c:dec3_not26">DEC3_NOT26</a>,
<a href="/sm83_map/?view=c:dec3_not27">DEC3_NOT27</a>,
<a href="/sm83_map/?view=c:dec3_not28">DEC3_NOT28</a>,
<a href="/sm83_map/?view=c:dec3_not34">DEC3_NOT34</a>,
<a href="/sm83_map/?view=c:dec3_not35">DEC3_NOT35</a>,
<a href="/sm83_map/?view=c:dec3_not36">DEC3_NOT36</a>,
<a href="/sm83_map/?view=c:dec3_not47">DEC3_NOT47</a>,
<a href="/sm83_map/?view=c:dec3_not48">DEC3_NOT48</a>,
<a href="/sm83_map/?view=c:dec3_not54">DEC3_NOT54</a>,
<a href="/sm83_map/?view=c:dec3_not55">DEC3_NOT55</a>,
<a href="/sm83_map/?view=c:dec3_not57">DEC3_NOT57</a>
(12 total)
</p>
<h3 id="buf">BUF gates</h3>
<h4 id="buf_dec2">BUF_DEC2</h4>
<p>Simple buffer.</p>
<table>
<tr><td><img src="img/cells/sm83/buf_dec2_3_desc.png?v=1" style="min-width:300px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN</i></td>
<td>Input to buffer.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <i>IN</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/buf_dec2_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/buf_p2_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:dec2_buf1">DEC2_BUF1</a>,
<a href="/sm83_map/?view=c:dec2_buf2">DEC2_BUF2</a>,
<a href="/sm83_map/?view=c:dec2_buf3">DEC2_BUF3</a>,
<a href="/sm83_map/?view=c:dec2_buf4">DEC2_BUF4</a>,
<a href="/sm83_map/?view=c:dec2_buf5">DEC2_BUF5</a>,
<a href="/sm83_map/?view=c:dec2_buf6">DEC2_BUF6</a>,
<a href="/sm83_map/?view=c:dec2_buf7">DEC2_BUF7</a>,
<a href="/sm83_map/?view=c:dec2_buf8">DEC2_BUF8</a>
(8 total)
</p>
<h3 id="nand">NAND gates</h3>
<h4 id="nand2_a">NAND2_A</h4>
<p>NAND gate with two inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/nand2_a_zoxc_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN1</i>, <i>IN2</i></td>
<td>Inputs to NAND gate.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>!(<i>IN1</i> &amp;&amp; <i>IN2</i>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/nand2_a_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/nand2_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:zoxc">ZOXC</a>
(1 total)
</p>
<h4 id="nand2_b">NAND2_B</h4>
<p>NAND gate with two inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/nand2_b_zzom_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN1</i>, <i>IN2</i></td>
<td>Inputs to NAND gate.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>!(<i>IN1</i> &amp;&amp; <i>IN2</i>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/nand2_b_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/nand2_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:zzom">ZZOM</a>
(1 total)
</p>
<h4 id="nand2_c">NAND2_C</h4>
<p>NAND gate with two inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/nand2_c_zaoc_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN1</i>, <i>IN2</i></td>
<td>Inputs to NAND gate.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>!(<i>IN1</i> &amp;&amp; <i>IN2</i>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/nand2_c_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/nand2_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:zaoc">ZAOC</a>
(1 total)
</p>
<h4 id="nand2_d">NAND2_D</h4>
<p>NAND gate with two inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/nand2_d_ziks_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN1</i>, <i>IN2</i></td>
<td>Inputs to NAND gate.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>!(<i>IN1</i> &amp;&amp; <i>IN2</i>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/nand2_d_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/nand2_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:ziks">ZIKS</a>
(1 total)
</p>
<h4 id="nand2_nand3_od_irq">NAND2_NAND3_OD_IRQ</h4>
<p>NAND gate with two inputs and open-drain NAND gate with three inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/nand2_nand3_od_irq0_desc.png?v=0" style="min-width:350px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>A_IN1</i>, <i>A_IN2</i></td>
<td>Inputs to NAND gate A.</td></tr>
<tr><td><i>A_Y</i></td>
<td>Outputs <code>!(<i>A_IN1</i> &amp;&amp; <i>A_IN2</i>)</code>.</td></tr>
<tr><td><i>B_IN1</i>, <i>B_IN2</i>, <i>B_IN3</i></td>
<td>Inputs to NAND gate B.</td></tr>
<tr><td><i>B_Y</i></td>
<td>Open-drain output. Outputs <code>!(<i>B_IN1</i> &amp;&amp; <i>B_IN2</i> &amp;&amp; <i>B_IN3</i>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/nand2_nand3_od_irq_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/nand2_nand3_od_irq_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:irq_nand2_nand3%5b0%5d">IRQ_NAND2_NAND3[0]</a>,
<a href="/sm83_map/?view=c:irq_nand2_nand3%5b1%5d">IRQ_NAND2_NAND3[1]</a>,
<a href="/sm83_map/?view=c:irq_nand2_nand3%5b2%5d">IRQ_NAND2_NAND3[2]</a>,
<a href="/sm83_map/?view=c:irq_nand2_nand3%5b3%5d">IRQ_NAND2_NAND3[3]</a>,
<a href="/sm83_map/?view=c:irq_nand2_nand3%5b4%5d">IRQ_NAND2_NAND3[4]</a>,
<a href="/sm83_map/?view=c:irq_nand2_nand3%5b5%5d">IRQ_NAND2_NAND3[5]</a>,
<a href="/sm83_map/?view=c:irq_nand2_nand3%5b6%5d">IRQ_NAND2_NAND3[6]</a>,
<a href="/sm83_map/?view=c:irq_nand2_nand3%5b7%5d">IRQ_NAND2_NAND3[7]</a>
(8 total)
</p>
<h4 id="reg_a_out">REG_A_OUT</h4>
<p>Output drivers for A registers.</p>
<table>
<tr><td><img src="img/cells/sm83/reg_a_out0_desc.png?v=1" style="min-width:120px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>A_ENA</i></td>
<td>Input to NAND gate A.</td></tr>
<tr><td><i>B_ENA</i></td>
<td>Input to NAND gate B.</td></tr>
<tr><td><i>IN</i></td>
<td>Input to both NAND gates.</td></tr>
<tr><td><i>A_Y</i></td>
<td>Open-drain output. Outputs <code>!(<i>A_ENA</i> &amp;&amp; <i>IN</i>)</code>.</td></tr>
<tr><td><i>B_Y</i></td>
<td>Open-drain output. Outputs <code>!(<i>B_ENA</i> &amp;&amp; <i>IN</i>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/reg_a_out_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/reg_a_out_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_a_out%5b0%5d">REG_A_OUT[0]</a>,
<a href="/sm83_map/?view=c:reg_a_out%5b1%5d">REG_A_OUT[1]</a>,
<a href="/sm83_map/?view=c:reg_a_out%5b2%5d">REG_A_OUT[2]</a>,
<a href="/sm83_map/?view=c:reg_a_out%5b3%5d">REG_A_OUT[3]</a>,
<a href="/sm83_map/?view=c:reg_a_out%5b4%5d">REG_A_OUT[4]</a>,
<a href="/sm83_map/?view=c:reg_a_out%5b5%5d">REG_A_OUT[5]</a>,
<a href="/sm83_map/?view=c:reg_a_out%5b6%5d">REG_A_OUT[6]</a>,
<a href="/sm83_map/?view=c:reg_a_out%5b7%5d">REG_A_OUT[7]</a>
(8 total)
</p>
<h3 id="nor">NOR gates</h3>
<h4 id="nor2_a">NOR2_A</h4>
<p>NOR gate with two inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/nor2_a_zowa_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN1</i>, <i>IN2</i></td>
<td>Inputs to NOR gate.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>!(<i>IN1</i> || <i>IN2</i>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/nor2_a_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/nor2_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:zowa">ZOWA</a>
(1 total)
</p>
<h4 id="nor2_b">NOR2_B</h4>
<p>NOR gate with two inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/nor2_b_zwlm_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN1</i>, <i>IN2</i></td>
<td>Inputs to NOR gate.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>!(<i>IN1</i> || <i>IN2</i>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/nor2_b_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/nor2_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:zwlm">ZWLM</a>
(1 total)
</p>
<h4 id="nor4_in2_n_in4_n">NOR4_IN2_N_IN4_N</h4>
<p>NOR gate with four inputs, two of them inverted.</p>
<table>
<tr><td><img src="img/cells/sm83/nor4_in2_n_in4_n_zaij_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN1</i>, <i>IN3</i></td>
<td>Non-inverted inputs to NOR gate.</td></tr>
<tr><td><span style="text-decoration:overline"><i>IN2</i></span>,
<span style="text-decoration:overline"><i>IN4</i></span></td>
<td>Inverted inputs to NOR gate.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>!(<i>IN1</i> || <span style="text-decoration:overline"><i>IN2</i></span> || <i>IN3</i> || <span style="text-decoration:overline"><i>IN4</i></span>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/nor4_in2_n_in4_n_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/nor4_in2_n_in4_n_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:zaij">ZAIJ</a>
(1 total)
</p>
<h4 id="nor2_pch_in1_dec3">NOR2_PCH_IN1_DEC3</h4>
<p>NOR gate with two inputs and precharge on input 1.</p>
<table>
<tr><td><img src="img/cells/sm83/nor2_pch_in1_dec3_1_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN1</i></td>
<td>Input to NOR gate. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><i>IN2</i></td>
<td>Input to NOR gate.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>!(<i>IN1</i> || <i>IN2</i>)</code>.</td></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, <i>IN1</i> gets driven high for the purpose of precharging the net
connected to the input.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/nor2_pch_in1_dec3_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/nor2_pch_in1_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:dec3_nor1">DEC3_NOR1</a>,
<a href="/sm83_map/?view=c:dec3_nor2">DEC3_NOR2</a>
(2 total)
</p>
<h3 id="and">AND gates</h3>
<h4 id="and2">AND2</h4>
<p>AND gate with two inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/and2_ziul_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN1</i>, <i>IN2</i></td>
<td>Inputs to AND gate.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>(<i>IN1</i> &amp;&amp; <i>IN2</i>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/and2_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/and2_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:ziul">ZIUL</a>
(1 total)
</p>
<h4 id="and3">AND3</h4>
<p>AND gate with three inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/and3_zyoc_desc.png?v=0" style="min-width:250px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN1</i>, <i>IN2</i>, <i>IN3</i></td>
<td>Inputs to AND gate.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>(<i>IN1</i> &amp;&amp; <i>IN2</i> &amp;&amp; <i>IN3</i>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/and3_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/and3_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:zyoc">ZYOC</a>
(1 total)
</p>
<h4 id="and2_reg">AND2_REG</h4>
<p>AND gate with two inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/and2_reg_desc.png?v=0" style="min-width:180px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN1</i>, <i>IN2</i></td>
<td>Inputs to AND gate.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>(<i>IN1</i> &amp;&amp; <i>IN2</i>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/and2_reg_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/and2_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_and">REG_AND</a>
(1 total)
</p>
<h4 id="and2_and3_reg">AND2_AND3_REG</h4>
<p>Group of two AND gates with two and three inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/and2_and3_reg_desc.png?v=1" style="min-width:350px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>A_IN1</i>, <i>A_IN2</i></td>
<td>Inputs to AND gate A.</td></tr>
<tr><td><i>A_Y</i></td>
<td>Outputs <code>(<i>A_IN1</i> &amp;&amp; <i>A_IN2</i>)</code>.</td></tr>
<tr><td><i>B_IN1</i>, <i>B_IN2</i>, <i>B_IN3</i></td>
<td>Inputs to AND gate B.</td></tr>
<tr><td><i>B_Y</i></td>
<td>Outputs <code>(<i>B_IN1</i> &amp;&amp; <i>B_IN2</i> &amp;&amp; <i>B_IN3</i>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/and2_and3_reg_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/and2_and3_reg_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_and2_and3">REG_AND2_AND3</a>
(1 total)
</p>
<h3 id="or">OR gates</h3>
<h4 id="or2_a">OR2_A</h4>
<p>OR gate with two inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/or2_a_znda_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN1</i>, <i>IN2</i></td>
<td>Inputs to OR gate.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>(<i>IN1</i> || <i>IN2</i>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/or2_a_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/or2_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:znda">ZNDA</a>
(1 total)
</p>
<h4 id="or2_b">OR2_B</h4>
<p>OR gate with two inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/or2_b_zfex_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN1</i>, <i>IN2</i></td>
<td>Inputs to OR gate.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>(<i>IN1</i> || <i>IN2</i>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/or2_b_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/or2_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:zfex">ZFEX</a>
(1 total)
</p>
<h4 id="or2_tap_nor_tap_in1_n_reg">OR2_TAP_NOR_TAP_IN1_N_REG</h4>
<p>OR gate with two inputs, tap on intermediate NOR, and inverting tap on <i>IN1</i>.</p>
<table>
<tr><td><img src="img/cells/sm83/or2_tap_nor_tap_in1_n_reg_desc.png?v=1" style="min-width:250px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN1</i></td>
<td>Input to OR gate and inverter.</td></tr>
<tr><td><i>IN2</i></td>
<td>Input to OR gate.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>(<i>IN1</i> || <i>IN2</i>)</code>.</td></tr>
<tr><td><i>TAP_NOR</i></td>
<td>Outputs <code>!(<i>IN1</i> || <i>IN2</i>)</code>.</td></tr>
<tr><td><i>TAP_<span style="text-decoration:overline">IN1</span></i></td>
<td>Outputs inverted <i>IN1</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/or2_tap_nor_tap_in1_n_reg_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/or2_tap_nor_tap_in1_n_reg_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_or">REG_OR</a>
(1 total)
</p>
<h3 id="xor">XOR gates</h3>
<h4 id="xor_idu_h">XOR_IDU_H</h4>
<p>XOR gate with two inputs.</p>
<p>There is one external connection always made on this cell (see orange line in the picture) that is required
to connect the two <i>IN1</i> inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/xor_idu_h1_desc.png?v=1" style="min-width:180px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN1</i>, <i>IN2</i></td>
<td>Inputs to XOR gate. There are two <i>IN1</i> inputs to this cell, which are externally connected to each other
(indicated by the orange line in the picture).</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>(<i>IN1</i> ^ <i>IN2</i>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/xor_idu_h_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/xor_idu_h_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:idu_xor_h%5b0%5d">IDU_XOR_H[0]</a>,
<a href="/sm83_map/?view=c:idu_xor_h%5b1%5d">IDU_XOR_H[1]</a>,
<a href="/sm83_map/?view=c:idu_xor_h%5b2%5d">IDU_XOR_H[2]</a>,
<a href="/sm83_map/?view=c:idu_xor_h%5b3%5d">IDU_XOR_H[3]</a>,
<a href="/sm83_map/?view=c:idu_xor_h%5b4%5d">IDU_XOR_H[4]</a>,
<a href="/sm83_map/?view=c:idu_xor_h%5b5%5d">IDU_XOR_H[5]</a>,
<a href="/sm83_map/?view=c:idu_xor_h%5b6%5d">IDU_XOR_H[6]</a>,
<a href="/sm83_map/?view=c:idu_xor_h%5b7%5d">IDU_XOR_H[7]</a>
(8 total)
</p>
<h4 id="xor_idu_l">XOR_IDU_L</h4>
<p>XOR gate with two inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/xor_idu_l1_desc.png?v=1" style="min-width:180px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN1</i>, <i>IN2</i></td>
<td>Inputs to XOR gate.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>(<i>IN1</i> ^ <i>IN2</i>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/xor_idu_l_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/xor_idu_l_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:idu_xor_l%5b0%5d">IDU_XOR_L[0]</a>,
<a href="/sm83_map/?view=c:idu_xor_l%5b1%5d">IDU_XOR_L[1]</a>,
<a href="/sm83_map/?view=c:idu_xor_l%5b2%5d">IDU_XOR_L[2]</a>,
<a href="/sm83_map/?view=c:idu_xor_l%5b3%5d">IDU_XOR_L[3]</a>,
<a href="/sm83_map/?view=c:idu_xor_l%5b4%5d">IDU_XOR_L[4]</a>,
<a href="/sm83_map/?view=c:idu_xor_l%5b5%5d">IDU_XOR_L[5]</a>,
<a href="/sm83_map/?view=c:idu_xor_l%5b6%5d">IDU_XOR_L[6]</a>,
<a href="/sm83_map/?view=c:idu_xor_l%5b7%5d">IDU_XOR_L[7]</a>
(8 total)
</p>
<h2 id="compound">Compound logic gates</h2>
<h3 id="aoi331_s3">AOI331_S3</h3>
<p>3-3-1 AND-OR-INVERT two-level compound gate with shared <i>IN3</i>.</p>
<table>
<tr><td><img src="img/cells/sm83/aoi331_s3_zwuu_desc.png?v=0" style="min-width:250px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN1</i>, <i>IN2</i>, <i>IN3</i>, <i>IN4</i>, <i>IN5</i></td>
<td>Inputs to AND gates.</td></tr>
<tr><td><i>IN6</i></td>
<td>Input to OR gate.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>!((<i>IN1</i> &amp;&amp; <i>IN2</i> &amp;&amp; <i>IN3</i>) || (<i>IN4</i> &amp;&amp; <i>IN5</i> &amp;&amp; <i>IN3</i>) || <i>IN6</i>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/aoi331_s3_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/aoi331_s3_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:zwuu">ZWUU</a>
(1 total)
</p>
<h3 id="ao33_s3_tap_in1_n">AO33_S3_TAP_IN1_N</h3>
<p>3-3 AND-OR two-level compound gate with shared <i>IN3</i>, and inverting tap on <i>IN1</i>.</p>
<table>
<tr><td><img src="img/cells/sm83/ao33_s3_tap_in1_n_zbpp_desc.png?v=0" style="min-width:250px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN1</i>, <i>IN2</i>, <i>IN3</i>, <i>IN4</i>, <i>IN5</i></td>
<td>Inputs to AND gates.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>((<i>IN1</i> &amp;&amp; <i>IN2</i> &amp;&amp; <i>IN3</i>) || (<i>IN4</i> &amp;&amp; <i>IN5</i> &amp;&amp; <i>IN3</i>))</code>.</td></tr>
<tr><td><i>TAP_<span style="text-decoration:overline">IN1</span></i></td>
<td>Outputs inverted <i>IN1</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/ao33_s3_tap_in1_n_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/ao33_s3_tap_in1_n_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:zbpp">ZBPP</a>
(1 total)
</p>
<h3 id="oa21_reg">OA21_REG</h3>
<p>2-1 OR-AND two-level compound gate.</p>
<table>
<tr><td><img src="img/cells/sm83/oa21_reg2_desc.png?v=0" style="min-width:180px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>IN1</i>, <i>IN2</i></td>
<td>Inputs to OR gate.</td></tr>
<tr><td><i>IN3</i></td>
<td>Input to AND gate.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>((<i>IN1</i> || <i>IN2</i>) &amp;&amp; <i>IN3</i>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/oa21_reg_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/oa21_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_oa1">REG_OA1</a>,
<a href="/sm83_map/?view=c:reg_oa2">REG_OA2</a>
(2 total)
</p>
<h3 id="oa211_in1_n_in3_n">OA211_IN1_N_IN3_N</h3>
<p>2-1-1 OR-AND two-level compound gate with inverted <i>IN1</i> and <i>IN3</i>.</p>
<table>
<tr><td><img src="img/cells/sm83/oa211_in1_n_in3_n_zlyz_desc.png?v=0" style="min-width:250px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><span style="text-decoration:overline"><i>IN1</i></span></td>
<td>Inverted input to OR gate.</td></tr>
<tr><td><i>IN2</i></td>
<td>Non-inverted input to OR gate.</td></tr>
<tr><td><span style="text-decoration:overline"><i>IN3</i></span></td>
<td>Inverted input to AND gate.</td></tr>
<tr><td><i>IN4</i></td>
<td>Non-inverted input to AND gate.</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <code>((<span style="text-decoration:overline"><i>IN1</i></span> || <i>IN2</i>) &amp;&amp; <span style="text-decoration:overline"><i>IN3</i></span> &amp;&amp; <i>IN4</i>)</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/oa211_in1_n_in3_n_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/oa211_in1_n_in3_n_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:zlyz">ZLYZ</a>
(1 total)
</p>
<h3 id="mux_idu_h">MUX_IDU_H</h3>
<p>Multiplexer with two inputs.</p>
<p>There is one external connection always made on this cell (see orange line in the picture) that is required
to connect the two <i>SEL</i> inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/mux_idu_h0_desc.png?v=1" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>D0</i>, <i>D1</i></td>
<td>Data inputs.</td></tr>
<tr><td><i>SEL</i></td>
<td>Select input. There are two <i>SEL</i> inputs to this cell, which are externally connected to each other
(indicated by the orange line in the picture).</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <i>D1</i> if <i>SEL</i> is high; outputs <i>D0</i>
if <i>SEL</i> is low.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/mux_idu_h_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/mux_idu_h_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:idu_mux_h%5b0%5d">IDU_MUX_H[0]</a>,
<a href="/sm83_map/?view=c:idu_mux_h%5b1%5d">IDU_MUX_H[1]</a>,
<a href="/sm83_map/?view=c:idu_mux_h%5b2%5d">IDU_MUX_H[2]</a>,
<a href="/sm83_map/?view=c:idu_mux_h%5b3%5d">IDU_MUX_H[3]</a>,
<a href="/sm83_map/?view=c:idu_mux_h%5b4%5d">IDU_MUX_H[4]</a>,
<a href="/sm83_map/?view=c:idu_mux_h%5b5%5d">IDU_MUX_H[5]</a>,
<a href="/sm83_map/?view=c:idu_mux_h%5b6%5d">IDU_MUX_H[6]</a>,
<a href="/sm83_map/?view=c:idu_mux_h%5b7%5d">IDU_MUX_H[7]</a>
(8 total)
</p>
<h3 id="mux_idu_l">MUX_IDU_L</h3>
<p>Multiplexer with two inputs.</p>
<p>There is one external connection always made on this cell (see orange line in the picture) that is required
to connect the two <i>SEL</i> inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/mux_idu_l1_desc.png?v=1" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>D0</i>, <i>D1</i></td>
<td>Data inputs.</td></tr>
<tr><td><i>SEL</i></td>
<td>Select input. There are two <i>SEL</i> inputs to this cell, which are externally connected to each other
(indicated by the orange line in the picture).</td></tr>
<tr><td><i>Y</i></td>
<td>Outputs <i>D1</i> if <i>SEL</i> is high; outputs <i>D0</i>
if <i>SEL</i> is low.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/mux_idu_l_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/mux_idu_l_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:idu_mux_l%5b0%5d">IDU_MUX_L[0]</a>,
<a href="/sm83_map/?view=c:idu_mux_l%5b1%5d">IDU_MUX_L[1]</a>,
<a href="/sm83_map/?view=c:idu_mux_l%5b2%5d">IDU_MUX_L[2]</a>,
<a href="/sm83_map/?view=c:idu_mux_l%5b3%5d">IDU_MUX_L[3]</a>,
<a href="/sm83_map/?view=c:idu_mux_l%5b4%5d">IDU_MUX_L[4]</a>,
<a href="/sm83_map/?view=c:idu_mux_l%5b5%5d">IDU_MUX_L[5]</a>,
<a href="/sm83_map/?view=c:idu_mux_l%5b6%5d">IDU_MUX_L[6]</a>,
<a href="/sm83_map/?view=c:idu_mux_l%5b7%5d">IDU_MUX_L[7]</a>
(8 total)
</p>
<h2 id="mixed">Mixed logic cells</h2>
<h3 id="idu_bit0">IDU_BIT0</h3>
<p>Bits 0 and 8 of the 16 bit increment/decrement unit.</p>
<table>
<tr><td><img src="img/cells/sm83/idu_bit0_desc.png?v=1" style="min-width:400px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>&nbsp;</i></td>
<td><b>TODO:</b> Describe I/Os</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/idu_bit0_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/idu_bit0_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:idu%5b0%5d">IDU[0]</a>
(1 total)
</p>
<h3 id="idu_bit123456">IDU_BIT123456</h3>
<p>Bits 1-6 and 9-14 of the 16 bit increment/decrement unit.</p>
<table>
<tr><td><img src="img/cells/sm83/idu_bit123456_1_desc.png?v=1" style="min-width:350px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>&nbsp;</i></td>
<td><b>TODO:</b> Describe I/Os</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/idu_bit123456_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/idu_bit123456_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:idu%5b1%5d">IDU[1]</a>
<a href="/sm83_map/?view=c:idu%5b2%5d">IDU[2]</a>
<a href="/sm83_map/?view=c:idu%5b3%5d">IDU[3]</a>
<a href="/sm83_map/?view=c:idu%5b4%5d">IDU[4]</a>
<a href="/sm83_map/?view=c:idu%5b5%5d">IDU[5]</a>
<a href="/sm83_map/?view=c:idu%5b6%5d">IDU[6]</a>
(6 total)
</p>
<h3 id="idu_bit7">IDU_BIT7</h3>
<p>Bits 7 and 15 of the 16 bit increment/decrement unit.</p>
<table>
<tr><td><img src="img/cells/sm83/idu_bit7_desc.png?v=1" style="min-width:350px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>&nbsp;</i></td>
<td><b>TODO:</b> Describe I/Os</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/idu_bit7_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/idu_bit7_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:idu%5b7%5d">IDU[7]</a>
(1 total)
</p>
<h3 id="idu_irq_ctl">IDU_IRQ_CTL</h3>
<p>Logic for increment/decrement unit and interrupts.</p>
<table>
<tr><td><img src="img/cells/sm83/idu_irq_ctl_desc.png?v=1" style="min-width:450px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>&nbsp;</i></td>
<td><b>TODO:</b> Describe I/Os</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/idu_irq_ctl_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/idu_irq_ctl_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:idu_irq_ctl">IDU_IRQ_CTL</a>
(1 total)
</p>
<h3 id="irq_prio_bit0">IRQ_PRIO_BIT0</h3>
<p>Interrupt priority decoding and other interrupt related logic.</p>
<p><img src="img/cells/sm83/irq_prio_bit0_desc.png?v=1" alt=""></p>
<table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>&nbsp;</i></td>
<td><b>TODO:</b> Describe I/Os</td></tr>
</table>
<p><img src="img/cells/sm83/irq_prio_bit0_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/irq_prio_bit0_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:irq_prio%5b0%5d">IRQ_PRIO[0]</a>
(1 total)
</p>
<h3 id="irq_prio_bit1">IRQ_PRIO_BIT1</h3>
<p>Interrupt priority decoding and other interrupt related logic.</p>
<p><img src="img/cells/sm83/irq_prio_bit1_desc.png?v=1" alt=""></p>
<table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>&nbsp;</i></td>
<td><b>TODO:</b> Describe I/Os</td></tr>
</table>
<p><img src="img/cells/sm83/irq_prio_bit1_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/irq_prio_bit1_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:irq_prio%5b1%5d">IRQ_PRIO[1]</a>
(1 total)
</p>
<h3 id="irq_prio_bit2">IRQ_PRIO_BIT2</h3>
<p>Interrupt priority decoding and other interrupt related logic.</p>
<p><img src="img/cells/sm83/irq_prio_bit2_desc.png?v=1" alt=""></p>
<table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>&nbsp;</i></td>
<td><b>TODO:</b> Describe I/Os</td></tr>
</table>
<p><img src="img/cells/sm83/irq_prio_bit2_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/irq_prio_bit2_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:irq_prio%5b2%5d">IRQ_PRIO[2]</a>
(1 total)
</p>
<h3 id="irq_prio_bit3">IRQ_PRIO_BIT3</h3>
<p>Interrupt priority decoding and other interrupt related logic.</p>
<p><img src="img/cells/sm83/irq_prio_bit3_desc.png?v=1" alt=""></p>
<table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>&nbsp;</i></td>
<td><b>TODO:</b> Describe I/Os</td></tr>
</table>
<p><img src="img/cells/sm83/irq_prio_bit3_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/irq_prio_bit3_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:irq_prio%5b3%5d">IRQ_PRIO[3]</a>
(1 total)
</p>
<h3 id="irq_prio_bit4">IRQ_PRIO_BIT4</h3>
<p>Interrupt priority decoding and other interrupt related logic.</p>
<p><img src="img/cells/sm83/irq_prio_bit4_desc.png?v=1" alt=""></p>
<table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>&nbsp;</i></td>
<td><b>TODO:</b> Describe I/Os</td></tr>
</table>
<p><img src="img/cells/sm83/irq_prio_bit4_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/irq_prio_bit4_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:irq_prio%5b4%5d">IRQ_PRIO[4]</a>
(1 total)
</p>
<h3 id="irq_prio_bit5">IRQ_PRIO_BIT5</h3>
<p>Interrupt priority decoding and other interrupt related logic.</p>
<p><img src="img/cells/sm83/irq_prio_bit5_desc.png?v=1" alt=""></p>
<table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>&nbsp;</i></td>
<td><b>TODO:</b> Describe I/Os</td></tr>
</table>
<p><img src="img/cells/sm83/irq_prio_bit5_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/irq_prio_bit5_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:irq_prio%5b5%5d">IRQ_PRIO[5]</a>
(1 total)
</p>
<h3 id="irq_prio_bit6">IRQ_PRIO_BIT6</h3>
<p>Interrupt priority decoding and other interrupt related logic.</p>
<p><img src="img/cells/sm83/irq_prio_bit6_desc.png?v=1" alt=""></p>
<table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>&nbsp;</i></td>
<td><b>TODO:</b> Describe I/Os</td></tr>
</table>
<p><img src="img/cells/sm83/irq_prio_bit6_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/irq_prio_bit6_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:irq_prio%5b6%5d">IRQ_PRIO[6]</a>
(1 total)
</p>
<h3 id="irq_prio_bit7">IRQ_PRIO_BIT7</h3>
<p>Interrupt priority decoding and other interrupt related logic.</p>
<p><img src="img/cells/sm83/irq_prio_bit7_desc.png?v=1" alt=""></p>
<table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>&nbsp;</i></td>
<td><b>TODO:</b> Describe I/Os</td></tr>
</table>
<p><img src="img/cells/sm83/irq_prio_bit7_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/irq_prio_bit7_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:irq_prio%5b7%5d">IRQ_PRIO[7]</a>
(1 total)
</p>
<h3 id="reg_bc_out">REG_BC_OUT</h3>
<p>Output drivers for BC registers.</p>
<table>
<tr><td><img src="img/cells/sm83/reg_bc_out0_desc.png?v=1" style="min-width:180px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>B_IN</i></td>
<td>Input to NAND gate B and AOI gate.</td></tr>
<tr><td><i>C_IN</i></td>
<td>Input to NAND gate C and AOI gate.</td></tr>
<tr><td><i>ENA1</i></td>
<td>Input to both NAND gates.</td></tr>
<tr><td><i>B_ENA2</i>, <i>C_ENA2</i></td>
<td>Inputs to AOI gate.</td></tr>
<tr><td><i>B_Y1</i></td>
<td>Open-drain output. Outputs <code>!(<i>ENA1</i> &amp;&amp; <i>B_IN</i>)</code>.</td></tr>
<tr><td><i>C_Y1</i></td>
<td>Open-drain output. Outputs <code>!(<i>ENA1</i> &amp;&amp; <i>C_IN</i>)</code>.</td></tr>
<tr><td><i>Y2</i></td>
<td>Open-drain output. Outputs <code>!((<i>B_ENA2</i> &amp;&amp; <i>B_IN</i>) || (<i>C_ENA2</i> &amp;&amp;
<i>C_IN</i>))</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/reg_bc_out_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/reg_bc_out_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_bc_out%5b0%5d">REG_BC_OUT[0]</a>,
<a href="/sm83_map/?view=c:reg_bc_out%5b1%5d">REG_BC_OUT[1]</a>,
<a href="/sm83_map/?view=c:reg_bc_out%5b2%5d">REG_BC_OUT[2]</a>,
<a href="/sm83_map/?view=c:reg_bc_out%5b3%5d">REG_BC_OUT[3]</a>,
<a href="/sm83_map/?view=c:reg_bc_out%5b4%5d">REG_BC_OUT[4]</a>,
<a href="/sm83_map/?view=c:reg_bc_out%5b5%5d">REG_BC_OUT[5]</a>,
<a href="/sm83_map/?view=c:reg_bc_out%5b6%5d">REG_BC_OUT[6]</a>,
<a href="/sm83_map/?view=c:reg_bc_out%5b7%5d">REG_BC_OUT[7]</a>
(8 total)
</p>
<h3 id="reg_bus_pch_a_bit0123">REG_BUS_PCH_A_BIT0123</h3>
<p>Precharger and zero output for register busses bits 0-3.</p>
<p>There is one external connection always made on this cell (see orange line in the picture) that is required
to connect the two <span style="text-decoration:overline"><i>PCH</i></span> inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/reg_bus_pch_a_bit0123_2_desc.png?v=1" style="min-width:300px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, outputs <i>A_Y</i>, <i>B_Y</i> and <i>C_Y</i> get driven high for the
purpose of precharging their respective nets. There are two <span style="text-decoration:overline"><i>PCH</i></span>
inputs to this cell, which are externally connected to each other (indicated by the orange line in the
picture).</td></tr>
<tr><td><i>C_ZERO</i></td>
<td>If <i>C_ZERO</i> and <span style="text-decoration:overline"><i>PCH</i></span> are both high, <i>C_Y</i>
outputs 0.</td></tr>
<tr><td><i>A_Y</i></td>
<td>Open-source output. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><i>B_Y</i></td>
<td>Open-source output. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><span style="text-decoration:overline"><i>B_Y</i></span></td>
<td>Outputs inverted <i>B_Y</i>.</td></tr>
<tr><td><i>C_Y</i></td>
<td>Outputs low if <i>C_ZERO</i> and <span style="text-decoration:overline"><i>PCH</i></span> are both high.
Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><span style="text-decoration:overline"><i>C_Y</i></span></td>
<td>Outputs inverted <i>C_Y</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/reg_bus_pch_a_bit0123_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/reg_bus_pch_a_bit0123_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_bus_pch_a%5b0%5d">REG_BUS_PCH_A[0]</a>,
<a href="/sm83_map/?view=c:reg_bus_pch_a%5b1%5d">REG_BUS_PCH_A[1]</a>,
<a href="/sm83_map/?view=c:reg_bus_pch_a%5b2%5d">REG_BUS_PCH_A[2]</a>,
<a href="/sm83_map/?view=c:reg_bus_pch_a%5b3%5d">REG_BUS_PCH_A[3]</a>
(4 total)
</p>
<h3 id="reg_bus_pch_a_bit4">REG_BUS_PCH_A_BIT4</h3>
<p>Precharger and zero output for register busses bit 4.</p>
<p>There is one external connection always made on this cell (see orange line in the picture) that is required
to connect the two <span style="text-decoration:overline"><i>PCH</i></span> inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/reg_bus_pch_a_bit4_desc.png?v=1" style="min-width:300px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, outputs <i>A_Y</i>, <i>B_Y</i> and <i>C_Y</i> get driven high for the
purpose of precharging their respective nets. There are two <span style="text-decoration:overline"><i>PCH</i></span>
inputs to this cell, which are externally connected to each other (indicated by the orange line in the
picture).</td></tr>
<tr><td><i>C_ZERO_A</i></td>
<td>If <i>C_ZERO_A</i> and <span style="text-decoration:overline"><i>PCH</i></span> are both high, <i>C_Y</i>
outputs 0.</td></tr>
<tr><td><i>C_ZERO_B1</i>, <i>C_ZERO_B2</i></td>
<td>If <i>C_ZERO_B1</i>, <i>C_ZERO_B2</i> and <span style="text-decoration:overline"><i>PCH</i></span> are high, <i>C_Y</i>
outputs 0.</td></tr>
<tr><td><i>A_Y</i></td>
<td>Open-source output. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><i>B_Y</i></td>
<td>Open-source output. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><span style="text-decoration:overline"><i>B_Y</i></span></td>
<td>Outputs inverted <i>B_Y</i>.</td></tr>
<tr><td><i>C_Y</i></td>
<td>Outputs low if <code>((<i>C_ZERO_A</i> || (C_ZERO_B1 &amp;&amp; C_ZERO_B2)) &amp;&amp;
<span style="text-decoration:overline"><i>PCH</i></span>)</code> is true. Outputs high if
<span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><span style="text-decoration:overline"><i>C_Y</i></span></td>
<td>Outputs inverted <i>C_Y</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/reg_bus_pch_a_bit4_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/reg_bus_pch_a_bit4567_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_bus_pch_a%5b4%5d">REG_BUS_PCH_A[4]</a>
(1 total)
</p>
<h3 id="reg_bus_pch_a_bit5">REG_BUS_PCH_A_BIT5</h3>
<p>Precharger and zero output for register busses bit 5.</p>
<p>There is one external connection always made on this cell (see orange line in the picture) that is required
to connect the two <span style="text-decoration:overline"><i>PCH</i></span> inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/reg_bus_pch_a_bit5_desc.png?v=1" style="min-width:300px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, outputs <i>A_Y</i>, <i>B_Y</i> and <i>C_Y</i> get driven high for the
purpose of precharging their respective nets. There are two <span style="text-decoration:overline"><i>PCH</i></span>
inputs to this cell, which are externally connected to each other (indicated by the orange line in the
picture).</td></tr>
<tr><td><i>C_ZERO_A</i></td>
<td>If <i>C_ZERO_A</i> and <span style="text-decoration:overline"><i>PCH</i></span> are both high, <i>C_Y</i>
outputs 0.</td></tr>
<tr><td><i>C_ZERO_B1</i>, <i>C_ZERO_B2</i></td>
<td>If <i>C_ZERO_B1</i>, <i>C_ZERO_B2</i> and <span style="text-decoration:overline"><i>PCH</i></span> are high, <i>C_Y</i>
outputs 0.</td></tr>
<tr><td><i>A_Y</i></td>
<td>Open-source output. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><i>B_Y</i></td>
<td>Open-source output. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><span style="text-decoration:overline"><i>B_Y</i></span></td>
<td>Outputs inverted <i>B_Y</i>.</td></tr>
<tr><td><i>C_Y</i></td>
<td>Outputs low if <code>((<i>C_ZERO_A</i> || (C_ZERO_B1 &amp;&amp; C_ZERO_B2)) &amp;&amp;
<span style="text-decoration:overline"><i>PCH</i></span>)</code> is true. Outputs high if
<span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><span style="text-decoration:overline"><i>C_Y</i></span></td>
<td>Outputs inverted <i>C_Y</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/reg_bus_pch_a_bit5_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/reg_bus_pch_a_bit4567_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_bus_pch_a%5b5%5d">REG_BUS_PCH_A[5]</a>
(1 total)
</p>
<h3 id="reg_bus_pch_a_bit6">REG_BUS_PCH_A_BIT6</h3>
<p>Precharger and zero output for register busses bit 6.</p>
<p>There is one external connection always made on this cell (see orange line in the picture) that is required
to connect the two <span style="text-decoration:overline"><i>PCH</i></span> inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/reg_bus_pch_a_bit6_desc.png?v=1" style="min-width:300px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, outputs <i>A_Y</i>, <i>B_Y</i> and <i>C_Y</i> get driven high for the
purpose of precharging their respective nets. There are two <span style="text-decoration:overline"><i>PCH</i></span>
inputs to this cell, which are externally connected to each other (indicated by the orange line in the
picture).</td></tr>
<tr><td><i>C_ZERO_A</i></td>
<td>If <i>C_ZERO_A</i> and <span style="text-decoration:overline"><i>PCH</i></span> are both high, <i>C_Y</i>
outputs 0.</td></tr>
<tr><td><i>C_ZERO_B1</i>, <i>C_ZERO_B2</i></td>
<td>If <i>C_ZERO_B1</i>, <i>C_ZERO_B2</i> and <span style="text-decoration:overline"><i>PCH</i></span> are high, <i>C_Y</i>
outputs 0.</td></tr>
<tr><td><i>A_Y</i></td>
<td>Open-source output. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><i>B_Y</i></td>
<td>Open-source output. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><span style="text-decoration:overline"><i>B_Y</i></span></td>
<td>Outputs inverted <i>B_Y</i>.</td></tr>
<tr><td><i>C_Y</i></td>
<td>Outputs low if <code>((<i>C_ZERO_A</i> || (C_ZERO_B1 &amp;&amp; C_ZERO_B2)) &amp;&amp;
<span style="text-decoration:overline"><i>PCH</i></span>)</code> is true. Outputs high if
<span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><span style="text-decoration:overline"><i>C_Y</i></span></td>
<td>Outputs inverted <i>C_Y</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/reg_bus_pch_a_bit6_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/reg_bus_pch_a_bit4567_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_bus_pch_a%5b6%5d">REG_BUS_PCH_A[6]</a>
(1 total)
</p>
<h3 id="reg_bus_pch_a_bit7">REG_BUS_PCH_A_BIT7</h3>
<p>Precharger and zero output for register busses bit 7.</p>
<p>There is one external connection always made on this cell (see orange line in the picture) that is required
to connect the two <span style="text-decoration:overline"><i>PCH</i></span> inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/reg_bus_pch_a_bit7_desc.png?v=1" style="min-width:300px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, outputs <i>A_Y</i>, <i>B_Y</i> and <i>C_Y</i> get driven high for the
purpose of precharging their respective nets. There are two <span style="text-decoration:overline"><i>PCH</i></span>
inputs to this cell, which are externally connected to each other (indicated by the orange line in the
picture).</td></tr>
<tr><td><i>C_ZERO_A</i></td>
<td>If <i>C_ZERO_A</i> and <span style="text-decoration:overline"><i>PCH</i></span> are both high, <i>C_Y</i>
outputs 0.</td></tr>
<tr><td><i>C_ZERO_B1</i>, <i>C_ZERO_B2</i></td>
<td>If <i>C_ZERO_B1</i>, <i>C_ZERO_B2</i> and <span style="text-decoration:overline"><i>PCH</i></span> are high, <i>C_Y</i>
outputs 0.</td></tr>
<tr><td><i>A_Y</i></td>
<td>Open-source output. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><i>B_Y</i></td>
<td>Open-source output. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><span style="text-decoration:overline"><i>B_Y</i></span></td>
<td>Outputs inverted <i>B_Y</i>.</td></tr>
<tr><td><i>C_Y</i></td>
<td>Outputs low if <code>((<i>C_ZERO_A</i> || (C_ZERO_B1 &amp;&amp; C_ZERO_B2)) &amp;&amp;
<span style="text-decoration:overline"><i>PCH</i></span>)</code> is true. Outputs high if
<span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><span style="text-decoration:overline"><i>C_Y</i></span></td>
<td>Outputs inverted <i>C_Y</i>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/reg_bus_pch_a_bit7_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/reg_bus_pch_a_bit4567_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_bus_pch_a%5b7%5d">REG_BUS_PCH_A[7]</a>
(1 total)
</p>
<h3 id="reg_bus_pch_b">REG_BUS_PCH_B</h3>
<p>Precharger for register busses.</p>
<table>
<tr><td><img src="img/cells/sm83/reg_bus_pch_b_bit3_desc.png?v=1" style="min-width:350px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, outputs <i>A_Y</i> and <i>B_Y</i> get driven high for the purpose of
precharging their respective nets.</td></tr>
<tr><td><i>A_Y</i></td>
<td>Open-source output. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><i>B_Y</i></td>
<td>Open-source output. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/reg_bus_pch_b_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/reg_bus_pch_b_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_bus_pch_b%5b0%5d">REG_BUS_PCH_B[0]</a>,
<a href="/sm83_map/?view=c:reg_bus_pch_b%5b1%5d">REG_BUS_PCH_B[1]</a>,
<a href="/sm83_map/?view=c:reg_bus_pch_b%5b2%5d">REG_BUS_PCH_B[2]</a>,
<a href="/sm83_map/?view=c:reg_bus_pch_b%5b3%5d">REG_BUS_PCH_B[3]</a>,
<a href="/sm83_map/?view=c:reg_bus_pch_b%5b4%5d">REG_BUS_PCH_B[4]</a>,
<a href="/sm83_map/?view=c:reg_bus_pch_b%5b5%5d">REG_BUS_PCH_B[5]</a>,
<a href="/sm83_map/?view=c:reg_bus_pch_b%5b6%5d">REG_BUS_PCH_B[6]</a>,
<a href="/sm83_map/?view=c:reg_bus_pch_b%5b7%5d">REG_BUS_PCH_B[7]</a>
(8 total)
</p>
<h3 id="reg_de_out">REG_DE_OUT</h3>
<p>Output drivers for DE registers.</p>
<table>
<tr><td><img src="img/cells/sm83/reg_de_out0_desc.png?v=1" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>D_IN</i></td>
<td>Input to NAND gate D and AOI gate.</td></tr>
<tr><td><i>E_IN</i></td>
<td>Input to NAND gate E and AOI gate.</td></tr>
<tr><td><i>ENA1</i></td>
<td>Input to both NAND gates.</td></tr>
<tr><td><i>D_ENA2</i>, <i>E_ENA2</i></td>
<td>Inputs to AOI gate.</td></tr>
<tr><td><i>D_ZERO1</i>, <i>D_ZERO2</i></td>
<td>If <i>D_ZERO1</i> or <i>D_ZERO2</i> is high, <i>D_Y1</i> outputs 0.</td></tr>
<tr><td><i>D_Y1</i></td>
<td>Open-drain output. Outputs <code>(!(<i>ENA1</i> &amp;&amp; <i>D_IN</i>) &amp;&amp; !<i>D_ZERO1</i> &amp;&amp;
!<i>D_ZERO2</i>)</code>.</td></tr>
<tr><td><i>E_Y1</i></td>
<td>Open-drain output. Outputs <code>!(<i>ENA1</i> &amp;&amp; <i>E_IN</i>)</code>.</td></tr>
<tr><td><i>Y2</i></td>
<td>Open-drain output. Outputs <code>!((<i>D_ENA2</i> &amp;&amp; <i>D_IN</i>) || (<i>E_ENA2</i> &amp;&amp;
<i>E_IN</i>))</code>.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/reg_de_out_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/reg_de_out_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_de_out%5b0%5d">REG_DE_OUT[0]</a>,
<a href="/sm83_map/?view=c:reg_de_out%5b1%5d">REG_DE_OUT[1]</a>,
<a href="/sm83_map/?view=c:reg_de_out%5b2%5d">REG_DE_OUT[2]</a>,
<a href="/sm83_map/?view=c:reg_de_out%5b3%5d">REG_DE_OUT[3]</a>,
<a href="/sm83_map/?view=c:reg_de_out%5b4%5d">REG_DE_OUT[4]</a>,
<a href="/sm83_map/?view=c:reg_de_out%5b5%5d">REG_DE_OUT[5]</a>,
<a href="/sm83_map/?view=c:reg_de_out%5b6%5d">REG_DE_OUT[6]</a>,
<a href="/sm83_map/?view=c:reg_de_out%5b7%5d">REG_DE_OUT[7]</a>
(8 total)
</p>
<h3 id="reg_hl_out">REG_HL_OUT</h3>
<p>Output drivers for HL registers.</p>
<table>
<tr><td><img src="img/cells/sm83/reg_hl_out0_desc.png?v=1" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>&nbsp;</i></td>
<td><b>TODO:</b> Describe I/Os</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/reg_hl_out_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/reg_hl_out_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_hl_out%5b0%5d">REG_HL_OUT[0]</a>,
<a href="/sm83_map/?view=c:reg_hl_out%5b1%5d">REG_HL_OUT[1]</a>,
<a href="/sm83_map/?view=c:reg_hl_out%5b2%5d">REG_HL_OUT[2]</a>,
<a href="/sm83_map/?view=c:reg_hl_out%5b3%5d">REG_HL_OUT[3]</a>,
<a href="/sm83_map/?view=c:reg_hl_out%5b4%5d">REG_HL_OUT[4]</a>,
<a href="/sm83_map/?view=c:reg_hl_out%5b5%5d">REG_HL_OUT[5]</a>,
<a href="/sm83_map/?view=c:reg_hl_out%5b6%5d">REG_HL_OUT[6]</a>,
<a href="/sm83_map/?view=c:reg_hl_out%5b7%5d">REG_HL_OUT[7]</a>
(8 total)
</p>
<h3 id="reg_pc_out_bit012">REG_PC_OUT_BIT012</h3>
<p>Output drivers for PC register bits 0-2.</p>
<table>
<tr><td><img src="img/cells/sm83/reg_pc_out_bit012_1_desc.png?v=1" style="min-width:400px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>&nbsp;</i></td>
<td><b>TODO:</b> Describe I/Os</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/reg_pc_out_bit012_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/reg_pc_out_bit012_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_pc_out%5b0%5d">REG_PC_OUT[0]</a>,
<a href="/sm83_map/?view=c:reg_pc_out%5b1%5d">REG_PC_OUT[1]</a>,
<a href="/sm83_map/?view=c:reg_pc_out%5b2%5d">REG_PC_OUT[2]</a>
(3 total)
</p>
<h3 id="reg_pc_out_bit345">REG_PC_OUT_BIT345</h3>
<p>Output drivers for PC register bits 3-5.</p>
<table>
<tr><td><img src="img/cells/sm83/reg_pc_out_bit345_3_desc.png?v=1" style="min-width:400px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>&nbsp;</i></td>
<td><b>TODO:</b> Describe I/Os</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/reg_pc_out_bit345_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/reg_pc_out_bit345_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_pc_out%5b3%5d">REG_PC_OUT[3]</a>,
<a href="/sm83_map/?view=c:reg_pc_out%5b4%5d">REG_PC_OUT[4]</a>,
<a href="/sm83_map/?view=c:reg_pc_out%5b5%5d">REG_PC_OUT[5]</a>
(3 total)
</p>
<h3 id="reg_pc_out_bit67">REG_PC_OUT_BIT67</h3>
<p>Output drivers for PC register bits 6 and 7.</p>
<table>
<tr><td><img src="img/cells/sm83/reg_pc_out_bit67_6_desc.png?v=1" style="min-width:400px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>&nbsp;</i></td>
<td><b>TODO:</b> Describe I/Os</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/reg_pc_out_bit67_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/reg_pc_out_bit67_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_pc_out%5b6%5d">REG_PC_OUT[6]</a>,
<a href="/sm83_map/?view=c:reg_pc_out%5b7%5d">REG_PC_OUT[7]</a>
(2 total)
</p>
<h3 id="reg_sp_out">REG_SP_OUT</h3>
<p>Output drivers for SP registers.</p>
<table>
<tr><td><img src="img/cells/sm83/reg_sp_out0_desc.png?v=1" style="min-width:440px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>&nbsp;</i></td>
<td><b>TODO:</b> Describe I/Os</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/reg_sp_out_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/reg_sp_out_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_sp_out%5b0%5d">REG_SP_OUT[0]</a>,
<a href="/sm83_map/?view=c:reg_sp_out%5b1%5d">REG_SP_OUT[1]</a>,
<a href="/sm83_map/?view=c:reg_sp_out%5b2%5d">REG_SP_OUT[2]</a>,
<a href="/sm83_map/?view=c:reg_sp_out%5b3%5d">REG_SP_OUT[3]</a>,
<a href="/sm83_map/?view=c:reg_sp_out%5b4%5d">REG_SP_OUT[4]</a>,
<a href="/sm83_map/?view=c:reg_sp_out%5b5%5d">REG_SP_OUT[5]</a>,
<a href="/sm83_map/?view=c:reg_sp_out%5b6%5d">REG_SP_OUT[6]</a>,
<a href="/sm83_map/?view=c:reg_sp_out%5b7%5d">REG_SP_OUT[7]</a>
(8 total)
</p>
<h3 id="reg_wz_out">REG_WZ_OUT</h3>
<p>Output drivers for WZ registers.</p>
<p><img src="img/cells/sm83/reg_wz_out0_desc.png?v=1" alt=""></p>
<table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>&nbsp;</i></td>
<td><b>TODO:</b> Describe I/Os</td></tr>
</table>
<p><img src="img/cells/sm83/reg_wz_out_layout.png?v=1" alt=""></p>
<p><img src="img/cells/sm83/reg_wz_out_sch.png?v=1" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_wz_out%5b0%5d">REG_WZ_OUT[0]</a>,
<a href="/sm83_map/?view=c:reg_wz_out%5b1%5d">REG_WZ_OUT[1]</a>,
<a href="/sm83_map/?view=c:reg_wz_out%5b2%5d">REG_WZ_OUT[2]</a>,
<a href="/sm83_map/?view=c:reg_wz_out%5b3%5d">REG_WZ_OUT[3]</a>,
<a href="/sm83_map/?view=c:reg_wz_out%5b4%5d">REG_WZ_OUT[4]</a>,
<a href="/sm83_map/?view=c:reg_wz_out%5b5%5d">REG_WZ_OUT[5]</a>,
<a href="/sm83_map/?view=c:reg_wz_out%5b6%5d">REG_WZ_OUT[6]</a>,
<a href="/sm83_map/?view=c:reg_wz_out%5b7%5d">REG_WZ_OUT[7]</a>
(8 total)
</p>
<h2 id="ff">Storage elements</h2>
<h3 id="srlatch_r_n">SRLATCH_R_N</h3>
<p>SR-latch with active-high set input and active-low reset input. Reset takes precedence when both inputs
are asserted.</p>
<table>
<tr><td><img src="img/cells/sm83/srlatch_r_n_zjje_desc.png?v=0" style="min-width:250px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>SET</i></td>
<td>Set input. When high, latch is set to 1. Has no effect when
<span style="text-decoration:overline"><i>RESET</i></span> is low at the same time.</td></tr>
<tr><td><span style="text-decoration:overline"><i>RESET</i></span></td>
<td>Inverted reset input. When low, latch is set to 0.</td></tr>
<tr><td><i>Q</i></td>
<td>Data output.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/srlatch_r_n_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/srlatch_r_n_sch.png?v=0" alt=""></p>
<p>Instances:
TODO: Add instances
</p>
<h3 id="dlatch_irq">DLATCH_IRQ</h3>
<p>Gated data latch with additional dynamically controlled inverted output.</p>
<table>
<tr><td><img src="img/cells/sm83/dlatch_irq1_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>D</i></td>
<td>Data input.</td></tr>
<tr><td><i>ENA</i></td>
<td>Active-high enable input. When high, the value at <i>D</i> transparently propagates through the latch. As soon
as <i>ENA</i> goes low, the output of the latch gets held at the level it had in that moment until <i>ENA</i> goes
high again.</td></tr>
<tr><td><span style="text-decoration:overline"><i>ENA</i></span></td>
<td>Active-low enable input. Must always be the inverse of <i>ENA</i>.</td></tr>
<tr><td><i>Q</i></td>
<td>Data output.</td></tr>
<tr><td><span style="text-decoration:overline"><i>Q</i></span></td>
<td>Inverted data output.</td></tr>
<tr><td><i>GATED_<span style="text-decoration:overline">Q</span></i></td>
<td>Dynamically gated inverted data output. Outputs <span style="text-decoration:overline"><i>Q</i></span> when
<span style="text-decoration:overline"><i>ENA_Q</i></span> is low, otherwise outputs low. Needs to be precharged
regularly by pulling <span style="text-decoration:overline"><i>PCH</i></span> low and making
<span style="text-decoration:overline"><i>ENA_Q</i></span> hi-Z at the same time.</td></tr>
<tr><td><span style="text-decoration:overline"><i>ENA_Q</i></span></td>
<td>Active-low enable input for dynamically gated <i>GATED_<span style="text-decoration:overline">Q</span></i> output.
Must be undriven (hi-Z) when <span style="text-decoration:overline"><i>PCH</i></span> is enabled/low.</td></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, <i>GATED_<span style="text-decoration:overline">Q</span></i> gets driven
low. Must be disabled/high when <span style="text-decoration:overline"><i>ENA_Q</i></span> is enabled/low.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/dlatch_irq_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/dlatch_irq_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:irq_latch%5b0%5d">IRQ_LATCH[0]</a>,
<a href="/sm83_map/?view=c:irq_latch%5b1%5d">IRQ_LATCH[1]</a>,
<a href="/sm83_map/?view=c:irq_latch%5b2%5d">IRQ_LATCH[2]</a>,
<a href="/sm83_map/?view=c:irq_latch%5b3%5d">IRQ_LATCH[3]</a>,
<a href="/sm83_map/?view=c:irq_latch%5b4%5d">IRQ_LATCH[4]</a>,
<a href="/sm83_map/?view=c:irq_latch%5b5%5d">IRQ_LATCH[5]</a>,
<a href="/sm83_map/?view=c:irq_latch%5b6%5d">IRQ_LATCH[6]</a>,
<a href="/sm83_map/?view=c:irq_latch%5b7%5d">IRQ_LATCH[7]</a>
(8 total)
</p>
<h3 id="dff_cc_q">DFF_CC_Q</h3>
<p>Single-edge-triggered data flip-flop with complementary clock inputs and no inverted output.</p>
<p>There are two clock inputs to this cell. They need to be inverted towards each other. The flip-flop triggers
on a positive edge of <i>CLK</i> and a negative edge of <span style="text-decoration:overline"><i>CLK</i></span>.</p>
<p>There are two external connections always made on this cell (see pink and orange lines in the picture).</p>
<table>
<tr><td><img src="img/cells/sm83/dff_cc_q_zkdu_desc.png?v=0" style="min-width:250px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>D</i></td>
<td>Data input. Gets stored in the flip-flop on positive edge of <i>CLK</i> and a simultanious negative edge of
<span style="text-decoration:overline"><i>CLK</i></span>.</td></tr>
<tr><td><i>CLK</i></td>
<td>Positive clock input. On a positive edge the data input <i>D</i> gets stored in the flip-flop. There needs
to be a negative edge on the <span style="text-decoration:overline"><i>CLK</i></span> input at the same time.
There are two <i>CLK</i> inputs to this cell, which are externally connected to each other (indicated by the
orange line in the picture).</td></tr>
<tr><td><span style="text-decoration:overline"><i>CLK</i></span></td>
<td>Negative clock input. On a negative edge the data input <i>D</i> gets stored in the flip-flop. There needs
to be a positive edge on the <i>CLK</i> input at the same time. There are two
<span style="text-decoration:overline"><i>CLK</i></span> inputs to this cell, which are externally connected
to each other (indicated by the pink line in the picture).</td></tr>
<tr><td><i>Q</i></td>
<td>Data output.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/dff_cc_q_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/dff_cc_q_sch.png?v=0" alt=""></p>
<p>Instances:
TODO: Add instances
</p>
<h3 id="dffge_x1_reg_bit">DFFGE_X1_REG_BIT</h3>
<p>Single-edge-triggered semi-dynamic data flip-flop with level-sensitive D-gating and no inverted output.</p>
<table>
<tr><td><img src="img/cells/sm83/dffge_x1_reg_bit_l3_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>D</i></td>
<td>Data input. Gets stored in the flip-flop when <i>CLK</i> is low and <i>ENA</i> is high. However, the new data
is only visible at the output <i>Q</i> after a positive edge on <i>CLK</i>.</td></tr>
<tr><td><i>CLK</i></td>
<td>Positive clock input. Edge sensitive for presenting stored data at output; level sensitive for taking new data
from input into storage. When <i>CLK</i> is low and <i>ENA</i> is high, the data input <i>D</i> gets stored in
the flip-flop. After a positive edge on <i>CLK</i>, the newly stored data is visible at the output <i>Q</i>.
<i>CLK</i> must not be held low for an extended amount of time, otherwise the stored data will decay.</td></tr>
<tr><td><span style="text-decoration:overline"><i>CLK</i></span></td>
<td>Negative clock input. Must always be the inverse of <i>CLK</i>.</td></tr>
<tr><td><i>ENA</i></td>
<td>Active-high enable input. Input <i>D</i> gets stored in the flip-flop when <i>ENA</i> is high and <i>CLK</i>
is low.</td></tr>
<tr><td><span style="text-decoration:overline"><i>ENA</i></span></td>
<td>Active-low enable input. Must always be the inverse of <i>ENA</i>.</td></tr>
<tr><td><i>Q</i></td>
<td>Data output.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/dffge_x1_reg_bit_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/dffge_x1_reg_bit_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_b%5b0%5d">REG_B[0]</a>,
<a href="/sm83_map/?view=c:reg_b%5b1%5d">REG_B[1]</a>,
<a href="/sm83_map/?view=c:reg_b%5b2%5d">REG_B[2]</a>,
<a href="/sm83_map/?view=c:reg_b%5b3%5d">REG_B[3]</a>,
<a href="/sm83_map/?view=c:reg_b%5b4%5d">REG_B[4]</a>,
<a href="/sm83_map/?view=c:reg_b%5b5%5d">REG_B[5]</a>,
<a href="/sm83_map/?view=c:reg_b%5b6%5d">REG_B[6]</a>,
<a href="/sm83_map/?view=c:reg_b%5b7%5d">REG_B[7]</a>,
<a href="/sm83_map/?view=c:reg_c%5b0%5d">REG_C[0]</a>,
<a href="/sm83_map/?view=c:reg_c%5b1%5d">REG_C[1]</a>,
<a href="/sm83_map/?view=c:reg_c%5b2%5d">REG_C[2]</a>,
<a href="/sm83_map/?view=c:reg_c%5b3%5d">REG_C[3]</a>,
<a href="/sm83_map/?view=c:reg_c%5b4%5d">REG_C[4]</a>,
<a href="/sm83_map/?view=c:reg_c%5b5%5d">REG_C[5]</a>,
<a href="/sm83_map/?view=c:reg_c%5b6%5d">REG_C[6]</a>,
<a href="/sm83_map/?view=c:reg_c%5b7%5d">REG_C[7]</a>,
<a href="/sm83_map/?view=c:reg_d%5b0%5d">REG_D[0]</a>,
<a href="/sm83_map/?view=c:reg_d%5b1%5d">REG_D[1]</a>,
<a href="/sm83_map/?view=c:reg_d%5b2%5d">REG_D[2]</a>,
<a href="/sm83_map/?view=c:reg_d%5b3%5d">REG_D[3]</a>,
<a href="/sm83_map/?view=c:reg_d%5b4%5d">REG_D[4]</a>,
<a href="/sm83_map/?view=c:reg_d%5b5%5d">REG_D[5]</a>,
<a href="/sm83_map/?view=c:reg_d%5b6%5d">REG_D[6]</a>,
<a href="/sm83_map/?view=c:reg_d%5b7%5d">REG_D[7]</a>,
<a href="/sm83_map/?view=c:reg_e%5b0%5d">REG_E[0]</a>,
<a href="/sm83_map/?view=c:reg_e%5b1%5d">REG_E[1]</a>,
<a href="/sm83_map/?view=c:reg_e%5b2%5d">REG_E[2]</a>,
<a href="/sm83_map/?view=c:reg_e%5b3%5d">REG_E[3]</a>,
<a href="/sm83_map/?view=c:reg_e%5b4%5d">REG_E[4]</a>,
<a href="/sm83_map/?view=c:reg_e%5b5%5d">REG_E[5]</a>,
<a href="/sm83_map/?view=c:reg_e%5b6%5d">REG_E[6]</a>,
<a href="/sm83_map/?view=c:reg_e%5b7%5d">REG_E[7]</a>,
<a href="/sm83_map/?view=c:reg_h%5b0%5d">REG_H[0]</a>,
<a href="/sm83_map/?view=c:reg_h%5b1%5d">REG_H[1]</a>,
<a href="/sm83_map/?view=c:reg_h%5b2%5d">REG_H[2]</a>,
<a href="/sm83_map/?view=c:reg_h%5b3%5d">REG_H[3]</a>,
<a href="/sm83_map/?view=c:reg_h%5b4%5d">REG_H[4]</a>,
<a href="/sm83_map/?view=c:reg_h%5b5%5d">REG_H[5]</a>,
<a href="/sm83_map/?view=c:reg_h%5b6%5d">REG_H[6]</a>,
<a href="/sm83_map/?view=c:reg_h%5b7%5d">REG_H[7]</a>,
<a href="/sm83_map/?view=c:reg_l%5b0%5d">REG_L[0]</a>,
<a href="/sm83_map/?view=c:reg_l%5b1%5d">REG_L[1]</a>,
<a href="/sm83_map/?view=c:reg_l%5b2%5d">REG_L[2]</a>,
<a href="/sm83_map/?view=c:reg_l%5b3%5d">REG_L[3]</a>,
<a href="/sm83_map/?view=c:reg_l%5b4%5d">REG_L[4]</a>,
<a href="/sm83_map/?view=c:reg_l%5b5%5d">REG_L[5]</a>,
<a href="/sm83_map/?view=c:reg_l%5b6%5d">REG_L[6]</a>,
<a href="/sm83_map/?view=c:reg_l%5b7%5d">REG_L[7]</a>
(48 total)
</p>
<h3 id="dffge_x2_reg_bit">DFFGE_X2_REG_BIT</h3>
<p>Single-edge-triggered semi-dynamic data flip-flop with level-sensitive D-gating, 2&times; drive strength, and
no inverted output.</p>
<table>
<tr><td><img src="img/cells/sm83/dffge_x2_reg_bit_a3_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>D</i></td>
<td>Data input. Gets stored in the flip-flop when <i>CLK</i> is low and <i>ENA</i> is high. However, the new data
is only visible at the output <i>Q</i> after a positive edge on <i>CLK</i>.</td></tr>
<tr><td><i>CLK</i></td>
<td>Positive clock input. Edge sensitive for presenting stored data at output; level sensitive for taking new data
from input into storage. When <i>CLK</i> is low and <i>ENA</i> is high, the data input <i>D</i> gets stored in
the flip-flop. After a positive edge on <i>CLK</i>, the newly stored data is visible at the output <i>Q</i>.
<i>CLK</i> must not be held low for an extended amount of time, otherwise the stored data will decay.</td></tr>
<tr><td><span style="text-decoration:overline"><i>CLK</i></span></td>
<td>Negative clock input. Must always be the inverse of <i>CLK</i>.</td></tr>
<tr><td><i>ENA</i></td>
<td>Active-high enable input. Input <i>D</i> gets stored in the flip-flop when <i>ENA</i> is high and <i>CLK</i>
is low.</td></tr>
<tr><td><span style="text-decoration:overline"><i>ENA</i></span></td>
<td>Active-low enable input. Must always be the inverse of <i>ENA</i>.</td></tr>
<tr><td><i>Q</i></td>
<td>Data output.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/dffge_x2_reg_bit_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/dffge_x2_reg_bit_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_a%5b0%5d">REG_A[0]</a>,
<a href="/sm83_map/?view=c:reg_a%5b1%5d">REG_A[1]</a>,
<a href="/sm83_map/?view=c:reg_a%5b2%5d">REG_A[2]</a>,
<a href="/sm83_map/?view=c:reg_a%5b3%5d">REG_A[3]</a>,
<a href="/sm83_map/?view=c:reg_a%5b4%5d">REG_A[4]</a>,
<a href="/sm83_map/?view=c:reg_a%5b5%5d">REG_A[5]</a>,
<a href="/sm83_map/?view=c:reg_a%5b6%5d">REG_A[6]</a>,
<a href="/sm83_map/?view=c:reg_a%5b7%5d">REG_A[7]</a>,
<a href="/sm83_map/?view=c:reg_ir%5b0%5d">REG_IR[0]</a>,
<a href="/sm83_map/?view=c:reg_ir%5b1%5d">REG_IR[1]</a>,
<a href="/sm83_map/?view=c:reg_ir%5b2%5d">REG_IR[2]</a>,
<a href="/sm83_map/?view=c:reg_ir%5b3%5d">REG_IR[3]</a>,
<a href="/sm83_map/?view=c:reg_ir%5b4%5d">REG_IR[4]</a>,
<a href="/sm83_map/?view=c:reg_ir%5b5%5d">REG_IR[5]</a>,
<a href="/sm83_map/?view=c:reg_ir%5b6%5d">REG_IR[6]</a>,
<a href="/sm83_map/?view=c:reg_ir%5b7%5d">REG_IR[7]</a>
(16 total)
</p>
<h3 id="dffge_reg_sp_bit">DFFGE_REG_SP_BIT</h3>
<p>Single-edge-triggered semi-dynamic data flip-flop with level-sensitive D-gating and prechargable D input.</p>
<table>
<tr><td><img src="img/cells/sm83/dffge_reg_sp_bit_sph1_desc.png?v=0" style="min-width:220px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>D</i></td>
<td>Data input. Gets stored in the flip-flop when <i>CLK</i> is low and <i>ENA</i> is high. However, the new data
is only visible at the outputs <i>Q</i> and <span style="text-decoration:overline"><i>Q</i></span> after a positive
edge on <i>CLK</i>. Outputs high if <span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, <i>D</i> gets driven high for the purpose of precharging the net
connected to the input.</td></tr>
<tr><td><i>CLK</i></td>
<td>Positive clock input. Edge sensitive for presenting stored data at output; level sensitive for taking new data
from input into storage. When <i>CLK</i> is low and <i>ENA</i> is high, the data input <i>D</i> gets stored in
the flip-flop. After a positive edge on <i>CLK</i>, the newly stored data is visible at the outputs <i>Q</i> and
<span style="text-decoration:overline"><i>Q</i></span>. <i>CLK</i> must not be held low for an extended amount of
time, otherwise the stored data will decay.</td></tr>
<tr><td><span style="text-decoration:overline"><i>CLK</i></span></td>
<td>Negative clock input. Must always be the inverse of <i>CLK</i>.</td></tr>
<tr><td><i>ENA</i></td>
<td>Active-high enable input. Input <i>D</i> gets stored in the flip-flop when <i>ENA</i> is high and <i>CLK</i>
is low.</td></tr>
<tr><td><span style="text-decoration:overline"><i>ENA</i></span></td>
<td>Active-low enable input. Must always be the inverse of <i>ENA</i>.</td></tr>
<tr><td><i>Q</i></td>
<td>Data output.</td></tr>
<tr><td><span style="text-decoration:overline"><i>Q</i></span></td>
<td>Inverted data output.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/dffge_reg_sp_bit_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/dffge_reg_sp_bit_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_sph%5b0%5d">REG_SPH[0]</a>,
<a href="/sm83_map/?view=c:reg_sph%5b1%5d">REG_SPH[1]</a>,
<a href="/sm83_map/?view=c:reg_sph%5b2%5d">REG_SPH[2]</a>,
<a href="/sm83_map/?view=c:reg_sph%5b3%5d">REG_SPH[3]</a>,
<a href="/sm83_map/?view=c:reg_sph%5b4%5d">REG_SPH[4]</a>,
<a href="/sm83_map/?view=c:reg_sph%5b5%5d">REG_SPH[5]</a>,
<a href="/sm83_map/?view=c:reg_sph%5b6%5d">REG_SPH[6]</a>,
<a href="/sm83_map/?view=c:reg_sph%5b7%5d">REG_SPH[7]</a>,
<a href="/sm83_map/?view=c:reg_spl%5b0%5d">REG_SPL[0]</a>,
<a href="/sm83_map/?view=c:reg_spl%5b1%5d">REG_SPL[1]</a>,
<a href="/sm83_map/?view=c:reg_spl%5b2%5d">REG_SPL[2]</a>,
<a href="/sm83_map/?view=c:reg_spl%5b3%5d">REG_SPL[3]</a>,
<a href="/sm83_map/?view=c:reg_spl%5b4%5d">REG_SPL[4]</a>,
<a href="/sm83_map/?view=c:reg_spl%5b5%5d">REG_SPL[5]</a>,
<a href="/sm83_map/?view=c:reg_spl%5b6%5d">REG_SPL[6]</a>,
<a href="/sm83_map/?view=c:reg_spl%5b7%5d">REG_SPL[7]</a>
(16 total)
</p>
<h3 id="dffge_reg_wz_bit">DFFGE_REG_WZ_BIT</h3>
<p>Single-edge-triggered semi-dynamic data flip-flop with level-sensitive D-gating and no non-inverted output.</p>
<table>
<tr><td><img src="img/cells/sm83/dffge_reg_wz_bit_z4_desc.png?v=0" style="min-width:200px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>D</i></td>
<td>Data input. Gets stored in the flip-flop when <i>CLK</i> is low and <i>ENA</i> is high. However, the new data
is only visible at the output <span style="text-decoration:overline"><i>Q</i></span> after a positive
edge on <i>CLK</i>.</td></tr>
<tr><td><i>CLK</i></td>
<td>Positive clock input. Edge sensitive for presenting stored data at output; level sensitive for taking new data
from input into storage. When <i>CLK</i> is low and <i>ENA</i> is high, the data input <i>D</i> gets stored in
the flip-flop. After a positive edge on <i>CLK</i>, the newly stored data is visible at the output
<span style="text-decoration:overline"><i>Q</i></span>. <i>CLK</i> must not be held low for an extended amount of
time, otherwise the stored data will decay.</td></tr>
<tr><td><span style="text-decoration:overline"><i>CLK</i></span></td>
<td>Negative clock input. Must always be the inverse of <i>CLK</i>.</td></tr>
<tr><td><i>ENA</i></td>
<td>Active-high enable input. Input <i>D</i> gets stored in the flip-flop when <i>ENA</i> is high and <i>CLK</i>
is low.</td></tr>
<tr><td><span style="text-decoration:overline"><i>ENA</i></span></td>
<td>Active-low enable input. Must always be the inverse of <i>ENA</i>.</td></tr>
<tr><td><span style="text-decoration:overline"><i>Q</i></span></td>
<td>Inverted data output.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/dffge_reg_wz_bit_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/dffge_reg_wz_bit_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_w%5b0%5d">REG_W[0]</a>,
<a href="/sm83_map/?view=c:reg_w%5b1%5d">REG_W[1]</a>,
<a href="/sm83_map/?view=c:reg_w%5b2%5d">REG_W[2]</a>,
<a href="/sm83_map/?view=c:reg_w%5b3%5d">REG_W[3]</a>,
<a href="/sm83_map/?view=c:reg_w%5b4%5d">REG_W[4]</a>,
<a href="/sm83_map/?view=c:reg_w%5b5%5d">REG_W[5]</a>,
<a href="/sm83_map/?view=c:reg_w%5b6%5d">REG_W[6]</a>,
<a href="/sm83_map/?view=c:reg_w%5b7%5d">REG_W[7]</a>,
<a href="/sm83_map/?view=c:reg_z%5b0%5d">REG_Z[0]</a>,
<a href="/sm83_map/?view=c:reg_z%5b1%5d">REG_Z[1]</a>,
<a href="/sm83_map/?view=c:reg_z%5b2%5d">REG_Z[2]</a>,
<a href="/sm83_map/?view=c:reg_z%5b3%5d">REG_Z[3]</a>,
<a href="/sm83_map/?view=c:reg_z%5b4%5d">REG_Z[4]</a>,
<a href="/sm83_map/?view=c:reg_z%5b5%5d">REG_Z[5]</a>,
<a href="/sm83_map/?view=c:reg_z%5b6%5d">REG_Z[6]</a>,
<a href="/sm83_map/?view=c:reg_z%5b7%5d">REG_Z[7]</a>
(16 total)
</p>
<h3 id="dffgre_reg_ie_bit">DFFGRE_REG_IE_BIT</h3>
<p>Single-edge-triggered semi-dynamic data flip-flop with level-sensitive D-gating and active-high asynchronous
reset with clock-gated behavior.</p>
<p>There is one external connection always made on this cell (see orange line in the picture) that is required
to connect the two <i>RESET</i> inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/dffgre_reg_ie_bit1_desc.png?v=0" style="min-width:250px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>D</i></td>
<td>Data input. Gets stored in the flip-flop when <i>CLK</i> and <i>RESET</i> are both low and <i>ENA</i> is high.
However, the new data is only visible at the outputs <i>Q</i> and
<span style="text-decoration:overline"><i>Q</i></span> after a positive edge on <i>CLK</i>.</td></tr>
<tr><td><i>CLK</i></td>
<td>Positive clock input. Edge sensitive for presenting stored data at output; level sensitive for taking new data
from input into storage. When <i>CLK</i> and <i>RESET</i> are both low and <i>ENA</i> is high, the data input <i>D</i>
gets stored in the flip-flop. After a positive edge on <i>CLK</i>, the newly stored data is visible at the outputs
<i>Q</i> and <span style="text-decoration:overline"><i>Q</i></span>. <i>CLK</i> must not be held low for an extended
amount of time, otherwise the stored data will decay.</td></tr>
<tr><td><span style="text-decoration:overline"><i>CLK</i></span></td>
<td>Negative clock input. Must always be the inverse of <i>CLK</i>.</td></tr>
<tr><td><i>ENA</i></td>
<td>Active-high enable input. Input <i>D</i> gets stored in the flip-flop when <i>ENA</i> is high and <i>CLK</i>
and <i>RESET</i> are both low.</td></tr>
<tr><td><span style="text-decoration:overline"><i>ENA</i></span></td>
<td>Active-low enable input. Must always be the inverse of <i>ENA</i>.</td></tr>
<tr><td><i>RESET</i></td>
<td>Active-high reset input. Data inside the flip-flop gets reset to 0 when <i>RESET</i> is high. However, the change
is not (yet) visible at the outputs <i>Q</i> and <span style="text-decoration:overline"><i>Q</i></span> while <i>CLK</i>
is low. There are two <i>RESET</i> inputs to this cell, which are externally connected to each other (indicated by the
orange line in the picture).</td></tr>
<tr><td><i>Q</i></td>
<td>Data output.</td></tr>
<tr><td><span style="text-decoration:overline"><i>Q</i></span></td>
<td>Inverted data output.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/dffgre_reg_ie_bit_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/dffgre_reg_ie_bit_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_ie%5b0%5d">REG_IE[0]</a>,
<a href="/sm83_map/?view=c:reg_ie%5b1%5d">REG_IE[1]</a>,
<a href="/sm83_map/?view=c:reg_ie%5b2%5d">REG_IE[2]</a>,
<a href="/sm83_map/?view=c:reg_ie%5b3%5d">REG_IE[3]</a>,
<a href="/sm83_map/?view=c:reg_ie%5b4%5d">REG_IE[4]</a>,
<a href="/sm83_map/?view=c:reg_ie%5b5%5d">REG_IE[5]</a>,
<a href="/sm83_map/?view=c:reg_ie%5b6%5d">REG_IE[6]</a>,
<a href="/sm83_map/?view=c:reg_ie%5b7%5d">REG_IE[7]</a>
(8 total)
</p>
<h3 id="dffgse_reg_pc_bit">DSFF_REG_PC_BIT</h3>
<p>Single-edge-triggered semi-dynamic data flip-flop with level-sensitive D-gating, prechargable D input,
and active-low asynchronous set with clock-gated behavior.</p>
<p>There is one external connection always made on this cell (see orange line in the picture) that is required
to connect the two <span style="text-decoration:overline"><i>SET</i></span> inputs.</p>
<table>
<tr><td><img src="img/cells/sm83/dffgse_reg_pc_bit_pch2_desc.png?v=0" style="min-width:250px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>D</i></td>
<td>Data input. Gets stored in the flip-flop when <i>CLK</i> is low and <i>ENA</i> and
<span style="text-decoration:overline"><i>SET</i></span> are both high.
However, the new data is only visible at the outputs <i>Q</i> and
<span style="text-decoration:overline"><i>Q</i></span> after a positive edge on <i>CLK</i>.</td></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, <i>D</i> gets driven high for the purpose of precharging the net
connected to the input.</td></tr>
<tr><td><i>CLK</i></td>
<td>Positive clock input. Edge sensitive for presenting stored data at output; level sensitive for taking new data
from input into storage. When <i>CLK</i> is low and <i>ENA</i> and
<span style="text-decoration:overline"><i>SET</i></span> are both high, the data input <i>D</i> gets stored in the
flip-flop. After a positive edge on <i>CLK</i>, the newly stored data is visible at the outputs <i>Q</i> and
<span style="text-decoration:overline"><i>Q</i></span>. <i>CLK</i> must not be held low for an extended amount of
time, otherwise the stored data will decay.</td></tr>
<tr><td><span style="text-decoration:overline"><i>CLK</i></span></td>
<td>Negative clock input. Must always be the inverse of <i>CLK</i>.</td></tr>
<tr><td><i>ENA</i></td>
<td>Active-high enable input. Input <i>D</i> gets stored in the flip-flop when <i>ENA</i> and
<span style="text-decoration:overline"><i>SET</i></span> are both high and <i>CLK</i> is low.</td></tr>
<tr><td><span style="text-decoration:overline"><i>ENA</i></span></td>
<td>Active-low enable input. Must always be the inverse of <i>ENA</i>.</td></tr>
<tr><td><span style="text-decoration:overline"><i>SET</i></span></td>
<td>Active-low set input. Data inside the flip-flop gets set to 1 when
<span style="text-decoration:overline"><i>SET</i></span> is low. However, the change is not (yet) visible at the
outputs <i>Q</i> and <span style="text-decoration:overline"><i>Q</i></span> while <i>CLK</i> is low. There are two
<span style="text-decoration:overline"><i>SET</i></span> inputs to this cell, which are externally connected to
each other (indicated by the orange line in the picture).</td></tr>
<tr><td><i>Q</i></td>
<td>Data output.</td></tr>
<tr><td><span style="text-decoration:overline"><i>Q</i></span></td>
<td>Inverted data output.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/dffgse_reg_pc_bit_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/dffgse_reg_pc_bit_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:reg_pch%5b0%5d">REG_PCH[0]</a>,
<a href="/sm83_map/?view=c:reg_pch%5b1%5d">REG_PCH[1]</a>,
<a href="/sm83_map/?view=c:reg_pch%5b2%5d">REG_PCH[2]</a>,
<a href="/sm83_map/?view=c:reg_pch%5b3%5d">REG_PCH[3]</a>,
<a href="/sm83_map/?view=c:reg_pch%5b4%5d">REG_PCH[4]</a>,
<a href="/sm83_map/?view=c:reg_pch%5b5%5d">REG_PCH[5]</a>,
<a href="/sm83_map/?view=c:reg_pch%5b6%5d">REG_PCH[6]</a>,
<a href="/sm83_map/?view=c:reg_pch%5b7%5d">REG_PCH[7]</a>,
<a href="/sm83_map/?view=c:reg_pcl%5b0%5d">REG_PCL[0]</a>,
<a href="/sm83_map/?view=c:reg_pcl%5b1%5d">REG_PCL[1]</a>,
<a href="/sm83_map/?view=c:reg_pcl%5b2%5d">REG_PCL[2]</a>,
<a href="/sm83_map/?view=c:reg_pcl%5b3%5d">REG_PCL[3]</a>,
<a href="/sm83_map/?view=c:reg_pcl%5b4%5d">REG_PCL[4]</a>,
<a href="/sm83_map/?view=c:reg_pcl%5b5%5d">REG_PCL[5]</a>,
<a href="/sm83_map/?view=c:reg_pcl%5b6%5d">REG_PCL[6]</a>,
<a href="/sm83_map/?view=c:reg_pcl%5b7%5d">REG_PCL[7]</a>
(16 total)
</p>
<h3 id="dffnge_alu_flag">DFFNGE_ALU_FLAG</h3>
<p>Negative-edge-triggered semi-dynamic data flip-flop with level-sensitive D-gating and prechargable D input.</p>
<table>
<tr><td><img src="img/cells/sm83/dffnge_alu_flag_n_desc.png?v=0" style="min-width:300px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>D</i></td>
<td>Data input. Gets stored in the flip-flop when <span style="text-decoration:overline"><i>CLK</i></span> and
<i>ENA</i> are both high. However, the new data is only visible at the outputs <i>Q</i> and
<span style="text-decoration:overline"><i>Q</i></span> after a negative edge on
<span style="text-decoration:overline"><i>CLK</i></span>. Outputs high if
<span style="text-decoration:overline"><i>PCH</i></span> is low.</td></tr>
<tr><td><span style="text-decoration:overline"><i>PCH</i></span></td>
<td>Active-low precharge input. If low, <i>D</i> gets driven high for the purpose of precharging the net
connected to the input.</td></tr>
<tr><td><span style="text-decoration:overline"><i>CLK</i></span></td>
<td>Clock input. Edge sensitive for presenting stored data at output; level sensitive for taking new data from input
into storage. When <span style="text-decoration:overline"><i>CLK</i></span> and <i>ENA</i> are both high, the data
input <i>D</i> gets stored in the flip-flop. After a negative edge on
<span style="text-decoration:overline"><i>CLK</i></span>, the newly stored data is visible at the outputs <i>Q</i>
and <span style="text-decoration:overline"><i>Q</i></span>. <span style="text-decoration:overline"><i>CLK</i></span>
must not be held high for an extended amount of time, otherwise the stored data will decay.</td></tr>
<tr><td><i>ENA</i></td>
<td>Active-high enable input. Input <i>D</i> gets stored in the flip-flop when <i>ENA</i> and
<span style="text-decoration:overline"><i>CLK</i></span> are both high.</td></tr>
<tr><td><span style="text-decoration:overline"><i>ENA</i></span></td>
<td>Active-low enable input. Must always be the inverse of <i>ENA</i>.</td></tr>
<tr><td><i>Q</i></td>
<td>Data output.</td></tr>
<tr><td><span style="text-decoration:overline"><i>Q</i></span></td>
<td>Inverted data output.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/dffnge_alu_flag_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/dffnge_alu_flag_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:flag_c">FLAG_C</a>,
<a href="/sm83_map/?view=c:flag_h">FLAG_H</a>,
<a href="/sm83_map/?view=c:flag_n">FLAG_N</a>,
<a href="/sm83_map/?view=c:flag_z">FLAG_Z</a>
(4 total)
</p>
<h3 id="dffnge_alu_tmp">DFFNGE_ALU_TMP</h3>
<p>Negative-edge-triggered semi-dynamic data flip-flop with level-sensitive D-gating and no inverted output.</p>
<table>
<tr><td><img src="img/cells/sm83/dffnge_alu_tmp_desc.png?v=0" style="min-width:250px;" alt=""></td>
<td><table class="default">
<tr><th>I/O</th><th>Description</th></tr>
<tr><td><i>D</i></td>
<td>Data input. Gets stored in the flip-flop when <span style="text-decoration:overline"><i>CLK</i></span> and
<i>ENA</i> are both high. However, the new data is only visible at the output <i>Q</i> after a negative edge on
<span style="text-decoration:overline"><i>CLK</i></span>.</td></tr>
<tr><td><span style="text-decoration:overline"><i>CLK</i></span></td>
<td>Clock input. Edge sensitive for presenting stored data at output; level sensitive for taking new data from input
into storage. When <span style="text-decoration:overline"><i>CLK</i></span> and <i>ENA</i> are both high, the data
input <i>D</i> gets stored in the flip-flop. After a negative edge on
<span style="text-decoration:overline"><i>CLK</i></span>, the newly stored data is visible at the output <i>Q</i>.
<span style="text-decoration:overline"><i>CLK</i></span> must not be held high for an extended amount of time,
otherwise the stored data will decay.</td></tr>
<tr><td><i>ENA</i></td>
<td>Active-high enable input. Input <i>D</i> gets stored in the flip-flop when <i>ENA</i> and
<span style="text-decoration:overline"><i>CLK</i></span> are both high.</td></tr>
<tr><td><span style="text-decoration:overline"><i>ENA</i></span></td>
<td>Active-low enable input. Must always be the inverse of <i>ENA</i>.</td></tr>
<tr><td><i>Q</i></td>
<td>Data output.</td></tr>
</table></td></tr>
</table>
<p><img src="img/cells/sm83/dffnge_alu_tmp_layout.png?v=0" alt=""></p>
<p><img src="img/cells/sm83/dffnge_alu_tmp_sch.png?v=0" alt=""></p>
<p>Instances:
<a href="/sm83_map/?view=c:alu_dff">ALU_DFF</a>
(1 total)
</p>
</main><footer><hr>
<p><a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/"><img alt="Creative Commons License" style="border-width:0" src="https://i.creativecommons.org/l/by-sa/4.0/88x31.png"></a><br>This work is licensed under a <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">Creative Commons Attribution-ShareAlike 4.0 International License</a>.</p>
</footer></body>
</html>
