<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='528' u='c' c='_ZNK4llvm12MachineInstr10getNumDefsEv'/>
<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='566' type='unsigned int llvm::MachineInstr::getNumExplicitDefs() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='613' u='c' c='_ZN4llvm12MachineInstr4defsEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='618' u='c' c='_ZNK4llvm12MachineInstr4defsEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='623' u='c' c='_ZN4llvm12MachineInstr4usesEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='627' u='c' c='_ZNK4llvm12MachineInstr4usesEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='630' u='c' c='_ZN4llvm12MachineInstr13explicit_usesEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='634' u='c' c='_ZNK4llvm12MachineInstr13explicit_usesEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1788' u='c' c='_ZNK4llvm12MachineInstr14getIntrinsicIDEv'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='565'>/// Returns the number of non-implicit definitions.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='776' u='c' c='_ZN12_GLOBAL__N_110MachineCSE14isPRECandidateEPN4llvm12MachineInstrE'/>
<def f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='745' ll='757' type='unsigned int llvm::MachineInstr::getNumExplicitDefs() const'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1335' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1242' u='c' c='_ZNK4llvm15TargetInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1483' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector20selectImageIntrinsicERNS_12MachineInstrEPKNS_6AMDGPU21ImageDimIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3914' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo20legalizeBufferAtomicERNS_12MachineInstrERNS_16MachineIRBuilderEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4081' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4174' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='313' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1283' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo17applyMappingImageERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3252' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo15getImageMappingERKNS_19MachineRegisterInfoERKNS_12MachineInstrEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPostRABundler.cpp' l='120' u='c' c='_ZN12_GLOBAL__N_115SIPostRABundler20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMCInstLower.cpp' l='217' u='c' c='_ZNK4llvm22WebAssemblyMCInstLower5lowerEPKNS_12MachineInstrERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMCInstLower.cpp' l='324' u='c' c='_ZNK4llvm22WebAssemblyMCInstLower5lowerEPKNS_12MachineInstrERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyUtilities.cpp' l='90' u='c' c='_ZN4llvm11WebAssembly11getCalleeOpERKNS_12MachineInstrE'/>
