// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ereg_v1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_V_address0,
        data_V_ce0,
        data_V_q0,
        data_V_address1,
        data_V_ce1,
        data_V_q1,
        data_V1_address0,
        data_V1_ce0,
        data_V1_q0,
        data_V1_address1,
        data_V1_ce1,
        data_V1_q1,
        data_V2_address0,
        data_V2_ce0,
        data_V2_q0,
        data_V2_address1,
        data_V2_ce1,
        data_V2_q1,
        data_V3_address0,
        data_V3_ce0,
        data_V3_q0,
        data_V3_address1,
        data_V3_ce1,
        data_V3_q1,
        data_V4_address0,
        data_V4_ce0,
        data_V4_q0,
        data_V4_address1,
        data_V4_ce1,
        data_V4_q1,
        data_V5_address0,
        data_V5_ce0,
        data_V5_q0,
        data_V5_address1,
        data_V5_ce1,
        data_V5_q1,
        data_V6_address0,
        data_V6_ce0,
        data_V6_q0,
        data_V6_address1,
        data_V6_ce1,
        data_V6_q1,
        data_V7_address0,
        data_V7_ce0,
        data_V7_q0,
        data_V7_address1,
        data_V7_ce1,
        data_V7_q1,
        data_V8_address0,
        data_V8_ce0,
        data_V8_q0,
        data_V8_address1,
        data_V8_ce1,
        data_V8_q1,
        data_V9_address0,
        data_V9_ce0,
        data_V9_q0,
        data_V9_address1,
        data_V9_ce1,
        data_V9_q1,
        data_V10_address0,
        data_V10_ce0,
        data_V10_q0,
        data_V10_address1,
        data_V10_ce1,
        data_V10_q1,
        data_V11_address0,
        data_V11_ce0,
        data_V11_q0,
        data_V11_address1,
        data_V11_ce1,
        data_V11_q1,
        data_V12_address0,
        data_V12_ce0,
        data_V12_q0,
        data_V12_address1,
        data_V12_ce1,
        data_V12_q1,
        data_V13_address0,
        data_V13_ce0,
        data_V13_q0,
        data_V13_address1,
        data_V13_ce1,
        data_V13_q1,
        data_V14_address0,
        data_V14_ce0,
        data_V14_q0,
        data_V14_address1,
        data_V14_ce1,
        data_V14_q1,
        data_V15_address0,
        data_V15_ce0,
        data_V15_q0,
        data_V15_address1,
        data_V15_ce1,
        data_V15_q1,
        data_V16_address0,
        data_V16_ce0,
        data_V16_q0,
        data_V16_address1,
        data_V16_ce1,
        data_V16_q1,
        data_V17_address0,
        data_V17_ce0,
        data_V17_q0,
        data_V17_address1,
        data_V17_ce1,
        data_V17_q1,
        data_V18_address0,
        data_V18_ce0,
        data_V18_q0,
        data_V18_address1,
        data_V18_ce1,
        data_V18_q1,
        data_V19_address0,
        data_V19_ce0,
        data_V19_q0,
        data_V19_address1,
        data_V19_ce1,
        data_V19_q1,
        data_V20_address0,
        data_V20_ce0,
        data_V20_q0,
        data_V20_address1,
        data_V20_ce1,
        data_V20_q1,
        data_V21_address0,
        data_V21_ce0,
        data_V21_q0,
        data_V21_address1,
        data_V21_ce1,
        data_V21_q1,
        data_V22_address0,
        data_V22_ce0,
        data_V22_q0,
        data_V22_address1,
        data_V22_ce1,
        data_V22_q1,
        data_V23_address0,
        data_V23_ce0,
        data_V23_q0,
        data_V23_address1,
        data_V23_ce1,
        data_V23_q1,
        data_V24_address0,
        data_V24_ce0,
        data_V24_q0,
        data_V24_address1,
        data_V24_ce1,
        data_V24_q1,
        data_V25_address0,
        data_V25_ce0,
        data_V25_q0,
        data_V25_address1,
        data_V25_ce1,
        data_V25_q1,
        data_V26_address0,
        data_V26_ce0,
        data_V26_q0,
        data_V26_address1,
        data_V26_ce1,
        data_V26_q1,
        data_V27_address0,
        data_V27_ce0,
        data_V27_q0,
        data_V27_address1,
        data_V27_ce1,
        data_V27_q1,
        data_V28_address0,
        data_V28_ce0,
        data_V28_q0,
        data_V28_address1,
        data_V28_ce1,
        data_V28_q1,
        data_V29_address0,
        data_V29_ce0,
        data_V29_q0,
        data_V29_address1,
        data_V29_ce1,
        data_V29_q1,
        data_V_offset,
        data_V_offset1,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 6'd1;
parameter    ap_ST_fsm_pp0_stage1 = 6'd2;
parameter    ap_ST_fsm_pp0_stage2 = 6'd4;
parameter    ap_ST_fsm_pp0_stage3 = 6'd8;
parameter    ap_ST_fsm_pp0_stage4 = 6'd16;
parameter    ap_ST_fsm_pp0_stage5 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] data_V_address0;
output   data_V_ce0;
input  [31:0] data_V_q0;
output  [12:0] data_V_address1;
output   data_V_ce1;
input  [31:0] data_V_q1;
output  [12:0] data_V1_address0;
output   data_V1_ce0;
input  [31:0] data_V1_q0;
output  [12:0] data_V1_address1;
output   data_V1_ce1;
input  [31:0] data_V1_q1;
output  [12:0] data_V2_address0;
output   data_V2_ce0;
input  [31:0] data_V2_q0;
output  [12:0] data_V2_address1;
output   data_V2_ce1;
input  [31:0] data_V2_q1;
output  [12:0] data_V3_address0;
output   data_V3_ce0;
input  [31:0] data_V3_q0;
output  [12:0] data_V3_address1;
output   data_V3_ce1;
input  [31:0] data_V3_q1;
output  [12:0] data_V4_address0;
output   data_V4_ce0;
input  [31:0] data_V4_q0;
output  [12:0] data_V4_address1;
output   data_V4_ce1;
input  [31:0] data_V4_q1;
output  [12:0] data_V5_address0;
output   data_V5_ce0;
input  [31:0] data_V5_q0;
output  [12:0] data_V5_address1;
output   data_V5_ce1;
input  [31:0] data_V5_q1;
output  [12:0] data_V6_address0;
output   data_V6_ce0;
input  [31:0] data_V6_q0;
output  [12:0] data_V6_address1;
output   data_V6_ce1;
input  [31:0] data_V6_q1;
output  [12:0] data_V7_address0;
output   data_V7_ce0;
input  [31:0] data_V7_q0;
output  [12:0] data_V7_address1;
output   data_V7_ce1;
input  [31:0] data_V7_q1;
output  [12:0] data_V8_address0;
output   data_V8_ce0;
input  [31:0] data_V8_q0;
output  [12:0] data_V8_address1;
output   data_V8_ce1;
input  [31:0] data_V8_q1;
output  [12:0] data_V9_address0;
output   data_V9_ce0;
input  [31:0] data_V9_q0;
output  [12:0] data_V9_address1;
output   data_V9_ce1;
input  [31:0] data_V9_q1;
output  [12:0] data_V10_address0;
output   data_V10_ce0;
input  [31:0] data_V10_q0;
output  [12:0] data_V10_address1;
output   data_V10_ce1;
input  [31:0] data_V10_q1;
output  [12:0] data_V11_address0;
output   data_V11_ce0;
input  [31:0] data_V11_q0;
output  [12:0] data_V11_address1;
output   data_V11_ce1;
input  [31:0] data_V11_q1;
output  [12:0] data_V12_address0;
output   data_V12_ce0;
input  [31:0] data_V12_q0;
output  [12:0] data_V12_address1;
output   data_V12_ce1;
input  [31:0] data_V12_q1;
output  [12:0] data_V13_address0;
output   data_V13_ce0;
input  [31:0] data_V13_q0;
output  [12:0] data_V13_address1;
output   data_V13_ce1;
input  [31:0] data_V13_q1;
output  [12:0] data_V14_address0;
output   data_V14_ce0;
input  [31:0] data_V14_q0;
output  [12:0] data_V14_address1;
output   data_V14_ce1;
input  [31:0] data_V14_q1;
output  [12:0] data_V15_address0;
output   data_V15_ce0;
input  [31:0] data_V15_q0;
output  [12:0] data_V15_address1;
output   data_V15_ce1;
input  [31:0] data_V15_q1;
output  [12:0] data_V16_address0;
output   data_V16_ce0;
input  [31:0] data_V16_q0;
output  [12:0] data_V16_address1;
output   data_V16_ce1;
input  [31:0] data_V16_q1;
output  [12:0] data_V17_address0;
output   data_V17_ce0;
input  [31:0] data_V17_q0;
output  [12:0] data_V17_address1;
output   data_V17_ce1;
input  [31:0] data_V17_q1;
output  [12:0] data_V18_address0;
output   data_V18_ce0;
input  [31:0] data_V18_q0;
output  [12:0] data_V18_address1;
output   data_V18_ce1;
input  [31:0] data_V18_q1;
output  [12:0] data_V19_address0;
output   data_V19_ce0;
input  [31:0] data_V19_q0;
output  [12:0] data_V19_address1;
output   data_V19_ce1;
input  [31:0] data_V19_q1;
output  [12:0] data_V20_address0;
output   data_V20_ce0;
input  [31:0] data_V20_q0;
output  [12:0] data_V20_address1;
output   data_V20_ce1;
input  [31:0] data_V20_q1;
output  [12:0] data_V21_address0;
output   data_V21_ce0;
input  [31:0] data_V21_q0;
output  [12:0] data_V21_address1;
output   data_V21_ce1;
input  [31:0] data_V21_q1;
output  [12:0] data_V22_address0;
output   data_V22_ce0;
input  [31:0] data_V22_q0;
output  [12:0] data_V22_address1;
output   data_V22_ce1;
input  [31:0] data_V22_q1;
output  [12:0] data_V23_address0;
output   data_V23_ce0;
input  [31:0] data_V23_q0;
output  [12:0] data_V23_address1;
output   data_V23_ce1;
input  [31:0] data_V23_q1;
output  [12:0] data_V24_address0;
output   data_V24_ce0;
input  [31:0] data_V24_q0;
output  [12:0] data_V24_address1;
output   data_V24_ce1;
input  [31:0] data_V24_q1;
output  [12:0] data_V25_address0;
output   data_V25_ce0;
input  [31:0] data_V25_q0;
output  [12:0] data_V25_address1;
output   data_V25_ce1;
input  [31:0] data_V25_q1;
output  [12:0] data_V26_address0;
output   data_V26_ce0;
input  [31:0] data_V26_q0;
output  [12:0] data_V26_address1;
output   data_V26_ce1;
input  [31:0] data_V26_q1;
output  [12:0] data_V27_address0;
output   data_V27_ce0;
input  [31:0] data_V27_q0;
output  [12:0] data_V27_address1;
output   data_V27_ce1;
input  [31:0] data_V27_q1;
output  [12:0] data_V28_address0;
output   data_V28_ce0;
input  [31:0] data_V28_q0;
output  [12:0] data_V28_address1;
output   data_V28_ce1;
input  [31:0] data_V28_q1;
output  [12:0] data_V29_address0;
output   data_V29_ce0;
input  [31:0] data_V29_q0;
output  [12:0] data_V29_address1;
output   data_V29_ce1;
input  [31:0] data_V29_q1;
input  [9:0] data_V_offset;
input  [4:0] data_V_offset1;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state12_pp0_stage5_iter1;
wire    ap_block_state18_pp0_stage5_iter2;
wire    ap_block_state24_pp0_stage5_iter3;
wire    ap_block_pp0_stage5_11001;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state13_pp0_stage0_iter2;
wire    ap_block_state19_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] logits1_0_V_reg_425;
reg   [31:0] logits1_1_V_reg_430;
reg   [31:0] logits1_2_V_reg_435;
reg   [31:0] logits1_3_V_reg_440;
reg   [31:0] logits1_4_V_reg_445;
reg   [31:0] logits1_5_V_reg_450;
reg   [31:0] logits1_6_V_reg_455;
reg   [31:0] logits1_7_V_reg_460;
reg   [31:0] logits1_8_V_reg_465;
reg   [31:0] logits1_9_V_reg_470;
reg   [31:0] logits1_10_V_reg_475;
reg   [31:0] logits1_11_V_reg_480;
reg   [31:0] logits1_12_V_reg_485;
reg   [31:0] logits1_13_V_reg_490;
reg   [31:0] logits1_14_V_reg_495;
reg   [31:0] logits2_0_V_reg_575;
reg   [31:0] logits2_1_V_reg_580;
reg   [31:0] logits2_2_V_reg_585;
reg   [31:0] logits2_3_V_reg_590;
reg   [31:0] logits2_4_V_reg_595;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage5_subdone;
reg    grp_compute_layer_0_0_0_1_fu_102_ap_start;
wire    grp_compute_layer_0_0_0_1_fu_102_ap_done;
wire    grp_compute_layer_0_0_0_1_fu_102_ap_idle;
wire    grp_compute_layer_0_0_0_1_fu_102_ap_ready;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V1_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V1_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V1_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V1_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V2_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V2_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V2_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V2_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V3_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V3_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V3_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V3_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V4_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V4_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V4_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V4_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V5_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V5_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V5_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V5_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V6_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V6_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V6_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V6_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V7_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V7_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V7_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V7_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V8_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V8_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V8_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V8_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V9_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V9_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V9_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V9_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V10_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V10_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V10_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V10_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V11_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V11_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V11_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V11_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V12_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V12_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V12_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V12_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V13_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V13_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V13_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V13_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V14_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V14_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V14_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V14_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V15_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V15_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V15_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V15_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V16_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V16_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V16_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V16_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V17_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V17_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V17_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V17_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V18_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V18_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V18_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V18_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V19_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V19_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V19_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V19_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V20_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V20_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V20_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V20_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V21_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V21_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V21_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V21_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V22_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V22_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V22_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V22_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V23_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V23_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V23_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V23_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V24_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V24_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V24_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V24_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V25_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V25_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V25_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V25_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V26_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V26_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V26_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V26_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V27_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V27_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V27_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V27_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V28_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V28_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V28_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V28_ce1;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V29_address0;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V29_ce0;
wire   [12:0] grp_compute_layer_0_0_0_1_fu_102_data_V29_address1;
wire    grp_compute_layer_0_0_0_1_fu_102_data_V29_ce1;
wire   [8:0] grp_compute_layer_0_0_0_1_fu_102_data_V_offset;
wire   [31:0] grp_compute_layer_0_0_0_1_fu_102_ap_return_0;
wire   [31:0] grp_compute_layer_0_0_0_1_fu_102_ap_return_1;
wire   [31:0] grp_compute_layer_0_0_0_1_fu_102_ap_return_2;
wire   [31:0] grp_compute_layer_0_0_0_1_fu_102_ap_return_3;
wire   [31:0] grp_compute_layer_0_0_0_1_fu_102_ap_return_4;
wire   [31:0] grp_compute_layer_0_0_0_1_fu_102_ap_return_5;
wire   [31:0] grp_compute_layer_0_0_0_1_fu_102_ap_return_6;
wire   [31:0] grp_compute_layer_0_0_0_1_fu_102_ap_return_7;
wire   [31:0] grp_compute_layer_0_0_0_1_fu_102_ap_return_8;
wire   [31:0] grp_compute_layer_0_0_0_1_fu_102_ap_return_9;
wire   [31:0] grp_compute_layer_0_0_0_1_fu_102_ap_return_10;
wire   [31:0] grp_compute_layer_0_0_0_1_fu_102_ap_return_11;
wire   [31:0] grp_compute_layer_0_0_0_1_fu_102_ap_return_12;
wire   [31:0] grp_compute_layer_0_0_0_1_fu_102_ap_return_13;
wire   [31:0] grp_compute_layer_0_0_0_1_fu_102_ap_return_14;
wire   [31:0] grp_compute_layer_0_0_0_s_fu_169_ap_return_0;
wire   [31:0] grp_compute_layer_0_0_0_s_fu_169_ap_return_1;
wire   [31:0] grp_compute_layer_0_0_0_s_fu_169_ap_return_2;
wire   [31:0] grp_compute_layer_0_0_0_s_fu_169_ap_return_3;
wire   [31:0] grp_compute_layer_0_0_0_s_fu_169_ap_return_4;
reg    grp_compute_layer_0_0_0_s_fu_169_ap_ce;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call36;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call36;
wire    ap_block_state14_pp0_stage1_iter2_ignore_call36;
wire    ap_block_state20_pp0_stage1_iter3_ignore_call36;
wire    ap_block_pp0_stage1_11001;
wire    ap_block_state3_pp0_stage2_iter0_ignore_call36;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call36;
wire    ap_block_state15_pp0_stage2_iter2_ignore_call36;
wire    ap_block_state21_pp0_stage2_iter3_ignore_call36;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_state4_pp0_stage3_iter0_ignore_call36;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call36;
wire    ap_block_state16_pp0_stage3_iter2_ignore_call36;
wire    ap_block_state22_pp0_stage3_iter3_ignore_call36;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_state5_pp0_stage4_iter0_ignore_call36;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call36;
wire    ap_block_state17_pp0_stage4_iter2_ignore_call36;
wire    ap_block_state23_pp0_stage4_iter3_ignore_call36;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire   [28:0] grp_compute_layer_0_0_fu_188_ap_return;
reg    grp_compute_layer_0_0_fu_188_ap_ce;
wire    call_ret1_linear_2_fu_197_ap_ready;
wire   [31:0] call_ret1_linear_2_fu_197_ap_return_0;
wire   [31:0] call_ret1_linear_2_fu_197_ap_return_1;
wire   [31:0] call_ret1_linear_2_fu_197_ap_return_2;
wire   [31:0] call_ret1_linear_2_fu_197_ap_return_3;
wire   [31:0] call_ret1_linear_2_fu_197_ap_return_4;
wire   [31:0] call_ret1_linear_2_fu_197_ap_return_5;
wire   [31:0] call_ret1_linear_2_fu_197_ap_return_6;
wire   [31:0] call_ret1_linear_2_fu_197_ap_return_7;
wire   [31:0] call_ret1_linear_2_fu_197_ap_return_8;
wire   [31:0] call_ret1_linear_2_fu_197_ap_return_9;
wire   [31:0] call_ret1_linear_2_fu_197_ap_return_10;
wire   [31:0] call_ret1_linear_2_fu_197_ap_return_11;
wire   [31:0] call_ret1_linear_2_fu_197_ap_return_12;
wire   [31:0] call_ret1_linear_2_fu_197_ap_return_13;
wire   [31:0] call_ret1_linear_2_fu_197_ap_return_14;
wire    call_ret3_linear_1_fu_216_ap_ready;
wire   [31:0] call_ret3_linear_1_fu_216_ap_return_0;
wire   [31:0] call_ret3_linear_1_fu_216_ap_return_1;
wire   [31:0] call_ret3_linear_1_fu_216_ap_return_2;
wire   [31:0] call_ret3_linear_1_fu_216_ap_return_3;
wire   [31:0] call_ret3_linear_1_fu_216_ap_return_4;
wire    res_V_write_assign_linear_fu_225_ap_ready;
wire   [31:0] res_V_write_assign_linear_fu_225_data_V_read;
wire   [31:0] res_V_write_assign_linear_fu_225_ap_return;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
reg   [5:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to3;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_state14_pp0_stage1_iter2;
wire    ap_block_state20_pp0_stage1_iter3;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_state15_pp0_stage2_iter2;
wire    ap_block_state21_pp0_stage2_iter3;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_state16_pp0_stage3_iter2;
wire    ap_block_state22_pp0_stage3_iter3;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state11_pp0_stage4_iter1;
wire    ap_block_state17_pp0_stage4_iter2;
wire    ap_block_state23_pp0_stage4_iter3;
wire    ap_block_pp0_stage4_subdone;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

compute_layer_0_0_0_1 grp_compute_layer_0_0_0_1_fu_102(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_layer_0_0_0_1_fu_102_ap_start),
    .ap_done(grp_compute_layer_0_0_0_1_fu_102_ap_done),
    .ap_idle(grp_compute_layer_0_0_0_1_fu_102_ap_idle),
    .ap_ready(grp_compute_layer_0_0_0_1_fu_102_ap_ready),
    .data_V_address0(grp_compute_layer_0_0_0_1_fu_102_data_V_address0),
    .data_V_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V_ce0),
    .data_V_q0(data_V_q0),
    .data_V_address1(grp_compute_layer_0_0_0_1_fu_102_data_V_address1),
    .data_V_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V_ce1),
    .data_V_q1(data_V_q1),
    .data_V1_address0(grp_compute_layer_0_0_0_1_fu_102_data_V1_address0),
    .data_V1_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V1_ce0),
    .data_V1_q0(data_V1_q0),
    .data_V1_address1(grp_compute_layer_0_0_0_1_fu_102_data_V1_address1),
    .data_V1_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V1_ce1),
    .data_V1_q1(data_V1_q1),
    .data_V2_address0(grp_compute_layer_0_0_0_1_fu_102_data_V2_address0),
    .data_V2_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V2_ce0),
    .data_V2_q0(data_V2_q0),
    .data_V2_address1(grp_compute_layer_0_0_0_1_fu_102_data_V2_address1),
    .data_V2_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V2_ce1),
    .data_V2_q1(data_V2_q1),
    .data_V3_address0(grp_compute_layer_0_0_0_1_fu_102_data_V3_address0),
    .data_V3_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V3_ce0),
    .data_V3_q0(data_V3_q0),
    .data_V3_address1(grp_compute_layer_0_0_0_1_fu_102_data_V3_address1),
    .data_V3_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V3_ce1),
    .data_V3_q1(data_V3_q1),
    .data_V4_address0(grp_compute_layer_0_0_0_1_fu_102_data_V4_address0),
    .data_V4_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V4_ce0),
    .data_V4_q0(data_V4_q0),
    .data_V4_address1(grp_compute_layer_0_0_0_1_fu_102_data_V4_address1),
    .data_V4_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V4_ce1),
    .data_V4_q1(data_V4_q1),
    .data_V5_address0(grp_compute_layer_0_0_0_1_fu_102_data_V5_address0),
    .data_V5_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V5_ce0),
    .data_V5_q0(data_V5_q0),
    .data_V5_address1(grp_compute_layer_0_0_0_1_fu_102_data_V5_address1),
    .data_V5_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V5_ce1),
    .data_V5_q1(data_V5_q1),
    .data_V6_address0(grp_compute_layer_0_0_0_1_fu_102_data_V6_address0),
    .data_V6_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V6_ce0),
    .data_V6_q0(data_V6_q0),
    .data_V6_address1(grp_compute_layer_0_0_0_1_fu_102_data_V6_address1),
    .data_V6_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V6_ce1),
    .data_V6_q1(data_V6_q1),
    .data_V7_address0(grp_compute_layer_0_0_0_1_fu_102_data_V7_address0),
    .data_V7_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V7_ce0),
    .data_V7_q0(data_V7_q0),
    .data_V7_address1(grp_compute_layer_0_0_0_1_fu_102_data_V7_address1),
    .data_V7_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V7_ce1),
    .data_V7_q1(data_V7_q1),
    .data_V8_address0(grp_compute_layer_0_0_0_1_fu_102_data_V8_address0),
    .data_V8_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V8_ce0),
    .data_V8_q0(data_V8_q0),
    .data_V8_address1(grp_compute_layer_0_0_0_1_fu_102_data_V8_address1),
    .data_V8_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V8_ce1),
    .data_V8_q1(data_V8_q1),
    .data_V9_address0(grp_compute_layer_0_0_0_1_fu_102_data_V9_address0),
    .data_V9_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V9_ce0),
    .data_V9_q0(data_V9_q0),
    .data_V9_address1(grp_compute_layer_0_0_0_1_fu_102_data_V9_address1),
    .data_V9_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V9_ce1),
    .data_V9_q1(data_V9_q1),
    .data_V10_address0(grp_compute_layer_0_0_0_1_fu_102_data_V10_address0),
    .data_V10_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V10_ce0),
    .data_V10_q0(data_V10_q0),
    .data_V10_address1(grp_compute_layer_0_0_0_1_fu_102_data_V10_address1),
    .data_V10_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V10_ce1),
    .data_V10_q1(data_V10_q1),
    .data_V11_address0(grp_compute_layer_0_0_0_1_fu_102_data_V11_address0),
    .data_V11_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V11_ce0),
    .data_V11_q0(data_V11_q0),
    .data_V11_address1(grp_compute_layer_0_0_0_1_fu_102_data_V11_address1),
    .data_V11_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V11_ce1),
    .data_V11_q1(data_V11_q1),
    .data_V12_address0(grp_compute_layer_0_0_0_1_fu_102_data_V12_address0),
    .data_V12_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V12_ce0),
    .data_V12_q0(data_V12_q0),
    .data_V12_address1(grp_compute_layer_0_0_0_1_fu_102_data_V12_address1),
    .data_V12_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V12_ce1),
    .data_V12_q1(data_V12_q1),
    .data_V13_address0(grp_compute_layer_0_0_0_1_fu_102_data_V13_address0),
    .data_V13_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V13_ce0),
    .data_V13_q0(data_V13_q0),
    .data_V13_address1(grp_compute_layer_0_0_0_1_fu_102_data_V13_address1),
    .data_V13_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V13_ce1),
    .data_V13_q1(data_V13_q1),
    .data_V14_address0(grp_compute_layer_0_0_0_1_fu_102_data_V14_address0),
    .data_V14_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V14_ce0),
    .data_V14_q0(data_V14_q0),
    .data_V14_address1(grp_compute_layer_0_0_0_1_fu_102_data_V14_address1),
    .data_V14_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V14_ce1),
    .data_V14_q1(data_V14_q1),
    .data_V15_address0(grp_compute_layer_0_0_0_1_fu_102_data_V15_address0),
    .data_V15_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V15_ce0),
    .data_V15_q0(data_V15_q0),
    .data_V15_address1(grp_compute_layer_0_0_0_1_fu_102_data_V15_address1),
    .data_V15_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V15_ce1),
    .data_V15_q1(data_V15_q1),
    .data_V16_address0(grp_compute_layer_0_0_0_1_fu_102_data_V16_address0),
    .data_V16_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V16_ce0),
    .data_V16_q0(data_V16_q0),
    .data_V16_address1(grp_compute_layer_0_0_0_1_fu_102_data_V16_address1),
    .data_V16_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V16_ce1),
    .data_V16_q1(data_V16_q1),
    .data_V17_address0(grp_compute_layer_0_0_0_1_fu_102_data_V17_address0),
    .data_V17_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V17_ce0),
    .data_V17_q0(data_V17_q0),
    .data_V17_address1(grp_compute_layer_0_0_0_1_fu_102_data_V17_address1),
    .data_V17_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V17_ce1),
    .data_V17_q1(data_V17_q1),
    .data_V18_address0(grp_compute_layer_0_0_0_1_fu_102_data_V18_address0),
    .data_V18_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V18_ce0),
    .data_V18_q0(data_V18_q0),
    .data_V18_address1(grp_compute_layer_0_0_0_1_fu_102_data_V18_address1),
    .data_V18_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V18_ce1),
    .data_V18_q1(data_V18_q1),
    .data_V19_address0(grp_compute_layer_0_0_0_1_fu_102_data_V19_address0),
    .data_V19_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V19_ce0),
    .data_V19_q0(data_V19_q0),
    .data_V19_address1(grp_compute_layer_0_0_0_1_fu_102_data_V19_address1),
    .data_V19_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V19_ce1),
    .data_V19_q1(data_V19_q1),
    .data_V20_address0(grp_compute_layer_0_0_0_1_fu_102_data_V20_address0),
    .data_V20_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V20_ce0),
    .data_V20_q0(data_V20_q0),
    .data_V20_address1(grp_compute_layer_0_0_0_1_fu_102_data_V20_address1),
    .data_V20_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V20_ce1),
    .data_V20_q1(data_V20_q1),
    .data_V21_address0(grp_compute_layer_0_0_0_1_fu_102_data_V21_address0),
    .data_V21_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V21_ce0),
    .data_V21_q0(data_V21_q0),
    .data_V21_address1(grp_compute_layer_0_0_0_1_fu_102_data_V21_address1),
    .data_V21_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V21_ce1),
    .data_V21_q1(data_V21_q1),
    .data_V22_address0(grp_compute_layer_0_0_0_1_fu_102_data_V22_address0),
    .data_V22_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V22_ce0),
    .data_V22_q0(data_V22_q0),
    .data_V22_address1(grp_compute_layer_0_0_0_1_fu_102_data_V22_address1),
    .data_V22_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V22_ce1),
    .data_V22_q1(data_V22_q1),
    .data_V23_address0(grp_compute_layer_0_0_0_1_fu_102_data_V23_address0),
    .data_V23_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V23_ce0),
    .data_V23_q0(data_V23_q0),
    .data_V23_address1(grp_compute_layer_0_0_0_1_fu_102_data_V23_address1),
    .data_V23_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V23_ce1),
    .data_V23_q1(data_V23_q1),
    .data_V24_address0(grp_compute_layer_0_0_0_1_fu_102_data_V24_address0),
    .data_V24_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V24_ce0),
    .data_V24_q0(data_V24_q0),
    .data_V24_address1(grp_compute_layer_0_0_0_1_fu_102_data_V24_address1),
    .data_V24_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V24_ce1),
    .data_V24_q1(data_V24_q1),
    .data_V25_address0(grp_compute_layer_0_0_0_1_fu_102_data_V25_address0),
    .data_V25_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V25_ce0),
    .data_V25_q0(data_V25_q0),
    .data_V25_address1(grp_compute_layer_0_0_0_1_fu_102_data_V25_address1),
    .data_V25_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V25_ce1),
    .data_V25_q1(data_V25_q1),
    .data_V26_address0(grp_compute_layer_0_0_0_1_fu_102_data_V26_address0),
    .data_V26_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V26_ce0),
    .data_V26_q0(data_V26_q0),
    .data_V26_address1(grp_compute_layer_0_0_0_1_fu_102_data_V26_address1),
    .data_V26_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V26_ce1),
    .data_V26_q1(data_V26_q1),
    .data_V27_address0(grp_compute_layer_0_0_0_1_fu_102_data_V27_address0),
    .data_V27_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V27_ce0),
    .data_V27_q0(data_V27_q0),
    .data_V27_address1(grp_compute_layer_0_0_0_1_fu_102_data_V27_address1),
    .data_V27_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V27_ce1),
    .data_V27_q1(data_V27_q1),
    .data_V28_address0(grp_compute_layer_0_0_0_1_fu_102_data_V28_address0),
    .data_V28_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V28_ce0),
    .data_V28_q0(data_V28_q0),
    .data_V28_address1(grp_compute_layer_0_0_0_1_fu_102_data_V28_address1),
    .data_V28_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V28_ce1),
    .data_V28_q1(data_V28_q1),
    .data_V29_address0(grp_compute_layer_0_0_0_1_fu_102_data_V29_address0),
    .data_V29_ce0(grp_compute_layer_0_0_0_1_fu_102_data_V29_ce0),
    .data_V29_q0(data_V29_q0),
    .data_V29_address1(grp_compute_layer_0_0_0_1_fu_102_data_V29_address1),
    .data_V29_ce1(grp_compute_layer_0_0_0_1_fu_102_data_V29_ce1),
    .data_V29_q1(data_V29_q1),
    .data_V_offset(grp_compute_layer_0_0_0_1_fu_102_data_V_offset),
    .data_V_offset1(data_V_offset1),
    .ap_return_0(grp_compute_layer_0_0_0_1_fu_102_ap_return_0),
    .ap_return_1(grp_compute_layer_0_0_0_1_fu_102_ap_return_1),
    .ap_return_2(grp_compute_layer_0_0_0_1_fu_102_ap_return_2),
    .ap_return_3(grp_compute_layer_0_0_0_1_fu_102_ap_return_3),
    .ap_return_4(grp_compute_layer_0_0_0_1_fu_102_ap_return_4),
    .ap_return_5(grp_compute_layer_0_0_0_1_fu_102_ap_return_5),
    .ap_return_6(grp_compute_layer_0_0_0_1_fu_102_ap_return_6),
    .ap_return_7(grp_compute_layer_0_0_0_1_fu_102_ap_return_7),
    .ap_return_8(grp_compute_layer_0_0_0_1_fu_102_ap_return_8),
    .ap_return_9(grp_compute_layer_0_0_0_1_fu_102_ap_return_9),
    .ap_return_10(grp_compute_layer_0_0_0_1_fu_102_ap_return_10),
    .ap_return_11(grp_compute_layer_0_0_0_1_fu_102_ap_return_11),
    .ap_return_12(grp_compute_layer_0_0_0_1_fu_102_ap_return_12),
    .ap_return_13(grp_compute_layer_0_0_0_1_fu_102_ap_return_13),
    .ap_return_14(grp_compute_layer_0_0_0_1_fu_102_ap_return_14)
);

compute_layer_0_0_0_s grp_compute_layer_0_0_0_s_fu_169(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_V_read(call_ret1_linear_2_fu_197_ap_return_0),
    .data_1_V_read(call_ret1_linear_2_fu_197_ap_return_1),
    .data_2_V_read(call_ret1_linear_2_fu_197_ap_return_2),
    .data_3_V_read(call_ret1_linear_2_fu_197_ap_return_3),
    .data_4_V_read(call_ret1_linear_2_fu_197_ap_return_4),
    .data_5_V_read(call_ret1_linear_2_fu_197_ap_return_5),
    .data_6_V_read(call_ret1_linear_2_fu_197_ap_return_6),
    .data_7_V_read(call_ret1_linear_2_fu_197_ap_return_7),
    .data_8_V_read(call_ret1_linear_2_fu_197_ap_return_8),
    .data_9_V_read(call_ret1_linear_2_fu_197_ap_return_9),
    .data_10_V_read(call_ret1_linear_2_fu_197_ap_return_10),
    .data_11_V_read(call_ret1_linear_2_fu_197_ap_return_11),
    .data_12_V_read(call_ret1_linear_2_fu_197_ap_return_12),
    .data_13_V_read(call_ret1_linear_2_fu_197_ap_return_13),
    .data_14_V_read(call_ret1_linear_2_fu_197_ap_return_14),
    .ap_return_0(grp_compute_layer_0_0_0_s_fu_169_ap_return_0),
    .ap_return_1(grp_compute_layer_0_0_0_s_fu_169_ap_return_1),
    .ap_return_2(grp_compute_layer_0_0_0_s_fu_169_ap_return_2),
    .ap_return_3(grp_compute_layer_0_0_0_s_fu_169_ap_return_3),
    .ap_return_4(grp_compute_layer_0_0_0_s_fu_169_ap_return_4),
    .ap_ce(grp_compute_layer_0_0_0_s_fu_169_ap_ce)
);

compute_layer_0_0 grp_compute_layer_0_0_fu_188(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_V_read(call_ret3_linear_1_fu_216_ap_return_0),
    .data_1_V_read(call_ret3_linear_1_fu_216_ap_return_1),
    .data_2_V_read(call_ret3_linear_1_fu_216_ap_return_2),
    .data_3_V_read(call_ret3_linear_1_fu_216_ap_return_3),
    .data_4_V_read(call_ret3_linear_1_fu_216_ap_return_4),
    .ap_return(grp_compute_layer_0_0_fu_188_ap_return),
    .ap_ce(grp_compute_layer_0_0_fu_188_ap_ce)
);

linear_2 call_ret1_linear_2_fu_197(
    .ap_ready(call_ret1_linear_2_fu_197_ap_ready),
    .data_0_V_read(logits1_0_V_reg_425),
    .data_1_V_read(logits1_1_V_reg_430),
    .data_2_V_read(logits1_2_V_reg_435),
    .data_3_V_read(logits1_3_V_reg_440),
    .data_4_V_read(logits1_4_V_reg_445),
    .data_5_V_read(logits1_5_V_reg_450),
    .data_6_V_read(logits1_6_V_reg_455),
    .data_7_V_read(logits1_7_V_reg_460),
    .data_8_V_read(logits1_8_V_reg_465),
    .data_9_V_read(logits1_9_V_reg_470),
    .data_10_V_read(logits1_10_V_reg_475),
    .data_11_V_read(logits1_11_V_reg_480),
    .data_12_V_read(logits1_12_V_reg_485),
    .data_13_V_read(logits1_13_V_reg_490),
    .data_14_V_read(logits1_14_V_reg_495),
    .ap_return_0(call_ret1_linear_2_fu_197_ap_return_0),
    .ap_return_1(call_ret1_linear_2_fu_197_ap_return_1),
    .ap_return_2(call_ret1_linear_2_fu_197_ap_return_2),
    .ap_return_3(call_ret1_linear_2_fu_197_ap_return_3),
    .ap_return_4(call_ret1_linear_2_fu_197_ap_return_4),
    .ap_return_5(call_ret1_linear_2_fu_197_ap_return_5),
    .ap_return_6(call_ret1_linear_2_fu_197_ap_return_6),
    .ap_return_7(call_ret1_linear_2_fu_197_ap_return_7),
    .ap_return_8(call_ret1_linear_2_fu_197_ap_return_8),
    .ap_return_9(call_ret1_linear_2_fu_197_ap_return_9),
    .ap_return_10(call_ret1_linear_2_fu_197_ap_return_10),
    .ap_return_11(call_ret1_linear_2_fu_197_ap_return_11),
    .ap_return_12(call_ret1_linear_2_fu_197_ap_return_12),
    .ap_return_13(call_ret1_linear_2_fu_197_ap_return_13),
    .ap_return_14(call_ret1_linear_2_fu_197_ap_return_14)
);

linear_1 call_ret3_linear_1_fu_216(
    .ap_ready(call_ret3_linear_1_fu_216_ap_ready),
    .data_0_V_read(logits2_0_V_reg_575),
    .data_1_V_read(logits2_1_V_reg_580),
    .data_2_V_read(logits2_2_V_reg_585),
    .data_3_V_read(logits2_3_V_reg_590),
    .data_4_V_read(logits2_4_V_reg_595),
    .ap_return_0(call_ret3_linear_1_fu_216_ap_return_0),
    .ap_return_1(call_ret3_linear_1_fu_216_ap_return_1),
    .ap_return_2(call_ret3_linear_1_fu_216_ap_return_2),
    .ap_return_3(call_ret3_linear_1_fu_216_ap_return_3),
    .ap_return_4(call_ret3_linear_1_fu_216_ap_return_4)
);

linear res_V_write_assign_linear_fu_225(
    .ap_ready(res_V_write_assign_linear_fu_225_ap_ready),
    .data_V_read(res_V_write_assign_linear_fu_225_data_V_read),
    .ap_return(res_V_write_assign_linear_fu_225_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        logits1_0_V_reg_425 <= grp_compute_layer_0_0_0_1_fu_102_ap_return_0;
        logits1_10_V_reg_475 <= grp_compute_layer_0_0_0_1_fu_102_ap_return_10;
        logits1_11_V_reg_480 <= grp_compute_layer_0_0_0_1_fu_102_ap_return_11;
        logits1_12_V_reg_485 <= grp_compute_layer_0_0_0_1_fu_102_ap_return_12;
        logits1_13_V_reg_490 <= grp_compute_layer_0_0_0_1_fu_102_ap_return_13;
        logits1_14_V_reg_495 <= grp_compute_layer_0_0_0_1_fu_102_ap_return_14;
        logits1_1_V_reg_430 <= grp_compute_layer_0_0_0_1_fu_102_ap_return_1;
        logits1_2_V_reg_435 <= grp_compute_layer_0_0_0_1_fu_102_ap_return_2;
        logits1_3_V_reg_440 <= grp_compute_layer_0_0_0_1_fu_102_ap_return_3;
        logits1_4_V_reg_445 <= grp_compute_layer_0_0_0_1_fu_102_ap_return_4;
        logits1_5_V_reg_450 <= grp_compute_layer_0_0_0_1_fu_102_ap_return_5;
        logits1_6_V_reg_455 <= grp_compute_layer_0_0_0_1_fu_102_ap_return_6;
        logits1_7_V_reg_460 <= grp_compute_layer_0_0_0_1_fu_102_ap_return_7;
        logits1_8_V_reg_465 <= grp_compute_layer_0_0_0_1_fu_102_ap_return_8;
        logits1_9_V_reg_470 <= grp_compute_layer_0_0_0_1_fu_102_ap_return_9;
        logits2_0_V_reg_575 <= grp_compute_layer_0_0_0_s_fu_169_ap_return_0;
        logits2_1_V_reg_580 <= grp_compute_layer_0_0_0_s_fu_169_ap_return_1;
        logits2_2_V_reg_585 <= grp_compute_layer_0_0_0_s_fu_169_ap_return_2;
        logits2_3_V_reg_590 <= grp_compute_layer_0_0_0_s_fu_169_ap_return_3;
        logits2_4_V_reg_595 <= grp_compute_layer_0_0_0_s_fu_169_ap_return_4;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b1))) begin
        grp_compute_layer_0_0_0_1_fu_102_ap_start = 1'b1;
    end else begin
        grp_compute_layer_0_0_0_1_fu_102_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_compute_layer_0_0_0_s_fu_169_ap_ce = 1'b1;
    end else begin
        grp_compute_layer_0_0_0_s_fu_169_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_compute_layer_0_0_fu_188_ap_ce = 1'b1;
    end else begin
        grp_compute_layer_0_0_fu_188_ap_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((((1'b0 == ap_block_pp0_stage5_subdone) & (ap_reset_idle_pp0 == 1'b0)) | ((1'b0 == ap_block_pp0_stage5_subdone) & (ap_reset_idle_pp0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter2_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter2_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter2_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage4_iter2_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter3_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter3_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage3_iter3_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter3_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return = res_V_write_assign_linear_fu_225_ap_return;

assign data_V10_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V10_address0;

assign data_V10_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V10_address1;

assign data_V10_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V10_ce0;

assign data_V10_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V10_ce1;

assign data_V11_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V11_address0;

assign data_V11_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V11_address1;

assign data_V11_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V11_ce0;

assign data_V11_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V11_ce1;

assign data_V12_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V12_address0;

assign data_V12_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V12_address1;

assign data_V12_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V12_ce0;

assign data_V12_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V12_ce1;

assign data_V13_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V13_address0;

assign data_V13_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V13_address1;

assign data_V13_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V13_ce0;

assign data_V13_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V13_ce1;

assign data_V14_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V14_address0;

assign data_V14_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V14_address1;

assign data_V14_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V14_ce0;

assign data_V14_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V14_ce1;

assign data_V15_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V15_address0;

assign data_V15_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V15_address1;

assign data_V15_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V15_ce0;

assign data_V15_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V15_ce1;

assign data_V16_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V16_address0;

assign data_V16_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V16_address1;

assign data_V16_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V16_ce0;

assign data_V16_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V16_ce1;

assign data_V17_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V17_address0;

assign data_V17_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V17_address1;

assign data_V17_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V17_ce0;

assign data_V17_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V17_ce1;

assign data_V18_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V18_address0;

assign data_V18_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V18_address1;

assign data_V18_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V18_ce0;

assign data_V18_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V18_ce1;

assign data_V19_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V19_address0;

assign data_V19_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V19_address1;

assign data_V19_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V19_ce0;

assign data_V19_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V19_ce1;

assign data_V1_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V1_address0;

assign data_V1_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V1_address1;

assign data_V1_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V1_ce0;

assign data_V1_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V1_ce1;

assign data_V20_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V20_address0;

assign data_V20_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V20_address1;

assign data_V20_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V20_ce0;

assign data_V20_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V20_ce1;

assign data_V21_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V21_address0;

assign data_V21_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V21_address1;

assign data_V21_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V21_ce0;

assign data_V21_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V21_ce1;

assign data_V22_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V22_address0;

assign data_V22_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V22_address1;

assign data_V22_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V22_ce0;

assign data_V22_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V22_ce1;

assign data_V23_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V23_address0;

assign data_V23_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V23_address1;

assign data_V23_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V23_ce0;

assign data_V23_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V23_ce1;

assign data_V24_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V24_address0;

assign data_V24_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V24_address1;

assign data_V24_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V24_ce0;

assign data_V24_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V24_ce1;

assign data_V25_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V25_address0;

assign data_V25_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V25_address1;

assign data_V25_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V25_ce0;

assign data_V25_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V25_ce1;

assign data_V26_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V26_address0;

assign data_V26_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V26_address1;

assign data_V26_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V26_ce0;

assign data_V26_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V26_ce1;

assign data_V27_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V27_address0;

assign data_V27_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V27_address1;

assign data_V27_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V27_ce0;

assign data_V27_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V27_ce1;

assign data_V28_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V28_address0;

assign data_V28_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V28_address1;

assign data_V28_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V28_ce0;

assign data_V28_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V28_ce1;

assign data_V29_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V29_address0;

assign data_V29_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V29_address1;

assign data_V29_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V29_ce0;

assign data_V29_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V29_ce1;

assign data_V2_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V2_address0;

assign data_V2_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V2_address1;

assign data_V2_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V2_ce0;

assign data_V2_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V2_ce1;

assign data_V3_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V3_address0;

assign data_V3_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V3_address1;

assign data_V3_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V3_ce0;

assign data_V3_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V3_ce1;

assign data_V4_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V4_address0;

assign data_V4_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V4_address1;

assign data_V4_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V4_ce0;

assign data_V4_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V4_ce1;

assign data_V5_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V5_address0;

assign data_V5_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V5_address1;

assign data_V5_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V5_ce0;

assign data_V5_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V5_ce1;

assign data_V6_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V6_address0;

assign data_V6_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V6_address1;

assign data_V6_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V6_ce0;

assign data_V6_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V6_ce1;

assign data_V7_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V7_address0;

assign data_V7_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V7_address1;

assign data_V7_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V7_ce0;

assign data_V7_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V7_ce1;

assign data_V8_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V8_address0;

assign data_V8_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V8_address1;

assign data_V8_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V8_ce0;

assign data_V8_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V8_ce1;

assign data_V9_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V9_address0;

assign data_V9_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V9_address1;

assign data_V9_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V9_ce0;

assign data_V9_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V9_ce1;

assign data_V_address0 = grp_compute_layer_0_0_0_1_fu_102_data_V_address0;

assign data_V_address1 = grp_compute_layer_0_0_0_1_fu_102_data_V_address1;

assign data_V_ce0 = grp_compute_layer_0_0_0_1_fu_102_data_V_ce0;

assign data_V_ce1 = grp_compute_layer_0_0_0_1_fu_102_data_V_ce1;

assign grp_compute_layer_0_0_0_1_fu_102_data_V_offset = data_V_offset[8:0];

assign res_V_write_assign_linear_fu_225_data_V_read = $signed(grp_compute_layer_0_0_fu_188_ap_return);

endmodule //ereg_v1
