<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="project_nand.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="mkFlashController.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mkFlashController.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mkFlashController.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mkFlashController.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mkFlashController.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="mkFlashController.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mkFlashController.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="mkFlashController.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="mkFlashController.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="mkFlashController.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mkFlashController.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="mkFlashController.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mkFlashController.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mkFlashController.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="mkFlashController.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="mkFlashController.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="mkFlashController.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="mkFlashController.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mkFlashController.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="mkFlashController_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mkFlashController_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mkFlashController_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mkFlashController_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="mkFlashController_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mkFlashController_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mkFlashController_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="mkFlashController_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="mkFlashController_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mkFlashController_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mkFlashController_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="mkFlashController_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="mkFlashController_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mkFlashController_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1404859331" xil_pn:in_ck="7828916531278172201" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1404859331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../src/bluespec_lib/FIFO2.v"/>
      <outfile xil_pn:name="../../src/bluespec_lib/SizedFIFO.v"/>
      <outfile xil_pn:name="../../src/clk_wiz_v3_6.v"/>
      <outfile xil_pn:name="../../src/nand_infrastructure.v"/>
      <outfile xil_pn:name="../../src/nand_model/nand_defines.vh"/>
      <outfile xil_pn:name="../../src/nand_model/nand_die_model.v"/>
      <outfile xil_pn:name="../../src/nand_model/nand_model.v"/>
      <outfile xil_pn:name="../../src/nand_model/nand_parameters.vh"/>
      <outfile xil_pn:name="../../src/nand_model/tb_nand.v"/>
      <outfile xil_pn:name="../../src/nand_phy.v"/>
      <outfile xil_pn:name="../../src/nand_phy_ctl_io.v"/>
      <outfile xil_pn:name="../../src/nand_phy_dq_iob.v"/>
      <outfile xil_pn:name="../../src/nand_phy_dqs_iob.v"/>
      <outfile xil_pn:name="../../verilog/mkBusController.v"/>
      <outfile xil_pn:name="../../verilog/mkFlashController.v"/>
      <outfile xil_pn:name="../../verilog/mkNandPhy.v"/>
    </transform>
    <transform xil_pn:end_ts="1404857265" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7128511773193751507" xil_pn:start_ts="1404857265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404857265" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1424677592243038667" xil_pn:start_ts="1404857265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404857265" xil_pn:in_ck="6642007339063426637" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3904270748343220643" xil_pn:start_ts="1404857265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../src/chipscope_ip/chipscope_icon.ngc"/>
      <outfile xil_pn:name="../../src/chipscope_ip/chipscope_icon.v"/>
      <outfile xil_pn:name="../../src/chipscope_ip/chipscope_ila.ngc"/>
      <outfile xil_pn:name="../../src/chipscope_ip/chipscope_ila.v"/>
    </transform>
    <transform xil_pn:end_ts="1404859331" xil_pn:in_ck="-7027825565510976562" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1404859331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../src/bluespec_lib/FIFO2.v"/>
      <outfile xil_pn:name="../../src/bluespec_lib/SizedFIFO.v"/>
      <outfile xil_pn:name="../../src/chipscope_ip/chipscope_icon.v"/>
      <outfile xil_pn:name="../../src/chipscope_ip/chipscope_ila.v"/>
      <outfile xil_pn:name="../../src/clk_wiz_v3_6.v"/>
      <outfile xil_pn:name="../../src/nand_infrastructure.v"/>
      <outfile xil_pn:name="../../src/nand_model/nand_defines.vh"/>
      <outfile xil_pn:name="../../src/nand_model/nand_die_model.v"/>
      <outfile xil_pn:name="../../src/nand_model/nand_model.v"/>
      <outfile xil_pn:name="../../src/nand_model/nand_parameters.vh"/>
      <outfile xil_pn:name="../../src/nand_model/tb_nand.v"/>
      <outfile xil_pn:name="../../src/nand_phy.v"/>
      <outfile xil_pn:name="../../src/nand_phy_ctl_io.v"/>
      <outfile xil_pn:name="../../src/nand_phy_dq_iob.v"/>
      <outfile xil_pn:name="../../src/nand_phy_dqs_iob.v"/>
      <outfile xil_pn:name="../../verilog/mkBusController.v"/>
      <outfile xil_pn:name="../../verilog/mkFlashController.v"/>
      <outfile xil_pn:name="../../verilog/mkNandPhy.v"/>
    </transform>
    <transform xil_pn:end_ts="1404859344" xil_pn:in_ck="-7027825565510976562" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4942048377886407706" xil_pn:start_ts="1404859331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tb_beh.prj"/>
      <outfile xil_pn:name="tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1404859344" xil_pn:in_ck="1186589553327596325" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="189975879903447660" xil_pn:start_ts="1404859344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1404858695" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5809041109916559393" xil_pn:start_ts="1404858695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404858695" xil_pn:in_ck="6642007339063426637" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3904270748343220643" xil_pn:start_ts="1404858695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../src/chipscope_ip/chipscope_icon.ngc"/>
      <outfile xil_pn:name="../../src/chipscope_ip/chipscope_icon.v"/>
      <outfile xil_pn:name="../../src/chipscope_ip/chipscope_ila.ngc"/>
      <outfile xil_pn:name="../../src/chipscope_ip/chipscope_ila.v"/>
    </transform>
    <transform xil_pn:end_ts="1404858695" xil_pn:in_ck="1698900731897637803" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1404858695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404858695" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7417110211859076031" xil_pn:start_ts="1404858695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404858695" xil_pn:in_ck="1698900731897637803" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8680532996107492458" xil_pn:start_ts="1404858695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404858695" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5318270082153707667" xil_pn:start_ts="1404858695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404858722" xil_pn:in_ck="-3732239366854990418" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="4693797134803796724" xil_pn:start_ts="1404858695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mkFlashController.lso"/>
      <outfile xil_pn:name="mkFlashController.ngc"/>
      <outfile xil_pn:name="mkFlashController.ngr"/>
      <outfile xil_pn:name="mkFlashController.prj"/>
      <outfile xil_pn:name="mkFlashController.stx"/>
      <outfile xil_pn:name="mkFlashController.syr"/>
      <outfile xil_pn:name="mkFlashController.xst"/>
      <outfile xil_pn:name="mkFlashController_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1404858722" xil_pn:in_ck="3674284568223943722" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8114701011871990124" xil_pn:start_ts="1404858722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404858735" xil_pn:in_ck="-5495537041159452509" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3577923214386408332" xil_pn:start_ts="1404858722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="mkFlashController.bld"/>
      <outfile xil_pn:name="mkFlashController.ngd"/>
      <outfile xil_pn:name="mkFlashController_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1404858830" xil_pn:in_ck="-4410906280685141989" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="19475987601192062" xil_pn:start_ts="1404858735">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="mkFlashController.pcf"/>
      <outfile xil_pn:name="mkFlashController_map.map"/>
      <outfile xil_pn:name="mkFlashController_map.mrp"/>
      <outfile xil_pn:name="mkFlashController_map.ncd"/>
      <outfile xil_pn:name="mkFlashController_map.ngm"/>
      <outfile xil_pn:name="mkFlashController_map.xrpt"/>
      <outfile xil_pn:name="mkFlashController_summary.xml"/>
      <outfile xil_pn:name="mkFlashController_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1404858896" xil_pn:in_ck="-6276824352508451660" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="6267135168143534575" xil_pn:start_ts="1404858830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="mkFlashController.ncd"/>
      <outfile xil_pn:name="mkFlashController.pad"/>
      <outfile xil_pn:name="mkFlashController.par"/>
      <outfile xil_pn:name="mkFlashController.ptwx"/>
      <outfile xil_pn:name="mkFlashController.unroutes"/>
      <outfile xil_pn:name="mkFlashController.xpi"/>
      <outfile xil_pn:name="mkFlashController_pad.csv"/>
      <outfile xil_pn:name="mkFlashController_pad.txt"/>
      <outfile xil_pn:name="mkFlashController_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1404858896" xil_pn:in_ck="-4410906280685142121" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1404858877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="mkFlashController.twr"/>
      <outfile xil_pn:name="mkFlashController.twx"/>
    </transform>
  </transforms>

</generated_project>
