Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar  7 16:56:58 2019
| Host         : ManoharVohra-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sampleRNN_GRU_wrapper_timing_summary_routed.rpt -pb sampleRNN_GRU_wrapper_timing_summary_routed.pb -rpx sampleRNN_GRU_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sampleRNN_GRU_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.318        0.000                      0                27193        0.024        0.000                      0                27193        3.750        0.000                       0                  9519  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.318        0.000                      0                27193        0.024        0.000                      0                27193        3.750        0.000                       0                  9519  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_12_reg_5449_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.205ns  (logic 7.411ns (80.510%)  route 1.794ns (19.490%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.833     3.127    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.333 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.335    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1_n_122
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.853 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__2/P[0]
                         net (fo=2, routed)           0.898     9.751    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__2_n_121
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.875 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024[19]_i_4/O
                         net (fo=1, routed)           0.000     9.875    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024[19]_i_4_n_16
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.425 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[19]_i_1_n_16
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.539 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.539    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[23]_i_1_n_16
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.653 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.662    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[27]_i_1_n_16
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.776 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.776    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[31]_i_1_n_16
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.890    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[35]_i_1_n_16
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[39]_i_1_n_16
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.118    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[43]_i_1_n_16
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.447 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[47]_i_1/O[3]
                         net (fo=8, routed)           0.885    12.332    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__3[47]
    SLICE_X7Y21          FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_12_reg_5449_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.646    12.825    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    SLICE_X7Y21          FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_12_reg_5449_reg[47]/C
                         clock pessimism              0.230    13.055    
                         clock uncertainty           -0.154    12.901    
    SLICE_X7Y21          FDRE (Setup_fdre_C_D)       -0.251    12.650    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_12_reg_5449_reg[47]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_4_reg_5144_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 7.420ns (82.207%)  route 1.606ns (17.793%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.839     3.133    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.339 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.341    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__1_n_122
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.859 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__2/P[0]
                         net (fo=2, routed)           0.906     9.765    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_1_in__0[17]
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.889 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014[19]_i_4/O
                         net (fo=1, routed)           0.000     9.889    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014[19]_i_4_n_16
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.422 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[19]_i_1_n_16
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.539 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.539    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[23]_i_1_n_16
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.656 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.656    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[27]_i_1_n_16
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.773 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.773    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[31]_i_1_n_16
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.890 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.890    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[35]_i_1_n_16
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.007 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.007    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[39]_i_1_n_16
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.124 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.124    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[43]_i_1_n_16
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.461 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[47]_i_1/O[1]
                         net (fo=8, routed)           0.698    12.158    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__3[45]
    SLICE_X18Y18         FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_4_reg_5144_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.570    12.750    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    SLICE_X18Y18         FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_4_reg_5144_reg[45]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X18Y18         FDRE (Setup_fdre_C_D)       -0.227    12.598    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_4_reg_5144_reg[45]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -12.158    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_9_reg_5304_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 7.430ns (81.822%)  route 1.651ns (18.178%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.833     3.127    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.333 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.335    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1_n_122
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.853 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__2/P[0]
                         net (fo=2, routed)           0.898     9.751    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__2_n_121
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.875 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024[19]_i_4/O
                         net (fo=1, routed)           0.000     9.875    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024[19]_i_4_n_16
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.425 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[19]_i_1_n_16
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.539 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.539    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[23]_i_1_n_16
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.653 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.662    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[27]_i_1_n_16
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.776 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.776    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[31]_i_1_n_16
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.890    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[35]_i_1_n_16
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[39]_i_1_n_16
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.118    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[43]_i_1_n_16
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.466 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[47]_i_1/O[1]
                         net (fo=8, routed)           0.742    12.207    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__3[45]
    SLICE_X5Y28          FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_9_reg_5304_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.646    12.825    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    SLICE_X5Y28          FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_9_reg_5304_reg[45]/C
                         clock pessimism              0.230    13.055    
                         clock uncertainty           -0.154    12.901    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)       -0.241    12.660    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_9_reg_5304_reg[45]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                         -12.207    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_12_reg_5449_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.062ns  (logic 7.430ns (81.990%)  route 1.632ns (18.010%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.833     3.127    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.333 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.335    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1_n_122
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.853 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__2/P[0]
                         net (fo=2, routed)           0.898     9.751    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__2_n_121
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.875 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024[19]_i_4/O
                         net (fo=1, routed)           0.000     9.875    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024[19]_i_4_n_16
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.425 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[19]_i_1_n_16
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.539 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.539    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[23]_i_1_n_16
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.653 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.662    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[27]_i_1_n_16
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.776 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.776    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[31]_i_1_n_16
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.890    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[35]_i_1_n_16
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[39]_i_1_n_16
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.118    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[43]_i_1_n_16
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.466 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[47]_i_1/O[1]
                         net (fo=8, routed)           0.723    12.189    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__3[45]
    SLICE_X7Y21          FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_12_reg_5449_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.646    12.825    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    SLICE_X7Y21          FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_12_reg_5449_reg[45]/C
                         clock pessimism              0.230    13.055    
                         clock uncertainty           -0.154    12.901    
    SLICE_X7Y21          FDRE (Setup_fdre_C_D)       -0.254    12.647    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_12_reg_5449_reg[45]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_7_reg_5234_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 7.430ns (81.695%)  route 1.665ns (18.305%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.833     3.127    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.333 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.335    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1_n_122
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.853 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__2/P[0]
                         net (fo=2, routed)           0.898     9.751    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__2_n_121
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.875 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024[19]_i_4/O
                         net (fo=1, routed)           0.000     9.875    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024[19]_i_4_n_16
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.425 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[19]_i_1_n_16
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.539 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.539    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[23]_i_1_n_16
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.653 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.662    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[27]_i_1_n_16
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.776 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.776    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[31]_i_1_n_16
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.890    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[35]_i_1_n_16
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[39]_i_1_n_16
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.118    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[43]_i_1_n_16
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.466 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[47]_i_1/O[1]
                         net (fo=8, routed)           0.756    12.221    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__3[45]
    SLICE_X4Y34          FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_7_reg_5234_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.652    12.832    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    SLICE_X4Y34          FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_7_reg_5234_reg[45]/C
                         clock pessimism              0.230    13.061    
                         clock uncertainty           -0.154    12.907    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)       -0.224    12.683    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_7_reg_5234_reg[45]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 7.414ns (82.106%)  route 1.616ns (17.894%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.839     3.133    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.339 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.341    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__1_n_122
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.859 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__2/P[0]
                         net (fo=2, routed)           0.906     9.765    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_1_in__0[17]
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.889 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014[19]_i_4/O
                         net (fo=1, routed)           0.000     9.889    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014[19]_i_4_n_16
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.422 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[19]_i_1_n_16
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.539 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.539    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[23]_i_1_n_16
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.656 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.656    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[27]_i_1_n_16
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.773 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.773    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[31]_i_1_n_16
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.890 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.890    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[35]_i_1_n_16
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.007 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.007    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[39]_i_1_n_16
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.124 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.124    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[43]_i_1_n_16
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.455 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[47]_i_1/O[3]
                         net (fo=8, routed)           0.707    12.162    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__3[47]
    SLICE_X12Y20         FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.569    12.748    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    SLICE_X12Y20         FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[47]/C
                         clock pessimism              0.230    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)       -0.196    12.628    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[47]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_14_reg_5479_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.065ns  (logic 6.974ns (76.931%)  route 2.091ns (23.069%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.833     3.127    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.333 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.335    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1_n_122
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.853 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__2/P[0]
                         net (fo=2, routed)           0.898     9.751    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__2_n_121
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.875 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024[19]_i_4/O
                         net (fo=1, routed)           0.000     9.875    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024[19]_i_4_n_16
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.425 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[19]_i_1_n_16
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.539 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.539    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[23]_i_1_n_16
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.653 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.662    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[27]_i_1_n_16
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.010 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[31]_i_1/O[1]
                         net (fo=8, routed)           1.182    12.192    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__3[29]
    SLICE_X10Y16         FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_14_reg_5479_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.574    12.753    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    SLICE_X10Y16         FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_14_reg_5479_reg[29]/C
                         clock pessimism              0.266    13.019    
                         clock uncertainty           -0.154    12.865    
    SLICE_X10Y16         FDRE (Setup_fdre_C_D)       -0.203    12.662    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_14_reg_5479_reg[29]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_6_reg_5214_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 7.414ns (82.613%)  route 1.560ns (17.387%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.839     3.133    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.339 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.341    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__1_n_122
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.859 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__2/P[0]
                         net (fo=2, routed)           0.906     9.765    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_1_in__0[17]
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.889 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014[19]_i_4/O
                         net (fo=1, routed)           0.000     9.889    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014[19]_i_4_n_16
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.422 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[19]_i_1_n_16
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.539 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.539    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[23]_i_1_n_16
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.656 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.656    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[27]_i_1_n_16
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.773 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.773    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[31]_i_1_n_16
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.890 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.890    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[35]_i_1_n_16
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.007 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.007    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[39]_i_1_n_16
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.124 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.124    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[43]_i_1_n_16
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.455 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[47]_i_1/O[3]
                         net (fo=8, routed)           0.652    12.107    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__3[47]
    SLICE_X14Y18         FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_6_reg_5214_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.570    12.750    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    SLICE_X14Y18         FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_6_reg_5214_reg[47]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X14Y18         FDRE (Setup_fdre_C_D)       -0.246    12.579    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_6_reg_5214_reg[47]
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_7_reg_5234_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.087ns  (logic 7.411ns (81.553%)  route 1.676ns (18.447%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.833     3.127    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.333 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.335    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__1_n_122
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.853 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__2/P[0]
                         net (fo=2, routed)           0.898     9.751    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__2_n_121
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.875 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024[19]_i_4/O
                         net (fo=1, routed)           0.000     9.875    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024[19]_i_4_n_16
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.425 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[19]_i_1_n_16
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.539 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.539    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[23]_i_1_n_16
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.653 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.662    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[27]_i_1_n_16
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.776 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.776    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[31]_i_1_n_16
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.890    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[35]_i_1_n_16
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[39]_i_1_n_16
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.118    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[43]_i_1_n_16
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.447 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_1_reg_5024_reg[47]_i_1/O[3]
                         net (fo=8, routed)           0.767    12.214    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_10_fu_3872_p2__3[47]
    SLICE_X4Y34          FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_7_reg_5234_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.652    12.832    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    SLICE_X4Y34          FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_7_reg_5234_reg[47]/C
                         clock pessimism              0.230    13.061    
                         clock uncertainty           -0.154    12.907    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)       -0.210    12.697    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_7_reg_5234_reg[47]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_s_reg_5354_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 7.297ns (81.160%)  route 1.694ns (18.840%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.839     3.133    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.339 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.341    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__1_n_122
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.859 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__2/P[0]
                         net (fo=2, routed)           0.906     9.765    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_1_in__0[17]
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.889 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014[19]_i_4/O
                         net (fo=1, routed)           0.000     9.889    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014[19]_i_4_n_16
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.422 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[19]_i_1_n_16
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.539 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.539    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[23]_i_1_n_16
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.656 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.656    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[27]_i_1_n_16
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.773 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.773    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[31]_i_1_n_16
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.890 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.890    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[35]_i_1_n_16
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.007 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.007    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[39]_i_1_n_16
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.338 r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_8_reg_5014_reg[43]_i_1/O[3]
                         net (fo=8, routed)           0.786    12.123    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_11_fu_4022_p2__3[43]
    SLICE_X16Y16         FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_s_reg_5354_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        1.573    12.752    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/ap_clk
    SLICE_X16Y16         FDRE                                         r  sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_s_reg_5354_reg[43]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X16Y16         FDRE (Setup_fdre_C_D)       -0.217    12.611    sampleRNN_GRU_i/sampleRNN_GRU_0/U0/p_Val2_19_s_reg_5354_reg[43]
  -------------------------------------------------------------------
                         required time                         12.611    
                         arrival time                         -12.123    
  -------------------------------------------------------------------
                         slack                                  0.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sampleRNN_GRU_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.036%)  route 0.173ns (53.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.574     0.910    sampleRNN_GRU_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X26Y50         FDRE                                         r  sampleRNN_GRU_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  sampleRNN_GRU_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[112]/Q
                         net (fo=1, routed)           0.173     1.231    sampleRNN_GRU_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[18]
    SLICE_X26Y49         FDRE                                         r  sampleRNN_GRU_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.860     1.226    sampleRNN_GRU_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y49         FDRE                                         r  sampleRNN_GRU_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.011     1.207    sampleRNN_GRU_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.623%)  route 0.215ns (60.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.555     0.891    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X48Y55         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/Q
                         net (fo=1, routed)           0.215     1.246    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[32]
    SLICE_X51Y51         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.821     1.187    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y51         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.070     1.222    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.607%)  route 0.173ns (51.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.558     0.894    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X46Y35         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/Q
                         net (fo=1, routed)           0.173     1.231    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[7]
    SLICE_X50Y35         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.820     1.186    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X50Y35         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.052     1.203    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.257%)  route 0.199ns (51.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.584     0.920    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X56Y49         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[0]/Q
                         net (fo=6, routed)           0.199     1.260    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_residue_slice[0]
    SLICE_X57Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.305 r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.305    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt[0]
    SLICE_X57Y50         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.848     1.214    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X57Y50         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[0]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.092     1.276    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.252ns (60.235%)  route 0.166ns (39.765%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.556     0.892    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y50         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]/Q
                         net (fo=1, routed)           0.166     1.199    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/data[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.244 r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_5/O
                         net (fo=1, routed)           0.000     1.244    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_5_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.310 r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.310    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[0]_i_2_n_5
    SLICE_X49Y47         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.830     1.196    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y47         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[2]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.105     1.271    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 sampleRNN_GRU_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.883%)  route 0.201ns (55.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.553     0.889    sampleRNN_GRU_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X42Y62         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  sampleRNN_GRU_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[18]/Q
                         net (fo=2, routed)           0.201     1.254    sampleRNN_GRU_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_REG_FOR_SMPL.buffer_length_i_reg[25][18]
    SLICE_X52Y62         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.816     1.182    sampleRNN_GRU_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X52Y62         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[18]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.066     1.213    sampleRNN_GRU_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 sampleRNN_GRU_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.090%)  route 0.204ns (57.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.574     0.910    sampleRNN_GRU_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X26Y50         FDRE                                         r  sampleRNN_GRU_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  sampleRNN_GRU_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[110]/Q
                         net (fo=1, routed)           0.204     1.261    sampleRNN_GRU_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[16]
    SLICE_X26Y49         FDRE                                         r  sampleRNN_GRU_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.860     1.226    sampleRNN_GRU_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y49         FDRE                                         r  sampleRNN_GRU_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[16]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.022     1.218    sampleRNN_GRU_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.792%)  route 0.121ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.562     0.898    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y48         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[21]/Q
                         net (fo=1, routed)           0.121     1.160    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[21]
    SLICE_X46Y47         SRL16E                                       r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.830     1.196    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y47         SRL16E                                       r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4/CLK
                         clock pessimism             -0.263     0.933    
    SLICE_X46Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.116    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.252ns (59.352%)  route 0.173ns (40.648%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.555     0.891    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y53         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[26]/Q
                         net (fo=1, routed)           0.173     1.204    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/data[10]
    SLICE_X49Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.249 r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[8]_i_3/O
                         net (fo=1, routed)           0.000     1.249    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[8]_i_3_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.315 r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.315    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[8]_i_1_n_5
    SLICE_X49Y49         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.830     1.196    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y49         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[10]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.105     1.271    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.550%)  route 0.232ns (64.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.558     0.894    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y43         FDRE                                         r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[4]/Q
                         net (fo=2, routed)           0.232     1.254    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[36]
    SLICE_X46Y44         SRL16E                                       r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampleRNN_GRU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampleRNN_GRU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9536, routed)        0.829     1.195    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y44         SRL16E                                       r  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.208    sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sampleRNN_GRU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3   sampleRNN_GRU_i/sampleRNN_GRU_0/U0/out1_V_U/sampleRNN_GRU_outbkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   sampleRNN_GRU_i/sampleRNN_GRU_0/U0/w_ih_V_U/sampleRNN_GRU_w_icud_ram_U/ram_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   sampleRNN_GRU_i/sampleRNN_GRU_0/U0/w_ih_V_U/sampleRNN_GRU_w_icud_ram_U/ram_reg_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   sampleRNN_GRU_i/sampleRNN_GRU_0/U0/w_ih_V_U/sampleRNN_GRU_w_icud_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   sampleRNN_GRU_i/sampleRNN_GRU_0/U0/w_ih_V_U/sampleRNN_GRU_w_icud_ram_U/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   sampleRNN_GRU_i/sampleRNN_GRU_0/U0/w_ih_V_U/sampleRNN_GRU_w_icud_ram_U/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   sampleRNN_GRU_i/sampleRNN_GRU_0/U0/w_ih_V_U/sampleRNN_GRU_w_icud_ram_U/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   sampleRNN_GRU_i/sampleRNN_GRU_0/U0/w_ih_V_U/sampleRNN_GRU_w_icud_ram_U/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   sampleRNN_GRU_i/sampleRNN_GRU_0/U0/w_ih_V_U/sampleRNN_GRU_w_icud_ram_U/ram_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   sampleRNN_GRU_i/sampleRNN_GRU_0/U0/w_ih_V_U/sampleRNN_GRU_w_icud_ram_U/ram_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  sampleRNN_GRU_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y43  sampleRNN_GRU_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y43  sampleRNN_GRU_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y43  sampleRNN_GRU_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y43  sampleRNN_GRU_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y43  sampleRNN_GRU_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y43  sampleRNN_GRU_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y43  sampleRNN_GRU_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y43  sampleRNN_GRU_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y41  sampleRNN_GRU_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y41  sampleRNN_GRU_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



