LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY memUnit_tb is
END memUnit_tb;
 
ARCHITECTURE behavior of memUnit_tb is 
      address : in  std_logic_vector(31 downto 0); -- address to store data in mem unit
      data    : in  std_logic_vector(31 downto 0);-- data to be written to mem unit
      write_en: in  std_logic;                    -- write enable allows the data to be written
      read_en : in  std_logic;                    --
      clk     : in  std_logic;                    -- clock
      
      out     : out std_logic_vector(31 downto 0); -- 
      
   	--Inputs
   signal address   : std_logic_vector(31 downto 0) := (others => '0');
   signal data      : std_logic_vector(31 downto 0) := (others => '0');
   signal write_en  : std_logic := '0';
   signal read_en   : std_logic := '0';
   signal clk       : std_logic := '0';
   -- outputs
   signal out       : std_logic := '0';
 
BEGIN
 
 -- make sure 32_bit_adder is right file name
   uut: entity work.mem_unit --(Behavioral)????
   PORT MAP (
          address   => address,
          data      => data,
          write_en  => write_en,
          read_en   => read_en,
          clk       => clk, -- not currently supported
          
          out       => out
        );
        
        

   tb1: process
   begin		-- doesnt support clock
       address <= x"10010000";
       data    <= x"11111111";
       write_en<= '0';
       wait 10 ns;
       write_en<= '1';
       wait      
   end process;

END memUnit_tb;
