<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>DigiLAB</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>AXI4Stream_FT245Sync</spirit:name>
  <spirit:version>1.4</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>FT245</spirit:name>
      <spirit:displayName>FT245</spirit:displayName>
      <spirit:description>FT245</spirit:description>
      <spirit:busType spirit:vendor="DigiLAB" spirit:library="if" spirit:name="ft245" spirit:version="1.2"/>
      <spirit:abstractionType spirit:vendor="DigiLAB" spirit:library="if" spirit:name="ft245_rtl" spirit:version="1.2"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>DATA_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TXEn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXF</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RXFn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RDn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SIWU</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SIWU</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>OE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>OEn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>DATA_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>WRn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>DATA_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>BOARD.ASSOCIATED_PARAM</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.FT245.BOARD.ASSOCIATED_PARAM">FT245_BOARD_INTERFACE</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis_TX_resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_TX_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_TX_RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis_TX_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_TX_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_TX_CLK.ASSOCIATED_RESET">s00_axis_TX_resetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_TX_CLK.ASSOCIATED_BUSIF">s00_axis_TX</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_RX_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_RX_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RX_CLK.ASSOCIATED_BUSIF">m00_axis_RX</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_RX</spirit:name>
      <spirit:displayName>m00_axis_RX</spirit:displayName>
      <spirit:description>Receive AXIS Port</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_RX_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_RX_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_RX_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis_TX</spirit:name>
      <spirit:displayName>s00_axis_TX</spirit:displayName>
      <spirit:description>Trasmit AXIS Port</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_TX_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_TX_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_TX_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_TX_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_FT245</spirit:name>
      <spirit:displayName>clk_FT245</spirit:displayName>
      <spirit:description>Clock from FT245 device</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_FT245</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_FT245.ASSOCIATED_BUSIF">FT245</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>areset</spirit:name>
      <spirit:displayName>areset</spirit:displayName>
      <spirit:description>Asynchronous reset</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>areset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>AXI4_Stream_FT245_Synchronous</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7e4b8835</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>AXI4_Stream_FT245_Synchronous</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7e4b8835</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3a1d7b4d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>befe0682</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_FT245</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>areset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TXEn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>WRn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RXFn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RDn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>OEn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SIWU</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DATA_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DATA_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DATA_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_TX_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_TX_resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_TX_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_TX_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_TX_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_TX_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_RX_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_RX_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_RX_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_RX_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="INTEGER">
        <spirit:name>RX_BUFFER_DEPTH</spirit:name>
        <spirit:displayName>Rx Buffer Depth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RX_BUFFER_DEPTH" spirit:minimum="16" spirit:maximum="4194304" spirit:rangeType="long">2048</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>TX_BUFFER_DEPTH</spirit:name>
        <spirit:displayName>Tx Buffer Depth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TX_BUFFER_DEPTH" spirit:minimum="16" spirit:maximum="4194304" spirit:rangeType="long">2048</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="STRING">
        <spirit:name>PRIORITY</spirit:name>
        <spirit:displayName>Priority</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PRIORITY">ROUND_ROBIN</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_59cef6b8</spirit:name>
      <spirit:enumeration>TX</spirit:enumeration>
      <spirit:enumeration>RX</spirit:enumeration>
      <spirit:enumeration>ROUND_ROBIN</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_cc6bff8a</spirit:name>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
      <spirit:enumeration>512</spirit:enumeration>
      <spirit:enumeration>1024</spirit:enumeration>
      <spirit:enumeration>2048</spirit:enumeration>
      <spirit:enumeration>4096</spirit:enumeration>
      <spirit:enumeration>8192</spirit:enumeration>
      <spirit:enumeration>16384</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/FT245_sync_engine.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/skid_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/xpm_fifo_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI4_Stream_FT245_Synchronous.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e840a958</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/FT245_sync_engine.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/skid_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/xpm_fifo_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI4_Stream_FT245_Synchronous.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXI4Stream_FT245Sync_v1_4.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3a1d7b4d</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>utils/board/board.xit</spirit:name>
        <spirit:userFileType>xit</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI4-Stream FT245 Synchronous</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXI4-Stream_FT245_Synchronous_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RX_BUFFER_DEPTH</spirit:name>
      <spirit:displayName>Rx Buffer Depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RX_BUFFER_DEPTH" spirit:choiceRef="choice_list_cc6bff8a">2048</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TX_BUFFER_DEPTH</spirit:name>
      <spirit:displayName>Tx Buffer Depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TX_BUFFER_DEPTH" spirit:choiceRef="choice_list_cc6bff8a">2048</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FT245_BOARD_INTERFACE</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.FT245_BOARD_INTERFACE">Custom</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PRIORITY</spirit:name>
      <spirit:displayName>Priority</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.PRIORITY" spirit:choiceRef="choice_list_59cef6b8">ROUND_ROBIN</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/AXI_Peripheral/OCCI</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI4-Stream FT245 Synchronous</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:AXI4-Stream_FT245_Synchronous:1.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>xilinx.com:user:AXI4_Stream_FT245_Synchronous:1.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>DigiLAB:user:AXI4_Stream_FT245_Synchronous:1.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>DigiLAB:ip:AXI4_Stream_FT245_Synchronous:1.1</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>DigiLAB:ip:AXI4Stream_FT245Sync:1.1</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>DigiLAB:ip:AXI4Stream_FT245Sync:1.2</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>DigiLAB:ip:AXI4Stream_FT245Sync:1.3</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-10-11T15:03:42Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:user:AXI4-Stream_FT245_Synchronous:1.0_ARCHIVE_LOCATION">e:/VivadoSources/UtilityRepo/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="xilinx.com:user:AXI4_Stream_FT245_Synchronous:1.0_ARCHIVE_LOCATION">e:/VivadoSources/UtilityRepo/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="DigiLAB:user:AXI4_Stream_FT245_Synchronous:1.0_ARCHIVE_LOCATION">e:/VivadoSources/UtilityRepo/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c2e6f1_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/OCCI/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446871a3_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/OCCI/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae770e6_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/OCCI/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bc9be87_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/OCCI/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b5d8134_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/OCCI/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5fa65d_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/OCCI/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c3caa6_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/OCCI/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1545eacb_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/OCCI/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6a2282_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/OCCI/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13dffff5_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/OCCI/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f87a4ec_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/OCCI/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df91b17_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/OCCI/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ecefef_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/OCCI/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d838c61_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/OCCI/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@615f4666_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/OCCI/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e957c5_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/OCCI/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60cb8425_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/AXI_Peripheral/OCCI/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7842f4be_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b05de64_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d4aea3d_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc3ea64_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e226aca_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20eb4f4c_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3337f0c6_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284d3d0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63d872b6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69975ac8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec896ed_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8d19ee_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8dad3c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1044d295_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/axi4-stream-ft245-synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7151145e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35474b2b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60dd9057_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22425151_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e35d5ed_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e174193_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64942fe1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50608ae3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d3bc6e0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33948bc0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44fda695_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44ea3129_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed3d773_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b55adfa_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ff0a4f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f028c2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de2feb4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad96ff_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423c9374_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d1af23_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@659ebbcf_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb185e4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2718a8c0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f14a245_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1566125_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b51394f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13da4bd1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e883c7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732c497a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54046a09_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43669335_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@471b9dcf_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fbd75dd_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d1f749_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108449c4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c30ef28_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd44f14_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38ac3ce1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f8db65_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec5224a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b65cab_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc8cb9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60076506_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785a3544_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60cc6e59_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c8affce_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d51ea6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c455a5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67045d0b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225f26a1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533048a6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7134c61e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3327a5f9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c57762a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403117e4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3c880a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ede123_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38ea35c9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38377220_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2328ab40_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e44ee3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0b0f84_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59a849fe_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445dff5b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48fc8560_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cffe167_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa3df05_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f9deb5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ecc81f4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d9f3cb8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ad4bd2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136eb788_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e2fb85f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@634c14e2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a371ed4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32f78d8b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6beb8397_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b15a56_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de8beef_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f41a4bd_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f7cd60_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f2e654d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc9c3a9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45cd93e7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4-Stream_FT245_Synchronous</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="da1e6926"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6b5d9a02"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="4a5e9c6a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="704bae5b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="80ccf60f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
