// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "02/19/2019 20:06:34"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Memory (
	Bus,
	ldMAR,
	ldMDR,
	memWE,
	selMDR,
	MDROut,
	clk,
	reset,
	MDRSpcIn,
	MARSpcIn,
	ldMARSpcIn);
input 	[15:0] Bus;
input 	ldMAR;
input 	ldMDR;
input 	memWE;
input 	[1:0] selMDR;
output 	[15:0] MDROut;
input 	clk;
input 	reset;
input 	[15:0] MDRSpcIn;
input 	[15:0] MARSpcIn;
input 	ldMARSpcIn;

// Design Ports Information
// MDROut[0]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[1]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[3]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[4]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[5]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[6]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[7]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[8]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[9]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[10]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[11]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[12]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[13]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[14]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[15]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ldMDR	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// selMDR[0]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// selMDR[1]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[0]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[1]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[1]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[2]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[3]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[3]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[4]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[5]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[5]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[6]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[7]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[7]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[8]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[8]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[9]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[9]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[10]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[10]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[11]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[11]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[12]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[12]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[13]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[13]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[14]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[14]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[15]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[15]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memWE	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ldMAR	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[13]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ldMARSpcIn	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[14]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[15]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[0]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[1]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[2]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[3]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[4]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[6]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[7]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[8]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[9]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[10]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[11]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[12]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \MDROut[0]~output_o ;
wire \MDROut[1]~output_o ;
wire \MDROut[2]~output_o ;
wire \MDROut[3]~output_o ;
wire \MDROut[4]~output_o ;
wire \MDROut[5]~output_o ;
wire \MDROut[6]~output_o ;
wire \MDROut[7]~output_o ;
wire \MDROut[8]~output_o ;
wire \MDROut[9]~output_o ;
wire \MDROut[10]~output_o ;
wire \MDROut[11]~output_o ;
wire \MDROut[12]~output_o ;
wire \MDROut[13]~output_o ;
wire \MDROut[14]~output_o ;
wire \MDROut[15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \ldMDR~input_o ;
wire \selMDR[1]~input_o ;
wire \ldMAR~input_o ;
wire \ldMARSpcIn~input_o ;
wire \MARSpcIn[15]~input_o ;
wire \Bus[15]~input_o ;
wire \MAR_reg|ff_15|Add0~0_combout ;
wire \MAR_reg|ff_15|Add0~1_combout ;
wire \reset~input_o ;
wire \MAR_reg|ff_15|Q~q ;
wire \mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \selMDR[0]~input_o ;
wire \MDRIn[1]~0_combout ;
wire \MDRSpcIn[0]~input_o ;
wire \Bus[0]~input_o ;
wire \Equal0~0_combout ;
wire \MDRIn[0]~1_combout ;
wire \Bus[13]~input_o ;
wire \MARSpcIn[13]~input_o ;
wire \MAR_reg|ff_13|Add0~0_combout ;
wire \MAR_reg|ff_13|Add0~1_combout ;
wire \MAR_reg|ff_13|Q~q ;
wire \mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \memWE~input_o ;
wire \Bus[14]~input_o ;
wire \MARSpcIn[14]~input_o ;
wire \MAR_reg|ff_14|Add0~0_combout ;
wire \MAR_reg|ff_14|Add0~1_combout ;
wire \MAR_reg|ff_14|Q~q ;
wire \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ;
wire \MARSpcIn[0]~input_o ;
wire \MAR_reg|ff_0|Add0~0_combout ;
wire \MAR_reg|ff_0|Add0~1_combout ;
wire \MAR_reg|ff_0|Q~q ;
wire \Bus[1]~input_o ;
wire \MARSpcIn[1]~input_o ;
wire \MAR_reg|ff_1|Add0~0_combout ;
wire \MAR_reg|ff_1|Add0~1_combout ;
wire \MAR_reg|ff_1|Q~q ;
wire \Bus[2]~input_o ;
wire \MARSpcIn[2]~input_o ;
wire \MAR_reg|ff_2|Add0~0_combout ;
wire \MAR_reg|ff_2|Add0~1_combout ;
wire \MAR_reg|ff_2|Q~q ;
wire \MARSpcIn[3]~input_o ;
wire \Bus[3]~input_o ;
wire \MAR_reg|ff_3|Add0~0_combout ;
wire \MAR_reg|ff_3|Add0~1_combout ;
wire \MAR_reg|ff_3|Q~q ;
wire \MARSpcIn[4]~input_o ;
wire \Bus[4]~input_o ;
wire \MAR_reg|ff_4|Add0~0_combout ;
wire \MAR_reg|ff_4|Add0~1_combout ;
wire \MAR_reg|ff_4|Q~q ;
wire \MARSpcIn[5]~input_o ;
wire \Bus[5]~input_o ;
wire \MAR_reg|ff_5|Add0~0_combout ;
wire \MAR_reg|ff_5|Add0~1_combout ;
wire \MAR_reg|ff_5|Q~q ;
wire \Bus[6]~input_o ;
wire \MARSpcIn[6]~input_o ;
wire \MAR_reg|ff_6|Add0~0_combout ;
wire \MAR_reg|ff_6|Add0~1_combout ;
wire \MAR_reg|ff_6|Q~q ;
wire \Bus[7]~input_o ;
wire \MARSpcIn[7]~input_o ;
wire \MAR_reg|ff_7|Add0~0_combout ;
wire \MAR_reg|ff_7|Add0~1_combout ;
wire \MAR_reg|ff_7|Q~q ;
wire \Bus[8]~input_o ;
wire \MARSpcIn[8]~input_o ;
wire \MAR_reg|ff_8|Add0~0_combout ;
wire \MAR_reg|ff_8|Add0~1_combout ;
wire \MAR_reg|ff_8|Q~q ;
wire \Bus[9]~input_o ;
wire \MARSpcIn[9]~input_o ;
wire \MAR_reg|ff_9|Add0~0_combout ;
wire \MAR_reg|ff_9|Add0~1_combout ;
wire \MAR_reg|ff_9|Q~q ;
wire \Bus[10]~input_o ;
wire \MARSpcIn[10]~input_o ;
wire \MAR_reg|ff_10|Add0~0_combout ;
wire \MAR_reg|ff_10|Add0~1_combout ;
wire \MAR_reg|ff_10|Q~q ;
wire \Bus[11]~input_o ;
wire \MARSpcIn[11]~input_o ;
wire \MAR_reg|ff_11|Add0~0_combout ;
wire \MAR_reg|ff_11|Add0~1_combout ;
wire \MAR_reg|ff_11|Q~q ;
wire \Bus[12]~input_o ;
wire \MARSpcIn[12]~input_o ;
wire \MAR_reg|ff_12|Add0~0_combout ;
wire \MAR_reg|ff_12|Add0~1_combout ;
wire \MAR_reg|ff_12|Q~q ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \MDRIn[0]~2_combout ;
wire \MDRIn[1]~3_combout ;
wire \MDRIn[1]~3clkctrl_outclk ;
wire \MDR_reg|ff_0|Add0~0_combout ;
wire \MDR_reg|ff_0|Q~q ;
wire \MDRSpcIn[1]~input_o ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \MDRIn[1]~4_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \MDRIn[1]~5_combout ;
wire \MDR_reg|ff_1|Add0~0_combout ;
wire \MDR_reg|ff_1|Q~q ;
wire \MDRSpcIn[2]~input_o ;
wire \MDRIn[2]~6_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \MDRIn[2]~7_combout ;
wire \MDR_reg|ff_2|Add0~0_combout ;
wire \MDR_reg|ff_2|Q~q ;
wire \MDRSpcIn[3]~input_o ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \MDRIn[3]~8_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \MDRIn[3]~9_combout ;
wire \MDR_reg|ff_3|Add0~0_combout ;
wire \MDR_reg|ff_3|Q~q ;
wire \MDRSpcIn[4]~input_o ;
wire \MDRIn[4]~10_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \MDRIn[4]~11_combout ;
wire \MDR_reg|ff_4|Add0~0_combout ;
wire \MDR_reg|ff_4|Q~q ;
wire \MDRSpcIn[5]~input_o ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \MDRIn[5]~12_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \MDRIn[5]~13_combout ;
wire \MDR_reg|ff_5|Add0~0_combout ;
wire \MDR_reg|ff_5|Q~q ;
wire \MDRSpcIn[6]~input_o ;
wire \MDRIn[6]~14_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \MDRIn[6]~15_combout ;
wire \MDR_reg|ff_6|Add0~0_combout ;
wire \MDR_reg|ff_6|Q~q ;
wire \MDRSpcIn[7]~input_o ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \MDRIn[7]~16_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \MDRIn[7]~17_combout ;
wire \MDR_reg|ff_7|Add0~0_combout ;
wire \MDR_reg|ff_7|Q~q ;
wire \MDRSpcIn[8]~input_o ;
wire \MDRIn[8]~18_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \MDRIn[8]~19_combout ;
wire \MDR_reg|ff_8|Add0~0_combout ;
wire \MDR_reg|ff_8|Q~q ;
wire \MDRSpcIn[9]~input_o ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~36_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~37_combout ;
wire \MDRIn[9]~20_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~38_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~39_combout ;
wire \MDRIn[9]~21_combout ;
wire \MDR_reg|ff_9|Add0~0_combout ;
wire \MDR_reg|ff_9|Q~q ;
wire \MDRSpcIn[10]~input_o ;
wire \MDRIn[10]~22_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~40_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~41_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~42_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~43_combout ;
wire \MDRIn[10]~23_combout ;
wire \MDR_reg|ff_10|Add0~0_combout ;
wire \MDR_reg|ff_10|Q~q ;
wire \MDRSpcIn[11]~input_o ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~44_combout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~45_combout ;
wire \MDRIn[11]~24_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~46_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~47_combout ;
wire \MDRIn[11]~25_combout ;
wire \MDR_reg|ff_11|Add0~0_combout ;
wire \MDR_reg|ff_11|Q~q ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~48_combout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~49_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~50_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~51_combout ;
wire \MDRSpcIn[12]~input_o ;
wire \MDRIn[12]~26_combout ;
wire \MDRIn[12]~27_combout ;
wire \MDR_reg|ff_12|Add0~0_combout ;
wire \MDR_reg|ff_12|Q~q ;
wire \MDRSpcIn[13]~input_o ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~52_combout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~53_combout ;
wire \MDRIn[13]~28_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~54_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~55_combout ;
wire \MDRIn[13]~29_combout ;
wire \MDR_reg|ff_13|Add0~0_combout ;
wire \MDR_reg|ff_13|Q~q ;
wire \MDRSpcIn[14]~input_o ;
wire \MDRIn[14]~30_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~56_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~57_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~58_combout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~59_combout ;
wire \MDRIn[14]~31_combout ;
wire \MDR_reg|ff_14|Add0~0_combout ;
wire \MDR_reg|ff_14|Q~q ;
wire \MDRSpcIn[15]~input_o ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~60_combout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~61_combout ;
wire \MDRIn[15]~32_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~62_combout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \mem_inst|altsyncram_component|auto_generated|mux2|_~63_combout ;
wire \MDRIn[15]~33_combout ;
wire \MDR_reg|ff_15|Add0~0_combout ;
wire \MDR_reg|ff_15|Q~q ;
wire [3:0] \mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w ;
wire [2:0] \mem_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w ;
wire [3:0] \mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w ;
wire [2:0] \mem_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w ;
wire [3:0] \mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w ;
wire [3:0] \mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w ;
wire [3:0] \mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w ;
wire [3:0] \mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w ;
wire [3:0] \mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w ;
wire [15:0] MDRIn;

wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \mem_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \mem_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \mem_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \MDROut[0]~output (
	.i(\MDR_reg|ff_0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[0]~output .bus_hold = "false";
defparam \MDROut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \MDROut[1]~output (
	.i(\MDR_reg|ff_1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[1]~output .bus_hold = "false";
defparam \MDROut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \MDROut[2]~output (
	.i(\MDR_reg|ff_2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[2]~output .bus_hold = "false";
defparam \MDROut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \MDROut[3]~output (
	.i(\MDR_reg|ff_3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[3]~output .bus_hold = "false";
defparam \MDROut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \MDROut[4]~output (
	.i(\MDR_reg|ff_4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[4]~output .bus_hold = "false";
defparam \MDROut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \MDROut[5]~output (
	.i(\MDR_reg|ff_5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[5]~output .bus_hold = "false";
defparam \MDROut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \MDROut[6]~output (
	.i(\MDR_reg|ff_6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[6]~output .bus_hold = "false";
defparam \MDROut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \MDROut[7]~output (
	.i(\MDR_reg|ff_7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[7]~output .bus_hold = "false";
defparam \MDROut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \MDROut[8]~output (
	.i(\MDR_reg|ff_8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[8]~output .bus_hold = "false";
defparam \MDROut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \MDROut[9]~output (
	.i(\MDR_reg|ff_9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[9]~output .bus_hold = "false";
defparam \MDROut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \MDROut[10]~output (
	.i(\MDR_reg|ff_10|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[10]~output .bus_hold = "false";
defparam \MDROut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \MDROut[11]~output (
	.i(\MDR_reg|ff_11|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[11]~output .bus_hold = "false";
defparam \MDROut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \MDROut[12]~output (
	.i(\MDR_reg|ff_12|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[12]~output .bus_hold = "false";
defparam \MDROut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \MDROut[13]~output (
	.i(\MDR_reg|ff_13|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[13]~output .bus_hold = "false";
defparam \MDROut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \MDROut[14]~output (
	.i(\MDR_reg|ff_14|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[14]~output .bus_hold = "false";
defparam \MDROut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \MDROut[15]~output (
	.i(\MDR_reg|ff_15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[15]~output .bus_hold = "false";
defparam \MDROut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \ldMDR~input (
	.i(ldMDR),
	.ibar(gnd),
	.o(\ldMDR~input_o ));
// synopsys translate_off
defparam \ldMDR~input .bus_hold = "false";
defparam \ldMDR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
cycloneive_io_ibuf \selMDR[1]~input (
	.i(selMDR[1]),
	.ibar(gnd),
	.o(\selMDR[1]~input_o ));
// synopsys translate_off
defparam \selMDR[1]~input .bus_hold = "false";
defparam \selMDR[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N15
cycloneive_io_ibuf \ldMAR~input (
	.i(ldMAR),
	.ibar(gnd),
	.o(\ldMAR~input_o ));
// synopsys translate_off
defparam \ldMAR~input .bus_hold = "false";
defparam \ldMAR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \ldMARSpcIn~input (
	.i(ldMARSpcIn),
	.ibar(gnd),
	.o(\ldMARSpcIn~input_o ));
// synopsys translate_off
defparam \ldMARSpcIn~input .bus_hold = "false";
defparam \ldMARSpcIn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cycloneive_io_ibuf \MARSpcIn[15]~input (
	.i(MARSpcIn[15]),
	.ibar(gnd),
	.o(\MARSpcIn[15]~input_o ));
// synopsys translate_off
defparam \MARSpcIn[15]~input .bus_hold = "false";
defparam \MARSpcIn[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \Bus[15]~input (
	.i(Bus[15]),
	.ibar(gnd),
	.o(\Bus[15]~input_o ));
// synopsys translate_off
defparam \Bus[15]~input .bus_hold = "false";
defparam \Bus[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \MAR_reg|ff_15|Add0~0 (
// Equation(s):
// \MAR_reg|ff_15|Add0~0_combout  = (\ldMAR~input_o  & ((\ldMARSpcIn~input_o  & (\MARSpcIn[15]~input_o )) # (!\ldMARSpcIn~input_o  & ((\Bus[15]~input_o )))))

	.dataa(\ldMAR~input_o ),
	.datab(\ldMARSpcIn~input_o ),
	.datac(\MARSpcIn[15]~input_o ),
	.datad(\Bus[15]~input_o ),
	.cin(gnd),
	.combout(\MAR_reg|ff_15|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_15|Add0~0 .lut_mask = 16'hA280;
defparam \MAR_reg|ff_15|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \MAR_reg|ff_15|Add0~1 (
// Equation(s):
// \MAR_reg|ff_15|Add0~1_combout  = (\MAR_reg|ff_15|Add0~0_combout ) # ((!\ldMAR~input_o  & \MAR_reg|ff_15|Q~q ))

	.dataa(gnd),
	.datab(\ldMAR~input_o ),
	.datac(\MAR_reg|ff_15|Q~q ),
	.datad(\MAR_reg|ff_15|Add0~0_combout ),
	.cin(gnd),
	.combout(\MAR_reg|ff_15|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_15|Add0~1 .lut_mask = 16'hFF30;
defparam \MAR_reg|ff_15|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y32_N19
dffeas \MAR_reg|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MAR_reg|ff_15|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_reg|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_reg|ff_15|Q .is_wysiwyg = "true";
defparam \MAR_reg|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = \MAR_reg|ff_15|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N21
dffeas \mem_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \mem_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N15
dffeas \mem_inst|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \mem_inst|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
cycloneive_io_ibuf \selMDR[0]~input (
	.i(selMDR[0]),
	.ibar(gnd),
	.o(\selMDR[0]~input_o ));
// synopsys translate_off
defparam \selMDR[0]~input .bus_hold = "false";
defparam \selMDR[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
cycloneive_lcell_comb \MDRIn[1]~0 (
// Equation(s):
// \MDRIn[1]~0_combout  = (!\selMDR[1]~input_o  & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (!\selMDR[0]~input_o )))

	.dataa(\selMDR[1]~input_o ),
	.datab(gnd),
	.datac(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\selMDR[0]~input_o ),
	.cin(gnd),
	.combout(\MDRIn[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[1]~0 .lut_mask = 16'h5055;
defparam \MDRIn[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N22
cycloneive_io_ibuf \MDRSpcIn[0]~input (
	.i(MDRSpcIn[0]),
	.ibar(gnd),
	.o(\MDRSpcIn[0]~input_o ));
// synopsys translate_off
defparam \MDRSpcIn[0]~input .bus_hold = "false";
defparam \MDRSpcIn[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
cycloneive_io_ibuf \Bus[0]~input (
	.i(Bus[0]),
	.ibar(gnd),
	.o(\Bus[0]~input_o ));
// synopsys translate_off
defparam \Bus[0]~input .bus_hold = "false";
defparam \Bus[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\selMDR[1]~input_o  & \selMDR[0]~input_o )

	.dataa(\selMDR[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\selMDR[0]~input_o ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h5500;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
cycloneive_lcell_comb \MDRIn[0]~1 (
// Equation(s):
// \MDRIn[0]~1_combout  = (\MDRIn[1]~0_combout  & (((\Bus[0]~input_o ) # (\Equal0~0_combout )))) # (!\MDRIn[1]~0_combout  & (\MDRSpcIn[0]~input_o  & ((!\Equal0~0_combout ))))

	.dataa(\MDRIn[1]~0_combout ),
	.datab(\MDRSpcIn[0]~input_o ),
	.datac(\Bus[0]~input_o ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\MDRIn[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[0]~1 .lut_mask = 16'hAAE4;
defparam \MDRIn[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \Bus[13]~input (
	.i(Bus[13]),
	.ibar(gnd),
	.o(\Bus[13]~input_o ));
// synopsys translate_off
defparam \Bus[13]~input .bus_hold = "false";
defparam \Bus[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N1
cycloneive_io_ibuf \MARSpcIn[13]~input (
	.i(MARSpcIn[13]),
	.ibar(gnd),
	.o(\MARSpcIn[13]~input_o ));
// synopsys translate_off
defparam \MARSpcIn[13]~input .bus_hold = "false";
defparam \MARSpcIn[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
cycloneive_lcell_comb \MAR_reg|ff_13|Add0~0 (
// Equation(s):
// \MAR_reg|ff_13|Add0~0_combout  = (\ldMAR~input_o  & ((\ldMARSpcIn~input_o  & ((\MARSpcIn[13]~input_o ))) # (!\ldMARSpcIn~input_o  & (\Bus[13]~input_o ))))

	.dataa(\ldMAR~input_o ),
	.datab(\ldMARSpcIn~input_o ),
	.datac(\Bus[13]~input_o ),
	.datad(\MARSpcIn[13]~input_o ),
	.cin(gnd),
	.combout(\MAR_reg|ff_13|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_13|Add0~0 .lut_mask = 16'hA820;
defparam \MAR_reg|ff_13|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \MAR_reg|ff_13|Add0~1 (
// Equation(s):
// \MAR_reg|ff_13|Add0~1_combout  = (\MAR_reg|ff_13|Add0~0_combout ) # ((!\ldMAR~input_o  & \MAR_reg|ff_13|Q~q ))

	.dataa(gnd),
	.datab(\ldMAR~input_o ),
	.datac(\MAR_reg|ff_13|Q~q ),
	.datad(\MAR_reg|ff_13|Add0~0_combout ),
	.cin(gnd),
	.combout(\MAR_reg|ff_13|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_13|Add0~1 .lut_mask = 16'hFF30;
defparam \MAR_reg|ff_13|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N23
dffeas \MAR_reg|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MAR_reg|ff_13|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_reg|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_reg|ff_13|Q .is_wysiwyg = "true";
defparam \MAR_reg|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \MAR_reg|ff_13|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MAR_reg|ff_13|Q~q ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N15
dffeas \mem_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \mem_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \mem_inst|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N21
dffeas \mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \mem_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cycloneive_io_ibuf \memWE~input (
	.i(memWE),
	.ibar(gnd),
	.o(\memWE~input_o ));
// synopsys translate_off
defparam \memWE~input .bus_hold = "false";
defparam \memWE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \Bus[14]~input (
	.i(Bus[14]),
	.ibar(gnd),
	.o(\Bus[14]~input_o ));
// synopsys translate_off
defparam \Bus[14]~input .bus_hold = "false";
defparam \Bus[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N8
cycloneive_io_ibuf \MARSpcIn[14]~input (
	.i(MARSpcIn[14]),
	.ibar(gnd),
	.o(\MARSpcIn[14]~input_o ));
// synopsys translate_off
defparam \MARSpcIn[14]~input .bus_hold = "false";
defparam \MARSpcIn[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneive_lcell_comb \MAR_reg|ff_14|Add0~0 (
// Equation(s):
// \MAR_reg|ff_14|Add0~0_combout  = (\ldMAR~input_o  & ((\ldMARSpcIn~input_o  & ((\MARSpcIn[14]~input_o ))) # (!\ldMARSpcIn~input_o  & (\Bus[14]~input_o ))))

	.dataa(\Bus[14]~input_o ),
	.datab(\MARSpcIn[14]~input_o ),
	.datac(\ldMARSpcIn~input_o ),
	.datad(\ldMAR~input_o ),
	.cin(gnd),
	.combout(\MAR_reg|ff_14|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_14|Add0~0 .lut_mask = 16'hCA00;
defparam \MAR_reg|ff_14|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \MAR_reg|ff_14|Add0~1 (
// Equation(s):
// \MAR_reg|ff_14|Add0~1_combout  = (\MAR_reg|ff_14|Add0~0_combout ) # ((!\ldMAR~input_o  & \MAR_reg|ff_14|Q~q ))

	.dataa(gnd),
	.datab(\ldMAR~input_o ),
	.datac(\MAR_reg|ff_14|Q~q ),
	.datad(\MAR_reg|ff_14|Add0~0_combout ),
	.cin(gnd),
	.combout(\MAR_reg|ff_14|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_14|Add0~1 .lut_mask = 16'hFF30;
defparam \MAR_reg|ff_14|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N9
dffeas \MAR_reg|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MAR_reg|ff_14|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_reg|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_reg|ff_14|Q .is_wysiwyg = "true";
defparam \MAR_reg|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w[3] (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3] = (\memWE~input_o  & (!\MAR_reg|ff_15|Q~q  & (!\MAR_reg|ff_14|Q~q  & \MAR_reg|ff_13|Q~q )))

	.dataa(\memWE~input_o ),
	.datab(\MAR_reg|ff_15|Q~q ),
	.datac(\MAR_reg|ff_14|Q~q ),
	.datad(\MAR_reg|ff_13|Q~q ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w[3] .lut_mask = 16'h0200;
defparam \mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout  = (!\MAR_reg|ff_14|Q~q  & (\MAR_reg|ff_13|Q~q  & !\MAR_reg|ff_15|Q~q ))

	.dataa(gnd),
	.datab(\MAR_reg|ff_14|Q~q ),
	.datac(\MAR_reg|ff_13|Q~q ),
	.datad(\MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0 .lut_mask = 16'h0030;
defparam \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \MARSpcIn[0]~input (
	.i(MARSpcIn[0]),
	.ibar(gnd),
	.o(\MARSpcIn[0]~input_o ));
// synopsys translate_off
defparam \MARSpcIn[0]~input .bus_hold = "false";
defparam \MARSpcIn[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
cycloneive_lcell_comb \MAR_reg|ff_0|Add0~0 (
// Equation(s):
// \MAR_reg|ff_0|Add0~0_combout  = (\ldMAR~input_o  & ((\ldMARSpcIn~input_o  & (\MARSpcIn[0]~input_o )) # (!\ldMARSpcIn~input_o  & ((\Bus[0]~input_o )))))

	.dataa(\ldMAR~input_o ),
	.datab(\ldMARSpcIn~input_o ),
	.datac(\MARSpcIn[0]~input_o ),
	.datad(\Bus[0]~input_o ),
	.cin(gnd),
	.combout(\MAR_reg|ff_0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_0|Add0~0 .lut_mask = 16'hA280;
defparam \MAR_reg|ff_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
cycloneive_lcell_comb \MAR_reg|ff_0|Add0~1 (
// Equation(s):
// \MAR_reg|ff_0|Add0~1_combout  = (\MAR_reg|ff_0|Add0~0_combout ) # ((\MAR_reg|ff_0|Q~q  & !\ldMAR~input_o ))

	.dataa(gnd),
	.datab(\MAR_reg|ff_0|Add0~0_combout ),
	.datac(\MAR_reg|ff_0|Q~q ),
	.datad(\ldMAR~input_o ),
	.cin(gnd),
	.combout(\MAR_reg|ff_0|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_0|Add0~1 .lut_mask = 16'hCCFC;
defparam \MAR_reg|ff_0|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N31
dffeas \MAR_reg|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MAR_reg|ff_0|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_reg|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_reg|ff_0|Q .is_wysiwyg = "true";
defparam \MAR_reg|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \Bus[1]~input (
	.i(Bus[1]),
	.ibar(gnd),
	.o(\Bus[1]~input_o ));
// synopsys translate_off
defparam \Bus[1]~input .bus_hold = "false";
defparam \Bus[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \MARSpcIn[1]~input (
	.i(MARSpcIn[1]),
	.ibar(gnd),
	.o(\MARSpcIn[1]~input_o ));
// synopsys translate_off
defparam \MARSpcIn[1]~input .bus_hold = "false";
defparam \MARSpcIn[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneive_lcell_comb \MAR_reg|ff_1|Add0~0 (
// Equation(s):
// \MAR_reg|ff_1|Add0~0_combout  = (\ldMAR~input_o  & ((\ldMARSpcIn~input_o  & ((\MARSpcIn[1]~input_o ))) # (!\ldMARSpcIn~input_o  & (\Bus[1]~input_o ))))

	.dataa(\Bus[1]~input_o ),
	.datab(\MARSpcIn[1]~input_o ),
	.datac(\ldMARSpcIn~input_o ),
	.datad(\ldMAR~input_o ),
	.cin(gnd),
	.combout(\MAR_reg|ff_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_1|Add0~0 .lut_mask = 16'hCA00;
defparam \MAR_reg|ff_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N6
cycloneive_lcell_comb \MAR_reg|ff_1|Add0~1 (
// Equation(s):
// \MAR_reg|ff_1|Add0~1_combout  = (\MAR_reg|ff_1|Add0~0_combout ) # ((!\ldMAR~input_o  & \MAR_reg|ff_1|Q~q ))

	.dataa(\ldMAR~input_o ),
	.datab(gnd),
	.datac(\MAR_reg|ff_1|Q~q ),
	.datad(\MAR_reg|ff_1|Add0~0_combout ),
	.cin(gnd),
	.combout(\MAR_reg|ff_1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_1|Add0~1 .lut_mask = 16'hFF50;
defparam \MAR_reg|ff_1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N7
dffeas \MAR_reg|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MAR_reg|ff_1|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_reg|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_reg|ff_1|Q .is_wysiwyg = "true";
defparam \MAR_reg|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N1
cycloneive_io_ibuf \Bus[2]~input (
	.i(Bus[2]),
	.ibar(gnd),
	.o(\Bus[2]~input_o ));
// synopsys translate_off
defparam \Bus[2]~input .bus_hold = "false";
defparam \Bus[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \MARSpcIn[2]~input (
	.i(MARSpcIn[2]),
	.ibar(gnd),
	.o(\MARSpcIn[2]~input_o ));
// synopsys translate_off
defparam \MARSpcIn[2]~input .bus_hold = "false";
defparam \MARSpcIn[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \MAR_reg|ff_2|Add0~0 (
// Equation(s):
// \MAR_reg|ff_2|Add0~0_combout  = (\ldMAR~input_o  & ((\ldMARSpcIn~input_o  & ((\MARSpcIn[2]~input_o ))) # (!\ldMARSpcIn~input_o  & (\Bus[2]~input_o ))))

	.dataa(\ldMAR~input_o ),
	.datab(\ldMARSpcIn~input_o ),
	.datac(\Bus[2]~input_o ),
	.datad(\MARSpcIn[2]~input_o ),
	.cin(gnd),
	.combout(\MAR_reg|ff_2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_2|Add0~0 .lut_mask = 16'hA820;
defparam \MAR_reg|ff_2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \MAR_reg|ff_2|Add0~1 (
// Equation(s):
// \MAR_reg|ff_2|Add0~1_combout  = (\MAR_reg|ff_2|Add0~0_combout ) # ((!\ldMAR~input_o  & \MAR_reg|ff_2|Q~q ))

	.dataa(gnd),
	.datab(\ldMAR~input_o ),
	.datac(\MAR_reg|ff_2|Q~q ),
	.datad(\MAR_reg|ff_2|Add0~0_combout ),
	.cin(gnd),
	.combout(\MAR_reg|ff_2|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_2|Add0~1 .lut_mask = 16'hFF30;
defparam \MAR_reg|ff_2|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N15
dffeas \MAR_reg|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MAR_reg|ff_2|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_reg|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_reg|ff_2|Q .is_wysiwyg = "true";
defparam \MAR_reg|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
cycloneive_io_ibuf \MARSpcIn[3]~input (
	.i(MARSpcIn[3]),
	.ibar(gnd),
	.o(\MARSpcIn[3]~input_o ));
// synopsys translate_off
defparam \MARSpcIn[3]~input .bus_hold = "false";
defparam \MARSpcIn[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \Bus[3]~input (
	.i(Bus[3]),
	.ibar(gnd),
	.o(\Bus[3]~input_o ));
// synopsys translate_off
defparam \Bus[3]~input .bus_hold = "false";
defparam \Bus[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \MAR_reg|ff_3|Add0~0 (
// Equation(s):
// \MAR_reg|ff_3|Add0~0_combout  = (\ldMAR~input_o  & ((\ldMARSpcIn~input_o  & (\MARSpcIn[3]~input_o )) # (!\ldMARSpcIn~input_o  & ((\Bus[3]~input_o )))))

	.dataa(\ldMAR~input_o ),
	.datab(\ldMARSpcIn~input_o ),
	.datac(\MARSpcIn[3]~input_o ),
	.datad(\Bus[3]~input_o ),
	.cin(gnd),
	.combout(\MAR_reg|ff_3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_3|Add0~0 .lut_mask = 16'hA280;
defparam \MAR_reg|ff_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \MAR_reg|ff_3|Add0~1 (
// Equation(s):
// \MAR_reg|ff_3|Add0~1_combout  = (\MAR_reg|ff_3|Add0~0_combout ) # ((!\ldMAR~input_o  & \MAR_reg|ff_3|Q~q ))

	.dataa(\ldMAR~input_o ),
	.datab(gnd),
	.datac(\MAR_reg|ff_3|Q~q ),
	.datad(\MAR_reg|ff_3|Add0~0_combout ),
	.cin(gnd),
	.combout(\MAR_reg|ff_3|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_3|Add0~1 .lut_mask = 16'hFF50;
defparam \MAR_reg|ff_3|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N25
dffeas \MAR_reg|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MAR_reg|ff_3|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_reg|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_reg|ff_3|Q .is_wysiwyg = "true";
defparam \MAR_reg|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \MARSpcIn[4]~input (
	.i(MARSpcIn[4]),
	.ibar(gnd),
	.o(\MARSpcIn[4]~input_o ));
// synopsys translate_off
defparam \MARSpcIn[4]~input .bus_hold = "false";
defparam \MARSpcIn[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \Bus[4]~input (
	.i(Bus[4]),
	.ibar(gnd),
	.o(\Bus[4]~input_o ));
// synopsys translate_off
defparam \Bus[4]~input .bus_hold = "false";
defparam \Bus[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
cycloneive_lcell_comb \MAR_reg|ff_4|Add0~0 (
// Equation(s):
// \MAR_reg|ff_4|Add0~0_combout  = (\ldMAR~input_o  & ((\ldMARSpcIn~input_o  & (\MARSpcIn[4]~input_o )) # (!\ldMARSpcIn~input_o  & ((\Bus[4]~input_o )))))

	.dataa(\MARSpcIn[4]~input_o ),
	.datab(\ldMARSpcIn~input_o ),
	.datac(\ldMAR~input_o ),
	.datad(\Bus[4]~input_o ),
	.cin(gnd),
	.combout(\MAR_reg|ff_4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_4|Add0~0 .lut_mask = 16'hB080;
defparam \MAR_reg|ff_4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
cycloneive_lcell_comb \MAR_reg|ff_4|Add0~1 (
// Equation(s):
// \MAR_reg|ff_4|Add0~1_combout  = (\MAR_reg|ff_4|Add0~0_combout ) # ((!\ldMAR~input_o  & \MAR_reg|ff_4|Q~q ))

	.dataa(gnd),
	.datab(\ldMAR~input_o ),
	.datac(\MAR_reg|ff_4|Q~q ),
	.datad(\MAR_reg|ff_4|Add0~0_combout ),
	.cin(gnd),
	.combout(\MAR_reg|ff_4|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_4|Add0~1 .lut_mask = 16'hFF30;
defparam \MAR_reg|ff_4|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N1
dffeas \MAR_reg|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MAR_reg|ff_4|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_reg|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_reg|ff_4|Q .is_wysiwyg = "true";
defparam \MAR_reg|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N1
cycloneive_io_ibuf \MARSpcIn[5]~input (
	.i(MARSpcIn[5]),
	.ibar(gnd),
	.o(\MARSpcIn[5]~input_o ));
// synopsys translate_off
defparam \MARSpcIn[5]~input .bus_hold = "false";
defparam \MARSpcIn[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
cycloneive_io_ibuf \Bus[5]~input (
	.i(Bus[5]),
	.ibar(gnd),
	.o(\Bus[5]~input_o ));
// synopsys translate_off
defparam \Bus[5]~input .bus_hold = "false";
defparam \Bus[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
cycloneive_lcell_comb \MAR_reg|ff_5|Add0~0 (
// Equation(s):
// \MAR_reg|ff_5|Add0~0_combout  = (\ldMAR~input_o  & ((\ldMARSpcIn~input_o  & (\MARSpcIn[5]~input_o )) # (!\ldMARSpcIn~input_o  & ((\Bus[5]~input_o )))))

	.dataa(\MARSpcIn[5]~input_o ),
	.datab(\ldMARSpcIn~input_o ),
	.datac(\ldMAR~input_o ),
	.datad(\Bus[5]~input_o ),
	.cin(gnd),
	.combout(\MAR_reg|ff_5|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_5|Add0~0 .lut_mask = 16'hB080;
defparam \MAR_reg|ff_5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
cycloneive_lcell_comb \MAR_reg|ff_5|Add0~1 (
// Equation(s):
// \MAR_reg|ff_5|Add0~1_combout  = (\MAR_reg|ff_5|Add0~0_combout ) # ((!\ldMAR~input_o  & \MAR_reg|ff_5|Q~q ))

	.dataa(\MAR_reg|ff_5|Add0~0_combout ),
	.datab(\ldMAR~input_o ),
	.datac(\MAR_reg|ff_5|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MAR_reg|ff_5|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_5|Add0~1 .lut_mask = 16'hBABA;
defparam \MAR_reg|ff_5|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N31
dffeas \MAR_reg|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MAR_reg|ff_5|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_reg|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_reg|ff_5|Q .is_wysiwyg = "true";
defparam \MAR_reg|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \Bus[6]~input (
	.i(Bus[6]),
	.ibar(gnd),
	.o(\Bus[6]~input_o ));
// synopsys translate_off
defparam \Bus[6]~input .bus_hold = "false";
defparam \Bus[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N8
cycloneive_io_ibuf \MARSpcIn[6]~input (
	.i(MARSpcIn[6]),
	.ibar(gnd),
	.o(\MARSpcIn[6]~input_o ));
// synopsys translate_off
defparam \MARSpcIn[6]~input .bus_hold = "false";
defparam \MARSpcIn[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
cycloneive_lcell_comb \MAR_reg|ff_6|Add0~0 (
// Equation(s):
// \MAR_reg|ff_6|Add0~0_combout  = (\ldMAR~input_o  & ((\ldMARSpcIn~input_o  & ((\MARSpcIn[6]~input_o ))) # (!\ldMARSpcIn~input_o  & (\Bus[6]~input_o ))))

	.dataa(\ldMAR~input_o ),
	.datab(\Bus[6]~input_o ),
	.datac(\ldMARSpcIn~input_o ),
	.datad(\MARSpcIn[6]~input_o ),
	.cin(gnd),
	.combout(\MAR_reg|ff_6|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_6|Add0~0 .lut_mask = 16'hA808;
defparam \MAR_reg|ff_6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N4
cycloneive_lcell_comb \MAR_reg|ff_6|Add0~1 (
// Equation(s):
// \MAR_reg|ff_6|Add0~1_combout  = (\MAR_reg|ff_6|Add0~0_combout ) # ((!\ldMAR~input_o  & \MAR_reg|ff_6|Q~q ))

	.dataa(\ldMAR~input_o ),
	.datab(gnd),
	.datac(\MAR_reg|ff_6|Q~q ),
	.datad(\MAR_reg|ff_6|Add0~0_combout ),
	.cin(gnd),
	.combout(\MAR_reg|ff_6|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_6|Add0~1 .lut_mask = 16'hFF50;
defparam \MAR_reg|ff_6|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N5
dffeas \MAR_reg|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MAR_reg|ff_6|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_reg|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_reg|ff_6|Q .is_wysiwyg = "true";
defparam \MAR_reg|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \Bus[7]~input (
	.i(Bus[7]),
	.ibar(gnd),
	.o(\Bus[7]~input_o ));
// synopsys translate_off
defparam \Bus[7]~input .bus_hold = "false";
defparam \Bus[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \MARSpcIn[7]~input (
	.i(MARSpcIn[7]),
	.ibar(gnd),
	.o(\MARSpcIn[7]~input_o ));
// synopsys translate_off
defparam \MARSpcIn[7]~input .bus_hold = "false";
defparam \MARSpcIn[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \MAR_reg|ff_7|Add0~0 (
// Equation(s):
// \MAR_reg|ff_7|Add0~0_combout  = (\ldMAR~input_o  & ((\ldMARSpcIn~input_o  & ((\MARSpcIn[7]~input_o ))) # (!\ldMARSpcIn~input_o  & (\Bus[7]~input_o ))))

	.dataa(\Bus[7]~input_o ),
	.datab(\ldMAR~input_o ),
	.datac(\MARSpcIn[7]~input_o ),
	.datad(\ldMARSpcIn~input_o ),
	.cin(gnd),
	.combout(\MAR_reg|ff_7|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_7|Add0~0 .lut_mask = 16'hC088;
defparam \MAR_reg|ff_7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \MAR_reg|ff_7|Add0~1 (
// Equation(s):
// \MAR_reg|ff_7|Add0~1_combout  = (\MAR_reg|ff_7|Add0~0_combout ) # ((!\ldMAR~input_o  & \MAR_reg|ff_7|Q~q ))

	.dataa(\MAR_reg|ff_7|Add0~0_combout ),
	.datab(\ldMAR~input_o ),
	.datac(\MAR_reg|ff_7|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MAR_reg|ff_7|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_7|Add0~1 .lut_mask = 16'hBABA;
defparam \MAR_reg|ff_7|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N29
dffeas \MAR_reg|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MAR_reg|ff_7|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_reg|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_reg|ff_7|Q .is_wysiwyg = "true";
defparam \MAR_reg|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N22
cycloneive_io_ibuf \Bus[8]~input (
	.i(Bus[8]),
	.ibar(gnd),
	.o(\Bus[8]~input_o ));
// synopsys translate_off
defparam \Bus[8]~input .bus_hold = "false";
defparam \Bus[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \MARSpcIn[8]~input (
	.i(MARSpcIn[8]),
	.ibar(gnd),
	.o(\MARSpcIn[8]~input_o ));
// synopsys translate_off
defparam \MARSpcIn[8]~input .bus_hold = "false";
defparam \MARSpcIn[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
cycloneive_lcell_comb \MAR_reg|ff_8|Add0~0 (
// Equation(s):
// \MAR_reg|ff_8|Add0~0_combout  = (\ldMAR~input_o  & ((\ldMARSpcIn~input_o  & ((\MARSpcIn[8]~input_o ))) # (!\ldMARSpcIn~input_o  & (\Bus[8]~input_o ))))

	.dataa(\ldMAR~input_o ),
	.datab(\ldMARSpcIn~input_o ),
	.datac(\Bus[8]~input_o ),
	.datad(\MARSpcIn[8]~input_o ),
	.cin(gnd),
	.combout(\MAR_reg|ff_8|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_8|Add0~0 .lut_mask = 16'hA820;
defparam \MAR_reg|ff_8|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N12
cycloneive_lcell_comb \MAR_reg|ff_8|Add0~1 (
// Equation(s):
// \MAR_reg|ff_8|Add0~1_combout  = (\MAR_reg|ff_8|Add0~0_combout ) # ((!\ldMAR~input_o  & \MAR_reg|ff_8|Q~q ))

	.dataa(\ldMAR~input_o ),
	.datab(gnd),
	.datac(\MAR_reg|ff_8|Q~q ),
	.datad(\MAR_reg|ff_8|Add0~0_combout ),
	.cin(gnd),
	.combout(\MAR_reg|ff_8|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_8|Add0~1 .lut_mask = 16'hFF50;
defparam \MAR_reg|ff_8|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N13
dffeas \MAR_reg|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MAR_reg|ff_8|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_reg|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_reg|ff_8|Q .is_wysiwyg = "true";
defparam \MAR_reg|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \Bus[9]~input (
	.i(Bus[9]),
	.ibar(gnd),
	.o(\Bus[9]~input_o ));
// synopsys translate_off
defparam \Bus[9]~input .bus_hold = "false";
defparam \Bus[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N8
cycloneive_io_ibuf \MARSpcIn[9]~input (
	.i(MARSpcIn[9]),
	.ibar(gnd),
	.o(\MARSpcIn[9]~input_o ));
// synopsys translate_off
defparam \MARSpcIn[9]~input .bus_hold = "false";
defparam \MARSpcIn[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
cycloneive_lcell_comb \MAR_reg|ff_9|Add0~0 (
// Equation(s):
// \MAR_reg|ff_9|Add0~0_combout  = (\ldMAR~input_o  & ((\ldMARSpcIn~input_o  & ((\MARSpcIn[9]~input_o ))) # (!\ldMARSpcIn~input_o  & (\Bus[9]~input_o ))))

	.dataa(\ldMAR~input_o ),
	.datab(\ldMARSpcIn~input_o ),
	.datac(\Bus[9]~input_o ),
	.datad(\MARSpcIn[9]~input_o ),
	.cin(gnd),
	.combout(\MAR_reg|ff_9|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_9|Add0~0 .lut_mask = 16'hA820;
defparam \MAR_reg|ff_9|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
cycloneive_lcell_comb \MAR_reg|ff_9|Add0~1 (
// Equation(s):
// \MAR_reg|ff_9|Add0~1_combout  = (\MAR_reg|ff_9|Add0~0_combout ) # ((!\ldMAR~input_o  & \MAR_reg|ff_9|Q~q ))

	.dataa(\ldMAR~input_o ),
	.datab(gnd),
	.datac(\MAR_reg|ff_9|Q~q ),
	.datad(\MAR_reg|ff_9|Add0~0_combout ),
	.cin(gnd),
	.combout(\MAR_reg|ff_9|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_9|Add0~1 .lut_mask = 16'hFF50;
defparam \MAR_reg|ff_9|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N27
dffeas \MAR_reg|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MAR_reg|ff_9|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_reg|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_reg|ff_9|Q .is_wysiwyg = "true";
defparam \MAR_reg|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \Bus[10]~input (
	.i(Bus[10]),
	.ibar(gnd),
	.o(\Bus[10]~input_o ));
// synopsys translate_off
defparam \Bus[10]~input .bus_hold = "false";
defparam \Bus[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N15
cycloneive_io_ibuf \MARSpcIn[10]~input (
	.i(MARSpcIn[10]),
	.ibar(gnd),
	.o(\MARSpcIn[10]~input_o ));
// synopsys translate_off
defparam \MARSpcIn[10]~input .bus_hold = "false";
defparam \MARSpcIn[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \MAR_reg|ff_10|Add0~0 (
// Equation(s):
// \MAR_reg|ff_10|Add0~0_combout  = (\ldMAR~input_o  & ((\ldMARSpcIn~input_o  & ((\MARSpcIn[10]~input_o ))) # (!\ldMARSpcIn~input_o  & (\Bus[10]~input_o ))))

	.dataa(\Bus[10]~input_o ),
	.datab(\ldMARSpcIn~input_o ),
	.datac(\ldMAR~input_o ),
	.datad(\MARSpcIn[10]~input_o ),
	.cin(gnd),
	.combout(\MAR_reg|ff_10|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_10|Add0~0 .lut_mask = 16'hE020;
defparam \MAR_reg|ff_10|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \MAR_reg|ff_10|Add0~1 (
// Equation(s):
// \MAR_reg|ff_10|Add0~1_combout  = (\MAR_reg|ff_10|Add0~0_combout ) # ((!\ldMAR~input_o  & \MAR_reg|ff_10|Q~q ))

	.dataa(\ldMAR~input_o ),
	.datab(gnd),
	.datac(\MAR_reg|ff_10|Q~q ),
	.datad(\MAR_reg|ff_10|Add0~0_combout ),
	.cin(gnd),
	.combout(\MAR_reg|ff_10|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_10|Add0~1 .lut_mask = 16'hFF50;
defparam \MAR_reg|ff_10|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N19
dffeas \MAR_reg|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MAR_reg|ff_10|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_reg|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_reg|ff_10|Q .is_wysiwyg = "true";
defparam \MAR_reg|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N15
cycloneive_io_ibuf \Bus[11]~input (
	.i(Bus[11]),
	.ibar(gnd),
	.o(\Bus[11]~input_o ));
// synopsys translate_off
defparam \Bus[11]~input .bus_hold = "false";
defparam \Bus[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N22
cycloneive_io_ibuf \MARSpcIn[11]~input (
	.i(MARSpcIn[11]),
	.ibar(gnd),
	.o(\MARSpcIn[11]~input_o ));
// synopsys translate_off
defparam \MARSpcIn[11]~input .bus_hold = "false";
defparam \MARSpcIn[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \MAR_reg|ff_11|Add0~0 (
// Equation(s):
// \MAR_reg|ff_11|Add0~0_combout  = (\ldMAR~input_o  & ((\ldMARSpcIn~input_o  & ((\MARSpcIn[11]~input_o ))) # (!\ldMARSpcIn~input_o  & (\Bus[11]~input_o ))))

	.dataa(\ldMAR~input_o ),
	.datab(\ldMARSpcIn~input_o ),
	.datac(\Bus[11]~input_o ),
	.datad(\MARSpcIn[11]~input_o ),
	.cin(gnd),
	.combout(\MAR_reg|ff_11|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_11|Add0~0 .lut_mask = 16'hA820;
defparam \MAR_reg|ff_11|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \MAR_reg|ff_11|Add0~1 (
// Equation(s):
// \MAR_reg|ff_11|Add0~1_combout  = (\MAR_reg|ff_11|Add0~0_combout ) # ((!\ldMAR~input_o  & \MAR_reg|ff_11|Q~q ))

	.dataa(\ldMAR~input_o ),
	.datab(gnd),
	.datac(\MAR_reg|ff_11|Q~q ),
	.datad(\MAR_reg|ff_11|Add0~0_combout ),
	.cin(gnd),
	.combout(\MAR_reg|ff_11|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_11|Add0~1 .lut_mask = 16'hFF50;
defparam \MAR_reg|ff_11|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N5
dffeas \MAR_reg|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MAR_reg|ff_11|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_reg|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_reg|ff_11|Q .is_wysiwyg = "true";
defparam \MAR_reg|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \Bus[12]~input (
	.i(Bus[12]),
	.ibar(gnd),
	.o(\Bus[12]~input_o ));
// synopsys translate_off
defparam \Bus[12]~input .bus_hold = "false";
defparam \Bus[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N15
cycloneive_io_ibuf \MARSpcIn[12]~input (
	.i(MARSpcIn[12]),
	.ibar(gnd),
	.o(\MARSpcIn[12]~input_o ));
// synopsys translate_off
defparam \MARSpcIn[12]~input .bus_hold = "false";
defparam \MARSpcIn[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneive_lcell_comb \MAR_reg|ff_12|Add0~0 (
// Equation(s):
// \MAR_reg|ff_12|Add0~0_combout  = (\ldMAR~input_o  & ((\ldMARSpcIn~input_o  & ((\MARSpcIn[12]~input_o ))) # (!\ldMARSpcIn~input_o  & (\Bus[12]~input_o ))))

	.dataa(\ldMAR~input_o ),
	.datab(\ldMARSpcIn~input_o ),
	.datac(\Bus[12]~input_o ),
	.datad(\MARSpcIn[12]~input_o ),
	.cin(gnd),
	.combout(\MAR_reg|ff_12|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_12|Add0~0 .lut_mask = 16'hA820;
defparam \MAR_reg|ff_12|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneive_lcell_comb \MAR_reg|ff_12|Add0~1 (
// Equation(s):
// \MAR_reg|ff_12|Add0~1_combout  = (\MAR_reg|ff_12|Add0~0_combout ) # ((!\ldMAR~input_o  & \MAR_reg|ff_12|Q~q ))

	.dataa(\ldMAR~input_o ),
	.datab(gnd),
	.datac(\MAR_reg|ff_12|Q~q ),
	.datad(\MAR_reg|ff_12|Add0~0_combout ),
	.cin(gnd),
	.combout(\MAR_reg|ff_12|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_reg|ff_12|Add0~1 .lut_mask = 16'hFF50;
defparam \MAR_reg|ff_12|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N15
dffeas \MAR_reg|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MAR_reg|ff_12|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_reg|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_reg|ff_12|Q .is_wysiwyg = "true";
defparam \MAR_reg|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_0|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \MAR_reg|ff_14|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MAR_reg|ff_14|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hF0F0;
defparam \mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N11
dffeas \mem_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \mem_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = \mem_inst|altsyncram_component|auto_generated|address_reg_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N13
dffeas \mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \mem_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3] (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3] = (\memWE~input_o  & (!\MAR_reg|ff_15|Q~q  & (!\MAR_reg|ff_14|Q~q  & !\MAR_reg|ff_13|Q~q )))

	.dataa(\memWE~input_o ),
	.datab(\MAR_reg|ff_15|Q~q ),
	.datac(\MAR_reg|ff_14|Q~q ),
	.datad(\MAR_reg|ff_13|Q~q ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3] .lut_mask = 16'h0002;
defparam \mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w[3] (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3] = (!\MAR_reg|ff_14|Q~q  & (!\MAR_reg|ff_13|Q~q  & !\MAR_reg|ff_15|Q~q ))

	.dataa(gnd),
	.datab(\MAR_reg|ff_14|Q~q ),
	.datac(\MAR_reg|ff_13|Q~q ),
	.datad(\MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w[3] .lut_mask = 16'h0003;
defparam \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_0|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w[3] (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3] = (\memWE~input_o  & (!\MAR_reg|ff_13|Q~q  & (\MAR_reg|ff_14|Q~q  & !\MAR_reg|ff_15|Q~q )))

	.dataa(\memWE~input_o ),
	.datab(\MAR_reg|ff_13|Q~q ),
	.datac(\MAR_reg|ff_14|Q~q ),
	.datad(\MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w[3] .lut_mask = 16'h0020;
defparam \mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout  = (!\MAR_reg|ff_13|Q~q  & (\MAR_reg|ff_14|Q~q  & !\MAR_reg|ff_15|Q~q ))

	.dataa(\MAR_reg|ff_13|Q~q ),
	.datab(gnd),
	.datac(\MAR_reg|ff_14|Q~q ),
	.datad(\MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0 .lut_mask = 16'h0050;
defparam \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_0|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~0_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hDC98;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w[3] (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3] = (\MAR_reg|ff_14|Q~q  & (\MAR_reg|ff_13|Q~q  & (\memWE~input_o  & !\MAR_reg|ff_15|Q~q )))

	.dataa(\MAR_reg|ff_14|Q~q ),
	.datab(\MAR_reg|ff_13|Q~q ),
	.datac(\memWE~input_o ),
	.datad(\MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w[3] .lut_mask = 16'h0080;
defparam \mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout  = (\MAR_reg|ff_13|Q~q  & (\MAR_reg|ff_14|Q~q  & !\MAR_reg|ff_15|Q~q ))

	.dataa(\MAR_reg|ff_13|Q~q ),
	.datab(gnd),
	.datac(\MAR_reg|ff_14|Q~q ),
	.datad(\MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0 .lut_mask = 16'h00A0;
defparam \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_0|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~1_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & (\mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~0_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hF858;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w[3] (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3] = (\memWE~input_o  & (\MAR_reg|ff_13|Q~q  & (\MAR_reg|ff_14|Q~q  & \MAR_reg|ff_15|Q~q )))

	.dataa(\memWE~input_o ),
	.datab(\MAR_reg|ff_13|Q~q ),
	.datac(\MAR_reg|ff_14|Q~q ),
	.datad(\MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w[3] .lut_mask = 16'h8000;
defparam \mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout  = (\MAR_reg|ff_13|Q~q  & (\MAR_reg|ff_14|Q~q  & \MAR_reg|ff_15|Q~q ))

	.dataa(\MAR_reg|ff_13|Q~q ),
	.datab(gnd),
	.datac(\MAR_reg|ff_14|Q~q ),
	.datad(\MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 .lut_mask = 16'hA000;
defparam \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_0|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w[3] (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3] = (\MAR_reg|ff_14|Q~q  & (!\MAR_reg|ff_13|Q~q  & (\memWE~input_o  & \MAR_reg|ff_15|Q~q )))

	.dataa(\MAR_reg|ff_14|Q~q ),
	.datab(\MAR_reg|ff_13|Q~q ),
	.datac(\memWE~input_o ),
	.datad(\MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w[3] .lut_mask = 16'h2000;
defparam \mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout  = (\MAR_reg|ff_14|Q~q  & (!\MAR_reg|ff_13|Q~q  & \MAR_reg|ff_15|Q~q ))

	.dataa(gnd),
	.datab(\MAR_reg|ff_14|Q~q ),
	.datac(\MAR_reg|ff_13|Q~q ),
	.datad(\MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 .lut_mask = 16'h0C00;
defparam \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_0|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3] (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3] = (\memWE~input_o  & (\MAR_reg|ff_15|Q~q  & (!\MAR_reg|ff_14|Q~q  & !\MAR_reg|ff_13|Q~q )))

	.dataa(\memWE~input_o ),
	.datab(\MAR_reg|ff_15|Q~q ),
	.datac(\MAR_reg|ff_14|Q~q ),
	.datad(\MAR_reg|ff_13|Q~q ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3] .lut_mask = 16'h0008;
defparam \mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout  = (!\MAR_reg|ff_14|Q~q  & (!\MAR_reg|ff_13|Q~q  & \MAR_reg|ff_15|Q~q ))

	.dataa(gnd),
	.datab(\MAR_reg|ff_14|Q~q ),
	.datac(\MAR_reg|ff_13|Q~q ),
	.datad(\MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 .lut_mask = 16'h0300;
defparam \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_0|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w[3] (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3] = (\memWE~input_o  & (\MAR_reg|ff_15|Q~q  & (!\MAR_reg|ff_14|Q~q  & \MAR_reg|ff_13|Q~q )))

	.dataa(\memWE~input_o ),
	.datab(\MAR_reg|ff_15|Q~q ),
	.datac(\MAR_reg|ff_14|Q~q ),
	.datad(\MAR_reg|ff_13|Q~q ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w[3] .lut_mask = 16'h0800;
defparam \mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout  = (\MAR_reg|ff_13|Q~q  & (!\MAR_reg|ff_14|Q~q  & \MAR_reg|ff_15|Q~q ))

	.dataa(\MAR_reg|ff_13|Q~q ),
	.datab(gnd),
	.datac(\MAR_reg|ff_14|Q~q ),
	.datad(\MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 .lut_mask = 16'h0A00;
defparam \mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_0|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~2_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hF2C2;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~3_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout )) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ))))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~2_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hDDA0;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
cycloneive_lcell_comb \MDRIn[0]~2 (
// Equation(s):
// \MDRIn[0]~2_combout  = (\MDRIn[0]~1_combout  & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~3_combout )) # (!\Equal0~0_combout ))) # (!\MDRIn[0]~1_combout  & (\Equal0~0_combout  & (\mem_inst|altsyncram_component|auto_generated|mux2|_~1_combout 
// )))

	.dataa(\MDRIn[0]~1_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cin(gnd),
	.combout(\MDRIn[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[0]~2 .lut_mask = 16'hEA62;
defparam \MDRIn[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N8
cycloneive_lcell_comb \MDRIn[1]~3 (
// Equation(s):
// \MDRIn[1]~3_combout  = (\selMDR[0]~input_o ) # (!\selMDR[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\selMDR[1]~input_o ),
	.datad(\selMDR[0]~input_o ),
	.cin(gnd),
	.combout(\MDRIn[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[1]~3 .lut_mask = 16'hFF0F;
defparam \MDRIn[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \MDRIn[1]~3clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MDRIn[1]~3_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MDRIn[1]~3clkctrl_outclk ));
// synopsys translate_off
defparam \MDRIn[1]~3clkctrl .clock_type = "global clock";
defparam \MDRIn[1]~3clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
cycloneive_lcell_comb \MDRIn[0] (
// Equation(s):
// MDRIn[0] = (GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & (\MDRIn[0]~2_combout )) # (!GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & ((MDRIn[0])))

	.dataa(\MDRIn[0]~2_combout ),
	.datab(MDRIn[0]),
	.datac(gnd),
	.datad(\MDRIn[1]~3clkctrl_outclk ),
	.cin(gnd),
	.combout(MDRIn[0]),
	.cout());
// synopsys translate_off
defparam \MDRIn[0] .lut_mask = 16'hAACC;
defparam \MDRIn[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
cycloneive_lcell_comb \MDR_reg|ff_0|Add0~0 (
// Equation(s):
// \MDR_reg|ff_0|Add0~0_combout  = (\ldMDR~input_o  & ((MDRIn[0]))) # (!\ldMDR~input_o  & (\MDR_reg|ff_0|Q~q ))

	.dataa(gnd),
	.datab(\ldMDR~input_o ),
	.datac(\MDR_reg|ff_0|Q~q ),
	.datad(MDRIn[0]),
	.cin(gnd),
	.combout(\MDR_reg|ff_0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_reg|ff_0|Add0~0 .lut_mask = 16'hFC30;
defparam \MDR_reg|ff_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N29
dffeas \MDR_reg|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MDR_reg|ff_0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|ff_0|Q .is_wysiwyg = "true";
defparam \MDR_reg|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \MDRSpcIn[1]~input (
	.i(MDRSpcIn[1]),
	.ibar(gnd),
	.o(\MDRSpcIn[1]~input_o ));
// synopsys translate_off
defparam \MDRSpcIn[1]~input .bus_hold = "false";
defparam \MDRSpcIn[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_1|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_1|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_1|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~4_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hD9C8;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_1|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~5_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & (\mem_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~4_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hF858;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
cycloneive_lcell_comb \MDRIn[1]~4 (
// Equation(s):
// \MDRIn[1]~4_combout  = (\Equal0~0_combout  & (((\MDRIn[1]~0_combout ) # (\mem_inst|altsyncram_component|auto_generated|mux2|_~5_combout )))) # (!\Equal0~0_combout  & (\MDRSpcIn[1]~input_o  & (!\MDRIn[1]~0_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\MDRSpcIn[1]~input_o ),
	.datac(\MDRIn[1]~0_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cin(gnd),
	.combout(\MDRIn[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[1]~4 .lut_mask = 16'hAEA4;
defparam \MDRIn[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_1|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_1|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_1|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_1|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~6_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\mem_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hF4A4;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~7_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ))) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & (\mem_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~6_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hF388;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
cycloneive_lcell_comb \MDRIn[1]~5 (
// Equation(s):
// \MDRIn[1]~5_combout  = (\MDRIn[1]~0_combout  & ((\MDRIn[1]~4_combout  & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~7_combout ))) # (!\MDRIn[1]~4_combout  & (\Bus[1]~input_o )))) # (!\MDRIn[1]~0_combout  & (((\MDRIn[1]~4_combout ))))

	.dataa(\MDRIn[1]~0_combout ),
	.datab(\Bus[1]~input_o ),
	.datac(\MDRIn[1]~4_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cin(gnd),
	.combout(\MDRIn[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[1]~5 .lut_mask = 16'hF858;
defparam \MDRIn[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
cycloneive_lcell_comb \MDRIn[1] (
// Equation(s):
// MDRIn[1] = (GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & ((\MDRIn[1]~5_combout ))) # (!GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & (MDRIn[1]))

	.dataa(MDRIn[1]),
	.datab(\MDRIn[1]~5_combout ),
	.datac(gnd),
	.datad(\MDRIn[1]~3clkctrl_outclk ),
	.cin(gnd),
	.combout(MDRIn[1]),
	.cout());
// synopsys translate_off
defparam \MDRIn[1] .lut_mask = 16'hCCAA;
defparam \MDRIn[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
cycloneive_lcell_comb \MDR_reg|ff_1|Add0~0 (
// Equation(s):
// \MDR_reg|ff_1|Add0~0_combout  = (\ldMDR~input_o  & ((MDRIn[1]))) # (!\ldMDR~input_o  & (\MDR_reg|ff_1|Q~q ))

	.dataa(gnd),
	.datab(\ldMDR~input_o ),
	.datac(\MDR_reg|ff_1|Q~q ),
	.datad(MDRIn[1]),
	.cin(gnd),
	.combout(\MDR_reg|ff_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_reg|ff_1|Add0~0 .lut_mask = 16'hFC30;
defparam \MDR_reg|ff_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N15
dffeas \MDR_reg|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MDR_reg|ff_1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|ff_1|Q .is_wysiwyg = "true";
defparam \MDR_reg|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N1
cycloneive_io_ibuf \MDRSpcIn[2]~input (
	.i(MDRSpcIn[2]),
	.ibar(gnd),
	.o(\MDRSpcIn[2]~input_o ));
// synopsys translate_off
defparam \MDRSpcIn[2]~input .bus_hold = "false";
defparam \MDRSpcIn[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \MDRIn[2]~6 (
// Equation(s):
// \MDRIn[2]~6_combout  = (\MDRIn[1]~0_combout  & (((\Bus[2]~input_o ) # (\Equal0~0_combout )))) # (!\MDRIn[1]~0_combout  & (\MDRSpcIn[2]~input_o  & ((!\Equal0~0_combout ))))

	.dataa(\MDRSpcIn[2]~input_o ),
	.datab(\Bus[2]~input_o ),
	.datac(\MDRIn[1]~0_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\MDRIn[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[2]~6 .lut_mask = 16'hF0CA;
defparam \MDRIn[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_2|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_2|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_2|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~8_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hCEC2;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_2|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~9_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~8_combout  & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~8_combout  & (\mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~8_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'hF858;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_2|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_2|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~10_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ) # 
// ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hCBC8;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_2|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_2|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~11_combout  = (\mem_inst|altsyncram_component|auto_generated|mux2|_~10_combout  & (((\mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout )) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~10_combout  & (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'hE6A2;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \MDRIn[2]~7 (
// Equation(s):
// \MDRIn[2]~7_combout  = (\Equal0~0_combout  & ((\MDRIn[2]~6_combout  & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~11_combout ))) # (!\MDRIn[2]~6_combout  & (\mem_inst|altsyncram_component|auto_generated|mux2|_~9_combout )))) # 
// (!\Equal0~0_combout  & (\MDRIn[2]~6_combout ))

	.dataa(\Equal0~0_combout ),
	.datab(\MDRIn[2]~6_combout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cin(gnd),
	.combout(\MDRIn[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[2]~7 .lut_mask = 16'hEC64;
defparam \MDRIn[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \MDRIn[2] (
// Equation(s):
// MDRIn[2] = (GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & ((\MDRIn[2]~7_combout ))) # (!GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & (MDRIn[2]))

	.dataa(MDRIn[2]),
	.datab(gnd),
	.datac(\MDRIn[2]~7_combout ),
	.datad(\MDRIn[1]~3clkctrl_outclk ),
	.cin(gnd),
	.combout(MDRIn[2]),
	.cout());
// synopsys translate_off
defparam \MDRIn[2] .lut_mask = 16'hF0AA;
defparam \MDRIn[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \MDR_reg|ff_2|Add0~0 (
// Equation(s):
// \MDR_reg|ff_2|Add0~0_combout  = (\ldMDR~input_o  & ((MDRIn[2]))) # (!\ldMDR~input_o  & (\MDR_reg|ff_2|Q~q ))

	.dataa(gnd),
	.datab(\ldMDR~input_o ),
	.datac(\MDR_reg|ff_2|Q~q ),
	.datad(MDRIn[2]),
	.cin(gnd),
	.combout(\MDR_reg|ff_2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_reg|ff_2|Add0~0 .lut_mask = 16'hFC30;
defparam \MDR_reg|ff_2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N5
dffeas \MDR_reg|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MDR_reg|ff_2|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|ff_2|Q .is_wysiwyg = "true";
defparam \MDR_reg|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N22
cycloneive_io_ibuf \MDRSpcIn[3]~input (
	.i(MDRSpcIn[3]),
	.ibar(gnd),
	.o(\MDRSpcIn[3]~input_o ));
// synopsys translate_off
defparam \MDRSpcIn[3]~input .bus_hold = "false";
defparam \MDRSpcIn[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_3|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_3|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_3|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_3|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~12_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hD9C8;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~13_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & (\mem_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~12_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hF588;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \MDRIn[3]~8 (
// Equation(s):
// \MDRIn[3]~8_combout  = (\MDRIn[1]~0_combout  & (\Equal0~0_combout )) # (!\MDRIn[1]~0_combout  & ((\Equal0~0_combout  & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~13_combout ))) # (!\Equal0~0_combout  & (\MDRSpcIn[3]~input_o ))))

	.dataa(\MDRIn[1]~0_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\MDRSpcIn[3]~input_o ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cin(gnd),
	.combout(\MDRIn[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[3]~8 .lut_mask = 16'hDC98;
defparam \MDRIn[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_3|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_3|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~14_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) # (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout )))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hBA98;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_3|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_3|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~15_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & (\mem_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem_inst|altsyncram_component|auto_generated|mux2|_~14_combout ))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\mem_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hEC64;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \MDRIn[3]~9 (
// Equation(s):
// \MDRIn[3]~9_combout  = (\MDRIn[3]~8_combout  & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~15_combout ) # (!\MDRIn[1]~0_combout )))) # (!\MDRIn[3]~8_combout  & (\Bus[3]~input_o  & (\MDRIn[1]~0_combout )))

	.dataa(\MDRIn[3]~8_combout ),
	.datab(\Bus[3]~input_o ),
	.datac(\MDRIn[1]~0_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cin(gnd),
	.combout(\MDRIn[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[3]~9 .lut_mask = 16'hEA4A;
defparam \MDRIn[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \MDRIn[3] (
// Equation(s):
// MDRIn[3] = (GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & (\MDRIn[3]~9_combout )) # (!GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & ((MDRIn[3])))

	.dataa(\MDRIn[3]~9_combout ),
	.datab(MDRIn[3]),
	.datac(gnd),
	.datad(\MDRIn[1]~3clkctrl_outclk ),
	.cin(gnd),
	.combout(MDRIn[3]),
	.cout());
// synopsys translate_off
defparam \MDRIn[3] .lut_mask = 16'hAACC;
defparam \MDRIn[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \MDR_reg|ff_3|Add0~0 (
// Equation(s):
// \MDR_reg|ff_3|Add0~0_combout  = (\ldMDR~input_o  & ((MDRIn[3]))) # (!\ldMDR~input_o  & (\MDR_reg|ff_3|Q~q ))

	.dataa(gnd),
	.datab(\ldMDR~input_o ),
	.datac(\MDR_reg|ff_3|Q~q ),
	.datad(MDRIn[3]),
	.cin(gnd),
	.combout(\MDR_reg|ff_3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_reg|ff_3|Add0~0 .lut_mask = 16'hFC30;
defparam \MDR_reg|ff_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N3
dffeas \MDR_reg|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MDR_reg|ff_3|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|ff_3|Q .is_wysiwyg = "true";
defparam \MDR_reg|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N22
cycloneive_io_ibuf \MDRSpcIn[4]~input (
	.i(MDRSpcIn[4]),
	.ibar(gnd),
	.o(\MDRSpcIn[4]~input_o ));
// synopsys translate_off
defparam \MDRSpcIn[4]~input .bus_hold = "false";
defparam \MDRSpcIn[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \MDRIn[4]~10 (
// Equation(s):
// \MDRIn[4]~10_combout  = (\MDRIn[1]~0_combout  & ((\Bus[4]~input_o ) # ((\Equal0~0_combout )))) # (!\MDRIn[1]~0_combout  & (((!\Equal0~0_combout  & \MDRSpcIn[4]~input_o ))))

	.dataa(\Bus[4]~input_o ),
	.datab(\MDRIn[1]~0_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\MDRSpcIn[4]~input_o ),
	.cin(gnd),
	.combout(\MDRIn[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[4]~10 .lut_mask = 16'hCBC8;
defparam \MDRIn[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_4|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_4|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_4|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_4|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~18_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout )))) # (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hB9A8;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~19_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout )) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ))))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~18_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hBBC0;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_4|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_4|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_4|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~16_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hDC98;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_4|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~17_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & (\mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~16_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hF858;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \MDRIn[4]~11 (
// Equation(s):
// \MDRIn[4]~11_combout  = (\MDRIn[4]~10_combout  & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~19_combout ) # ((!\Equal0~0_combout )))) # (!\MDRIn[4]~10_combout  & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~17_combout  & 
// \Equal0~0_combout ))))

	.dataa(\MDRIn[4]~10_combout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\MDRIn[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[4]~11 .lut_mask = 16'hD8AA;
defparam \MDRIn[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \MDRIn[4] (
// Equation(s):
// MDRIn[4] = (GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & ((\MDRIn[4]~11_combout ))) # (!GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & (MDRIn[4]))

	.dataa(gnd),
	.datab(MDRIn[4]),
	.datac(\MDRIn[4]~11_combout ),
	.datad(\MDRIn[1]~3clkctrl_outclk ),
	.cin(gnd),
	.combout(MDRIn[4]),
	.cout());
// synopsys translate_off
defparam \MDRIn[4] .lut_mask = 16'hF0CC;
defparam \MDRIn[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \MDR_reg|ff_4|Add0~0 (
// Equation(s):
// \MDR_reg|ff_4|Add0~0_combout  = (\ldMDR~input_o  & ((MDRIn[4]))) # (!\ldMDR~input_o  & (\MDR_reg|ff_4|Q~q ))

	.dataa(gnd),
	.datab(\ldMDR~input_o ),
	.datac(\MDR_reg|ff_4|Q~q ),
	.datad(MDRIn[4]),
	.cin(gnd),
	.combout(\MDR_reg|ff_4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_reg|ff_4|Add0~0 .lut_mask = 16'hFC30;
defparam \MDR_reg|ff_4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N13
dffeas \MDR_reg|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MDR_reg|ff_4|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|ff_4|Q .is_wysiwyg = "true";
defparam \MDR_reg|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N22
cycloneive_io_ibuf \MDRSpcIn[5]~input (
	.i(MDRSpcIn[5]),
	.ibar(gnd),
	.o(\MDRSpcIn[5]~input_o ));
// synopsys translate_off
defparam \MDRSpcIn[5]~input .bus_hold = "false";
defparam \MDRSpcIn[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_5|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_5|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_5|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_5|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~20_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )))) # (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hB9A8;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~21_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout )) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ))))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~20_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hBBC0;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \MDRIn[5]~12 (
// Equation(s):
// \MDRIn[5]~12_combout  = (\MDRIn[1]~0_combout  & (((\Equal0~0_combout )))) # (!\MDRIn[1]~0_combout  & ((\Equal0~0_combout  & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~21_combout ))) # (!\Equal0~0_combout  & (\MDRSpcIn[5]~input_o ))))

	.dataa(\MDRSpcIn[5]~input_o ),
	.datab(\MDRIn[1]~0_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cin(gnd),
	.combout(\MDRIn[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[5]~12 .lut_mask = 16'hF2C2;
defparam \MDRIn[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_5|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_5|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_5|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_5|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~22_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ) # 
// ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \mem_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hADA8;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~23_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~22_combout  & 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout )) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~22_combout  & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ))))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~22_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'hBBC0;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \MDRIn[5]~13 (
// Equation(s):
// \MDRIn[5]~13_combout  = (\MDRIn[5]~12_combout  & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~23_combout ) # (!\MDRIn[1]~0_combout )))) # (!\MDRIn[5]~12_combout  & (\Bus[5]~input_o  & (\MDRIn[1]~0_combout )))

	.dataa(\Bus[5]~input_o ),
	.datab(\MDRIn[5]~12_combout ),
	.datac(\MDRIn[1]~0_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cin(gnd),
	.combout(\MDRIn[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[5]~13 .lut_mask = 16'hEC2C;
defparam \MDRIn[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \MDRIn[5] (
// Equation(s):
// MDRIn[5] = (GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & (\MDRIn[5]~13_combout )) # (!GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & ((MDRIn[5])))

	.dataa(\MDRIn[5]~13_combout ),
	.datab(MDRIn[5]),
	.datac(gnd),
	.datad(\MDRIn[1]~3clkctrl_outclk ),
	.cin(gnd),
	.combout(MDRIn[5]),
	.cout());
// synopsys translate_off
defparam \MDRIn[5] .lut_mask = 16'hAACC;
defparam \MDRIn[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \MDR_reg|ff_5|Add0~0 (
// Equation(s):
// \MDR_reg|ff_5|Add0~0_combout  = (\ldMDR~input_o  & ((MDRIn[5]))) # (!\ldMDR~input_o  & (\MDR_reg|ff_5|Q~q ))

	.dataa(\ldMDR~input_o ),
	.datab(gnd),
	.datac(\MDR_reg|ff_5|Q~q ),
	.datad(MDRIn[5]),
	.cin(gnd),
	.combout(\MDR_reg|ff_5|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_reg|ff_5|Add0~0 .lut_mask = 16'hFA50;
defparam \MDR_reg|ff_5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N9
dffeas \MDR_reg|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MDR_reg|ff_5|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|ff_5|Q .is_wysiwyg = "true";
defparam \MDR_reg|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N1
cycloneive_io_ibuf \MDRSpcIn[6]~input (
	.i(MDRSpcIn[6]),
	.ibar(gnd),
	.o(\MDRSpcIn[6]~input_o ));
// synopsys translate_off
defparam \MDRSpcIn[6]~input .bus_hold = "false";
defparam \MDRSpcIn[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N18
cycloneive_lcell_comb \MDRIn[6]~14 (
// Equation(s):
// \MDRIn[6]~14_combout  = (\Equal0~0_combout  & (((\MDRIn[1]~0_combout )))) # (!\Equal0~0_combout  & ((\MDRIn[1]~0_combout  & ((\Bus[6]~input_o ))) # (!\MDRIn[1]~0_combout  & (\MDRSpcIn[6]~input_o ))))

	.dataa(\MDRSpcIn[6]~input_o ),
	.datab(\Equal0~0_combout ),
	.datac(\Bus[6]~input_o ),
	.datad(\MDRIn[1]~0_combout ),
	.cin(gnd),
	.combout(\MDRIn[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[6]~14 .lut_mask = 16'hFC22;
defparam \MDRIn[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_6|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_6|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_6|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N4
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~26_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout )) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout )))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hD9C8;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_6|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N2
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~27_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & (\mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~26_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hF858;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_6|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_6|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~24_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hDC98;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_6|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_6|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~25_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~24_combout  & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~24_combout  & (\mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|mux2|_~24_combout ))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hEC64;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N24
cycloneive_lcell_comb \MDRIn[6]~15 (
// Equation(s):
// \MDRIn[6]~15_combout  = (\MDRIn[6]~14_combout  & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~27_combout ) # ((!\Equal0~0_combout )))) # (!\MDRIn[6]~14_combout  & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~25_combout  & 
// \Equal0~0_combout ))))

	.dataa(\MDRIn[6]~14_combout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\MDRIn[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[6]~15 .lut_mask = 16'hD8AA;
defparam \MDRIn[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N10
cycloneive_lcell_comb \MDRIn[6] (
// Equation(s):
// MDRIn[6] = (GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & (\MDRIn[6]~15_combout )) # (!GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & ((MDRIn[6])))

	.dataa(\MDRIn[6]~15_combout ),
	.datab(gnd),
	.datac(MDRIn[6]),
	.datad(\MDRIn[1]~3clkctrl_outclk ),
	.cin(gnd),
	.combout(MDRIn[6]),
	.cout());
// synopsys translate_off
defparam \MDRIn[6] .lut_mask = 16'hAAF0;
defparam \MDRIn[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N28
cycloneive_lcell_comb \MDR_reg|ff_6|Add0~0 (
// Equation(s):
// \MDR_reg|ff_6|Add0~0_combout  = (\ldMDR~input_o  & ((MDRIn[6]))) # (!\ldMDR~input_o  & (\MDR_reg|ff_6|Q~q ))

	.dataa(\ldMDR~input_o ),
	.datab(gnd),
	.datac(\MDR_reg|ff_6|Q~q ),
	.datad(MDRIn[6]),
	.cin(gnd),
	.combout(\MDR_reg|ff_6|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_reg|ff_6|Add0~0 .lut_mask = 16'hFA50;
defparam \MDR_reg|ff_6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N29
dffeas \MDR_reg|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MDR_reg|ff_6|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|ff_6|Q .is_wysiwyg = "true";
defparam \MDR_reg|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \MDRSpcIn[7]~input (
	.i(MDRSpcIn[7]),
	.ibar(gnd),
	.o(\MDRSpcIn[7]~input_o ));
// synopsys translate_off
defparam \MDRSpcIn[7]~input .bus_hold = "false";
defparam \MDRSpcIn[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_7|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_7|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_7|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~28_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )))) # (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hBA98;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_7|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~29_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~28_combout  & 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~28_combout  & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~28_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hBCB0;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \MDRIn[7]~16 (
// Equation(s):
// \MDRIn[7]~16_combout  = (\MDRIn[1]~0_combout  & (((\Equal0~0_combout )))) # (!\MDRIn[1]~0_combout  & ((\Equal0~0_combout  & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~29_combout ))) # (!\Equal0~0_combout  & (\MDRSpcIn[7]~input_o ))))

	.dataa(\MDRSpcIn[7]~input_o ),
	.datab(\MDRIn[1]~0_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cin(gnd),
	.combout(\MDRIn[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[7]~16 .lut_mask = 16'hF2C2;
defparam \MDRIn[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_7|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_7|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_7|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~30_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout )))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hD9C8;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_7|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~31_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~30_combout  & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ))) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~30_combout  & (\mem_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout )))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~30_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hF838;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \MDRIn[7]~17 (
// Equation(s):
// \MDRIn[7]~17_combout  = (\MDRIn[7]~16_combout  & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~31_combout ) # (!\MDRIn[1]~0_combout )))) # (!\MDRIn[7]~16_combout  & (\Bus[7]~input_o  & (\MDRIn[1]~0_combout )))

	.dataa(\Bus[7]~input_o ),
	.datab(\MDRIn[7]~16_combout ),
	.datac(\MDRIn[1]~0_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cin(gnd),
	.combout(\MDRIn[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[7]~17 .lut_mask = 16'hEC2C;
defparam \MDRIn[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \MDRIn[7] (
// Equation(s):
// MDRIn[7] = (GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & (\MDRIn[7]~17_combout )) # (!GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & ((MDRIn[7])))

	.dataa(\MDRIn[7]~17_combout ),
	.datab(gnd),
	.datac(MDRIn[7]),
	.datad(\MDRIn[1]~3clkctrl_outclk ),
	.cin(gnd),
	.combout(MDRIn[7]),
	.cout());
// synopsys translate_off
defparam \MDRIn[7] .lut_mask = 16'hAAF0;
defparam \MDRIn[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \MDR_reg|ff_7|Add0~0 (
// Equation(s):
// \MDR_reg|ff_7|Add0~0_combout  = (\ldMDR~input_o  & ((MDRIn[7]))) # (!\ldMDR~input_o  & (\MDR_reg|ff_7|Q~q ))

	.dataa(\ldMDR~input_o ),
	.datab(gnd),
	.datac(\MDR_reg|ff_7|Q~q ),
	.datad(MDRIn[7]),
	.cin(gnd),
	.combout(\MDR_reg|ff_7|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_reg|ff_7|Add0~0 .lut_mask = 16'hFA50;
defparam \MDR_reg|ff_7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N11
dffeas \MDR_reg|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MDR_reg|ff_7|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|ff_7|Q .is_wysiwyg = "true";
defparam \MDR_reg|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
cycloneive_io_ibuf \MDRSpcIn[8]~input (
	.i(MDRSpcIn[8]),
	.ibar(gnd),
	.o(\MDRSpcIn[8]~input_o ));
// synopsys translate_off
defparam \MDRSpcIn[8]~input .bus_hold = "false";
defparam \MDRSpcIn[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneive_lcell_comb \MDRIn[8]~18 (
// Equation(s):
// \MDRIn[8]~18_combout  = (\MDRIn[1]~0_combout  & (((\Bus[8]~input_o ) # (\Equal0~0_combout )))) # (!\MDRIn[1]~0_combout  & (\MDRSpcIn[8]~input_o  & ((!\Equal0~0_combout ))))

	.dataa(\MDRSpcIn[8]~input_o ),
	.datab(\Bus[8]~input_o ),
	.datac(\MDRIn[1]~0_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\MDRIn[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[8]~18 .lut_mask = 16'hF0CA;
defparam \MDRIn[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_8|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_8|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_8|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_8|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~32_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'hD9C8;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~33_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~32_combout  & 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~32_combout  & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~32_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'hDDA0;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_8|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_8|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_8|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N8
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~34_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) # (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'hB9A8;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_8|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~35_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~34_combout  & 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout )) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~34_combout  & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ))))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~34_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'hDAD0;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
cycloneive_lcell_comb \MDRIn[8]~19 (
// Equation(s):
// \MDRIn[8]~19_combout  = (\Equal0~0_combout  & ((\MDRIn[8]~18_combout  & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~35_combout ))) # (!\MDRIn[8]~18_combout  & (\mem_inst|altsyncram_component|auto_generated|mux2|_~33_combout )))) # 
// (!\Equal0~0_combout  & (\MDRIn[8]~18_combout ))

	.dataa(\Equal0~0_combout ),
	.datab(\MDRIn[8]~18_combout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cin(gnd),
	.combout(\MDRIn[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[8]~19 .lut_mask = 16'hEC64;
defparam \MDRIn[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneive_lcell_comb \MDRIn[8] (
// Equation(s):
// MDRIn[8] = (GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & ((\MDRIn[8]~19_combout ))) # (!GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & (MDRIn[8]))

	.dataa(gnd),
	.datab(MDRIn[8]),
	.datac(\MDRIn[8]~19_combout ),
	.datad(\MDRIn[1]~3clkctrl_outclk ),
	.cin(gnd),
	.combout(MDRIn[8]),
	.cout());
// synopsys translate_off
defparam \MDRIn[8] .lut_mask = 16'hF0CC;
defparam \MDRIn[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
cycloneive_lcell_comb \MDR_reg|ff_8|Add0~0 (
// Equation(s):
// \MDR_reg|ff_8|Add0~0_combout  = (\ldMDR~input_o  & ((MDRIn[8]))) # (!\ldMDR~input_o  & (\MDR_reg|ff_8|Q~q ))

	.dataa(gnd),
	.datab(\ldMDR~input_o ),
	.datac(\MDR_reg|ff_8|Q~q ),
	.datad(MDRIn[8]),
	.cin(gnd),
	.combout(\MDR_reg|ff_8|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_reg|ff_8|Add0~0 .lut_mask = 16'hFC30;
defparam \MDR_reg|ff_8|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N21
dffeas \MDR_reg|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MDR_reg|ff_8|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|ff_8|Q .is_wysiwyg = "true";
defparam \MDR_reg|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N15
cycloneive_io_ibuf \MDRSpcIn[9]~input (
	.i(MDRSpcIn[9]),
	.ibar(gnd),
	.o(\MDRSpcIn[9]~input_o ));
// synopsys translate_off
defparam \MDRSpcIn[9]~input .bus_hold = "false";
defparam \MDRSpcIn[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_9|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_9|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~36 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~36_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~36 .lut_mask = 16'hD9C8;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_9|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_9|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~37 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~37_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~36_combout  & 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout )) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~36_combout  & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|mux2|_~36_combout ))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~37 .lut_mask = 16'hE6C4;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \MDRIn[9]~20 (
// Equation(s):
// \MDRIn[9]~20_combout  = (\MDRIn[1]~0_combout  & (((\Equal0~0_combout )))) # (!\MDRIn[1]~0_combout  & ((\Equal0~0_combout  & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~37_combout ))) # (!\Equal0~0_combout  & (\MDRSpcIn[9]~input_o ))))

	.dataa(\MDRIn[1]~0_combout ),
	.datab(\MDRSpcIn[9]~input_o ),
	.datac(\Equal0~0_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cin(gnd),
	.combout(\MDRIn[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[9]~20 .lut_mask = 16'hF4A4;
defparam \MDRIn[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_9|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_9|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_9|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~38 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~38_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) # (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  & 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\mem_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~38 .lut_mask = 16'hCEC2;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_9|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~39 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~39_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~38_combout  & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~38_combout  & (\mem_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~38_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\mem_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~39 .lut_mask = 16'hF858;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneive_lcell_comb \MDRIn[9]~21 (
// Equation(s):
// \MDRIn[9]~21_combout  = (\MDRIn[1]~0_combout  & ((\MDRIn[9]~20_combout  & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~39_combout ))) # (!\MDRIn[9]~20_combout  & (\Bus[9]~input_o )))) # (!\MDRIn[1]~0_combout  & (((\MDRIn[9]~20_combout ))))

	.dataa(\Bus[9]~input_o ),
	.datab(\MDRIn[1]~0_combout ),
	.datac(\MDRIn[9]~20_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cin(gnd),
	.combout(\MDRIn[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[9]~21 .lut_mask = 16'hF838;
defparam \MDRIn[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
cycloneive_lcell_comb \MDRIn[9] (
// Equation(s):
// MDRIn[9] = (GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & ((\MDRIn[9]~21_combout ))) # (!GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & (MDRIn[9]))

	.dataa(gnd),
	.datab(MDRIn[9]),
	.datac(\MDRIn[9]~21_combout ),
	.datad(\MDRIn[1]~3clkctrl_outclk ),
	.cin(gnd),
	.combout(MDRIn[9]),
	.cout());
// synopsys translate_off
defparam \MDRIn[9] .lut_mask = 16'hF0CC;
defparam \MDRIn[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \MDR_reg|ff_9|Add0~0 (
// Equation(s):
// \MDR_reg|ff_9|Add0~0_combout  = (\ldMDR~input_o  & ((MDRIn[9]))) # (!\ldMDR~input_o  & (\MDR_reg|ff_9|Q~q ))

	.dataa(\ldMDR~input_o ),
	.datab(gnd),
	.datac(\MDR_reg|ff_9|Q~q ),
	.datad(MDRIn[9]),
	.cin(gnd),
	.combout(\MDR_reg|ff_9|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_reg|ff_9|Add0~0 .lut_mask = 16'hFA50;
defparam \MDR_reg|ff_9|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N29
dffeas \MDR_reg|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MDR_reg|ff_9|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|ff_9|Q .is_wysiwyg = "true";
defparam \MDR_reg|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \MDRSpcIn[10]~input (
	.i(MDRSpcIn[10]),
	.ibar(gnd),
	.o(\MDRSpcIn[10]~input_o ));
// synopsys translate_off
defparam \MDRSpcIn[10]~input .bus_hold = "false";
defparam \MDRSpcIn[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
cycloneive_lcell_comb \MDRIn[10]~22 (
// Equation(s):
// \MDRIn[10]~22_combout  = (\MDRIn[1]~0_combout  & ((\Bus[10]~input_o ) # ((\Equal0~0_combout )))) # (!\MDRIn[1]~0_combout  & (((\MDRSpcIn[10]~input_o  & !\Equal0~0_combout ))))

	.dataa(\Bus[10]~input_o ),
	.datab(\MDRSpcIn[10]~input_o ),
	.datac(\MDRIn[1]~0_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\MDRIn[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[10]~22 .lut_mask = 16'hF0AC;
defparam \MDRIn[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_10|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_10|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_10|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N22
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~40 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~40_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout )) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~40 .lut_mask = 16'hD9C8;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_10|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~41 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~41_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~40_combout  & 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~40_combout  & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~40_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~41 .lut_mask = 16'hDAD0;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_10|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_10|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_10|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~42 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~42_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) # (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout )))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~42 .lut_mask = 16'hBA98;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_10|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~43 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~43_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~42_combout  & 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout )) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~42_combout  & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ))))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~42_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~43 .lut_mask = 16'hBCB0;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneive_lcell_comb \MDRIn[10]~23 (
// Equation(s):
// \MDRIn[10]~23_combout  = (\Equal0~0_combout  & ((\MDRIn[10]~22_combout  & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~43_combout ))) # (!\MDRIn[10]~22_combout  & (\mem_inst|altsyncram_component|auto_generated|mux2|_~41_combout )))) # 
// (!\Equal0~0_combout  & (\MDRIn[10]~22_combout ))

	.dataa(\Equal0~0_combout ),
	.datab(\MDRIn[10]~22_combout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cin(gnd),
	.combout(\MDRIn[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[10]~23 .lut_mask = 16'hEC64;
defparam \MDRIn[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N6
cycloneive_lcell_comb \MDRIn[10] (
// Equation(s):
// MDRIn[10] = (GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & ((\MDRIn[10]~23_combout ))) # (!GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & (MDRIn[10]))

	.dataa(MDRIn[10]),
	.datab(gnd),
	.datac(\MDRIn[10]~23_combout ),
	.datad(\MDRIn[1]~3clkctrl_outclk ),
	.cin(gnd),
	.combout(MDRIn[10]),
	.cout());
// synopsys translate_off
defparam \MDRIn[10] .lut_mask = 16'hF0AA;
defparam \MDRIn[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N30
cycloneive_lcell_comb \MDR_reg|ff_10|Add0~0 (
// Equation(s):
// \MDR_reg|ff_10|Add0~0_combout  = (\ldMDR~input_o  & ((MDRIn[10]))) # (!\ldMDR~input_o  & (\MDR_reg|ff_10|Q~q ))

	.dataa(gnd),
	.datab(\ldMDR~input_o ),
	.datac(\MDR_reg|ff_10|Q~q ),
	.datad(MDRIn[10]),
	.cin(gnd),
	.combout(\MDR_reg|ff_10|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_reg|ff_10|Add0~0 .lut_mask = 16'hFC30;
defparam \MDR_reg|ff_10|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N31
dffeas \MDR_reg|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MDR_reg|ff_10|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|ff_10|Q .is_wysiwyg = "true";
defparam \MDR_reg|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
cycloneive_io_ibuf \MDRSpcIn[11]~input (
	.i(MDRSpcIn[11]),
	.ibar(gnd),
	.o(\MDRSpcIn[11]~input_o ));
// synopsys translate_off
defparam \MDRSpcIn[11]~input .bus_hold = "false";
defparam \MDRSpcIn[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_11|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_11|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_11|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_11|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~44 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~44_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~44 .lut_mask = 16'hDC98;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~45 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~45_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~44_combout  & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~44_combout  & (\mem_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~44_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~45 .lut_mask = 16'hF388;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \MDRIn[11]~24 (
// Equation(s):
// \MDRIn[11]~24_combout  = (\Equal0~0_combout  & (((\MDRIn[1]~0_combout ) # (\mem_inst|altsyncram_component|auto_generated|mux2|_~45_combout )))) # (!\Equal0~0_combout  & (\MDRSpcIn[11]~input_o  & (!\MDRIn[1]~0_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\MDRSpcIn[11]~input_o ),
	.datac(\MDRIn[1]~0_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cin(gnd),
	.combout(\MDRIn[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[11]~24 .lut_mask = 16'hAEA4;
defparam \MDRIn[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_11|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_11|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_11|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~46 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~46_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ) # 
// ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \mem_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~46 .lut_mask = 16'hCBC8;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_11|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~47 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~47_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~46_combout  & 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout )) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~46_combout  & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ))))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~46_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~47 .lut_mask = 16'hBCB0;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \MDRIn[11]~25 (
// Equation(s):
// \MDRIn[11]~25_combout  = (\MDRIn[1]~0_combout  & ((\MDRIn[11]~24_combout  & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~47_combout ))) # (!\MDRIn[11]~24_combout  & (\Bus[11]~input_o )))) # (!\MDRIn[1]~0_combout  & (((\MDRIn[11]~24_combout ))))

	.dataa(\Bus[11]~input_o ),
	.datab(\MDRIn[1]~0_combout ),
	.datac(\MDRIn[11]~24_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.cin(gnd),
	.combout(\MDRIn[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[11]~25 .lut_mask = 16'hF838;
defparam \MDRIn[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \MDRIn[11] (
// Equation(s):
// MDRIn[11] = (GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & ((\MDRIn[11]~25_combout ))) # (!GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & (MDRIn[11]))

	.dataa(gnd),
	.datab(MDRIn[11]),
	.datac(\MDRIn[11]~25_combout ),
	.datad(\MDRIn[1]~3clkctrl_outclk ),
	.cin(gnd),
	.combout(MDRIn[11]),
	.cout());
// synopsys translate_off
defparam \MDRIn[11] .lut_mask = 16'hF0CC;
defparam \MDRIn[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneive_lcell_comb \MDR_reg|ff_11|Add0~0 (
// Equation(s):
// \MDR_reg|ff_11|Add0~0_combout  = (\ldMDR~input_o  & ((MDRIn[11]))) # (!\ldMDR~input_o  & (\MDR_reg|ff_11|Q~q ))

	.dataa(gnd),
	.datab(\ldMDR~input_o ),
	.datac(\MDR_reg|ff_11|Q~q ),
	.datad(MDRIn[11]),
	.cin(gnd),
	.combout(\MDR_reg|ff_11|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_reg|ff_11|Add0~0 .lut_mask = 16'hFC30;
defparam \MDR_reg|ff_11|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N1
dffeas \MDR_reg|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MDR_reg|ff_11|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|ff_11|Q .is_wysiwyg = "true";
defparam \MDR_reg|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_12|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_12|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_12|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_12|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~48 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~48_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~48 .lut_mask = 16'hDC98;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~49 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~49_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~48_combout  & 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout )) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~48_combout  & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ))))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~48_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~49 .lut_mask = 16'hDDA0;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_12|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_12|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~50 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~50_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) # (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~50 .lut_mask = 16'hB9A8;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_12|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_12|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~51 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~51_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~50_combout  & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~50_combout  & (\mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem_inst|altsyncram_component|auto_generated|mux2|_~50_combout ))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\mem_inst|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~51 .lut_mask = 16'hEC64;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cycloneive_io_ibuf \MDRSpcIn[12]~input (
	.i(MDRSpcIn[12]),
	.ibar(gnd),
	.o(\MDRSpcIn[12]~input_o ));
// synopsys translate_off
defparam \MDRSpcIn[12]~input .bus_hold = "false";
defparam \MDRSpcIn[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \MDRIn[12]~26 (
// Equation(s):
// \MDRIn[12]~26_combout  = (\Equal0~0_combout  & (((\MDRIn[1]~0_combout )))) # (!\Equal0~0_combout  & ((\MDRIn[1]~0_combout  & ((\Bus[12]~input_o ))) # (!\MDRIn[1]~0_combout  & (\MDRSpcIn[12]~input_o ))))

	.dataa(\Equal0~0_combout ),
	.datab(\MDRSpcIn[12]~input_o ),
	.datac(\Bus[12]~input_o ),
	.datad(\MDRIn[1]~0_combout ),
	.cin(gnd),
	.combout(\MDRIn[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[12]~26 .lut_mask = 16'hFA44;
defparam \MDRIn[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \MDRIn[12]~27 (
// Equation(s):
// \MDRIn[12]~27_combout  = (\MDRIn[12]~26_combout  & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~51_combout ) # (!\Equal0~0_combout )))) # (!\MDRIn[12]~26_combout  & (\mem_inst|altsyncram_component|auto_generated|mux2|_~49_combout  & 
// ((\Equal0~0_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.datac(\MDRIn[12]~26_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\MDRIn[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[12]~27 .lut_mask = 16'hCAF0;
defparam \MDRIn[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
cycloneive_lcell_comb \MDRIn[12] (
// Equation(s):
// MDRIn[12] = (GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & ((\MDRIn[12]~27_combout ))) # (!GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & (MDRIn[12]))

	.dataa(gnd),
	.datab(MDRIn[12]),
	.datac(\MDRIn[12]~27_combout ),
	.datad(\MDRIn[1]~3clkctrl_outclk ),
	.cin(gnd),
	.combout(MDRIn[12]),
	.cout());
// synopsys translate_off
defparam \MDRIn[12] .lut_mask = 16'hF0CC;
defparam \MDRIn[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \MDR_reg|ff_12|Add0~0 (
// Equation(s):
// \MDR_reg|ff_12|Add0~0_combout  = (\ldMDR~input_o  & ((MDRIn[12]))) # (!\ldMDR~input_o  & (\MDR_reg|ff_12|Q~q ))

	.dataa(gnd),
	.datab(\ldMDR~input_o ),
	.datac(\MDR_reg|ff_12|Q~q ),
	.datad(MDRIn[12]),
	.cin(gnd),
	.combout(\MDR_reg|ff_12|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_reg|ff_12|Add0~0 .lut_mask = 16'hFC30;
defparam \MDR_reg|ff_12|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N5
dffeas \MDR_reg|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MDR_reg|ff_12|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|ff_12|Q .is_wysiwyg = "true";
defparam \MDR_reg|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \MDRSpcIn[13]~input (
	.i(MDRSpcIn[13]),
	.ibar(gnd),
	.o(\MDRSpcIn[13]~input_o ));
// synopsys translate_off
defparam \MDRSpcIn[13]~input .bus_hold = "false";
defparam \MDRSpcIn[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_13|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_13|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_13|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_13|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~52 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~52_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~52 .lut_mask = 16'hFA44;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~53 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~53_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~52_combout  & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~52_combout  & (\mem_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~52_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~53 .lut_mask = 16'hF388;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneive_lcell_comb \MDRIn[13]~28 (
// Equation(s):
// \MDRIn[13]~28_combout  = (\Equal0~0_combout  & (((\MDRIn[1]~0_combout ) # (\mem_inst|altsyncram_component|auto_generated|mux2|_~53_combout )))) # (!\Equal0~0_combout  & (\MDRSpcIn[13]~input_o  & (!\MDRIn[1]~0_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\MDRSpcIn[13]~input_o ),
	.datac(\MDRIn[1]~0_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.cin(gnd),
	.combout(\MDRIn[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[13]~28 .lut_mask = 16'hAEA4;
defparam \MDRIn[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_13|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_13|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_13|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~54 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~54_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout )))) # (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  & 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\mem_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~54 .lut_mask = 16'hCEC2;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_13|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~55 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~55_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~54_combout  & 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout )) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~54_combout  & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ))))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~54_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~55 .lut_mask = 16'hBCB0;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
cycloneive_lcell_comb \MDRIn[13]~29 (
// Equation(s):
// \MDRIn[13]~29_combout  = (\MDRIn[13]~28_combout  & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~55_combout ) # (!\MDRIn[1]~0_combout )))) # (!\MDRIn[13]~28_combout  & (\Bus[13]~input_o  & (\MDRIn[1]~0_combout )))

	.dataa(\Bus[13]~input_o ),
	.datab(\MDRIn[13]~28_combout ),
	.datac(\MDRIn[1]~0_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cin(gnd),
	.combout(\MDRIn[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[13]~29 .lut_mask = 16'hEC2C;
defparam \MDRIn[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
cycloneive_lcell_comb \MDRIn[13] (
// Equation(s):
// MDRIn[13] = (GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & (\MDRIn[13]~29_combout )) # (!GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & ((MDRIn[13])))

	.dataa(\MDRIn[13]~29_combout ),
	.datab(MDRIn[13]),
	.datac(gnd),
	.datad(\MDRIn[1]~3clkctrl_outclk ),
	.cin(gnd),
	.combout(MDRIn[13]),
	.cout());
// synopsys translate_off
defparam \MDRIn[13] .lut_mask = 16'hAACC;
defparam \MDRIn[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
cycloneive_lcell_comb \MDR_reg|ff_13|Add0~0 (
// Equation(s):
// \MDR_reg|ff_13|Add0~0_combout  = (\ldMDR~input_o  & ((MDRIn[13]))) # (!\ldMDR~input_o  & (\MDR_reg|ff_13|Q~q ))

	.dataa(gnd),
	.datab(\ldMDR~input_o ),
	.datac(\MDR_reg|ff_13|Q~q ),
	.datad(MDRIn[13]),
	.cin(gnd),
	.combout(\MDR_reg|ff_13|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_reg|ff_13|Add0~0 .lut_mask = 16'hFC30;
defparam \MDR_reg|ff_13|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N9
dffeas \MDR_reg|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MDR_reg|ff_13|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|ff_13|Q .is_wysiwyg = "true";
defparam \MDR_reg|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
cycloneive_io_ibuf \MDRSpcIn[14]~input (
	.i(MDRSpcIn[14]),
	.ibar(gnd),
	.o(\MDRSpcIn[14]~input_o ));
// synopsys translate_off
defparam \MDRSpcIn[14]~input .bus_hold = "false";
defparam \MDRSpcIn[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N26
cycloneive_lcell_comb \MDRIn[14]~30 (
// Equation(s):
// \MDRIn[14]~30_combout  = (\MDRIn[1]~0_combout  & (((\Bus[14]~input_o ) # (\Equal0~0_combout )))) # (!\MDRIn[1]~0_combout  & (\MDRSpcIn[14]~input_o  & ((!\Equal0~0_combout ))))

	.dataa(\MDRSpcIn[14]~input_o ),
	.datab(\Bus[14]~input_o ),
	.datac(\MDRIn[1]~0_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\MDRIn[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[14]~30 .lut_mask = 16'hF0CA;
defparam \MDRIn[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_14|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_14|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_14|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N14
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~56 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~56_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~56 .lut_mask = 16'hBA98;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_14|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N24
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~57 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~57_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~56_combout  & 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~56_combout  & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ))))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~56_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~57 .lut_mask = 16'hBCB0;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_14|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_14|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_14|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_14|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N16
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~58 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~58_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout )))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~58 .lut_mask = 16'hD9C8;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N30
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~59 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~59_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~58_combout  & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~58_combout  & (\mem_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout )))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~58_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~59 .lut_mask = 16'hF388;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N8
cycloneive_lcell_comb \MDRIn[14]~31 (
// Equation(s):
// \MDRIn[14]~31_combout  = (\MDRIn[14]~30_combout  & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~59_combout ) # (!\Equal0~0_combout )))) # (!\MDRIn[14]~30_combout  & (\mem_inst|altsyncram_component|auto_generated|mux2|_~57_combout  & 
// ((\Equal0~0_combout ))))

	.dataa(\MDRIn[14]~30_combout ),
	.datab(\mem_inst|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\MDRIn[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[14]~31 .lut_mask = 16'hE4AA;
defparam \MDRIn[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N18
cycloneive_lcell_comb \MDRIn[14] (
// Equation(s):
// MDRIn[14] = (GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & ((\MDRIn[14]~31_combout ))) # (!GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & (MDRIn[14]))

	.dataa(gnd),
	.datab(MDRIn[14]),
	.datac(\MDRIn[14]~31_combout ),
	.datad(\MDRIn[1]~3clkctrl_outclk ),
	.cin(gnd),
	.combout(MDRIn[14]),
	.cout());
// synopsys translate_off
defparam \MDRIn[14] .lut_mask = 16'hF0CC;
defparam \MDRIn[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N28
cycloneive_lcell_comb \MDR_reg|ff_14|Add0~0 (
// Equation(s):
// \MDR_reg|ff_14|Add0~0_combout  = (\ldMDR~input_o  & ((MDRIn[14]))) # (!\ldMDR~input_o  & (\MDR_reg|ff_14|Q~q ))

	.dataa(\ldMDR~input_o ),
	.datab(gnd),
	.datac(\MDR_reg|ff_14|Q~q ),
	.datad(MDRIn[14]),
	.cin(gnd),
	.combout(\MDR_reg|ff_14|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_reg|ff_14|Add0~0 .lut_mask = 16'hFA50;
defparam \MDR_reg|ff_14|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N29
dffeas \MDR_reg|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MDR_reg|ff_14|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|ff_14|Q .is_wysiwyg = "true";
defparam \MDR_reg|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N22
cycloneive_io_ibuf \MDRSpcIn[15]~input (
	.i(MDRSpcIn[15]),
	.ibar(gnd),
	.o(\MDRSpcIn[15]~input_o ));
// synopsys translate_off
defparam \MDRSpcIn[15]~input .bus_hold = "false";
defparam \MDRSpcIn[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_15|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_15|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_15|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_15|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~60 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~60_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) # (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~60 .lut_mask = 16'hB9A8;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~61 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~61_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~60_combout  & 
// ((\mem_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~60_combout  & (\mem_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~60_combout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\mem_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~61 .lut_mask = 16'hF588;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \MDRIn[15]~32 (
// Equation(s):
// \MDRIn[15]~32_combout  = (\MDRIn[1]~0_combout  & (((\Equal0~0_combout )))) # (!\MDRIn[1]~0_combout  & ((\Equal0~0_combout  & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~61_combout ))) # (!\Equal0~0_combout  & (\MDRSpcIn[15]~input_o ))))

	.dataa(\MDRSpcIn[15]~input_o ),
	.datab(\MDRIn[1]~0_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.cin(gnd),
	.combout(\MDRIn[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[15]~32 .lut_mask = 16'hF2C2;
defparam \MDRIn[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_15|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_15|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~62 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~62_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\mem_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ))))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~62 .lut_mask = 16'hDC98;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_15|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \mem_inst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\mem_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_reg|ff_15|Q~q }),
	.portaaddr({\MAR_reg|ff_12|Q~q ,\MAR_reg|ff_11|Q~q ,\MAR_reg|ff_10|Q~q ,\MAR_reg|ff_9|Q~q ,\MAR_reg|ff_8|Q~q ,\MAR_reg|ff_7|Q~q ,\MAR_reg|ff_6|Q~q ,\MAR_reg|ff_5|Q~q ,\MAR_reg|ff_4|Q~q ,\MAR_reg|ff_3|Q~q ,\MAR_reg|ff_2|Q~q ,\MAR_reg|ff_1|Q~q ,\MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \mem_inst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \mem_inst|altsyncram_component|auto_generated|mux2|_~63 (
// Equation(s):
// \mem_inst|altsyncram_component|auto_generated|mux2|_~63_combout  = (\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\mem_inst|altsyncram_component|auto_generated|mux2|_~62_combout  & 
// (\mem_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout )) # (!\mem_inst|altsyncram_component|auto_generated|mux2|_~62_combout  & ((\mem_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ))))) # 
// (!\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\mem_inst|altsyncram_component|auto_generated|mux2|_~62_combout ))

	.dataa(\mem_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\mem_inst|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.datac(\mem_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.cin(gnd),
	.combout(\mem_inst|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~63 .lut_mask = 16'hE6C4;
defparam \mem_inst|altsyncram_component|auto_generated|mux2|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \MDRIn[15]~33 (
// Equation(s):
// \MDRIn[15]~33_combout  = (\MDRIn[15]~32_combout  & (((\mem_inst|altsyncram_component|auto_generated|mux2|_~63_combout ) # (!\MDRIn[1]~0_combout )))) # (!\MDRIn[15]~32_combout  & (\Bus[15]~input_o  & (\MDRIn[1]~0_combout )))

	.dataa(\MDRIn[15]~32_combout ),
	.datab(\Bus[15]~input_o ),
	.datac(\MDRIn[1]~0_combout ),
	.datad(\mem_inst|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.cin(gnd),
	.combout(\MDRIn[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \MDRIn[15]~33 .lut_mask = 16'hEA4A;
defparam \MDRIn[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \MDRIn[15] (
// Equation(s):
// MDRIn[15] = (GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & ((\MDRIn[15]~33_combout ))) # (!GLOBAL(\MDRIn[1]~3clkctrl_outclk ) & (MDRIn[15]))

	.dataa(gnd),
	.datab(MDRIn[15]),
	.datac(\MDRIn[15]~33_combout ),
	.datad(\MDRIn[1]~3clkctrl_outclk ),
	.cin(gnd),
	.combout(MDRIn[15]),
	.cout());
// synopsys translate_off
defparam \MDRIn[15] .lut_mask = 16'hF0CC;
defparam \MDRIn[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \MDR_reg|ff_15|Add0~0 (
// Equation(s):
// \MDR_reg|ff_15|Add0~0_combout  = (\ldMDR~input_o  & ((MDRIn[15]))) # (!\ldMDR~input_o  & (\MDR_reg|ff_15|Q~q ))

	.dataa(\ldMDR~input_o ),
	.datab(gnd),
	.datac(\MDR_reg|ff_15|Q~q ),
	.datad(MDRIn[15]),
	.cin(gnd),
	.combout(\MDR_reg|ff_15|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_reg|ff_15|Add0~0 .lut_mask = 16'hFA50;
defparam \MDR_reg|ff_15|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N17
dffeas \MDR_reg|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\MDR_reg|ff_15|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|ff_15|Q .is_wysiwyg = "true";
defparam \MDR_reg|ff_15|Q .power_up = "low";
// synopsys translate_on

assign MDROut[0] = \MDROut[0]~output_o ;

assign MDROut[1] = \MDROut[1]~output_o ;

assign MDROut[2] = \MDROut[2]~output_o ;

assign MDROut[3] = \MDROut[3]~output_o ;

assign MDROut[4] = \MDROut[4]~output_o ;

assign MDROut[5] = \MDROut[5]~output_o ;

assign MDROut[6] = \MDROut[6]~output_o ;

assign MDROut[7] = \MDROut[7]~output_o ;

assign MDROut[8] = \MDROut[8]~output_o ;

assign MDROut[9] = \MDROut[9]~output_o ;

assign MDROut[10] = \MDROut[10]~output_o ;

assign MDROut[11] = \MDROut[11]~output_o ;

assign MDROut[12] = \MDROut[12]~output_o ;

assign MDROut[13] = \MDROut[13]~output_o ;

assign MDROut[14] = \MDROut[14]~output_o ;

assign MDROut[15] = \MDROut[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
