# Project-Verilog_ALU
Verilog HDLê³¼ Basys3 FPGA ë³´ë“œë¥¼ ì´ìš©í•œ 4ë¹„íŠ¸ ALU ì„¤ê³„ ë° êµ¬í˜„ í”„ë¡œì íŠ¸

-------------

ê°„ë‹¨í•œ 4ë¹„íŠ¸ ALUë¥¼ Verilog HDLë¡œ ì„¤ê³„ â†’ Vivadoë¡œ í•©ì„±Â·êµ¬í˜„ â†’ Basys3 FPGAì— ë‹¤ìš´ë¡œë“œê¹Œì§€ ì§„í–‰í•œ í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.
í° ê·œëª¨ì˜ í”„ë¡œì íŠ¸ëŠ” ì•„ë‹ˆì§€ë§Œ, **FPGA ê°œë°œ ì „ì²´ íë¦„(HDL ì‘ì„± â†’ ì‹œë®¬ â†’ Synthesis â†’ P&R â†’ Bitstream â†’ ì‹¤ë™ì‘)**ì„ ì˜¨ì „íˆ ê²½í—˜í•˜ë©°
â€œë‚˜ëŠ” Verilogë¥¼ ì§ì ‘ ì‚¬ìš©í•´ë´¤ë‹¤â€ëŠ” ê²ƒì„ ì¦ëª…í•˜ê¸° ìœ„í•œ ëª©ì ì˜ í•™ìŠµí˜• í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.

-------------

âœ¨ 1. í”„ë¡œì íŠ¸ ê°œìš”

ëª©í‘œ: Verilog HDL í•™ìŠµ ë° FPGA ì „ì²´ ê°œë°œ í”Œë¡œìš° ê²½í—˜

êµ¬ì„± ìš”ì†Œ:

Half Adder â†’ Full Adder â†’ 4-bit Ripple Carry Adder â†’ 4-bit ALU

Basys3 FPGAì—ì„œ ìŠ¤ìœ„ì¹˜ ì…ë ¥ â†’ LED ì¶œë ¥

ë©”ì¸ ê¸°ëŠ¥:

ë§ì…ˆ, ëº„ì…ˆ, AND, OR, XOR, NOR, Shift ë“± ì—°ì‚° ìˆ˜í–‰

í•µì‹¬ í¬ì¸íŠ¸:

êµ¬ì¡°ì  ì„¤ê³„(Structural Design)

Vivado XSIM ì‹œë®¬ë ˆì´ì…˜

Synthesis / Implementation / XDC í•€ë§¤í•‘

FPGA ì‹¤ê¸° ë™ì‘ê¹Œì§€ ì„±ê³µ

ğŸ“¸ Basys3 ë³´ë“œ ì‚¬ì§„

<!-- Basys3 ì‚¬ì§„ ë„£ê¸° -->

-------------

ğŸ”§ 2. ì„¤ê³„ êµ¬ì¡° (Block Diagram)

ë³¸ ALUëŠ” ì•„ë˜ ê³„ì¸µ êµ¬ì¡°ë¡œ ì„¤ê³„ë˜ì—ˆìŠµë‹ˆë‹¤.

half_adder
   â–¼
full_adder (2ê°œì˜ half_adder ì‚¬ìš©)
   â–¼
adder_4bit (4ê°œì˜ full_adder ì‚¬ìš©)
   â–¼
alu_4bit (ì—°ì‚° ì„ íƒ)
   â–¼
top_ALU_basys3 (Basys3 ì—°ê²°)


ğŸ“¸ êµ¬ì¡°ë„ ì´ë¯¸ì§€ (ë¸”ë¡ ë‹¤ì´ì–´ê·¸ë¨)

<!-- êµ¬ì¡°ë„ ì´ë¯¸ì§€ ë„£ê¸° -->

Vivado RTL Viewerë¡œ ìƒì„±í•œ íšŒë¡œë„:

<!-- RTL Viewer ìŠ¤í¬ë¦°ìƒ· ë„£ê¸° -->

-------------

ğŸ§ª 3. Simulation (Vivado XSIM)

í…ŒìŠ¤íŠ¸ë²¤ì¹˜ë¥¼ ì‘ì„±í•˜ì—¬ ëª¨ë“  ì—°ì‚°ì„ ì‹œë®¬ë ˆì´ì…˜í–ˆìŠµë‹ˆë‹¤.

ğŸ“„ ìƒ˜í”Œ ì¶œë ¥ ë¡œê·¸

T=0ns   A=0101 B=0011 Sel=000 â†’ ADD = 1000 Carry=0 Zero=0
T=10ns  A=0101 B=0011 Sel=001 â†’ SUB = 0010 Carry=0 Zero=0
T=20ns  A=0101 B=0011 Sel=010 â†’ AND = 0001 Zero=0
T=30ns  A=0101 B=0011 Sel=011 â†’ OR  = 0111 Zero=0
...


ğŸ“¸ Waveform íŒŒí˜• ìº¡ì³ ì´ë¯¸ì§€

<!-- ì‹œë®¬ë ˆì´ì…˜ íŒŒí˜• ì´ë¯¸ì§€ ë„£ê¸° -->

-------------

ğŸ—œ 4. Synthesis / Implementation

Vivadoì—ì„œ Synthesisì™€ Implementation(Place & Route)ë¥¼ ì§„í–‰í•˜ì˜€ìœ¼ë©° ëª¨ë‘ ì •ìƒ ì™„ë£Œë˜ì—ˆìŠµë‹ˆë‹¤.

ğŸ“¸ Synthesis ì„±ê³µ í™”ë©´

<!-- synthesis ì„±ê³µ ìº¡ì³ -->

ğŸ“¸ Implementation ì„±ê³µ í™”ë©´

<!-- implementation ì„±ê³µ ìº¡ì³ -->
ğŸ“Œ 5. Basys3 í•€ ë§¤í•‘ (XDC)

ìŠ¤ìœ„ì¹˜ ì…ë ¥, LED ì¶œë ¥ í•€ì„ XDCë¥¼ í†µí•´ ëª…ì‹œì ìœ¼ë¡œ ë§¤í•‘í–ˆìŠµë‹ˆë‹¤.

ğŸ“¸ Pin Planner í™”ë©´

<!-- í•€ë§¤í•‘ í™”ë©´ ì²¨ë¶€ -->
âš¡ 6. FPGA ì‹¤ê¸° ë™ì‘

Basys3 ë³´ë“œì—ì„œ ì‹¤ì œë¡œ ë™ì‘í•˜ëŠ” ëª¨ìŠµì…ë‹ˆë‹¤.

ğŸ“¸ FPGA ë™ì‘ ì‚¬ì§„

<!-- ì‚¬ì§„ -->

ğŸ FPGA ì‘ë™ ì˜ìƒ(GIF/MP4)

<!-- ì˜ìƒ -->

-------------

ğŸ“„ 7. í•µì‹¬ Verilog ì½”ë“œ
â–¶ half_adder
module half_adder(
    input  A,
    input  B,
    output Sum,
    output Carry
);
    assign Sum   = A ^ B;
    assign Carry = A & B;
endmodule

â–¶ full_adder
module full_adder(
    input  A,
    input  B,
    input  Cin,
    output Sum,
    output Carry
);
    wire s1, c1, c2;

    half_adder HA1(.A(A),   .B(B),   .Sum(s1), .Carry(c1));
    half_adder HA2(.A(s1),  .B(Cin), .Sum(Sum), .Carry(c2));

    assign Carry = c1 | c2;
endmodule

â–¶ 4-bit Adder
module adder_4bit(
    input  [3:0] A,
    input  [3:0] B,
    input        Cin,
    output [3:0] Sum,
    output       Carry
);
    wire c1, c2, c3;

    full_adder FA0(A[0], B[0], Cin,  Sum[0], c1);
    full_adder FA1(A[1], B[1], c1,   Sum[1], c2);
    full_adder FA2(A[2], B[2], c2,   Sum[2], c3);
    full_adder FA3(A[3], B[3], c3,   Sum[3], Carry);
endmodule

â–¶ ALU
module alu_4bit(
    input  [3:0] A,
    input  [3:0] B,
    input  [2:0] Sel,
    output reg [3:0] Result,
    output reg CarryOut,
    output Zero
);
    ...
endmodule

-------------

ğŸ“š 8. ê°œë°œ ê³¼ì •ì—ì„œ ë°°ìš´ ì 

Verilog êµ¬ì¡°ì  ì„¤ê³„ë¥¼ ì§ì ‘ ê²½í—˜

ì¡°í•©ë…¼ë¦¬/ìˆœì°¨ë…¼ë¦¬ ì°¨ì´ ì´í•´

Vivadoì˜ Simulation, Synthesis, Implementation ì „ì²´ íë¦„ ì²´ë“

XDC í•€ ë§¤í•‘ì„ í†µí•œ ì‹¤ì œ FPGA ë™ì‘ ê²½í—˜

FPGA ê°œë°œì˜ ê¸°ë³¸ ê°œë…ì„ ì‹¤ì œë¡œ ìˆ˜í–‰í•´ë³´ë©° í™•ì‹¤íˆ ìµí˜
