ARM GAS  C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_SDIO_SD_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	MX_SDIO_SD_Init:
  25              	.LFB132:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/main.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/main.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                             www.st.com/SLA0044
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "fatfs.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s 			page 2


  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** SD_HandleTypeDef hsd;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** static void MX_GPIO_Init(void);
  53:Core/Src/main.c **** static void MX_SDIO_SD_Init(void);
  54:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  59:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /**
  64:Core/Src/main.c ****   * @brief  The application entry point.
  65:Core/Src/main.c ****   * @retval int
  66:Core/Src/main.c ****   */
  67:Core/Src/main.c **** int main(void)
  68:Core/Src/main.c **** {
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* USER CODE END 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  76:Core/Src/main.c ****   HAL_Init();
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Configure the system clock */
  83:Core/Src/main.c ****   SystemClock_Config();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END SysInit */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* Initialize all configured peripherals */
ARM GAS  C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s 			page 3


  90:Core/Src/main.c ****   MX_GPIO_Init();
  91:Core/Src/main.c ****   MX_SDIO_SD_Init();
  92:Core/Src/main.c ****   MX_FATFS_Init();
  93:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END 2 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Infinite loop */
  98:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  99:Core/Src/main.c ****   while (1)
 100:Core/Src/main.c ****   {
 101:Core/Src/main.c ****     /* USER CODE END WHILE */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 104:Core/Src/main.c ****   }
 105:Core/Src/main.c ****   /* USER CODE END 3 */
 106:Core/Src/main.c **** }
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** /**
 109:Core/Src/main.c ****   * @brief System Clock Configuration
 110:Core/Src/main.c ****   * @retval None
 111:Core/Src/main.c ****   */
 112:Core/Src/main.c **** void SystemClock_Config(void)
 113:Core/Src/main.c **** {
 114:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 115:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 118:Core/Src/main.c ****   */
 119:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 120:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 121:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 122:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 123:Core/Src/main.c ****   */
 124:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 126:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 192;
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 134:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 135:Core/Src/main.c ****   {
 136:Core/Src/main.c ****     Error_Handler();
 137:Core/Src/main.c ****   }
 138:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 139:Core/Src/main.c ****   */
 140:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 141:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 142:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 143:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 146:Core/Src/main.c **** 
ARM GAS  C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s 			page 4


 147:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 148:Core/Src/main.c ****   {
 149:Core/Src/main.c ****     Error_Handler();
 150:Core/Src/main.c ****   }
 151:Core/Src/main.c **** }
 152:Core/Src/main.c **** 
 153:Core/Src/main.c **** /**
 154:Core/Src/main.c ****   * @brief SDIO Initialization Function
 155:Core/Src/main.c ****   * @param None
 156:Core/Src/main.c ****   * @retval None
 157:Core/Src/main.c ****   */
 158:Core/Src/main.c **** static void MX_SDIO_SD_Init(void)
 159:Core/Src/main.c **** {
  27              		.loc 1 159 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /* USER CODE BEGIN SDIO_Init 0 */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /* USER CODE END SDIO_Init 0 */
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /* USER CODE BEGIN SDIO_Init 1 */
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   /* USER CODE END SDIO_Init 1 */
 168:Core/Src/main.c ****   hsd.Instance = SDIO;
  32              		.loc 1 168 0
  33 0000 054B     		ldr	r3, .L2
  34 0002 064A     		ldr	r2, .L2+4
  35 0004 1A60     		str	r2, [r3]
 169:Core/Src/main.c ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
  36              		.loc 1 169 0
  37 0006 0022     		movs	r2, #0
  38 0008 5A60     		str	r2, [r3, #4]
 170:Core/Src/main.c ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
  39              		.loc 1 170 0
  40 000a 9A60     		str	r2, [r3, #8]
 171:Core/Src/main.c ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
  41              		.loc 1 171 0
  42 000c DA60     		str	r2, [r3, #12]
 172:Core/Src/main.c ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
  43              		.loc 1 172 0
  44 000e 1A61     		str	r2, [r3, #16]
 173:Core/Src/main.c ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
  45              		.loc 1 173 0
  46 0010 5A61     		str	r2, [r3, #20]
 174:Core/Src/main.c ****   hsd.Init.ClockDiv = 0;
  47              		.loc 1 174 0
  48 0012 9A61     		str	r2, [r3, #24]
 175:Core/Src/main.c ****   /* USER CODE BEGIN SDIO_Init 2 */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   /* USER CODE END SDIO_Init 2 */
 178:Core/Src/main.c **** 
 179:Core/Src/main.c **** }
  49              		.loc 1 179 0
  50 0014 7047     		bx	lr
ARM GAS  C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s 			page 5


  51              	.L3:
  52 0016 00BF     		.align	2
  53              	.L2:
  54 0018 00000000 		.word	hsd
  55 001c 002C0140 		.word	1073818624
  56              		.cfi_endproc
  57              	.LFE132:
  59              		.section	.text.MX_GPIO_Init,"ax",%progbits
  60              		.align	1
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  64              		.fpu fpv4-sp-d16
  66              	MX_GPIO_Init:
  67              	.LFB133:
 180:Core/Src/main.c **** 
 181:Core/Src/main.c **** /**
 182:Core/Src/main.c ****   * @brief GPIO Initialization Function
 183:Core/Src/main.c ****   * @param None
 184:Core/Src/main.c ****   * @retval None
 185:Core/Src/main.c ****   */
 186:Core/Src/main.c **** static void MX_GPIO_Init(void)
 187:Core/Src/main.c **** {
  68              		.loc 1 187 0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 40
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  73              	.LCFI0:
  74              		.cfi_def_cfa_offset 24
  75              		.cfi_offset 4, -24
  76              		.cfi_offset 5, -20
  77              		.cfi_offset 6, -16
  78              		.cfi_offset 7, -12
  79              		.cfi_offset 8, -8
  80              		.cfi_offset 14, -4
  81 0004 8AB0     		sub	sp, sp, #40
  82              	.LCFI1:
  83              		.cfi_def_cfa_offset 64
 188:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  84              		.loc 1 188 0
  85 0006 0024     		movs	r4, #0
  86 0008 0594     		str	r4, [sp, #20]
  87 000a 0694     		str	r4, [sp, #24]
  88 000c 0794     		str	r4, [sp, #28]
  89 000e 0894     		str	r4, [sp, #32]
  90 0010 0994     		str	r4, [sp, #36]
  91              	.LBB4:
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 191:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  92              		.loc 1 191 0
  93 0012 0094     		str	r4, [sp]
  94 0014 354B     		ldr	r3, .L6
  95 0016 1A6B     		ldr	r2, [r3, #48]
  96 0018 42F00402 		orr	r2, r2, #4
  97 001c 1A63     		str	r2, [r3, #48]
ARM GAS  C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s 			page 6


  98 001e 1A6B     		ldr	r2, [r3, #48]
  99 0020 02F00402 		and	r2, r2, #4
 100 0024 0092     		str	r2, [sp]
 101 0026 009A     		ldr	r2, [sp]
 102              	.LBE4:
 103              	.LBB5:
 192:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 104              		.loc 1 192 0
 105 0028 0194     		str	r4, [sp, #4]
 106 002a 1A6B     		ldr	r2, [r3, #48]
 107 002c 42F00802 		orr	r2, r2, #8
 108 0030 1A63     		str	r2, [r3, #48]
 109 0032 1A6B     		ldr	r2, [r3, #48]
 110 0034 02F00802 		and	r2, r2, #8
 111 0038 0192     		str	r2, [sp, #4]
 112 003a 019A     		ldr	r2, [sp, #4]
 113              	.LBE5:
 114              	.LBB6:
 193:Core/Src/main.c ****   __HAL_RCC_GPIOK_CLK_ENABLE();
 115              		.loc 1 193 0
 116 003c 0294     		str	r4, [sp, #8]
 117 003e 1A6B     		ldr	r2, [r3, #48]
 118 0040 42F48062 		orr	r2, r2, #1024
 119 0044 1A63     		str	r2, [r3, #48]
 120 0046 1A6B     		ldr	r2, [r3, #48]
 121 0048 02F48062 		and	r2, r2, #1024
 122 004c 0292     		str	r2, [sp, #8]
 123 004e 029A     		ldr	r2, [sp, #8]
 124              	.LBE6:
 125              	.LBB7:
 194:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 126              		.loc 1 194 0
 127 0050 0394     		str	r4, [sp, #12]
 128 0052 1A6B     		ldr	r2, [r3, #48]
 129 0054 42F04002 		orr	r2, r2, #64
 130 0058 1A63     		str	r2, [r3, #48]
 131 005a 1A6B     		ldr	r2, [r3, #48]
 132 005c 02F04002 		and	r2, r2, #64
 133 0060 0392     		str	r2, [sp, #12]
 134 0062 039A     		ldr	r2, [sp, #12]
 135              	.LBE7:
 136              	.LBB8:
 195:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 137              		.loc 1 195 0
 138 0064 0494     		str	r4, [sp, #16]
 139 0066 1A6B     		ldr	r2, [r3, #48]
 140 0068 42F00102 		orr	r2, r2, #1
 141 006c 1A63     		str	r2, [r3, #48]
 142 006e 1B6B     		ldr	r3, [r3, #48]
 143 0070 03F00103 		and	r3, r3, #1
 144 0074 0493     		str	r3, [sp, #16]
 145 0076 049B     		ldr	r3, [sp, #16]
 146              	.LBE8:
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 198:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 147              		.loc 1 198 0
ARM GAS  C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s 			page 7


 148 0078 DFF88080 		ldr	r8, .L6+16
 149 007c 2246     		mov	r2, r4
 150 007e 3021     		movs	r1, #48
 151 0080 4046     		mov	r0, r8
 152 0082 FFF7FEFF 		bl	HAL_GPIO_WritePin
 153              	.LVL0:
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 201:Core/Src/main.c ****   HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 154              		.loc 1 201 0
 155 0086 1A4F     		ldr	r7, .L6+4
 156 0088 2246     		mov	r2, r4
 157 008a 0821     		movs	r1, #8
 158 008c 3846     		mov	r0, r7
 159 008e FFF7FEFF 		bl	HAL_GPIO_WritePin
 160              	.LVL1:
 202:Core/Src/main.c **** 
 203:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 204:Core/Src/main.c ****   HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 161              		.loc 1 204 0
 162 0092 184E     		ldr	r6, .L6+8
 163 0094 2246     		mov	r2, r4
 164 0096 4021     		movs	r1, #64
 165 0098 3046     		mov	r0, r6
 166 009a FFF7FEFF 		bl	HAL_GPIO_WritePin
 167              	.LVL2:
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /*Configure GPIO pins : LD3_Pin LD2_Pin */
 207:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 168              		.loc 1 207 0
 169 009e 3023     		movs	r3, #48
 170 00a0 0593     		str	r3, [sp, #20]
 208:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 171              		.loc 1 208 0
 172 00a2 0125     		movs	r5, #1
 173 00a4 0695     		str	r5, [sp, #24]
 209:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 174              		.loc 1 209 0
 175 00a6 0794     		str	r4, [sp, #28]
 210:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 176              		.loc 1 210 0
 177 00a8 0894     		str	r4, [sp, #32]
 211:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 178              		.loc 1 211 0
 179 00aa 05A9     		add	r1, sp, #20
 180 00ac 4046     		mov	r0, r8
 181 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 182              	.LVL3:
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   /*Configure GPIO pin : LD4_Pin */
 214:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD4_Pin;
 183              		.loc 1 214 0
 184 00b2 0823     		movs	r3, #8
 185 00b4 0593     		str	r3, [sp, #20]
 215:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 186              		.loc 1 215 0
 187 00b6 0695     		str	r5, [sp, #24]
ARM GAS  C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s 			page 8


 216:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 216 0
 189 00b8 0794     		str	r4, [sp, #28]
 217:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 190              		.loc 1 217 0
 191 00ba 0894     		str	r4, [sp, #32]
 218:Core/Src/main.c ****   HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 192              		.loc 1 218 0
 193 00bc 05A9     		add	r1, sp, #20
 194 00be 3846     		mov	r0, r7
 195 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL4:
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /*Configure GPIO pin : LD1_Pin */
 221:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD1_Pin;
 197              		.loc 1 221 0
 198 00c4 4023     		movs	r3, #64
 199 00c6 0593     		str	r3, [sp, #20]
 222:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 200              		.loc 1 222 0
 201 00c8 0695     		str	r5, [sp, #24]
 223:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 223 0
 203 00ca 0794     		str	r4, [sp, #28]
 224:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 204              		.loc 1 224 0
 205 00cc 0894     		str	r4, [sp, #32]
 225:Core/Src/main.c ****   HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 206              		.loc 1 225 0
 207 00ce 05A9     		add	r1, sp, #20
 208 00d0 3046     		mov	r0, r6
 209 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 210              	.LVL5:
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /*Configure GPIO pin : BTN_Pin */
 228:Core/Src/main.c ****   GPIO_InitStruct.Pin = BTN_Pin;
 211              		.loc 1 228 0
 212 00d6 0595     		str	r5, [sp, #20]
 229:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 213              		.loc 1 229 0
 214 00d8 0694     		str	r4, [sp, #24]
 230:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 215              		.loc 1 230 0
 216 00da 0794     		str	r4, [sp, #28]
 231:Core/Src/main.c ****   HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 217              		.loc 1 231 0
 218 00dc 05A9     		add	r1, sp, #20
 219 00de 0648     		ldr	r0, .L6+12
 220 00e0 FFF7FEFF 		bl	HAL_GPIO_Init
 221              	.LVL6:
 232:Core/Src/main.c **** 
 233:Core/Src/main.c **** }
 222              		.loc 1 233 0
 223 00e4 0AB0     		add	sp, sp, #40
 224              	.LCFI2:
 225              		.cfi_def_cfa_offset 24
 226              		@ sp needed
ARM GAS  C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s 			page 9


 227 00e6 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 228              	.L7:
 229 00ea 00BF     		.align	2
 230              	.L6:
 231 00ec 00380240 		.word	1073887232
 232 00f0 00280240 		.word	1073883136
 233 00f4 00180240 		.word	1073879040
 234 00f8 00000240 		.word	1073872896
 235 00fc 000C0240 		.word	1073875968
 236              		.cfi_endproc
 237              	.LFE133:
 239              		.section	.text.Error_Handler,"ax",%progbits
 240              		.align	1
 241              		.global	Error_Handler
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 245              		.fpu fpv4-sp-d16
 247              	Error_Handler:
 248              	.LFB134:
 234:Core/Src/main.c **** 
 235:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 236:Core/Src/main.c **** 
 237:Core/Src/main.c **** /* USER CODE END 4 */
 238:Core/Src/main.c **** 
 239:Core/Src/main.c **** /**
 240:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 241:Core/Src/main.c ****   * @retval None
 242:Core/Src/main.c ****   */
 243:Core/Src/main.c **** void Error_Handler(void)
 244:Core/Src/main.c **** {
 249              		.loc 1 244 0
 250              		.cfi_startproc
 251              		@ Volatile: function does not return.
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 254              		@ link register save eliminated.
 255              	.LBB9:
 256              	.LBB10:
 257              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s 			page 10


  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
ARM GAS  C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s 			page 11


  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
ARM GAS  C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s 			page 12


 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 258              		.loc 2 142 0
 259              		.syntax unified
 260              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 261 0000 72B6     		cpsid i
 262              	@ 0 "" 2
 263              		.thumb
 264              		.syntax unified
 265              	.L9:
 266 0002 FEE7     		b	.L9
 267              	.LBE10:
 268              	.LBE9:
 269              		.cfi_endproc
 270              	.LFE134:
 272              		.section	.text.SystemClock_Config,"ax",%progbits
 273              		.align	1
 274              		.global	SystemClock_Config
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 278              		.fpu fpv4-sp-d16
 280              	SystemClock_Config:
 281              	.LFB131:
 113:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 282              		.loc 1 113 0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 80
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286 0000 00B5     		push	{lr}
 287              	.LCFI3:
 288              		.cfi_def_cfa_offset 4
 289              		.cfi_offset 14, -4
 290 0002 95B0     		sub	sp, sp, #84
 291              	.LCFI4:
 292              		.cfi_def_cfa_offset 88
 114:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 293              		.loc 1 114 0
 294 0004 3422     		movs	r2, #52
 295 0006 0021     		movs	r1, #0
 296 0008 07A8     		add	r0, sp, #28
 297 000a FFF7FEFF 		bl	memset
 298              	.LVL7:
 115:Core/Src/main.c **** 
 299              		.loc 1 115 0
 300 000e 0023     		movs	r3, #0
 301 0010 0293     		str	r3, [sp, #8]
 302 0012 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s 			page 13


 303 0014 0493     		str	r3, [sp, #16]
 304 0016 0593     		str	r3, [sp, #20]
 305 0018 0693     		str	r3, [sp, #24]
 306              	.LBB11:
 119:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 307              		.loc 1 119 0
 308 001a 0093     		str	r3, [sp]
 309 001c 1D4A     		ldr	r2, .L16
 310 001e 116C     		ldr	r1, [r2, #64]
 311 0020 41F08051 		orr	r1, r1, #268435456
 312 0024 1164     		str	r1, [r2, #64]
 313 0026 126C     		ldr	r2, [r2, #64]
 314 0028 02F08052 		and	r2, r2, #268435456
 315 002c 0092     		str	r2, [sp]
 316 002e 009A     		ldr	r2, [sp]
 317              	.LBE11:
 318              	.LBB12:
 120:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 319              		.loc 1 120 0
 320 0030 0193     		str	r3, [sp, #4]
 321 0032 1949     		ldr	r1, .L16+4
 322 0034 0A68     		ldr	r2, [r1]
 323 0036 22F44042 		bic	r2, r2, #49152
 324 003a 42F48042 		orr	r2, r2, #16384
 325 003e 0A60     		str	r2, [r1]
 326 0040 0A68     		ldr	r2, [r1]
 327 0042 02F44042 		and	r2, r2, #49152
 328 0046 0192     		str	r2, [sp, #4]
 329 0048 019A     		ldr	r2, [sp, #4]
 330              	.LBE12:
 124:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 331              		.loc 1 124 0
 332 004a 0222     		movs	r2, #2
 333 004c 0792     		str	r2, [sp, #28]
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 334              		.loc 1 125 0
 335 004e 0121     		movs	r1, #1
 336 0050 0A91     		str	r1, [sp, #40]
 126:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 337              		.loc 1 126 0
 338 0052 1021     		movs	r1, #16
 339 0054 0B91     		str	r1, [sp, #44]
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 340              		.loc 1 127 0
 341 0056 0D92     		str	r2, [sp, #52]
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 342              		.loc 1 128 0
 343 0058 0E93     		str	r3, [sp, #56]
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 192;
 344              		.loc 1 129 0
 345 005a 0F91     		str	r1, [sp, #60]
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 346              		.loc 1 130 0
 347 005c C023     		movs	r3, #192
 348 005e 1093     		str	r3, [sp, #64]
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 349              		.loc 1 131 0
ARM GAS  C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s 			page 14


 350 0060 1192     		str	r2, [sp, #68]
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 351              		.loc 1 132 0
 352 0062 0423     		movs	r3, #4
 353 0064 1293     		str	r3, [sp, #72]
 133:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 354              		.loc 1 133 0
 355 0066 1392     		str	r2, [sp, #76]
 134:Core/Src/main.c ****   {
 356              		.loc 1 134 0
 357 0068 07A8     		add	r0, sp, #28
 358 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 359              	.LVL8:
 360 006e 68B9     		cbnz	r0, .L14
 140:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 361              		.loc 1 140 0
 362 0070 0F23     		movs	r3, #15
 363 0072 0293     		str	r3, [sp, #8]
 142:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 364              		.loc 1 142 0
 365 0074 0021     		movs	r1, #0
 366 0076 0391     		str	r1, [sp, #12]
 143:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 367              		.loc 1 143 0
 368 0078 0491     		str	r1, [sp, #16]
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 369              		.loc 1 144 0
 370 007a 0591     		str	r1, [sp, #20]
 145:Core/Src/main.c **** 
 371              		.loc 1 145 0
 372 007c 0691     		str	r1, [sp, #24]
 147:Core/Src/main.c ****   {
 373              		.loc 1 147 0
 374 007e 02A8     		add	r0, sp, #8
 375 0080 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 376              	.LVL9:
 377 0084 20B9     		cbnz	r0, .L15
 151:Core/Src/main.c **** 
 378              		.loc 1 151 0
 379 0086 15B0     		add	sp, sp, #84
 380              	.LCFI5:
 381              		.cfi_remember_state
 382              		.cfi_def_cfa_offset 4
 383              		@ sp needed
 384 0088 5DF804FB 		ldr	pc, [sp], #4
 385              	.L14:
 386              	.LCFI6:
 387              		.cfi_restore_state
 136:Core/Src/main.c ****   }
 388              		.loc 1 136 0
 389 008c FFF7FEFF 		bl	Error_Handler
 390              	.LVL10:
 391              	.L15:
 149:Core/Src/main.c ****   }
 392              		.loc 1 149 0
 393 0090 FFF7FEFF 		bl	Error_Handler
 394              	.LVL11:
ARM GAS  C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s 			page 15


 395              	.L17:
 396              		.align	2
 397              	.L16:
 398 0094 00380240 		.word	1073887232
 399 0098 00700040 		.word	1073770496
 400              		.cfi_endproc
 401              	.LFE131:
 403              		.section	.text.main,"ax",%progbits
 404              		.align	1
 405              		.global	main
 406              		.syntax unified
 407              		.thumb
 408              		.thumb_func
 409              		.fpu fpv4-sp-d16
 411              	main:
 412              	.LFB130:
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 413              		.loc 1 68 0
 414              		.cfi_startproc
 415              		@ Volatile: function does not return.
 416              		@ args = 0, pretend = 0, frame = 0
 417              		@ frame_needed = 0, uses_anonymous_args = 0
 418 0000 08B5     		push	{r3, lr}
 419              	.LCFI7:
 420              		.cfi_def_cfa_offset 8
 421              		.cfi_offset 3, -8
 422              		.cfi_offset 14, -4
  76:Core/Src/main.c **** 
 423              		.loc 1 76 0
 424 0002 FFF7FEFF 		bl	HAL_Init
 425              	.LVL12:
  83:Core/Src/main.c **** 
 426              		.loc 1 83 0
 427 0006 FFF7FEFF 		bl	SystemClock_Config
 428              	.LVL13:
  90:Core/Src/main.c ****   MX_SDIO_SD_Init();
 429              		.loc 1 90 0
 430 000a FFF7FEFF 		bl	MX_GPIO_Init
 431              	.LVL14:
  91:Core/Src/main.c ****   MX_FATFS_Init();
 432              		.loc 1 91 0
 433 000e FFF7FEFF 		bl	MX_SDIO_SD_Init
 434              	.LVL15:
  92:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 435              		.loc 1 92 0
 436 0012 FFF7FEFF 		bl	MX_FATFS_Init
 437              	.LVL16:
 438              	.L19:
 439 0016 FEE7     		b	.L19
 440              		.cfi_endproc
 441              	.LFE130:
 443              		.comm	hsd,132,4
 444              		.text
 445              	.Letext0:
 446              		.file 3 "c:\\touchgfx\\4.17.0\\env\\mingw\\msys\\1.0\\gnu-arm-gcc\\arm-none-eabi\\include\\machine
 447              		.file 4 "c:\\touchgfx\\4.17.0\\env\\mingw\\msys\\1.0\\gnu-arm-gcc\\arm-none-eabi\\include\\sys\\_s
 448              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
ARM GAS  C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s 			page 16


 449              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 450              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f469xx.h"
 451              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 452              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 453              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 454              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 455              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 456              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 457              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 458              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 459              		.file 16 "Middlewares/Third_Party/FatFs/src/integer.h"
 460              		.file 17 "c:\\touchgfx\\4.17.0\\env\\mingw\\msys\\1.0\\gnu-arm-gcc\\arm-none-eabi\\include\\sys\\l
 461              		.file 18 "c:\\touchgfx\\4.17.0\\env\\mingw\\msys\\1.0\\gnu-arm-gcc\\arm-none-eabi\\include\\sys\\_
 462              		.file 19 "c:\\touchgfx\\4.17.0\\env\\mingw\\msys\\1.0\\gnu-arm-gcc\\lib\\gcc\\arm-none-eabi\\7.3.1
 463              		.file 20 "c:\\touchgfx\\4.17.0\\env\\mingw\\msys\\1.0\\gnu-arm-gcc\\arm-none-eabi\\include\\sys\\r
 464              		.file 21 "c:\\touchgfx\\4.17.0\\env\\mingw\\msys\\1.0\\gnu-arm-gcc\\arm-none-eabi\\include\\stdlib
 465              		.file 22 "Middlewares/Third_Party/FatFs/src/ff.h"
 466              		.file 23 "Middlewares/Third_Party/FatFs/src/diskio.h"
 467              		.file 24 "Middlewares/Third_Party/FatFs/src/ff_gen_drv.h"
 468              		.file 25 "FATFS/Target/sd_diskio.h"
 469              		.file 26 "FATFS/App/fatfs.h"
 470              		.file 27 "<built-in>"
ARM GAS  C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s:18     .text.MX_SDIO_SD_Init:00000000 $t
C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s:24     .text.MX_SDIO_SD_Init:00000000 MX_SDIO_SD_Init
C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s:54     .text.MX_SDIO_SD_Init:00000018 $d
                            *COM*:00000084 hsd
C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s:60     .text.MX_GPIO_Init:00000000 $t
C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s:66     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s:231    .text.MX_GPIO_Init:000000ec $d
C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s:240    .text.Error_Handler:00000000 $t
C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s:247    .text.Error_Handler:00000000 Error_Handler
C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s:273    .text.SystemClock_Config:00000000 $t
C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s:280    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s:398    .text.SystemClock_Config:00000094 $d
C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s:404    .text.main:00000000 $t
C:\Users\Cihat\AppData\Local\Temp\ccO6fKHf.s:411    .text.main:00000000 main

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_FATFS_Init
