Version 3.2 HI-TECH Software Intermediate Code
"51 sim800l.h
[s S366 `uc 1 `uc 1 `uc 1 `uc 1 `uc -> 15 `i `uc 1 `uc 1 `uc -> 5 `i `uc -> 64 `i `uc -> 25 `i `uc -> 5 `i ]
[n S366 . busy uncomplete ok resp cell cell_lenght unreadsms smsmem buffer command csq ]
"3200 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic16f1828.h
[v _SPBRG `Vuc ~T0 @X0 0 e@411 ]
"2762
[s S140 :2 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S140 . . TXCKSEL T1GSEL . RXDTSEL ]
"2761
[u S139 `S140 1 ]
[n S139 . . ]
"2770
[v _APFCON0bits `VS139 ~T0 @X0 0 e@285 ]
"3413
[s S185 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S185 . ABDEN WUE . BRG16 SCKP . RCIDL ABDOVF ]
"3412
[u S184 `S185 1 ]
[n S184 . . ]
"3424
[v _BAUDCONbits `VS184 ~T0 @X0 0 e@415 ]
"3352
[s S183 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S183 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"3351
[u S182 `S183 1 ]
[n S182 . . ]
"3363
[v _TXSTAbits `VS182 ~T0 @X0 0 e@414 ]
"3291
[s S181 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S181 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"3290
[u S180 `S181 1 ]
[n S180 . . ]
"3302
[v _RCSTAbits `VS180 ~T0 @X0 0 e@413 ]
"7412
[v _RCIE `Vb ~T0 @X0 0 e@1165 ]
"7342
[v _PEIE `Vb ~T0 @X0 0 e@94 ]
"7066
[v _GIE `Vb ~T0 @X0 0 e@95 ]
"566
[s S36 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S36 . TMR1IF TMR2IF CCP1IF SSP1IF TXIF RCIF ADIF TMR1GIF ]
"565
[u S35 `S36 1 ]
[n S35 . . ]
"577
[v _PIR1bits `VS35 ~T0 @X0 0 e@17 ]
"3170
[v _TXREG `Vuc ~T0 @X0 0 e@410 ]
"2091
[s S110 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S110 . LATC0 LATC1 LATC2 LATC3 LATC4 LATC5 LATC6 LATC7 ]
"2090
[u S109 `S110 1 ]
[n S109 . . ]
"2102
[v _LATCbits `VS109 ~T0 @X0 0 e@270 ]
"3151
[v _RCREG `Vuc ~T0 @X0 0 e@409 ]
[; ;htc.h: 21: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 24: extern void __builtin_software_breakpoint(void);
[; ;pic16f1828.h: 47: extern volatile unsigned char INDF0 @ 0x000;
"49 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic16f1828.h
[; ;pic16f1828.h: 49: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1828.h: 52: typedef union {
[; ;pic16f1828.h: 53: struct {
[; ;pic16f1828.h: 54: unsigned INDF0 :8;
[; ;pic16f1828.h: 55: };
[; ;pic16f1828.h: 56: } INDF0bits_t;
[; ;pic16f1828.h: 57: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1828.h: 66: extern volatile unsigned char INDF1 @ 0x001;
"68
[; ;pic16f1828.h: 68: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1828.h: 71: typedef union {
[; ;pic16f1828.h: 72: struct {
[; ;pic16f1828.h: 73: unsigned INDF1 :8;
[; ;pic16f1828.h: 74: };
[; ;pic16f1828.h: 75: } INDF1bits_t;
[; ;pic16f1828.h: 76: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1828.h: 85: extern volatile unsigned char PCL @ 0x002;
"87
[; ;pic16f1828.h: 87: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1828.h: 90: typedef union {
[; ;pic16f1828.h: 91: struct {
[; ;pic16f1828.h: 92: unsigned PCL :8;
[; ;pic16f1828.h: 93: };
[; ;pic16f1828.h: 94: } PCLbits_t;
[; ;pic16f1828.h: 95: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1828.h: 104: extern volatile unsigned char STATUS @ 0x003;
"106
[; ;pic16f1828.h: 106: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1828.h: 109: typedef union {
[; ;pic16f1828.h: 110: struct {
[; ;pic16f1828.h: 111: unsigned C :1;
[; ;pic16f1828.h: 112: unsigned DC :1;
[; ;pic16f1828.h: 113: unsigned Z :1;
[; ;pic16f1828.h: 114: unsigned nPD :1;
[; ;pic16f1828.h: 115: unsigned nTO :1;
[; ;pic16f1828.h: 116: };
[; ;pic16f1828.h: 117: struct {
[; ;pic16f1828.h: 118: unsigned CARRY :1;
[; ;pic16f1828.h: 119: };
[; ;pic16f1828.h: 120: struct {
[; ;pic16f1828.h: 121: unsigned :2;
[; ;pic16f1828.h: 122: unsigned ZERO :1;
[; ;pic16f1828.h: 123: };
[; ;pic16f1828.h: 124: } STATUSbits_t;
[; ;pic16f1828.h: 125: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1828.h: 164: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1828.h: 167: extern volatile unsigned char FSR0L @ 0x004;
"169
[; ;pic16f1828.h: 169: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1828.h: 172: typedef union {
[; ;pic16f1828.h: 173: struct {
[; ;pic16f1828.h: 174: unsigned FSR0L :8;
[; ;pic16f1828.h: 175: };
[; ;pic16f1828.h: 176: } FSR0Lbits_t;
[; ;pic16f1828.h: 177: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1828.h: 186: extern volatile unsigned char FSR0H @ 0x005;
"188
[; ;pic16f1828.h: 188: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1828.h: 191: typedef union {
[; ;pic16f1828.h: 192: struct {
[; ;pic16f1828.h: 193: unsigned FSR0H :8;
[; ;pic16f1828.h: 194: };
[; ;pic16f1828.h: 195: } FSR0Hbits_t;
[; ;pic16f1828.h: 196: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1828.h: 205: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1828.h: 208: extern volatile unsigned char FSR1L @ 0x006;
"210
[; ;pic16f1828.h: 210: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1828.h: 213: typedef union {
[; ;pic16f1828.h: 214: struct {
[; ;pic16f1828.h: 215: unsigned FSR1L :8;
[; ;pic16f1828.h: 216: };
[; ;pic16f1828.h: 217: } FSR1Lbits_t;
[; ;pic16f1828.h: 218: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1828.h: 227: extern volatile unsigned char FSR1H @ 0x007;
"229
[; ;pic16f1828.h: 229: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1828.h: 232: typedef union {
[; ;pic16f1828.h: 233: struct {
[; ;pic16f1828.h: 234: unsigned FSR1H :8;
[; ;pic16f1828.h: 235: };
[; ;pic16f1828.h: 236: } FSR1Hbits_t;
[; ;pic16f1828.h: 237: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1828.h: 246: extern volatile unsigned char BSR @ 0x008;
"248
[; ;pic16f1828.h: 248: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1828.h: 251: typedef union {
[; ;pic16f1828.h: 252: struct {
[; ;pic16f1828.h: 253: unsigned BSR0 :1;
[; ;pic16f1828.h: 254: unsigned BSR1 :1;
[; ;pic16f1828.h: 255: unsigned BSR2 :1;
[; ;pic16f1828.h: 256: unsigned BSR3 :1;
[; ;pic16f1828.h: 257: unsigned BSR4 :1;
[; ;pic16f1828.h: 258: };
[; ;pic16f1828.h: 259: struct {
[; ;pic16f1828.h: 260: unsigned BSR :5;
[; ;pic16f1828.h: 261: };
[; ;pic16f1828.h: 262: } BSRbits_t;
[; ;pic16f1828.h: 263: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1828.h: 297: extern volatile unsigned char WREG @ 0x009;
"299
[; ;pic16f1828.h: 299: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1828.h: 302: typedef union {
[; ;pic16f1828.h: 303: struct {
[; ;pic16f1828.h: 304: unsigned WREG0 :8;
[; ;pic16f1828.h: 305: };
[; ;pic16f1828.h: 306: } WREGbits_t;
[; ;pic16f1828.h: 307: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1828.h: 316: extern volatile unsigned char PCLATH @ 0x00A;
"318
[; ;pic16f1828.h: 318: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1828.h: 321: typedef union {
[; ;pic16f1828.h: 322: struct {
[; ;pic16f1828.h: 323: unsigned PCLATH :7;
[; ;pic16f1828.h: 324: };
[; ;pic16f1828.h: 325: } PCLATHbits_t;
[; ;pic16f1828.h: 326: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1828.h: 335: extern volatile unsigned char INTCON @ 0x00B;
"337
[; ;pic16f1828.h: 337: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1828.h: 340: typedef union {
[; ;pic16f1828.h: 341: struct {
[; ;pic16f1828.h: 342: unsigned IOCIF :1;
[; ;pic16f1828.h: 343: unsigned INTF :1;
[; ;pic16f1828.h: 344: unsigned TMR0IF :1;
[; ;pic16f1828.h: 345: unsigned IOCIE :1;
[; ;pic16f1828.h: 346: unsigned INTE :1;
[; ;pic16f1828.h: 347: unsigned TMR0IE :1;
[; ;pic16f1828.h: 348: unsigned PEIE :1;
[; ;pic16f1828.h: 349: unsigned GIE :1;
[; ;pic16f1828.h: 350: };
[; ;pic16f1828.h: 351: struct {
[; ;pic16f1828.h: 352: unsigned :2;
[; ;pic16f1828.h: 353: unsigned T0IF :1;
[; ;pic16f1828.h: 354: unsigned :2;
[; ;pic16f1828.h: 355: unsigned T0IE :1;
[; ;pic16f1828.h: 356: };
[; ;pic16f1828.h: 357: } INTCONbits_t;
[; ;pic16f1828.h: 358: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1828.h: 412: extern volatile unsigned char PORTA @ 0x00C;
"414
[; ;pic16f1828.h: 414: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1828.h: 417: typedef union {
[; ;pic16f1828.h: 418: struct {
[; ;pic16f1828.h: 419: unsigned RA0 :1;
[; ;pic16f1828.h: 420: unsigned RA1 :1;
[; ;pic16f1828.h: 421: unsigned RA2 :1;
[; ;pic16f1828.h: 422: unsigned RA3 :1;
[; ;pic16f1828.h: 423: unsigned RA4 :1;
[; ;pic16f1828.h: 424: unsigned RA5 :1;
[; ;pic16f1828.h: 425: };
[; ;pic16f1828.h: 426: } PORTAbits_t;
[; ;pic16f1828.h: 427: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1828.h: 461: extern volatile unsigned char PORTB @ 0x00D;
"463
[; ;pic16f1828.h: 463: asm("PORTB equ 0Dh");
[; <" PORTB equ 0Dh ;# ">
[; ;pic16f1828.h: 466: typedef union {
[; ;pic16f1828.h: 467: struct {
[; ;pic16f1828.h: 468: unsigned :4;
[; ;pic16f1828.h: 469: unsigned RB4 :1;
[; ;pic16f1828.h: 470: unsigned RB5 :1;
[; ;pic16f1828.h: 471: unsigned RB6 :1;
[; ;pic16f1828.h: 472: unsigned RB7 :1;
[; ;pic16f1828.h: 473: };
[; ;pic16f1828.h: 474: } PORTBbits_t;
[; ;pic16f1828.h: 475: extern volatile PORTBbits_t PORTBbits @ 0x00D;
[; ;pic16f1828.h: 499: extern volatile unsigned char PORTC @ 0x00E;
"501
[; ;pic16f1828.h: 501: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16f1828.h: 504: typedef union {
[; ;pic16f1828.h: 505: struct {
[; ;pic16f1828.h: 506: unsigned RC0 :1;
[; ;pic16f1828.h: 507: unsigned RC1 :1;
[; ;pic16f1828.h: 508: unsigned RC2 :1;
[; ;pic16f1828.h: 509: unsigned RC3 :1;
[; ;pic16f1828.h: 510: unsigned RC4 :1;
[; ;pic16f1828.h: 511: unsigned RC5 :1;
[; ;pic16f1828.h: 512: unsigned RC6 :1;
[; ;pic16f1828.h: 513: unsigned RC7 :1;
[; ;pic16f1828.h: 514: };
[; ;pic16f1828.h: 515: } PORTCbits_t;
[; ;pic16f1828.h: 516: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16f1828.h: 560: extern volatile unsigned char PIR1 @ 0x011;
"562
[; ;pic16f1828.h: 562: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1828.h: 565: typedef union {
[; ;pic16f1828.h: 566: struct {
[; ;pic16f1828.h: 567: unsigned TMR1IF :1;
[; ;pic16f1828.h: 568: unsigned TMR2IF :1;
[; ;pic16f1828.h: 569: unsigned CCP1IF :1;
[; ;pic16f1828.h: 570: unsigned SSP1IF :1;
[; ;pic16f1828.h: 571: unsigned TXIF :1;
[; ;pic16f1828.h: 572: unsigned RCIF :1;
[; ;pic16f1828.h: 573: unsigned ADIF :1;
[; ;pic16f1828.h: 574: unsigned TMR1GIF :1;
[; ;pic16f1828.h: 575: };
[; ;pic16f1828.h: 576: } PIR1bits_t;
[; ;pic16f1828.h: 577: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1828.h: 621: extern volatile unsigned char PIR2 @ 0x012;
"623
[; ;pic16f1828.h: 623: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1828.h: 626: typedef union {
[; ;pic16f1828.h: 627: struct {
[; ;pic16f1828.h: 628: unsigned CCP2IF :1;
[; ;pic16f1828.h: 629: unsigned :2;
[; ;pic16f1828.h: 630: unsigned BCL1IF :1;
[; ;pic16f1828.h: 631: unsigned EEIF :1;
[; ;pic16f1828.h: 632: unsigned C1IF :1;
[; ;pic16f1828.h: 633: unsigned C2IF :1;
[; ;pic16f1828.h: 634: unsigned OSFIF :1;
[; ;pic16f1828.h: 635: };
[; ;pic16f1828.h: 636: } PIR2bits_t;
[; ;pic16f1828.h: 637: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1828.h: 671: extern volatile unsigned char PIR3 @ 0x013;
"673
[; ;pic16f1828.h: 673: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f1828.h: 676: typedef union {
[; ;pic16f1828.h: 677: struct {
[; ;pic16f1828.h: 678: unsigned :1;
[; ;pic16f1828.h: 679: unsigned TMR4IF :1;
[; ;pic16f1828.h: 680: unsigned :1;
[; ;pic16f1828.h: 681: unsigned TMR6IF :1;
[; ;pic16f1828.h: 682: unsigned CCP3IF :1;
[; ;pic16f1828.h: 683: unsigned CCP4IF :1;
[; ;pic16f1828.h: 684: };
[; ;pic16f1828.h: 685: } PIR3bits_t;
[; ;pic16f1828.h: 686: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f1828.h: 710: extern volatile unsigned char TMR0 @ 0x015;
"712
[; ;pic16f1828.h: 712: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1828.h: 715: typedef union {
[; ;pic16f1828.h: 716: struct {
[; ;pic16f1828.h: 717: unsigned TMR0 :8;
[; ;pic16f1828.h: 718: };
[; ;pic16f1828.h: 719: } TMR0bits_t;
[; ;pic16f1828.h: 720: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1828.h: 729: extern volatile unsigned short TMR1 @ 0x016;
"731
[; ;pic16f1828.h: 731: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1828.h: 735: extern volatile unsigned char TMR1L @ 0x016;
"737
[; ;pic16f1828.h: 737: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1828.h: 740: typedef union {
[; ;pic16f1828.h: 741: struct {
[; ;pic16f1828.h: 742: unsigned TMR1L :8;
[; ;pic16f1828.h: 743: };
[; ;pic16f1828.h: 744: } TMR1Lbits_t;
[; ;pic16f1828.h: 745: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1828.h: 754: extern volatile unsigned char TMR1H @ 0x017;
"756
[; ;pic16f1828.h: 756: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1828.h: 759: typedef union {
[; ;pic16f1828.h: 760: struct {
[; ;pic16f1828.h: 761: unsigned TMR1H :8;
[; ;pic16f1828.h: 762: };
[; ;pic16f1828.h: 763: } TMR1Hbits_t;
[; ;pic16f1828.h: 764: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1828.h: 773: extern volatile unsigned char T1CON @ 0x018;
"775
[; ;pic16f1828.h: 775: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1828.h: 778: typedef union {
[; ;pic16f1828.h: 779: struct {
[; ;pic16f1828.h: 780: unsigned TMR1ON :1;
[; ;pic16f1828.h: 781: unsigned :1;
[; ;pic16f1828.h: 782: unsigned nT1SYNC :1;
[; ;pic16f1828.h: 783: unsigned T1OSCEN :1;
[; ;pic16f1828.h: 784: unsigned T1CKPS0 :1;
[; ;pic16f1828.h: 785: unsigned T1CKPS1 :1;
[; ;pic16f1828.h: 786: unsigned TMR1CS0 :1;
[; ;pic16f1828.h: 787: unsigned TMR1CS1 :1;
[; ;pic16f1828.h: 788: };
[; ;pic16f1828.h: 789: struct {
[; ;pic16f1828.h: 790: unsigned :4;
[; ;pic16f1828.h: 791: unsigned T1CKPS :2;
[; ;pic16f1828.h: 792: unsigned TMR1CS :2;
[; ;pic16f1828.h: 793: };
[; ;pic16f1828.h: 794: } T1CONbits_t;
[; ;pic16f1828.h: 795: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1828.h: 844: extern volatile unsigned char T1GCON @ 0x019;
"846
[; ;pic16f1828.h: 846: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1828.h: 849: typedef union {
[; ;pic16f1828.h: 850: struct {
[; ;pic16f1828.h: 851: unsigned T1GSS0 :1;
[; ;pic16f1828.h: 852: unsigned T1GSS1 :1;
[; ;pic16f1828.h: 853: unsigned T1GVAL :1;
[; ;pic16f1828.h: 854: unsigned T1GGO_nDONE :1;
[; ;pic16f1828.h: 855: unsigned T1GSPM :1;
[; ;pic16f1828.h: 856: unsigned T1GTM :1;
[; ;pic16f1828.h: 857: unsigned T1GPOL :1;
[; ;pic16f1828.h: 858: unsigned TMR1GE :1;
[; ;pic16f1828.h: 859: };
[; ;pic16f1828.h: 860: struct {
[; ;pic16f1828.h: 861: unsigned T1GSS :2;
[; ;pic16f1828.h: 862: unsigned :1;
[; ;pic16f1828.h: 863: unsigned T1GGO :1;
[; ;pic16f1828.h: 864: };
[; ;pic16f1828.h: 865: } T1GCONbits_t;
[; ;pic16f1828.h: 866: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1828.h: 920: extern volatile unsigned char TMR2 @ 0x01A;
"922
[; ;pic16f1828.h: 922: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1828.h: 925: typedef union {
[; ;pic16f1828.h: 926: struct {
[; ;pic16f1828.h: 927: unsigned TMR2 :8;
[; ;pic16f1828.h: 928: };
[; ;pic16f1828.h: 929: } TMR2bits_t;
[; ;pic16f1828.h: 930: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1828.h: 939: extern volatile unsigned char PR2 @ 0x01B;
"941
[; ;pic16f1828.h: 941: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1828.h: 944: typedef union {
[; ;pic16f1828.h: 945: struct {
[; ;pic16f1828.h: 946: unsigned PR2 :8;
[; ;pic16f1828.h: 947: };
[; ;pic16f1828.h: 948: } PR2bits_t;
[; ;pic16f1828.h: 949: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1828.h: 958: extern volatile unsigned char T2CON @ 0x01C;
"960
[; ;pic16f1828.h: 960: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1828.h: 963: typedef union {
[; ;pic16f1828.h: 964: struct {
[; ;pic16f1828.h: 965: unsigned T2CKPS0 :1;
[; ;pic16f1828.h: 966: unsigned T2CKPS1 :1;
[; ;pic16f1828.h: 967: unsigned TMR2ON :1;
[; ;pic16f1828.h: 968: unsigned T2OUTPS0 :1;
[; ;pic16f1828.h: 969: unsigned T2OUTPS1 :1;
[; ;pic16f1828.h: 970: unsigned T2OUTPS2 :1;
[; ;pic16f1828.h: 971: unsigned T2OUTPS3 :1;
[; ;pic16f1828.h: 972: };
[; ;pic16f1828.h: 973: struct {
[; ;pic16f1828.h: 974: unsigned T2CKPS :2;
[; ;pic16f1828.h: 975: unsigned :1;
[; ;pic16f1828.h: 976: unsigned T2OUTPS :4;
[; ;pic16f1828.h: 977: };
[; ;pic16f1828.h: 978: } T2CONbits_t;
[; ;pic16f1828.h: 979: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1828.h: 1028: extern volatile unsigned char CPSCON0 @ 0x01E;
"1030
[; ;pic16f1828.h: 1030: asm("CPSCON0 equ 01Eh");
[; <" CPSCON0 equ 01Eh ;# ">
[; ;pic16f1828.h: 1033: typedef union {
[; ;pic16f1828.h: 1034: struct {
[; ;pic16f1828.h: 1035: unsigned T0XCS :1;
[; ;pic16f1828.h: 1036: unsigned CPSOUT :1;
[; ;pic16f1828.h: 1037: unsigned CPSRNG0 :1;
[; ;pic16f1828.h: 1038: unsigned CPSRNG1 :1;
[; ;pic16f1828.h: 1039: unsigned :2;
[; ;pic16f1828.h: 1040: unsigned CPSRM :1;
[; ;pic16f1828.h: 1041: unsigned CPSON :1;
[; ;pic16f1828.h: 1042: };
[; ;pic16f1828.h: 1043: struct {
[; ;pic16f1828.h: 1044: unsigned :2;
[; ;pic16f1828.h: 1045: unsigned CPSRNG :2;
[; ;pic16f1828.h: 1046: };
[; ;pic16f1828.h: 1047: } CPSCON0bits_t;
[; ;pic16f1828.h: 1048: extern volatile CPSCON0bits_t CPSCON0bits @ 0x01E;
[; ;pic16f1828.h: 1087: extern volatile unsigned char CPSCON1 @ 0x01F;
"1089
[; ;pic16f1828.h: 1089: asm("CPSCON1 equ 01Fh");
[; <" CPSCON1 equ 01Fh ;# ">
[; ;pic16f1828.h: 1092: typedef union {
[; ;pic16f1828.h: 1093: struct {
[; ;pic16f1828.h: 1094: unsigned CPSCH0 :1;
[; ;pic16f1828.h: 1095: unsigned CPSCH1 :1;
[; ;pic16f1828.h: 1096: unsigned CPSCH2 :1;
[; ;pic16f1828.h: 1097: unsigned CPSCH3 :1;
[; ;pic16f1828.h: 1098: };
[; ;pic16f1828.h: 1099: struct {
[; ;pic16f1828.h: 1100: unsigned CPSCH :3;
[; ;pic16f1828.h: 1101: };
[; ;pic16f1828.h: 1102: } CPSCON1bits_t;
[; ;pic16f1828.h: 1103: extern volatile CPSCON1bits_t CPSCON1bits @ 0x01F;
[; ;pic16f1828.h: 1132: extern volatile unsigned char TRISA @ 0x08C;
"1134
[; ;pic16f1828.h: 1134: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1828.h: 1137: typedef union {
[; ;pic16f1828.h: 1138: struct {
[; ;pic16f1828.h: 1139: unsigned TRISA0 :1;
[; ;pic16f1828.h: 1140: unsigned TRISA1 :1;
[; ;pic16f1828.h: 1141: unsigned TRISA2 :1;
[; ;pic16f1828.h: 1142: unsigned TRISA3 :1;
[; ;pic16f1828.h: 1143: unsigned TRISA4 :1;
[; ;pic16f1828.h: 1144: unsigned TRISA5 :1;
[; ;pic16f1828.h: 1145: };
[; ;pic16f1828.h: 1146: } TRISAbits_t;
[; ;pic16f1828.h: 1147: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1828.h: 1181: extern volatile unsigned char TRISB @ 0x08D;
"1183
[; ;pic16f1828.h: 1183: asm("TRISB equ 08Dh");
[; <" TRISB equ 08Dh ;# ">
[; ;pic16f1828.h: 1186: typedef union {
[; ;pic16f1828.h: 1187: struct {
[; ;pic16f1828.h: 1188: unsigned :4;
[; ;pic16f1828.h: 1189: unsigned TRISB4 :1;
[; ;pic16f1828.h: 1190: unsigned TRISB5 :1;
[; ;pic16f1828.h: 1191: unsigned TRISB6 :1;
[; ;pic16f1828.h: 1192: unsigned TRISB7 :1;
[; ;pic16f1828.h: 1193: };
[; ;pic16f1828.h: 1194: } TRISBbits_t;
[; ;pic16f1828.h: 1195: extern volatile TRISBbits_t TRISBbits @ 0x08D;
[; ;pic16f1828.h: 1219: extern volatile unsigned char TRISC @ 0x08E;
"1221
[; ;pic16f1828.h: 1221: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16f1828.h: 1224: typedef union {
[; ;pic16f1828.h: 1225: struct {
[; ;pic16f1828.h: 1226: unsigned TRISC0 :1;
[; ;pic16f1828.h: 1227: unsigned TRISC1 :1;
[; ;pic16f1828.h: 1228: unsigned TRISC2 :1;
[; ;pic16f1828.h: 1229: unsigned TRISC3 :1;
[; ;pic16f1828.h: 1230: unsigned TRISC4 :1;
[; ;pic16f1828.h: 1231: unsigned TRISC5 :1;
[; ;pic16f1828.h: 1232: unsigned TRISC6 :1;
[; ;pic16f1828.h: 1233: unsigned TRISC7 :1;
[; ;pic16f1828.h: 1234: };
[; ;pic16f1828.h: 1235: } TRISCbits_t;
[; ;pic16f1828.h: 1236: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16f1828.h: 1280: extern volatile unsigned char PIE1 @ 0x091;
"1282
[; ;pic16f1828.h: 1282: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1828.h: 1285: typedef union {
[; ;pic16f1828.h: 1286: struct {
[; ;pic16f1828.h: 1287: unsigned TMR1IE :1;
[; ;pic16f1828.h: 1288: unsigned TMR2IE :1;
[; ;pic16f1828.h: 1289: unsigned CCP1IE :1;
[; ;pic16f1828.h: 1290: unsigned SSP1IE :1;
[; ;pic16f1828.h: 1291: unsigned TXIE :1;
[; ;pic16f1828.h: 1292: unsigned RCIE :1;
[; ;pic16f1828.h: 1293: unsigned ADIE :1;
[; ;pic16f1828.h: 1294: unsigned TMR1GIE :1;
[; ;pic16f1828.h: 1295: };
[; ;pic16f1828.h: 1296: } PIE1bits_t;
[; ;pic16f1828.h: 1297: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1828.h: 1341: extern volatile unsigned char PIE2 @ 0x092;
"1343
[; ;pic16f1828.h: 1343: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1828.h: 1346: typedef union {
[; ;pic16f1828.h: 1347: struct {
[; ;pic16f1828.h: 1348: unsigned CCP2IE :1;
[; ;pic16f1828.h: 1349: unsigned :2;
[; ;pic16f1828.h: 1350: unsigned BCL1IE :1;
[; ;pic16f1828.h: 1351: unsigned EEIE :1;
[; ;pic16f1828.h: 1352: unsigned C1IE :1;
[; ;pic16f1828.h: 1353: unsigned C2IE :1;
[; ;pic16f1828.h: 1354: unsigned OSFIE :1;
[; ;pic16f1828.h: 1355: };
[; ;pic16f1828.h: 1356: } PIE2bits_t;
[; ;pic16f1828.h: 1357: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1828.h: 1391: extern volatile unsigned char PIE3 @ 0x093;
"1393
[; ;pic16f1828.h: 1393: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f1828.h: 1396: typedef union {
[; ;pic16f1828.h: 1397: struct {
[; ;pic16f1828.h: 1398: unsigned :1;
[; ;pic16f1828.h: 1399: unsigned TMR4IE :1;
[; ;pic16f1828.h: 1400: unsigned :1;
[; ;pic16f1828.h: 1401: unsigned TMR6IE :1;
[; ;pic16f1828.h: 1402: unsigned CCP3IE :1;
[; ;pic16f1828.h: 1403: unsigned CCP4IE :1;
[; ;pic16f1828.h: 1404: };
[; ;pic16f1828.h: 1405: } PIE3bits_t;
[; ;pic16f1828.h: 1406: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f1828.h: 1430: extern volatile unsigned char OPTION_REG @ 0x095;
"1432
[; ;pic16f1828.h: 1432: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1828.h: 1435: typedef union {
[; ;pic16f1828.h: 1436: struct {
[; ;pic16f1828.h: 1437: unsigned PS0 :1;
[; ;pic16f1828.h: 1438: unsigned PS1 :1;
[; ;pic16f1828.h: 1439: unsigned PS2 :1;
[; ;pic16f1828.h: 1440: unsigned PSA :1;
[; ;pic16f1828.h: 1441: unsigned TMR0SE :1;
[; ;pic16f1828.h: 1442: unsigned TMR0CS :1;
[; ;pic16f1828.h: 1443: unsigned INTEDG :1;
[; ;pic16f1828.h: 1444: unsigned nWPUEN :1;
[; ;pic16f1828.h: 1445: };
[; ;pic16f1828.h: 1446: struct {
[; ;pic16f1828.h: 1447: unsigned PS :3;
[; ;pic16f1828.h: 1448: unsigned :1;
[; ;pic16f1828.h: 1449: unsigned T0SE :1;
[; ;pic16f1828.h: 1450: unsigned T0CS :1;
[; ;pic16f1828.h: 1451: };
[; ;pic16f1828.h: 1452: } OPTION_REGbits_t;
[; ;pic16f1828.h: 1453: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1828.h: 1512: extern volatile unsigned char PCON @ 0x096;
"1514
[; ;pic16f1828.h: 1514: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1828.h: 1517: typedef union {
[; ;pic16f1828.h: 1518: struct {
[; ;pic16f1828.h: 1519: unsigned nBOR :1;
[; ;pic16f1828.h: 1520: unsigned nPOR :1;
[; ;pic16f1828.h: 1521: unsigned nRI :1;
[; ;pic16f1828.h: 1522: unsigned nRMCLR :1;
[; ;pic16f1828.h: 1523: unsigned :2;
[; ;pic16f1828.h: 1524: unsigned STKUNF :1;
[; ;pic16f1828.h: 1525: unsigned STKOVF :1;
[; ;pic16f1828.h: 1526: };
[; ;pic16f1828.h: 1527: } PCONbits_t;
[; ;pic16f1828.h: 1528: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1828.h: 1562: extern volatile unsigned char WDTCON @ 0x097;
"1564
[; ;pic16f1828.h: 1564: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1828.h: 1567: typedef union {
[; ;pic16f1828.h: 1568: struct {
[; ;pic16f1828.h: 1569: unsigned SWDTEN :1;
[; ;pic16f1828.h: 1570: unsigned WDTPS0 :1;
[; ;pic16f1828.h: 1571: unsigned WDTPS1 :1;
[; ;pic16f1828.h: 1572: unsigned WDTPS2 :1;
[; ;pic16f1828.h: 1573: unsigned WDTPS3 :1;
[; ;pic16f1828.h: 1574: unsigned WDTPS4 :1;
[; ;pic16f1828.h: 1575: };
[; ;pic16f1828.h: 1576: struct {
[; ;pic16f1828.h: 1577: unsigned :1;
[; ;pic16f1828.h: 1578: unsigned WDTPS :5;
[; ;pic16f1828.h: 1579: };
[; ;pic16f1828.h: 1580: } WDTCONbits_t;
[; ;pic16f1828.h: 1581: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1828.h: 1620: extern volatile unsigned char OSCTUNE @ 0x098;
"1622
[; ;pic16f1828.h: 1622: asm("OSCTUNE equ 098h");
[; <" OSCTUNE equ 098h ;# ">
[; ;pic16f1828.h: 1625: typedef union {
[; ;pic16f1828.h: 1626: struct {
[; ;pic16f1828.h: 1627: unsigned TUN0 :1;
[; ;pic16f1828.h: 1628: unsigned TUN1 :1;
[; ;pic16f1828.h: 1629: unsigned TUN2 :1;
[; ;pic16f1828.h: 1630: unsigned TUN3 :1;
[; ;pic16f1828.h: 1631: unsigned TUN4 :1;
[; ;pic16f1828.h: 1632: unsigned TUN5 :1;
[; ;pic16f1828.h: 1633: };
[; ;pic16f1828.h: 1634: struct {
[; ;pic16f1828.h: 1635: unsigned TUN :6;
[; ;pic16f1828.h: 1636: };
[; ;pic16f1828.h: 1637: } OSCTUNEbits_t;
[; ;pic16f1828.h: 1638: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x098;
[; ;pic16f1828.h: 1677: extern volatile unsigned char OSCCON @ 0x099;
"1679
[; ;pic16f1828.h: 1679: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1828.h: 1682: typedef union {
[; ;pic16f1828.h: 1683: struct {
[; ;pic16f1828.h: 1684: unsigned SCS0 :1;
[; ;pic16f1828.h: 1685: unsigned SCS1 :1;
[; ;pic16f1828.h: 1686: unsigned :1;
[; ;pic16f1828.h: 1687: unsigned IRCF0 :1;
[; ;pic16f1828.h: 1688: unsigned IRCF1 :1;
[; ;pic16f1828.h: 1689: unsigned IRCF2 :1;
[; ;pic16f1828.h: 1690: unsigned IRCF3 :1;
[; ;pic16f1828.h: 1691: unsigned SPLLEN :1;
[; ;pic16f1828.h: 1692: };
[; ;pic16f1828.h: 1693: struct {
[; ;pic16f1828.h: 1694: unsigned SCS :2;
[; ;pic16f1828.h: 1695: unsigned :1;
[; ;pic16f1828.h: 1696: unsigned IRCF :4;
[; ;pic16f1828.h: 1697: };
[; ;pic16f1828.h: 1698: } OSCCONbits_t;
[; ;pic16f1828.h: 1699: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1828.h: 1748: extern volatile unsigned char OSCSTAT @ 0x09A;
"1750
[; ;pic16f1828.h: 1750: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1828.h: 1753: typedef union {
[; ;pic16f1828.h: 1754: struct {
[; ;pic16f1828.h: 1755: unsigned HFIOFS :1;
[; ;pic16f1828.h: 1756: unsigned LFIOFR :1;
[; ;pic16f1828.h: 1757: unsigned MFIOFR :1;
[; ;pic16f1828.h: 1758: unsigned HFIOFL :1;
[; ;pic16f1828.h: 1759: unsigned HFIOFR :1;
[; ;pic16f1828.h: 1760: unsigned OSTS :1;
[; ;pic16f1828.h: 1761: unsigned PLLR :1;
[; ;pic16f1828.h: 1762: unsigned T1OSCR :1;
[; ;pic16f1828.h: 1763: };
[; ;pic16f1828.h: 1764: } OSCSTATbits_t;
[; ;pic16f1828.h: 1765: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1828.h: 1809: extern volatile unsigned short ADRES @ 0x09B;
"1811
[; ;pic16f1828.h: 1811: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1828.h: 1815: extern volatile unsigned char ADRESL @ 0x09B;
"1817
[; ;pic16f1828.h: 1817: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1828.h: 1820: typedef union {
[; ;pic16f1828.h: 1821: struct {
[; ;pic16f1828.h: 1822: unsigned ADRESL :8;
[; ;pic16f1828.h: 1823: };
[; ;pic16f1828.h: 1824: } ADRESLbits_t;
[; ;pic16f1828.h: 1825: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1828.h: 1834: extern volatile unsigned char ADRESH @ 0x09C;
"1836
[; ;pic16f1828.h: 1836: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1828.h: 1839: typedef union {
[; ;pic16f1828.h: 1840: struct {
[; ;pic16f1828.h: 1841: unsigned ADRESH :8;
[; ;pic16f1828.h: 1842: };
[; ;pic16f1828.h: 1843: } ADRESHbits_t;
[; ;pic16f1828.h: 1844: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1828.h: 1853: extern volatile unsigned char ADCON0 @ 0x09D;
"1855
[; ;pic16f1828.h: 1855: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1828.h: 1858: typedef union {
[; ;pic16f1828.h: 1859: struct {
[; ;pic16f1828.h: 1860: unsigned ADON :1;
[; ;pic16f1828.h: 1861: unsigned GO_nDONE :1;
[; ;pic16f1828.h: 1862: unsigned CHS0 :1;
[; ;pic16f1828.h: 1863: unsigned CHS1 :1;
[; ;pic16f1828.h: 1864: unsigned CHS2 :1;
[; ;pic16f1828.h: 1865: unsigned CHS3 :1;
[; ;pic16f1828.h: 1866: unsigned CHS4 :1;
[; ;pic16f1828.h: 1867: };
[; ;pic16f1828.h: 1868: struct {
[; ;pic16f1828.h: 1869: unsigned :1;
[; ;pic16f1828.h: 1870: unsigned ADGO :1;
[; ;pic16f1828.h: 1871: unsigned CHS :5;
[; ;pic16f1828.h: 1872: };
[; ;pic16f1828.h: 1873: struct {
[; ;pic16f1828.h: 1874: unsigned :1;
[; ;pic16f1828.h: 1875: unsigned GO :1;
[; ;pic16f1828.h: 1876: };
[; ;pic16f1828.h: 1877: } ADCON0bits_t;
[; ;pic16f1828.h: 1878: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1828.h: 1932: extern volatile unsigned char ADCON1 @ 0x09E;
"1934
[; ;pic16f1828.h: 1934: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1828.h: 1937: typedef union {
[; ;pic16f1828.h: 1938: struct {
[; ;pic16f1828.h: 1939: unsigned ADPREF0 :1;
[; ;pic16f1828.h: 1940: unsigned ADPREF1 :1;
[; ;pic16f1828.h: 1941: unsigned ADNREF :1;
[; ;pic16f1828.h: 1942: unsigned :1;
[; ;pic16f1828.h: 1943: unsigned ADCS0 :1;
[; ;pic16f1828.h: 1944: unsigned ADCS1 :1;
[; ;pic16f1828.h: 1945: unsigned ADCS2 :1;
[; ;pic16f1828.h: 1946: unsigned ADFM :1;
[; ;pic16f1828.h: 1947: };
[; ;pic16f1828.h: 1948: struct {
[; ;pic16f1828.h: 1949: unsigned ADPREF :2;
[; ;pic16f1828.h: 1950: unsigned :2;
[; ;pic16f1828.h: 1951: unsigned ADCS :3;
[; ;pic16f1828.h: 1952: };
[; ;pic16f1828.h: 1953: } ADCON1bits_t;
[; ;pic16f1828.h: 1954: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1828.h: 2003: extern volatile unsigned char LATA @ 0x10C;
"2005
[; ;pic16f1828.h: 2005: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1828.h: 2008: typedef union {
[; ;pic16f1828.h: 2009: struct {
[; ;pic16f1828.h: 2010: unsigned LATA0 :1;
[; ;pic16f1828.h: 2011: unsigned LATA1 :1;
[; ;pic16f1828.h: 2012: unsigned LATA2 :1;
[; ;pic16f1828.h: 2013: unsigned :1;
[; ;pic16f1828.h: 2014: unsigned LATA4 :1;
[; ;pic16f1828.h: 2015: unsigned LATA5 :1;
[; ;pic16f1828.h: 2016: };
[; ;pic16f1828.h: 2017: } LATAbits_t;
[; ;pic16f1828.h: 2018: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1828.h: 2047: extern volatile unsigned char LATB @ 0x10D;
"2049
[; ;pic16f1828.h: 2049: asm("LATB equ 010Dh");
[; <" LATB equ 010Dh ;# ">
[; ;pic16f1828.h: 2052: typedef union {
[; ;pic16f1828.h: 2053: struct {
[; ;pic16f1828.h: 2054: unsigned :4;
[; ;pic16f1828.h: 2055: unsigned LATB4 :1;
[; ;pic16f1828.h: 2056: unsigned LATB5 :1;
[; ;pic16f1828.h: 2057: unsigned LATB6 :1;
[; ;pic16f1828.h: 2058: unsigned LATB7 :1;
[; ;pic16f1828.h: 2059: };
[; ;pic16f1828.h: 2060: } LATBbits_t;
[; ;pic16f1828.h: 2061: extern volatile LATBbits_t LATBbits @ 0x10D;
[; ;pic16f1828.h: 2085: extern volatile unsigned char LATC @ 0x10E;
"2087
[; ;pic16f1828.h: 2087: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16f1828.h: 2090: typedef union {
[; ;pic16f1828.h: 2091: struct {
[; ;pic16f1828.h: 2092: unsigned LATC0 :1;
[; ;pic16f1828.h: 2093: unsigned LATC1 :1;
[; ;pic16f1828.h: 2094: unsigned LATC2 :1;
[; ;pic16f1828.h: 2095: unsigned LATC3 :1;
[; ;pic16f1828.h: 2096: unsigned LATC4 :1;
[; ;pic16f1828.h: 2097: unsigned LATC5 :1;
[; ;pic16f1828.h: 2098: unsigned LATC6 :1;
[; ;pic16f1828.h: 2099: unsigned LATC7 :1;
[; ;pic16f1828.h: 2100: };
[; ;pic16f1828.h: 2101: } LATCbits_t;
[; ;pic16f1828.h: 2102: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16f1828.h: 2146: extern volatile unsigned char CM1CON0 @ 0x111;
"2148
[; ;pic16f1828.h: 2148: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16f1828.h: 2151: typedef union {
[; ;pic16f1828.h: 2152: struct {
[; ;pic16f1828.h: 2153: unsigned C1SYNC :1;
[; ;pic16f1828.h: 2154: unsigned C1HYS :1;
[; ;pic16f1828.h: 2155: unsigned C1SP :1;
[; ;pic16f1828.h: 2156: unsigned :1;
[; ;pic16f1828.h: 2157: unsigned C1POL :1;
[; ;pic16f1828.h: 2158: unsigned C1OE :1;
[; ;pic16f1828.h: 2159: unsigned C1OUT :1;
[; ;pic16f1828.h: 2160: unsigned C1ON :1;
[; ;pic16f1828.h: 2161: };
[; ;pic16f1828.h: 2162: } CM1CON0bits_t;
[; ;pic16f1828.h: 2163: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16f1828.h: 2202: extern volatile unsigned char CM1CON1 @ 0x112;
"2204
[; ;pic16f1828.h: 2204: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16f1828.h: 2207: typedef union {
[; ;pic16f1828.h: 2208: struct {
[; ;pic16f1828.h: 2209: unsigned C1NCH0 :1;
[; ;pic16f1828.h: 2210: unsigned C1NCH1 :1;
[; ;pic16f1828.h: 2211: unsigned :2;
[; ;pic16f1828.h: 2212: unsigned C1PCH0 :1;
[; ;pic16f1828.h: 2213: unsigned C1PCH1 :1;
[; ;pic16f1828.h: 2214: unsigned C1INTN :1;
[; ;pic16f1828.h: 2215: unsigned C1INTP :1;
[; ;pic16f1828.h: 2216: };
[; ;pic16f1828.h: 2217: struct {
[; ;pic16f1828.h: 2218: unsigned C1NCH :2;
[; ;pic16f1828.h: 2219: unsigned :2;
[; ;pic16f1828.h: 2220: unsigned C1PCH :2;
[; ;pic16f1828.h: 2221: };
[; ;pic16f1828.h: 2222: } CM1CON1bits_t;
[; ;pic16f1828.h: 2223: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16f1828.h: 2267: extern volatile unsigned char CM2CON0 @ 0x113;
"2269
[; ;pic16f1828.h: 2269: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16f1828.h: 2272: typedef union {
[; ;pic16f1828.h: 2273: struct {
[; ;pic16f1828.h: 2274: unsigned C2SYNC :1;
[; ;pic16f1828.h: 2275: unsigned C2HYS :1;
[; ;pic16f1828.h: 2276: unsigned C2SP :1;
[; ;pic16f1828.h: 2277: unsigned :1;
[; ;pic16f1828.h: 2278: unsigned C2POL :1;
[; ;pic16f1828.h: 2279: unsigned C2OE :1;
[; ;pic16f1828.h: 2280: unsigned C2OUT :1;
[; ;pic16f1828.h: 2281: unsigned C2ON :1;
[; ;pic16f1828.h: 2282: };
[; ;pic16f1828.h: 2283: } CM2CON0bits_t;
[; ;pic16f1828.h: 2284: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16f1828.h: 2323: extern volatile unsigned char CM2CON1 @ 0x114;
"2325
[; ;pic16f1828.h: 2325: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16f1828.h: 2328: typedef union {
[; ;pic16f1828.h: 2329: struct {
[; ;pic16f1828.h: 2330: unsigned C2NCH0 :1;
[; ;pic16f1828.h: 2331: unsigned C2NCH1 :1;
[; ;pic16f1828.h: 2332: unsigned :2;
[; ;pic16f1828.h: 2333: unsigned C2PCH0 :1;
[; ;pic16f1828.h: 2334: unsigned C2PCH1 :1;
[; ;pic16f1828.h: 2335: unsigned C2INTN :1;
[; ;pic16f1828.h: 2336: unsigned C2INTP :1;
[; ;pic16f1828.h: 2337: };
[; ;pic16f1828.h: 2338: struct {
[; ;pic16f1828.h: 2339: unsigned C2NCH :2;
[; ;pic16f1828.h: 2340: unsigned :2;
[; ;pic16f1828.h: 2341: unsigned C2PCH :2;
[; ;pic16f1828.h: 2342: };
[; ;pic16f1828.h: 2343: } CM2CON1bits_t;
[; ;pic16f1828.h: 2344: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16f1828.h: 2388: extern volatile unsigned char CMOUT @ 0x115;
"2390
[; ;pic16f1828.h: 2390: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16f1828.h: 2393: typedef union {
[; ;pic16f1828.h: 2394: struct {
[; ;pic16f1828.h: 2395: unsigned MC1OUT :1;
[; ;pic16f1828.h: 2396: unsigned MC2OUT :1;
[; ;pic16f1828.h: 2397: };
[; ;pic16f1828.h: 2398: } CMOUTbits_t;
[; ;pic16f1828.h: 2399: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16f1828.h: 2413: extern volatile unsigned char BORCON @ 0x116;
"2415
[; ;pic16f1828.h: 2415: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1828.h: 2418: typedef union {
[; ;pic16f1828.h: 2419: struct {
[; ;pic16f1828.h: 2420: unsigned BORRDY :1;
[; ;pic16f1828.h: 2421: unsigned :6;
[; ;pic16f1828.h: 2422: unsigned SBOREN :1;
[; ;pic16f1828.h: 2423: };
[; ;pic16f1828.h: 2424: } BORCONbits_t;
[; ;pic16f1828.h: 2425: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1828.h: 2439: extern volatile unsigned char FVRCON @ 0x117;
"2441
[; ;pic16f1828.h: 2441: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1828.h: 2444: typedef union {
[; ;pic16f1828.h: 2445: struct {
[; ;pic16f1828.h: 2446: unsigned ADFVR0 :1;
[; ;pic16f1828.h: 2447: unsigned ADFVR1 :1;
[; ;pic16f1828.h: 2448: unsigned CDAFVR0 :1;
[; ;pic16f1828.h: 2449: unsigned CDAFVR1 :1;
[; ;pic16f1828.h: 2450: unsigned TSRNG :1;
[; ;pic16f1828.h: 2451: unsigned TSEN :1;
[; ;pic16f1828.h: 2452: unsigned FVRRDY :1;
[; ;pic16f1828.h: 2453: unsigned FVREN :1;
[; ;pic16f1828.h: 2454: };
[; ;pic16f1828.h: 2455: struct {
[; ;pic16f1828.h: 2456: unsigned ADFVR :2;
[; ;pic16f1828.h: 2457: unsigned CDAFVR :2;
[; ;pic16f1828.h: 2458: };
[; ;pic16f1828.h: 2459: } FVRCONbits_t;
[; ;pic16f1828.h: 2460: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1828.h: 2514: extern volatile unsigned char DACCON0 @ 0x118;
"2516
[; ;pic16f1828.h: 2516: asm("DACCON0 equ 0118h");
[; <" DACCON0 equ 0118h ;# ">
[; ;pic16f1828.h: 2519: typedef union {
[; ;pic16f1828.h: 2520: struct {
[; ;pic16f1828.h: 2521: unsigned DACNSS :1;
[; ;pic16f1828.h: 2522: unsigned :1;
[; ;pic16f1828.h: 2523: unsigned DACPSS0 :1;
[; ;pic16f1828.h: 2524: unsigned DACPSS1 :1;
[; ;pic16f1828.h: 2525: unsigned :1;
[; ;pic16f1828.h: 2526: unsigned DACOE :1;
[; ;pic16f1828.h: 2527: unsigned DACLPS :1;
[; ;pic16f1828.h: 2528: unsigned DACEN :1;
[; ;pic16f1828.h: 2529: };
[; ;pic16f1828.h: 2530: struct {
[; ;pic16f1828.h: 2531: unsigned :2;
[; ;pic16f1828.h: 2532: unsigned DACPSS :2;
[; ;pic16f1828.h: 2533: };
[; ;pic16f1828.h: 2534: } DACCON0bits_t;
[; ;pic16f1828.h: 2535: extern volatile DACCON0bits_t DACCON0bits @ 0x118;
[; ;pic16f1828.h: 2574: extern volatile unsigned char DACCON1 @ 0x119;
"2576
[; ;pic16f1828.h: 2576: asm("DACCON1 equ 0119h");
[; <" DACCON1 equ 0119h ;# ">
[; ;pic16f1828.h: 2579: typedef union {
[; ;pic16f1828.h: 2580: struct {
[; ;pic16f1828.h: 2581: unsigned DACR0 :1;
[; ;pic16f1828.h: 2582: unsigned DACR1 :1;
[; ;pic16f1828.h: 2583: unsigned DACR2 :1;
[; ;pic16f1828.h: 2584: unsigned DACR3 :1;
[; ;pic16f1828.h: 2585: unsigned DACR4 :1;
[; ;pic16f1828.h: 2586: };
[; ;pic16f1828.h: 2587: struct {
[; ;pic16f1828.h: 2588: unsigned DACR :5;
[; ;pic16f1828.h: 2589: };
[; ;pic16f1828.h: 2590: } DACCON1bits_t;
[; ;pic16f1828.h: 2591: extern volatile DACCON1bits_t DACCON1bits @ 0x119;
[; ;pic16f1828.h: 2625: extern volatile unsigned char SRCON0 @ 0x11A;
"2627
[; ;pic16f1828.h: 2627: asm("SRCON0 equ 011Ah");
[; <" SRCON0 equ 011Ah ;# ">
[; ;pic16f1828.h: 2630: typedef union {
[; ;pic16f1828.h: 2631: struct {
[; ;pic16f1828.h: 2632: unsigned SRPR :1;
[; ;pic16f1828.h: 2633: unsigned SRPS :1;
[; ;pic16f1828.h: 2634: unsigned SRNQEN :1;
[; ;pic16f1828.h: 2635: unsigned SRQEN :1;
[; ;pic16f1828.h: 2636: unsigned SRCLK0 :1;
[; ;pic16f1828.h: 2637: unsigned SRCLK1 :1;
[; ;pic16f1828.h: 2638: unsigned SRCLK2 :1;
[; ;pic16f1828.h: 2639: unsigned SRLEN :1;
[; ;pic16f1828.h: 2640: };
[; ;pic16f1828.h: 2641: struct {
[; ;pic16f1828.h: 2642: unsigned :4;
[; ;pic16f1828.h: 2643: unsigned SRCLK :3;
[; ;pic16f1828.h: 2644: };
[; ;pic16f1828.h: 2645: } SRCON0bits_t;
[; ;pic16f1828.h: 2646: extern volatile SRCON0bits_t SRCON0bits @ 0x11A;
[; ;pic16f1828.h: 2695: extern volatile unsigned char SRCON1 @ 0x11B;
"2697
[; ;pic16f1828.h: 2697: asm("SRCON1 equ 011Bh");
[; <" SRCON1 equ 011Bh ;# ">
[; ;pic16f1828.h: 2700: typedef union {
[; ;pic16f1828.h: 2701: struct {
[; ;pic16f1828.h: 2702: unsigned SRRC1E :1;
[; ;pic16f1828.h: 2703: unsigned SRRC2E :1;
[; ;pic16f1828.h: 2704: unsigned SRRCKE :1;
[; ;pic16f1828.h: 2705: unsigned SRRPE :1;
[; ;pic16f1828.h: 2706: unsigned SRSC1E :1;
[; ;pic16f1828.h: 2707: unsigned SRSC2E :1;
[; ;pic16f1828.h: 2708: unsigned SRSCKE :1;
[; ;pic16f1828.h: 2709: unsigned SRSPE :1;
[; ;pic16f1828.h: 2710: };
[; ;pic16f1828.h: 2711: } SRCON1bits_t;
[; ;pic16f1828.h: 2712: extern volatile SRCON1bits_t SRCON1bits @ 0x11B;
[; ;pic16f1828.h: 2756: extern volatile unsigned char APFCON0 @ 0x11D;
"2758
[; ;pic16f1828.h: 2758: asm("APFCON0 equ 011Dh");
[; <" APFCON0 equ 011Dh ;# ">
[; ;pic16f1828.h: 2761: typedef union {
[; ;pic16f1828.h: 2762: struct {
[; ;pic16f1828.h: 2763: unsigned :2;
[; ;pic16f1828.h: 2764: unsigned TXCKSEL :1;
[; ;pic16f1828.h: 2765: unsigned T1GSEL :1;
[; ;pic16f1828.h: 2766: unsigned :3;
[; ;pic16f1828.h: 2767: unsigned RXDTSEL :1;
[; ;pic16f1828.h: 2768: };
[; ;pic16f1828.h: 2769: } APFCON0bits_t;
[; ;pic16f1828.h: 2770: extern volatile APFCON0bits_t APFCON0bits @ 0x11D;
[; ;pic16f1828.h: 2789: extern volatile unsigned char APFCON1 @ 0x11E;
"2791
[; ;pic16f1828.h: 2791: asm("APFCON1 equ 011Eh");
[; <" APFCON1 equ 011Eh ;# ">
[; ;pic16f1828.h: 2794: typedef union {
[; ;pic16f1828.h: 2795: struct {
[; ;pic16f1828.h: 2796: unsigned CCP2SEL :1;
[; ;pic16f1828.h: 2797: unsigned P2BSEL :1;
[; ;pic16f1828.h: 2798: unsigned P1CSEL :1;
[; ;pic16f1828.h: 2799: unsigned P1DSEL :1;
[; ;pic16f1828.h: 2800: };
[; ;pic16f1828.h: 2801: } APFCON1bits_t;
[; ;pic16f1828.h: 2802: extern volatile APFCON1bits_t APFCON1bits @ 0x11E;
[; ;pic16f1828.h: 2826: extern volatile unsigned char ANSELA @ 0x18C;
"2828
[; ;pic16f1828.h: 2828: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1828.h: 2831: typedef union {
[; ;pic16f1828.h: 2832: struct {
[; ;pic16f1828.h: 2833: unsigned ANSA0 :1;
[; ;pic16f1828.h: 2834: unsigned ANSA1 :1;
[; ;pic16f1828.h: 2835: unsigned ANSA2 :1;
[; ;pic16f1828.h: 2836: unsigned :1;
[; ;pic16f1828.h: 2837: unsigned ANSA4 :1;
[; ;pic16f1828.h: 2838: };
[; ;pic16f1828.h: 2839: struct {
[; ;pic16f1828.h: 2840: unsigned ANSELA :5;
[; ;pic16f1828.h: 2841: };
[; ;pic16f1828.h: 2842: } ANSELAbits_t;
[; ;pic16f1828.h: 2843: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1828.h: 2872: extern volatile unsigned char ANSELB @ 0x18D;
"2874
[; ;pic16f1828.h: 2874: asm("ANSELB equ 018Dh");
[; <" ANSELB equ 018Dh ;# ">
[; ;pic16f1828.h: 2877: typedef union {
[; ;pic16f1828.h: 2878: struct {
[; ;pic16f1828.h: 2879: unsigned :4;
[; ;pic16f1828.h: 2880: unsigned ANSB4 :1;
[; ;pic16f1828.h: 2881: unsigned ANSB5 :1;
[; ;pic16f1828.h: 2882: };
[; ;pic16f1828.h: 2883: struct {
[; ;pic16f1828.h: 2884: unsigned :4;
[; ;pic16f1828.h: 2885: unsigned ANSELB :2;
[; ;pic16f1828.h: 2886: };
[; ;pic16f1828.h: 2887: } ANSELBbits_t;
[; ;pic16f1828.h: 2888: extern volatile ANSELBbits_t ANSELBbits @ 0x18D;
[; ;pic16f1828.h: 2907: extern volatile unsigned char ANSELC @ 0x18E;
"2909
[; ;pic16f1828.h: 2909: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16f1828.h: 2912: typedef union {
[; ;pic16f1828.h: 2913: struct {
[; ;pic16f1828.h: 2914: unsigned ANSC0 :1;
[; ;pic16f1828.h: 2915: unsigned ANSC1 :1;
[; ;pic16f1828.h: 2916: unsigned ANSC2 :1;
[; ;pic16f1828.h: 2917: unsigned ANSC3 :1;
[; ;pic16f1828.h: 2918: unsigned :2;
[; ;pic16f1828.h: 2919: unsigned ANSC6 :1;
[; ;pic16f1828.h: 2920: unsigned ANSC7 :1;
[; ;pic16f1828.h: 2921: };
[; ;pic16f1828.h: 2922: struct {
[; ;pic16f1828.h: 2923: unsigned ANSELC :8;
[; ;pic16f1828.h: 2924: };
[; ;pic16f1828.h: 2925: } ANSELCbits_t;
[; ;pic16f1828.h: 2926: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16f1828.h: 2965: extern volatile unsigned short EEADR @ 0x191;
"2967
[; ;pic16f1828.h: 2967: asm("EEADR equ 0191h");
[; <" EEADR equ 0191h ;# ">
[; ;pic16f1828.h: 2971: extern volatile unsigned char EEADRL @ 0x191;
"2973
[; ;pic16f1828.h: 2973: asm("EEADRL equ 0191h");
[; <" EEADRL equ 0191h ;# ">
[; ;pic16f1828.h: 2976: typedef union {
[; ;pic16f1828.h: 2977: struct {
[; ;pic16f1828.h: 2978: unsigned EEADRL :8;
[; ;pic16f1828.h: 2979: };
[; ;pic16f1828.h: 2980: } EEADRLbits_t;
[; ;pic16f1828.h: 2981: extern volatile EEADRLbits_t EEADRLbits @ 0x191;
[; ;pic16f1828.h: 2990: extern volatile unsigned char EEADRH @ 0x192;
"2992
[; ;pic16f1828.h: 2992: asm("EEADRH equ 0192h");
[; <" EEADRH equ 0192h ;# ">
[; ;pic16f1828.h: 2995: typedef union {
[; ;pic16f1828.h: 2996: struct {
[; ;pic16f1828.h: 2997: unsigned EEADRH :7;
[; ;pic16f1828.h: 2998: };
[; ;pic16f1828.h: 2999: } EEADRHbits_t;
[; ;pic16f1828.h: 3000: extern volatile EEADRHbits_t EEADRHbits @ 0x192;
[; ;pic16f1828.h: 3009: extern volatile unsigned short EEDAT @ 0x193;
"3011
[; ;pic16f1828.h: 3011: asm("EEDAT equ 0193h");
[; <" EEDAT equ 0193h ;# ">
[; ;pic16f1828.h: 3015: extern volatile unsigned char EEDATL @ 0x193;
"3017
[; ;pic16f1828.h: 3017: asm("EEDATL equ 0193h");
[; <" EEDATL equ 0193h ;# ">
[; ;pic16f1828.h: 3020: extern volatile unsigned char EEDATA @ 0x193;
"3022
[; ;pic16f1828.h: 3022: asm("EEDATA equ 0193h");
[; <" EEDATA equ 0193h ;# ">
[; ;pic16f1828.h: 3025: typedef union {
[; ;pic16f1828.h: 3026: struct {
[; ;pic16f1828.h: 3027: unsigned EEDATL :8;
[; ;pic16f1828.h: 3028: };
[; ;pic16f1828.h: 3029: } EEDATLbits_t;
[; ;pic16f1828.h: 3030: extern volatile EEDATLbits_t EEDATLbits @ 0x193;
[; ;pic16f1828.h: 3038: typedef union {
[; ;pic16f1828.h: 3039: struct {
[; ;pic16f1828.h: 3040: unsigned EEDATL :8;
[; ;pic16f1828.h: 3041: };
[; ;pic16f1828.h: 3042: } EEDATAbits_t;
[; ;pic16f1828.h: 3043: extern volatile EEDATAbits_t EEDATAbits @ 0x193;
[; ;pic16f1828.h: 3052: extern volatile unsigned char EEDATH @ 0x194;
"3054
[; ;pic16f1828.h: 3054: asm("EEDATH equ 0194h");
[; <" EEDATH equ 0194h ;# ">
[; ;pic16f1828.h: 3057: typedef union {
[; ;pic16f1828.h: 3058: struct {
[; ;pic16f1828.h: 3059: unsigned EEDATH :6;
[; ;pic16f1828.h: 3060: };
[; ;pic16f1828.h: 3061: } EEDATHbits_t;
[; ;pic16f1828.h: 3062: extern volatile EEDATHbits_t EEDATHbits @ 0x194;
[; ;pic16f1828.h: 3071: extern volatile unsigned char EECON1 @ 0x195;
"3073
[; ;pic16f1828.h: 3073: asm("EECON1 equ 0195h");
[; <" EECON1 equ 0195h ;# ">
[; ;pic16f1828.h: 3076: typedef union {
[; ;pic16f1828.h: 3077: struct {
[; ;pic16f1828.h: 3078: unsigned RD :1;
[; ;pic16f1828.h: 3079: unsigned WR :1;
[; ;pic16f1828.h: 3080: unsigned WREN :1;
[; ;pic16f1828.h: 3081: unsigned WRERR :1;
[; ;pic16f1828.h: 3082: unsigned FREE :1;
[; ;pic16f1828.h: 3083: unsigned LWLO :1;
[; ;pic16f1828.h: 3084: unsigned CFGS :1;
[; ;pic16f1828.h: 3085: unsigned EEPGD :1;
[; ;pic16f1828.h: 3086: };
[; ;pic16f1828.h: 3087: } EECON1bits_t;
[; ;pic16f1828.h: 3088: extern volatile EECON1bits_t EECON1bits @ 0x195;
[; ;pic16f1828.h: 3132: extern volatile unsigned char EECON2 @ 0x196;
"3134
[; ;pic16f1828.h: 3134: asm("EECON2 equ 0196h");
[; <" EECON2 equ 0196h ;# ">
[; ;pic16f1828.h: 3137: typedef union {
[; ;pic16f1828.h: 3138: struct {
[; ;pic16f1828.h: 3139: unsigned EECON2 :8;
[; ;pic16f1828.h: 3140: };
[; ;pic16f1828.h: 3141: } EECON2bits_t;
[; ;pic16f1828.h: 3142: extern volatile EECON2bits_t EECON2bits @ 0x196;
[; ;pic16f1828.h: 3151: extern volatile unsigned char RCREG @ 0x199;
"3153
[; ;pic16f1828.h: 3153: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16f1828.h: 3156: typedef union {
[; ;pic16f1828.h: 3157: struct {
[; ;pic16f1828.h: 3158: unsigned RCREG :8;
[; ;pic16f1828.h: 3159: };
[; ;pic16f1828.h: 3160: } RCREGbits_t;
[; ;pic16f1828.h: 3161: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16f1828.h: 3170: extern volatile unsigned char TXREG @ 0x19A;
"3172
[; ;pic16f1828.h: 3172: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16f1828.h: 3175: typedef union {
[; ;pic16f1828.h: 3176: struct {
[; ;pic16f1828.h: 3177: unsigned TXREG :8;
[; ;pic16f1828.h: 3178: };
[; ;pic16f1828.h: 3179: } TXREGbits_t;
[; ;pic16f1828.h: 3180: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16f1828.h: 3189: extern volatile unsigned short SP1BRG @ 0x19B;
"3191
[; ;pic16f1828.h: 3191: asm("SP1BRG equ 019Bh");
[; <" SP1BRG equ 019Bh ;# ">
[; ;pic16f1828.h: 3195: extern volatile unsigned char SP1BRGL @ 0x19B;
"3197
[; ;pic16f1828.h: 3197: asm("SP1BRGL equ 019Bh");
[; <" SP1BRGL equ 019Bh ;# ">
[; ;pic16f1828.h: 3200: extern volatile unsigned char SPBRG @ 0x19B;
"3202
[; ;pic16f1828.h: 3202: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16f1828.h: 3204: extern volatile unsigned char SPBRGL @ 0x19B;
"3206
[; ;pic16f1828.h: 3206: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16f1828.h: 3209: typedef union {
[; ;pic16f1828.h: 3210: struct {
[; ;pic16f1828.h: 3211: unsigned SPBRGL :8;
[; ;pic16f1828.h: 3212: };
[; ;pic16f1828.h: 3213: } SP1BRGLbits_t;
[; ;pic16f1828.h: 3214: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0x19B;
[; ;pic16f1828.h: 3222: typedef union {
[; ;pic16f1828.h: 3223: struct {
[; ;pic16f1828.h: 3224: unsigned SPBRGL :8;
[; ;pic16f1828.h: 3225: };
[; ;pic16f1828.h: 3226: } SPBRGbits_t;
[; ;pic16f1828.h: 3227: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic16f1828.h: 3234: typedef union {
[; ;pic16f1828.h: 3235: struct {
[; ;pic16f1828.h: 3236: unsigned SPBRGL :8;
[; ;pic16f1828.h: 3237: };
[; ;pic16f1828.h: 3238: } SPBRGLbits_t;
[; ;pic16f1828.h: 3239: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16f1828.h: 3248: extern volatile unsigned char SP1BRGH @ 0x19C;
"3250
[; ;pic16f1828.h: 3250: asm("SP1BRGH equ 019Ch");
[; <" SP1BRGH equ 019Ch ;# ">
[; ;pic16f1828.h: 3253: extern volatile unsigned char SPBRGH @ 0x19C;
"3255
[; ;pic16f1828.h: 3255: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16f1828.h: 3258: typedef union {
[; ;pic16f1828.h: 3259: struct {
[; ;pic16f1828.h: 3260: unsigned SPBRGH :8;
[; ;pic16f1828.h: 3261: };
[; ;pic16f1828.h: 3262: } SP1BRGHbits_t;
[; ;pic16f1828.h: 3263: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0x19C;
[; ;pic16f1828.h: 3271: typedef union {
[; ;pic16f1828.h: 3272: struct {
[; ;pic16f1828.h: 3273: unsigned SPBRGH :8;
[; ;pic16f1828.h: 3274: };
[; ;pic16f1828.h: 3275: } SPBRGHbits_t;
[; ;pic16f1828.h: 3276: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16f1828.h: 3285: extern volatile unsigned char RCSTA @ 0x19D;
"3287
[; ;pic16f1828.h: 3287: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16f1828.h: 3290: typedef union {
[; ;pic16f1828.h: 3291: struct {
[; ;pic16f1828.h: 3292: unsigned RX9D :1;
[; ;pic16f1828.h: 3293: unsigned OERR :1;
[; ;pic16f1828.h: 3294: unsigned FERR :1;
[; ;pic16f1828.h: 3295: unsigned ADDEN :1;
[; ;pic16f1828.h: 3296: unsigned CREN :1;
[; ;pic16f1828.h: 3297: unsigned SREN :1;
[; ;pic16f1828.h: 3298: unsigned RX9 :1;
[; ;pic16f1828.h: 3299: unsigned SPEN :1;
[; ;pic16f1828.h: 3300: };
[; ;pic16f1828.h: 3301: } RCSTAbits_t;
[; ;pic16f1828.h: 3302: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16f1828.h: 3346: extern volatile unsigned char TXSTA @ 0x19E;
"3348
[; ;pic16f1828.h: 3348: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16f1828.h: 3351: typedef union {
[; ;pic16f1828.h: 3352: struct {
[; ;pic16f1828.h: 3353: unsigned TX9D :1;
[; ;pic16f1828.h: 3354: unsigned TRMT :1;
[; ;pic16f1828.h: 3355: unsigned BRGH :1;
[; ;pic16f1828.h: 3356: unsigned SENDB :1;
[; ;pic16f1828.h: 3357: unsigned SYNC :1;
[; ;pic16f1828.h: 3358: unsigned TXEN :1;
[; ;pic16f1828.h: 3359: unsigned TX9 :1;
[; ;pic16f1828.h: 3360: unsigned CSRC :1;
[; ;pic16f1828.h: 3361: };
[; ;pic16f1828.h: 3362: } TXSTAbits_t;
[; ;pic16f1828.h: 3363: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16f1828.h: 3407: extern volatile unsigned char BAUDCON @ 0x19F;
"3409
[; ;pic16f1828.h: 3409: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16f1828.h: 3412: typedef union {
[; ;pic16f1828.h: 3413: struct {
[; ;pic16f1828.h: 3414: unsigned ABDEN :1;
[; ;pic16f1828.h: 3415: unsigned WUE :1;
[; ;pic16f1828.h: 3416: unsigned :1;
[; ;pic16f1828.h: 3417: unsigned BRG16 :1;
[; ;pic16f1828.h: 3418: unsigned SCKP :1;
[; ;pic16f1828.h: 3419: unsigned :1;
[; ;pic16f1828.h: 3420: unsigned RCIDL :1;
[; ;pic16f1828.h: 3421: unsigned ABDOVF :1;
[; ;pic16f1828.h: 3422: };
[; ;pic16f1828.h: 3423: } BAUDCONbits_t;
[; ;pic16f1828.h: 3424: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16f1828.h: 3458: extern volatile unsigned char WPUA @ 0x20C;
"3460
[; ;pic16f1828.h: 3460: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16f1828.h: 3463: typedef union {
[; ;pic16f1828.h: 3464: struct {
[; ;pic16f1828.h: 3465: unsigned WPUA0 :1;
[; ;pic16f1828.h: 3466: unsigned WPUA1 :1;
[; ;pic16f1828.h: 3467: unsigned WPUA2 :1;
[; ;pic16f1828.h: 3468: unsigned WPUA3 :1;
[; ;pic16f1828.h: 3469: unsigned WPUA4 :1;
[; ;pic16f1828.h: 3470: unsigned WPUA5 :1;
[; ;pic16f1828.h: 3471: };
[; ;pic16f1828.h: 3472: struct {
[; ;pic16f1828.h: 3473: unsigned WPUA :6;
[; ;pic16f1828.h: 3474: };
[; ;pic16f1828.h: 3475: } WPUAbits_t;
[; ;pic16f1828.h: 3476: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16f1828.h: 3515: extern volatile unsigned char WPUB @ 0x20D;
"3517
[; ;pic16f1828.h: 3517: asm("WPUB equ 020Dh");
[; <" WPUB equ 020Dh ;# ">
[; ;pic16f1828.h: 3520: typedef union {
[; ;pic16f1828.h: 3521: struct {
[; ;pic16f1828.h: 3522: unsigned :4;
[; ;pic16f1828.h: 3523: unsigned WPUB4 :1;
[; ;pic16f1828.h: 3524: unsigned WPUB5 :1;
[; ;pic16f1828.h: 3525: unsigned WPUB6 :1;
[; ;pic16f1828.h: 3526: unsigned WPUB7 :1;
[; ;pic16f1828.h: 3527: };
[; ;pic16f1828.h: 3528: struct {
[; ;pic16f1828.h: 3529: unsigned :4;
[; ;pic16f1828.h: 3530: unsigned WPUB :4;
[; ;pic16f1828.h: 3531: };
[; ;pic16f1828.h: 3532: } WPUBbits_t;
[; ;pic16f1828.h: 3533: extern volatile WPUBbits_t WPUBbits @ 0x20D;
[; ;pic16f1828.h: 3562: extern volatile unsigned char WPUC @ 0x20E;
"3564
[; ;pic16f1828.h: 3564: asm("WPUC equ 020Eh");
[; <" WPUC equ 020Eh ;# ">
[; ;pic16f1828.h: 3567: typedef union {
[; ;pic16f1828.h: 3568: struct {
[; ;pic16f1828.h: 3569: unsigned WPUC0 :1;
[; ;pic16f1828.h: 3570: unsigned WPUC1 :1;
[; ;pic16f1828.h: 3571: unsigned WPUC2 :1;
[; ;pic16f1828.h: 3572: unsigned WPUC3 :1;
[; ;pic16f1828.h: 3573: unsigned WPUC4 :1;
[; ;pic16f1828.h: 3574: unsigned WPUC5 :1;
[; ;pic16f1828.h: 3575: unsigned WPUC6 :1;
[; ;pic16f1828.h: 3576: unsigned WPUC7 :1;
[; ;pic16f1828.h: 3577: };
[; ;pic16f1828.h: 3578: struct {
[; ;pic16f1828.h: 3579: unsigned WPUC :8;
[; ;pic16f1828.h: 3580: };
[; ;pic16f1828.h: 3581: } WPUCbits_t;
[; ;pic16f1828.h: 3582: extern volatile WPUCbits_t WPUCbits @ 0x20E;
[; ;pic16f1828.h: 3631: extern volatile unsigned char SSP1BUF @ 0x211;
"3633
[; ;pic16f1828.h: 3633: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16f1828.h: 3636: extern volatile unsigned char SSPBUF @ 0x211;
"3638
[; ;pic16f1828.h: 3638: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16f1828.h: 3641: typedef union {
[; ;pic16f1828.h: 3642: struct {
[; ;pic16f1828.h: 3643: unsigned SSPBUF :8;
[; ;pic16f1828.h: 3644: };
[; ;pic16f1828.h: 3645: } SSP1BUFbits_t;
[; ;pic16f1828.h: 3646: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16f1828.h: 3654: typedef union {
[; ;pic16f1828.h: 3655: struct {
[; ;pic16f1828.h: 3656: unsigned SSPBUF :8;
[; ;pic16f1828.h: 3657: };
[; ;pic16f1828.h: 3658: } SSPBUFbits_t;
[; ;pic16f1828.h: 3659: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16f1828.h: 3668: extern volatile unsigned char SSP1ADD @ 0x212;
"3670
[; ;pic16f1828.h: 3670: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16f1828.h: 3673: extern volatile unsigned char SSPADD @ 0x212;
"3675
[; ;pic16f1828.h: 3675: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16f1828.h: 3678: typedef union {
[; ;pic16f1828.h: 3679: struct {
[; ;pic16f1828.h: 3680: unsigned SSPADD :8;
[; ;pic16f1828.h: 3681: };
[; ;pic16f1828.h: 3682: } SSP1ADDbits_t;
[; ;pic16f1828.h: 3683: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16f1828.h: 3691: typedef union {
[; ;pic16f1828.h: 3692: struct {
[; ;pic16f1828.h: 3693: unsigned SSPADD :8;
[; ;pic16f1828.h: 3694: };
[; ;pic16f1828.h: 3695: } SSPADDbits_t;
[; ;pic16f1828.h: 3696: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16f1828.h: 3705: extern volatile unsigned char SSP1MSK @ 0x213;
"3707
[; ;pic16f1828.h: 3707: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16f1828.h: 3710: extern volatile unsigned char SSPMSK @ 0x213;
"3712
[; ;pic16f1828.h: 3712: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16f1828.h: 3715: typedef union {
[; ;pic16f1828.h: 3716: struct {
[; ;pic16f1828.h: 3717: unsigned SSPMSK :8;
[; ;pic16f1828.h: 3718: };
[; ;pic16f1828.h: 3719: } SSP1MSKbits_t;
[; ;pic16f1828.h: 3720: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16f1828.h: 3728: typedef union {
[; ;pic16f1828.h: 3729: struct {
[; ;pic16f1828.h: 3730: unsigned SSPMSK :8;
[; ;pic16f1828.h: 3731: };
[; ;pic16f1828.h: 3732: } SSPMSKbits_t;
[; ;pic16f1828.h: 3733: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16f1828.h: 3742: extern volatile unsigned char SSP1STAT @ 0x214;
"3744
[; ;pic16f1828.h: 3744: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16f1828.h: 3747: extern volatile unsigned char SSPSTAT @ 0x214;
"3749
[; ;pic16f1828.h: 3749: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16f1828.h: 3752: typedef union {
[; ;pic16f1828.h: 3753: struct {
[; ;pic16f1828.h: 3754: unsigned BF :1;
[; ;pic16f1828.h: 3755: unsigned UA :1;
[; ;pic16f1828.h: 3756: unsigned R_nW :1;
[; ;pic16f1828.h: 3757: unsigned S :1;
[; ;pic16f1828.h: 3758: unsigned P :1;
[; ;pic16f1828.h: 3759: unsigned D_nA :1;
[; ;pic16f1828.h: 3760: unsigned CKE :1;
[; ;pic16f1828.h: 3761: unsigned SMP :1;
[; ;pic16f1828.h: 3762: };
[; ;pic16f1828.h: 3763: } SSP1STATbits_t;
[; ;pic16f1828.h: 3764: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16f1828.h: 3807: typedef union {
[; ;pic16f1828.h: 3808: struct {
[; ;pic16f1828.h: 3809: unsigned BF :1;
[; ;pic16f1828.h: 3810: unsigned UA :1;
[; ;pic16f1828.h: 3811: unsigned R_nW :1;
[; ;pic16f1828.h: 3812: unsigned S :1;
[; ;pic16f1828.h: 3813: unsigned P :1;
[; ;pic16f1828.h: 3814: unsigned D_nA :1;
[; ;pic16f1828.h: 3815: unsigned CKE :1;
[; ;pic16f1828.h: 3816: unsigned SMP :1;
[; ;pic16f1828.h: 3817: };
[; ;pic16f1828.h: 3818: } SSPSTATbits_t;
[; ;pic16f1828.h: 3819: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16f1828.h: 3863: extern volatile unsigned char SSP1CON @ 0x215;
"3865
[; ;pic16f1828.h: 3865: asm("SSP1CON equ 0215h");
[; <" SSP1CON equ 0215h ;# ">
[; ;pic16f1828.h: 3868: extern volatile unsigned char SSP1CON1 @ 0x215;
"3870
[; ;pic16f1828.h: 3870: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16f1828.h: 3872: extern volatile unsigned char SSPCON1 @ 0x215;
"3874
[; ;pic16f1828.h: 3874: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16f1828.h: 3876: extern volatile unsigned char SSPCON @ 0x215;
"3878
[; ;pic16f1828.h: 3878: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16f1828.h: 3881: typedef union {
[; ;pic16f1828.h: 3882: struct {
[; ;pic16f1828.h: 3883: unsigned SSPM0 :1;
[; ;pic16f1828.h: 3884: unsigned SSPM1 :1;
[; ;pic16f1828.h: 3885: unsigned SSPM2 :1;
[; ;pic16f1828.h: 3886: unsigned SSPM3 :1;
[; ;pic16f1828.h: 3887: unsigned CKP :1;
[; ;pic16f1828.h: 3888: unsigned SSPEN :1;
[; ;pic16f1828.h: 3889: unsigned SSPOV :1;
[; ;pic16f1828.h: 3890: unsigned WCOL :1;
[; ;pic16f1828.h: 3891: };
[; ;pic16f1828.h: 3892: struct {
[; ;pic16f1828.h: 3893: unsigned SSPM :4;
[; ;pic16f1828.h: 3894: };
[; ;pic16f1828.h: 3895: } SSP1CONbits_t;
[; ;pic16f1828.h: 3896: extern volatile SSP1CONbits_t SSP1CONbits @ 0x215;
[; ;pic16f1828.h: 3944: typedef union {
[; ;pic16f1828.h: 3945: struct {
[; ;pic16f1828.h: 3946: unsigned SSPM0 :1;
[; ;pic16f1828.h: 3947: unsigned SSPM1 :1;
[; ;pic16f1828.h: 3948: unsigned SSPM2 :1;
[; ;pic16f1828.h: 3949: unsigned SSPM3 :1;
[; ;pic16f1828.h: 3950: unsigned CKP :1;
[; ;pic16f1828.h: 3951: unsigned SSPEN :1;
[; ;pic16f1828.h: 3952: unsigned SSPOV :1;
[; ;pic16f1828.h: 3953: unsigned WCOL :1;
[; ;pic16f1828.h: 3954: };
[; ;pic16f1828.h: 3955: struct {
[; ;pic16f1828.h: 3956: unsigned SSPM :4;
[; ;pic16f1828.h: 3957: };
[; ;pic16f1828.h: 3958: } SSP1CON1bits_t;
[; ;pic16f1828.h: 3959: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16f1828.h: 4006: typedef union {
[; ;pic16f1828.h: 4007: struct {
[; ;pic16f1828.h: 4008: unsigned SSPM0 :1;
[; ;pic16f1828.h: 4009: unsigned SSPM1 :1;
[; ;pic16f1828.h: 4010: unsigned SSPM2 :1;
[; ;pic16f1828.h: 4011: unsigned SSPM3 :1;
[; ;pic16f1828.h: 4012: unsigned CKP :1;
[; ;pic16f1828.h: 4013: unsigned SSPEN :1;
[; ;pic16f1828.h: 4014: unsigned SSPOV :1;
[; ;pic16f1828.h: 4015: unsigned WCOL :1;
[; ;pic16f1828.h: 4016: };
[; ;pic16f1828.h: 4017: struct {
[; ;pic16f1828.h: 4018: unsigned SSPM :4;
[; ;pic16f1828.h: 4019: };
[; ;pic16f1828.h: 4020: } SSPCON1bits_t;
[; ;pic16f1828.h: 4021: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16f1828.h: 4068: typedef union {
[; ;pic16f1828.h: 4069: struct {
[; ;pic16f1828.h: 4070: unsigned SSPM0 :1;
[; ;pic16f1828.h: 4071: unsigned SSPM1 :1;
[; ;pic16f1828.h: 4072: unsigned SSPM2 :1;
[; ;pic16f1828.h: 4073: unsigned SSPM3 :1;
[; ;pic16f1828.h: 4074: unsigned CKP :1;
[; ;pic16f1828.h: 4075: unsigned SSPEN :1;
[; ;pic16f1828.h: 4076: unsigned SSPOV :1;
[; ;pic16f1828.h: 4077: unsigned WCOL :1;
[; ;pic16f1828.h: 4078: };
[; ;pic16f1828.h: 4079: struct {
[; ;pic16f1828.h: 4080: unsigned SSPM :4;
[; ;pic16f1828.h: 4081: };
[; ;pic16f1828.h: 4082: } SSPCONbits_t;
[; ;pic16f1828.h: 4083: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16f1828.h: 4132: extern volatile unsigned char SSP1CON2 @ 0x216;
"4134
[; ;pic16f1828.h: 4134: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16f1828.h: 4137: extern volatile unsigned char SSPCON2 @ 0x216;
"4139
[; ;pic16f1828.h: 4139: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16f1828.h: 4142: typedef union {
[; ;pic16f1828.h: 4143: struct {
[; ;pic16f1828.h: 4144: unsigned SEN :1;
[; ;pic16f1828.h: 4145: unsigned RSEN :1;
[; ;pic16f1828.h: 4146: unsigned PEN :1;
[; ;pic16f1828.h: 4147: unsigned RCEN :1;
[; ;pic16f1828.h: 4148: unsigned ACKEN :1;
[; ;pic16f1828.h: 4149: unsigned ACKDT :1;
[; ;pic16f1828.h: 4150: unsigned ACKSTAT :1;
[; ;pic16f1828.h: 4151: unsigned GCEN :1;
[; ;pic16f1828.h: 4152: };
[; ;pic16f1828.h: 4153: } SSP1CON2bits_t;
[; ;pic16f1828.h: 4154: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16f1828.h: 4197: typedef union {
[; ;pic16f1828.h: 4198: struct {
[; ;pic16f1828.h: 4199: unsigned SEN :1;
[; ;pic16f1828.h: 4200: unsigned RSEN :1;
[; ;pic16f1828.h: 4201: unsigned PEN :1;
[; ;pic16f1828.h: 4202: unsigned RCEN :1;
[; ;pic16f1828.h: 4203: unsigned ACKEN :1;
[; ;pic16f1828.h: 4204: unsigned ACKDT :1;
[; ;pic16f1828.h: 4205: unsigned ACKSTAT :1;
[; ;pic16f1828.h: 4206: unsigned GCEN :1;
[; ;pic16f1828.h: 4207: };
[; ;pic16f1828.h: 4208: } SSPCON2bits_t;
[; ;pic16f1828.h: 4209: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16f1828.h: 4253: extern volatile unsigned char SSP1CON3 @ 0x217;
"4255
[; ;pic16f1828.h: 4255: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16f1828.h: 4258: extern volatile unsigned char SSPCON3 @ 0x217;
"4260
[; ;pic16f1828.h: 4260: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16f1828.h: 4263: typedef union {
[; ;pic16f1828.h: 4264: struct {
[; ;pic16f1828.h: 4265: unsigned DHEN :1;
[; ;pic16f1828.h: 4266: unsigned AHEN :1;
[; ;pic16f1828.h: 4267: unsigned SBCDE :1;
[; ;pic16f1828.h: 4268: unsigned SDAHT :1;
[; ;pic16f1828.h: 4269: unsigned BOEN :1;
[; ;pic16f1828.h: 4270: unsigned SCIE :1;
[; ;pic16f1828.h: 4271: unsigned PCIE :1;
[; ;pic16f1828.h: 4272: unsigned ACKTIM :1;
[; ;pic16f1828.h: 4273: };
[; ;pic16f1828.h: 4274: } SSP1CON3bits_t;
[; ;pic16f1828.h: 4275: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16f1828.h: 4318: typedef union {
[; ;pic16f1828.h: 4319: struct {
[; ;pic16f1828.h: 4320: unsigned DHEN :1;
[; ;pic16f1828.h: 4321: unsigned AHEN :1;
[; ;pic16f1828.h: 4322: unsigned SBCDE :1;
[; ;pic16f1828.h: 4323: unsigned SDAHT :1;
[; ;pic16f1828.h: 4324: unsigned BOEN :1;
[; ;pic16f1828.h: 4325: unsigned SCIE :1;
[; ;pic16f1828.h: 4326: unsigned PCIE :1;
[; ;pic16f1828.h: 4327: unsigned ACKTIM :1;
[; ;pic16f1828.h: 4328: };
[; ;pic16f1828.h: 4329: } SSPCON3bits_t;
[; ;pic16f1828.h: 4330: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16f1828.h: 4374: extern volatile unsigned short CCPR1 @ 0x291;
"4376
[; ;pic16f1828.h: 4376: asm("CCPR1 equ 0291h");
[; <" CCPR1 equ 0291h ;# ">
[; ;pic16f1828.h: 4380: extern volatile unsigned char CCPR1L @ 0x291;
"4382
[; ;pic16f1828.h: 4382: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic16f1828.h: 4385: typedef union {
[; ;pic16f1828.h: 4386: struct {
[; ;pic16f1828.h: 4387: unsigned CCPR1L :8;
[; ;pic16f1828.h: 4388: };
[; ;pic16f1828.h: 4389: } CCPR1Lbits_t;
[; ;pic16f1828.h: 4390: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic16f1828.h: 4399: extern volatile unsigned char CCPR1H @ 0x292;
"4401
[; ;pic16f1828.h: 4401: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic16f1828.h: 4404: typedef union {
[; ;pic16f1828.h: 4405: struct {
[; ;pic16f1828.h: 4406: unsigned CCPR1H :8;
[; ;pic16f1828.h: 4407: };
[; ;pic16f1828.h: 4408: } CCPR1Hbits_t;
[; ;pic16f1828.h: 4409: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic16f1828.h: 4418: extern volatile unsigned char CCP1CON @ 0x293;
"4420
[; ;pic16f1828.h: 4420: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic16f1828.h: 4423: typedef union {
[; ;pic16f1828.h: 4424: struct {
[; ;pic16f1828.h: 4425: unsigned CCP1M0 :1;
[; ;pic16f1828.h: 4426: unsigned CCP1M1 :1;
[; ;pic16f1828.h: 4427: unsigned CCP1M2 :1;
[; ;pic16f1828.h: 4428: unsigned CCP1M3 :1;
[; ;pic16f1828.h: 4429: unsigned DC1B0 :1;
[; ;pic16f1828.h: 4430: unsigned DC1B1 :1;
[; ;pic16f1828.h: 4431: unsigned P1M0 :1;
[; ;pic16f1828.h: 4432: unsigned P1M1 :1;
[; ;pic16f1828.h: 4433: };
[; ;pic16f1828.h: 4434: struct {
[; ;pic16f1828.h: 4435: unsigned CCP1M :4;
[; ;pic16f1828.h: 4436: unsigned DC1B :2;
[; ;pic16f1828.h: 4437: unsigned P1M :2;
[; ;pic16f1828.h: 4438: };
[; ;pic16f1828.h: 4439: } CCP1CONbits_t;
[; ;pic16f1828.h: 4440: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic16f1828.h: 4499: extern volatile unsigned char PWM1CON @ 0x294;
"4501
[; ;pic16f1828.h: 4501: asm("PWM1CON equ 0294h");
[; <" PWM1CON equ 0294h ;# ">
[; ;pic16f1828.h: 4504: typedef union {
[; ;pic16f1828.h: 4505: struct {
[; ;pic16f1828.h: 4506: unsigned P1DC0 :1;
[; ;pic16f1828.h: 4507: unsigned P1DC1 :1;
[; ;pic16f1828.h: 4508: unsigned P1DC2 :1;
[; ;pic16f1828.h: 4509: unsigned P1DC3 :1;
[; ;pic16f1828.h: 4510: unsigned P1DC4 :1;
[; ;pic16f1828.h: 4511: unsigned P1DC5 :1;
[; ;pic16f1828.h: 4512: unsigned P1DC6 :1;
[; ;pic16f1828.h: 4513: unsigned P1RSEN :1;
[; ;pic16f1828.h: 4514: };
[; ;pic16f1828.h: 4515: struct {
[; ;pic16f1828.h: 4516: unsigned P1DC :7;
[; ;pic16f1828.h: 4517: };
[; ;pic16f1828.h: 4518: } PWM1CONbits_t;
[; ;pic16f1828.h: 4519: extern volatile PWM1CONbits_t PWM1CONbits @ 0x294;
[; ;pic16f1828.h: 4568: extern volatile unsigned char CCP1AS @ 0x295;
"4570
[; ;pic16f1828.h: 4570: asm("CCP1AS equ 0295h");
[; <" CCP1AS equ 0295h ;# ">
[; ;pic16f1828.h: 4573: extern volatile unsigned char ECCP1AS @ 0x295;
"4575
[; ;pic16f1828.h: 4575: asm("ECCP1AS equ 0295h");
[; <" ECCP1AS equ 0295h ;# ">
[; ;pic16f1828.h: 4578: typedef union {
[; ;pic16f1828.h: 4579: struct {
[; ;pic16f1828.h: 4580: unsigned PSS1BD0 :1;
[; ;pic16f1828.h: 4581: unsigned PSS1BD1 :1;
[; ;pic16f1828.h: 4582: unsigned PSS1AC0 :1;
[; ;pic16f1828.h: 4583: unsigned PSS1AC1 :1;
[; ;pic16f1828.h: 4584: unsigned CCP1AS0 :1;
[; ;pic16f1828.h: 4585: unsigned CCP1AS1 :1;
[; ;pic16f1828.h: 4586: unsigned CCP1AS2 :1;
[; ;pic16f1828.h: 4587: unsigned CCP1ASE :1;
[; ;pic16f1828.h: 4588: };
[; ;pic16f1828.h: 4589: struct {
[; ;pic16f1828.h: 4590: unsigned PSS1BD :2;
[; ;pic16f1828.h: 4591: unsigned PSS1AC :2;
[; ;pic16f1828.h: 4592: unsigned CCP1AS :3;
[; ;pic16f1828.h: 4593: };
[; ;pic16f1828.h: 4594: } CCP1ASbits_t;
[; ;pic16f1828.h: 4595: extern volatile CCP1ASbits_t CCP1ASbits @ 0x295;
[; ;pic16f1828.h: 4653: typedef union {
[; ;pic16f1828.h: 4654: struct {
[; ;pic16f1828.h: 4655: unsigned PSS1BD0 :1;
[; ;pic16f1828.h: 4656: unsigned PSS1BD1 :1;
[; ;pic16f1828.h: 4657: unsigned PSS1AC0 :1;
[; ;pic16f1828.h: 4658: unsigned PSS1AC1 :1;
[; ;pic16f1828.h: 4659: unsigned CCP1AS0 :1;
[; ;pic16f1828.h: 4660: unsigned CCP1AS1 :1;
[; ;pic16f1828.h: 4661: unsigned CCP1AS2 :1;
[; ;pic16f1828.h: 4662: unsigned CCP1ASE :1;
[; ;pic16f1828.h: 4663: };
[; ;pic16f1828.h: 4664: struct {
[; ;pic16f1828.h: 4665: unsigned PSS1BD :2;
[; ;pic16f1828.h: 4666: unsigned PSS1AC :2;
[; ;pic16f1828.h: 4667: unsigned CCP1AS :3;
[; ;pic16f1828.h: 4668: };
[; ;pic16f1828.h: 4669: } ECCP1ASbits_t;
[; ;pic16f1828.h: 4670: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0x295;
[; ;pic16f1828.h: 4729: extern volatile unsigned char PSTR1CON @ 0x296;
"4731
[; ;pic16f1828.h: 4731: asm("PSTR1CON equ 0296h");
[; <" PSTR1CON equ 0296h ;# ">
[; ;pic16f1828.h: 4734: typedef union {
[; ;pic16f1828.h: 4735: struct {
[; ;pic16f1828.h: 4736: unsigned STR1A :1;
[; ;pic16f1828.h: 4737: unsigned STR1B :1;
[; ;pic16f1828.h: 4738: unsigned STR1C :1;
[; ;pic16f1828.h: 4739: unsigned STR1D :1;
[; ;pic16f1828.h: 4740: unsigned STR1SYNC :1;
[; ;pic16f1828.h: 4741: };
[; ;pic16f1828.h: 4742: } PSTR1CONbits_t;
[; ;pic16f1828.h: 4743: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0x296;
[; ;pic16f1828.h: 4772: extern volatile unsigned short CCPR2 @ 0x298;
"4774
[; ;pic16f1828.h: 4774: asm("CCPR2 equ 0298h");
[; <" CCPR2 equ 0298h ;# ">
[; ;pic16f1828.h: 4778: extern volatile unsigned char CCPR2L @ 0x298;
"4780
[; ;pic16f1828.h: 4780: asm("CCPR2L equ 0298h");
[; <" CCPR2L equ 0298h ;# ">
[; ;pic16f1828.h: 4783: typedef union {
[; ;pic16f1828.h: 4784: struct {
[; ;pic16f1828.h: 4785: unsigned CCPR2L :8;
[; ;pic16f1828.h: 4786: };
[; ;pic16f1828.h: 4787: } CCPR2Lbits_t;
[; ;pic16f1828.h: 4788: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0x298;
[; ;pic16f1828.h: 4797: extern volatile unsigned char CCPR2H @ 0x299;
"4799
[; ;pic16f1828.h: 4799: asm("CCPR2H equ 0299h");
[; <" CCPR2H equ 0299h ;# ">
[; ;pic16f1828.h: 4802: typedef union {
[; ;pic16f1828.h: 4803: struct {
[; ;pic16f1828.h: 4804: unsigned CCPR2H :8;
[; ;pic16f1828.h: 4805: };
[; ;pic16f1828.h: 4806: } CCPR2Hbits_t;
[; ;pic16f1828.h: 4807: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0x299;
[; ;pic16f1828.h: 4816: extern volatile unsigned char CCP2CON @ 0x29A;
"4818
[; ;pic16f1828.h: 4818: asm("CCP2CON equ 029Ah");
[; <" CCP2CON equ 029Ah ;# ">
[; ;pic16f1828.h: 4821: typedef union {
[; ;pic16f1828.h: 4822: struct {
[; ;pic16f1828.h: 4823: unsigned CCP2M0 :1;
[; ;pic16f1828.h: 4824: unsigned CCP2M1 :1;
[; ;pic16f1828.h: 4825: unsigned CCP2M2 :1;
[; ;pic16f1828.h: 4826: unsigned CCP2M3 :1;
[; ;pic16f1828.h: 4827: unsigned DC2B0 :1;
[; ;pic16f1828.h: 4828: unsigned DC2B1 :1;
[; ;pic16f1828.h: 4829: unsigned P2M0 :1;
[; ;pic16f1828.h: 4830: unsigned P2M1 :1;
[; ;pic16f1828.h: 4831: };
[; ;pic16f1828.h: 4832: struct {
[; ;pic16f1828.h: 4833: unsigned CCP2M :4;
[; ;pic16f1828.h: 4834: unsigned DC2B :2;
[; ;pic16f1828.h: 4835: unsigned P2M :2;
[; ;pic16f1828.h: 4836: };
[; ;pic16f1828.h: 4837: } CCP2CONbits_t;
[; ;pic16f1828.h: 4838: extern volatile CCP2CONbits_t CCP2CONbits @ 0x29A;
[; ;pic16f1828.h: 4897: extern volatile unsigned char PWM2CON @ 0x29B;
"4899
[; ;pic16f1828.h: 4899: asm("PWM2CON equ 029Bh");
[; <" PWM2CON equ 029Bh ;# ">
[; ;pic16f1828.h: 4902: typedef union {
[; ;pic16f1828.h: 4903: struct {
[; ;pic16f1828.h: 4904: unsigned P2DC0 :1;
[; ;pic16f1828.h: 4905: unsigned P2DC1 :1;
[; ;pic16f1828.h: 4906: unsigned P2DC2 :1;
[; ;pic16f1828.h: 4907: unsigned P2DC3 :1;
[; ;pic16f1828.h: 4908: unsigned P2DC4 :1;
[; ;pic16f1828.h: 4909: unsigned P2DC5 :1;
[; ;pic16f1828.h: 4910: unsigned P2DC6 :1;
[; ;pic16f1828.h: 4911: unsigned P2RSEN :1;
[; ;pic16f1828.h: 4912: };
[; ;pic16f1828.h: 4913: struct {
[; ;pic16f1828.h: 4914: unsigned P2DC :7;
[; ;pic16f1828.h: 4915: };
[; ;pic16f1828.h: 4916: } PWM2CONbits_t;
[; ;pic16f1828.h: 4917: extern volatile PWM2CONbits_t PWM2CONbits @ 0x29B;
[; ;pic16f1828.h: 4966: extern volatile unsigned char CCP2AS @ 0x29C;
"4968
[; ;pic16f1828.h: 4968: asm("CCP2AS equ 029Ch");
[; <" CCP2AS equ 029Ch ;# ">
[; ;pic16f1828.h: 4971: typedef union {
[; ;pic16f1828.h: 4972: struct {
[; ;pic16f1828.h: 4973: unsigned PSS2BD0 :1;
[; ;pic16f1828.h: 4974: unsigned PSS2BD1 :1;
[; ;pic16f1828.h: 4975: unsigned PSS2AC0 :1;
[; ;pic16f1828.h: 4976: unsigned PSS2AC1 :1;
[; ;pic16f1828.h: 4977: unsigned CCP2AS0 :1;
[; ;pic16f1828.h: 4978: unsigned CCP2AS1 :1;
[; ;pic16f1828.h: 4979: unsigned CCP2AS2 :1;
[; ;pic16f1828.h: 4980: unsigned CCP2ASE :1;
[; ;pic16f1828.h: 4981: };
[; ;pic16f1828.h: 4982: struct {
[; ;pic16f1828.h: 4983: unsigned PSS2BD :2;
[; ;pic16f1828.h: 4984: unsigned PSS2AC :2;
[; ;pic16f1828.h: 4985: unsigned CCP2AS :3;
[; ;pic16f1828.h: 4986: };
[; ;pic16f1828.h: 4987: } CCP2ASbits_t;
[; ;pic16f1828.h: 4988: extern volatile CCP2ASbits_t CCP2ASbits @ 0x29C;
[; ;pic16f1828.h: 5047: extern volatile unsigned char PSTR2CON @ 0x29D;
"5049
[; ;pic16f1828.h: 5049: asm("PSTR2CON equ 029Dh");
[; <" PSTR2CON equ 029Dh ;# ">
[; ;pic16f1828.h: 5052: typedef union {
[; ;pic16f1828.h: 5053: struct {
[; ;pic16f1828.h: 5054: unsigned STR2A :1;
[; ;pic16f1828.h: 5055: unsigned STR2B :1;
[; ;pic16f1828.h: 5056: unsigned STR2C :1;
[; ;pic16f1828.h: 5057: unsigned STR2D :1;
[; ;pic16f1828.h: 5058: unsigned STR2SYNC :1;
[; ;pic16f1828.h: 5059: };
[; ;pic16f1828.h: 5060: } PSTR2CONbits_t;
[; ;pic16f1828.h: 5061: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0x29D;
[; ;pic16f1828.h: 5090: extern volatile unsigned char CCPTMRS0 @ 0x29E;
"5092
[; ;pic16f1828.h: 5092: asm("CCPTMRS0 equ 029Eh");
[; <" CCPTMRS0 equ 029Eh ;# ">
[; ;pic16f1828.h: 5095: extern volatile unsigned char CCPTMRS @ 0x29E;
"5097
[; ;pic16f1828.h: 5097: asm("CCPTMRS equ 029Eh");
[; <" CCPTMRS equ 029Eh ;# ">
[; ;pic16f1828.h: 5100: typedef union {
[; ;pic16f1828.h: 5101: struct {
[; ;pic16f1828.h: 5102: unsigned C1TSEL0 :1;
[; ;pic16f1828.h: 5103: unsigned C1TSEL1 :1;
[; ;pic16f1828.h: 5104: unsigned C2TSEL0 :1;
[; ;pic16f1828.h: 5105: unsigned C2TSEL1 :1;
[; ;pic16f1828.h: 5106: unsigned C3TSEL0 :1;
[; ;pic16f1828.h: 5107: unsigned C3TSEL1 :1;
[; ;pic16f1828.h: 5108: unsigned C4TSEL0 :1;
[; ;pic16f1828.h: 5109: unsigned C4TSEL1 :1;
[; ;pic16f1828.h: 5110: };
[; ;pic16f1828.h: 5111: struct {
[; ;pic16f1828.h: 5112: unsigned C1TSEL :2;
[; ;pic16f1828.h: 5113: unsigned C2TSEL :2;
[; ;pic16f1828.h: 5114: unsigned C3TSEL :2;
[; ;pic16f1828.h: 5115: unsigned C4TSEL :2;
[; ;pic16f1828.h: 5116: };
[; ;pic16f1828.h: 5117: } CCPTMRS0bits_t;
[; ;pic16f1828.h: 5118: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0x29E;
[; ;pic16f1828.h: 5181: typedef union {
[; ;pic16f1828.h: 5182: struct {
[; ;pic16f1828.h: 5183: unsigned C1TSEL0 :1;
[; ;pic16f1828.h: 5184: unsigned C1TSEL1 :1;
[; ;pic16f1828.h: 5185: unsigned C2TSEL0 :1;
[; ;pic16f1828.h: 5186: unsigned C2TSEL1 :1;
[; ;pic16f1828.h: 5187: unsigned C3TSEL0 :1;
[; ;pic16f1828.h: 5188: unsigned C3TSEL1 :1;
[; ;pic16f1828.h: 5189: unsigned C4TSEL0 :1;
[; ;pic16f1828.h: 5190: unsigned C4TSEL1 :1;
[; ;pic16f1828.h: 5191: };
[; ;pic16f1828.h: 5192: struct {
[; ;pic16f1828.h: 5193: unsigned C1TSEL :2;
[; ;pic16f1828.h: 5194: unsigned C2TSEL :2;
[; ;pic16f1828.h: 5195: unsigned C3TSEL :2;
[; ;pic16f1828.h: 5196: unsigned C4TSEL :2;
[; ;pic16f1828.h: 5197: };
[; ;pic16f1828.h: 5198: } CCPTMRSbits_t;
[; ;pic16f1828.h: 5199: extern volatile CCPTMRSbits_t CCPTMRSbits @ 0x29E;
[; ;pic16f1828.h: 5263: extern volatile unsigned short CCPR3 @ 0x311;
"5265
[; ;pic16f1828.h: 5265: asm("CCPR3 equ 0311h");
[; <" CCPR3 equ 0311h ;# ">
[; ;pic16f1828.h: 5269: extern volatile unsigned char CCPR3L @ 0x311;
"5271
[; ;pic16f1828.h: 5271: asm("CCPR3L equ 0311h");
[; <" CCPR3L equ 0311h ;# ">
[; ;pic16f1828.h: 5274: typedef union {
[; ;pic16f1828.h: 5275: struct {
[; ;pic16f1828.h: 5276: unsigned CCPR3L :8;
[; ;pic16f1828.h: 5277: };
[; ;pic16f1828.h: 5278: } CCPR3Lbits_t;
[; ;pic16f1828.h: 5279: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0x311;
[; ;pic16f1828.h: 5288: extern volatile unsigned char CCPR3H @ 0x312;
"5290
[; ;pic16f1828.h: 5290: asm("CCPR3H equ 0312h");
[; <" CCPR3H equ 0312h ;# ">
[; ;pic16f1828.h: 5293: typedef union {
[; ;pic16f1828.h: 5294: struct {
[; ;pic16f1828.h: 5295: unsigned CCPR3H :8;
[; ;pic16f1828.h: 5296: };
[; ;pic16f1828.h: 5297: } CCPR3Hbits_t;
[; ;pic16f1828.h: 5298: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0x312;
[; ;pic16f1828.h: 5307: extern volatile unsigned char CCP3CON @ 0x313;
"5309
[; ;pic16f1828.h: 5309: asm("CCP3CON equ 0313h");
[; <" CCP3CON equ 0313h ;# ">
[; ;pic16f1828.h: 5312: typedef union {
[; ;pic16f1828.h: 5313: struct {
[; ;pic16f1828.h: 5314: unsigned CCP3M0 :1;
[; ;pic16f1828.h: 5315: unsigned CCP3M1 :1;
[; ;pic16f1828.h: 5316: unsigned CCP3M2 :1;
[; ;pic16f1828.h: 5317: unsigned CCP3M3 :1;
[; ;pic16f1828.h: 5318: unsigned DC3B0 :1;
[; ;pic16f1828.h: 5319: unsigned DC3B1 :1;
[; ;pic16f1828.h: 5320: };
[; ;pic16f1828.h: 5321: struct {
[; ;pic16f1828.h: 5322: unsigned CCP3M :4;
[; ;pic16f1828.h: 5323: unsigned DC3B :2;
[; ;pic16f1828.h: 5324: };
[; ;pic16f1828.h: 5325: } CCP3CONbits_t;
[; ;pic16f1828.h: 5326: extern volatile CCP3CONbits_t CCP3CONbits @ 0x313;
[; ;pic16f1828.h: 5370: extern volatile unsigned short CCPR4 @ 0x318;
"5372
[; ;pic16f1828.h: 5372: asm("CCPR4 equ 0318h");
[; <" CCPR4 equ 0318h ;# ">
[; ;pic16f1828.h: 5376: extern volatile unsigned char CCPR4L @ 0x318;
"5378
[; ;pic16f1828.h: 5378: asm("CCPR4L equ 0318h");
[; <" CCPR4L equ 0318h ;# ">
[; ;pic16f1828.h: 5381: typedef union {
[; ;pic16f1828.h: 5382: struct {
[; ;pic16f1828.h: 5383: unsigned CCPR4L :8;
[; ;pic16f1828.h: 5384: };
[; ;pic16f1828.h: 5385: } CCPR4Lbits_t;
[; ;pic16f1828.h: 5386: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0x318;
[; ;pic16f1828.h: 5395: extern volatile unsigned char CCPR4H @ 0x319;
"5397
[; ;pic16f1828.h: 5397: asm("CCPR4H equ 0319h");
[; <" CCPR4H equ 0319h ;# ">
[; ;pic16f1828.h: 5400: typedef union {
[; ;pic16f1828.h: 5401: struct {
[; ;pic16f1828.h: 5402: unsigned CCPR4H :8;
[; ;pic16f1828.h: 5403: };
[; ;pic16f1828.h: 5404: } CCPR4Hbits_t;
[; ;pic16f1828.h: 5405: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0x319;
[; ;pic16f1828.h: 5414: extern volatile unsigned char CCP4CON @ 0x31A;
"5416
[; ;pic16f1828.h: 5416: asm("CCP4CON equ 031Ah");
[; <" CCP4CON equ 031Ah ;# ">
[; ;pic16f1828.h: 5419: typedef union {
[; ;pic16f1828.h: 5420: struct {
[; ;pic16f1828.h: 5421: unsigned CCP4M0 :1;
[; ;pic16f1828.h: 5422: unsigned CCP4M1 :1;
[; ;pic16f1828.h: 5423: unsigned CCP4M2 :1;
[; ;pic16f1828.h: 5424: unsigned CCP4M3 :1;
[; ;pic16f1828.h: 5425: unsigned DC4B0 :1;
[; ;pic16f1828.h: 5426: unsigned DC4B1 :1;
[; ;pic16f1828.h: 5427: };
[; ;pic16f1828.h: 5428: struct {
[; ;pic16f1828.h: 5429: unsigned CCP4M :4;
[; ;pic16f1828.h: 5430: unsigned DC4B :2;
[; ;pic16f1828.h: 5431: };
[; ;pic16f1828.h: 5432: } CCP4CONbits_t;
[; ;pic16f1828.h: 5433: extern volatile CCP4CONbits_t CCP4CONbits @ 0x31A;
[; ;pic16f1828.h: 5477: extern volatile unsigned char INLVLA @ 0x38C;
"5479
[; ;pic16f1828.h: 5479: asm("INLVLA equ 038Ch");
[; <" INLVLA equ 038Ch ;# ">
[; ;pic16f1828.h: 5482: typedef union {
[; ;pic16f1828.h: 5483: struct {
[; ;pic16f1828.h: 5484: unsigned INLVLA0 :1;
[; ;pic16f1828.h: 5485: unsigned INLVLA1 :1;
[; ;pic16f1828.h: 5486: unsigned INLVLA2 :1;
[; ;pic16f1828.h: 5487: unsigned INLVLA3 :1;
[; ;pic16f1828.h: 5488: unsigned INLVLA4 :1;
[; ;pic16f1828.h: 5489: unsigned INLVLA5 :1;
[; ;pic16f1828.h: 5490: };
[; ;pic16f1828.h: 5491: struct {
[; ;pic16f1828.h: 5492: unsigned INLVLA :6;
[; ;pic16f1828.h: 5493: };
[; ;pic16f1828.h: 5494: } INLVLAbits_t;
[; ;pic16f1828.h: 5495: extern volatile INLVLAbits_t INLVLAbits @ 0x38C;
[; ;pic16f1828.h: 5534: extern volatile unsigned char INLVLB @ 0x38D;
"5536
[; ;pic16f1828.h: 5536: asm("INLVLB equ 038Dh");
[; <" INLVLB equ 038Dh ;# ">
[; ;pic16f1828.h: 5539: typedef union {
[; ;pic16f1828.h: 5540: struct {
[; ;pic16f1828.h: 5541: unsigned :4;
[; ;pic16f1828.h: 5542: unsigned INLVLB4 :1;
[; ;pic16f1828.h: 5543: unsigned INLVLB5 :1;
[; ;pic16f1828.h: 5544: unsigned INLVLB6 :1;
[; ;pic16f1828.h: 5545: unsigned INLVLB7 :1;
[; ;pic16f1828.h: 5546: };
[; ;pic16f1828.h: 5547: struct {
[; ;pic16f1828.h: 5548: unsigned :4;
[; ;pic16f1828.h: 5549: unsigned INLVLB :4;
[; ;pic16f1828.h: 5550: };
[; ;pic16f1828.h: 5551: } INLVLBbits_t;
[; ;pic16f1828.h: 5552: extern volatile INLVLBbits_t INLVLBbits @ 0x38D;
[; ;pic16f1828.h: 5581: extern volatile unsigned char INLVLC @ 0x38E;
"5583
[; ;pic16f1828.h: 5583: asm("INLVLC equ 038Eh");
[; <" INLVLC equ 038Eh ;# ">
[; ;pic16f1828.h: 5586: typedef union {
[; ;pic16f1828.h: 5587: struct {
[; ;pic16f1828.h: 5588: unsigned INLVLC0 :1;
[; ;pic16f1828.h: 5589: unsigned INLVLC1 :1;
[; ;pic16f1828.h: 5590: unsigned INLVLC2 :1;
[; ;pic16f1828.h: 5591: unsigned INLVLC3 :1;
[; ;pic16f1828.h: 5592: unsigned INLVLC4 :1;
[; ;pic16f1828.h: 5593: unsigned INLVLC5 :1;
[; ;pic16f1828.h: 5594: unsigned INLVLC6 :1;
[; ;pic16f1828.h: 5595: unsigned INLVLC7 :1;
[; ;pic16f1828.h: 5596: };
[; ;pic16f1828.h: 5597: struct {
[; ;pic16f1828.h: 5598: unsigned INLVLC :8;
[; ;pic16f1828.h: 5599: };
[; ;pic16f1828.h: 5600: } INLVLCbits_t;
[; ;pic16f1828.h: 5601: extern volatile INLVLCbits_t INLVLCbits @ 0x38E;
[; ;pic16f1828.h: 5650: extern volatile unsigned char IOCAP @ 0x391;
"5652
[; ;pic16f1828.h: 5652: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic16f1828.h: 5655: typedef union {
[; ;pic16f1828.h: 5656: struct {
[; ;pic16f1828.h: 5657: unsigned IOCAP0 :1;
[; ;pic16f1828.h: 5658: unsigned IOCAP1 :1;
[; ;pic16f1828.h: 5659: unsigned IOCAP2 :1;
[; ;pic16f1828.h: 5660: unsigned IOCAP3 :1;
[; ;pic16f1828.h: 5661: unsigned IOCAP4 :1;
[; ;pic16f1828.h: 5662: unsigned IOCAP5 :1;
[; ;pic16f1828.h: 5663: };
[; ;pic16f1828.h: 5664: struct {
[; ;pic16f1828.h: 5665: unsigned IOCAP :6;
[; ;pic16f1828.h: 5666: };
[; ;pic16f1828.h: 5667: } IOCAPbits_t;
[; ;pic16f1828.h: 5668: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic16f1828.h: 5707: extern volatile unsigned char IOCAN @ 0x392;
"5709
[; ;pic16f1828.h: 5709: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic16f1828.h: 5712: typedef union {
[; ;pic16f1828.h: 5713: struct {
[; ;pic16f1828.h: 5714: unsigned IOCAN0 :1;
[; ;pic16f1828.h: 5715: unsigned IOCAN1 :1;
[; ;pic16f1828.h: 5716: unsigned IOCAN2 :1;
[; ;pic16f1828.h: 5717: unsigned IOCAN3 :1;
[; ;pic16f1828.h: 5718: unsigned IOCAN4 :1;
[; ;pic16f1828.h: 5719: unsigned IOCAN5 :1;
[; ;pic16f1828.h: 5720: };
[; ;pic16f1828.h: 5721: struct {
[; ;pic16f1828.h: 5722: unsigned IOCAN :6;
[; ;pic16f1828.h: 5723: };
[; ;pic16f1828.h: 5724: } IOCANbits_t;
[; ;pic16f1828.h: 5725: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic16f1828.h: 5764: extern volatile unsigned char IOCAF @ 0x393;
"5766
[; ;pic16f1828.h: 5766: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic16f1828.h: 5769: typedef union {
[; ;pic16f1828.h: 5770: struct {
[; ;pic16f1828.h: 5771: unsigned IOCAF0 :1;
[; ;pic16f1828.h: 5772: unsigned IOCAF1 :1;
[; ;pic16f1828.h: 5773: unsigned IOCAF2 :1;
[; ;pic16f1828.h: 5774: unsigned IOCAF3 :1;
[; ;pic16f1828.h: 5775: unsigned IOCAF4 :1;
[; ;pic16f1828.h: 5776: unsigned IOCAF5 :1;
[; ;pic16f1828.h: 5777: };
[; ;pic16f1828.h: 5778: struct {
[; ;pic16f1828.h: 5779: unsigned IOCAF :6;
[; ;pic16f1828.h: 5780: };
[; ;pic16f1828.h: 5781: } IOCAFbits_t;
[; ;pic16f1828.h: 5782: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic16f1828.h: 5821: extern volatile unsigned char IOCBP @ 0x394;
"5823
[; ;pic16f1828.h: 5823: asm("IOCBP equ 0394h");
[; <" IOCBP equ 0394h ;# ">
[; ;pic16f1828.h: 5826: typedef union {
[; ;pic16f1828.h: 5827: struct {
[; ;pic16f1828.h: 5828: unsigned :4;
[; ;pic16f1828.h: 5829: unsigned IOCBP4 :1;
[; ;pic16f1828.h: 5830: unsigned IOCBP5 :1;
[; ;pic16f1828.h: 5831: unsigned IOCBP6 :1;
[; ;pic16f1828.h: 5832: unsigned IOCBP7 :1;
[; ;pic16f1828.h: 5833: };
[; ;pic16f1828.h: 5834: struct {
[; ;pic16f1828.h: 5835: unsigned :4;
[; ;pic16f1828.h: 5836: unsigned IOCBP :4;
[; ;pic16f1828.h: 5837: };
[; ;pic16f1828.h: 5838: } IOCBPbits_t;
[; ;pic16f1828.h: 5839: extern volatile IOCBPbits_t IOCBPbits @ 0x394;
[; ;pic16f1828.h: 5868: extern volatile unsigned char IOCBN @ 0x395;
"5870
[; ;pic16f1828.h: 5870: asm("IOCBN equ 0395h");
[; <" IOCBN equ 0395h ;# ">
[; ;pic16f1828.h: 5873: typedef union {
[; ;pic16f1828.h: 5874: struct {
[; ;pic16f1828.h: 5875: unsigned :4;
[; ;pic16f1828.h: 5876: unsigned IOCBN4 :1;
[; ;pic16f1828.h: 5877: unsigned IOCBN5 :1;
[; ;pic16f1828.h: 5878: unsigned IOCBN6 :1;
[; ;pic16f1828.h: 5879: unsigned IOCBN7 :1;
[; ;pic16f1828.h: 5880: };
[; ;pic16f1828.h: 5881: struct {
[; ;pic16f1828.h: 5882: unsigned :4;
[; ;pic16f1828.h: 5883: unsigned IOCBN :4;
[; ;pic16f1828.h: 5884: };
[; ;pic16f1828.h: 5885: } IOCBNbits_t;
[; ;pic16f1828.h: 5886: extern volatile IOCBNbits_t IOCBNbits @ 0x395;
[; ;pic16f1828.h: 5915: extern volatile unsigned char IOCBF @ 0x396;
"5917
[; ;pic16f1828.h: 5917: asm("IOCBF equ 0396h");
[; <" IOCBF equ 0396h ;# ">
[; ;pic16f1828.h: 5920: typedef union {
[; ;pic16f1828.h: 5921: struct {
[; ;pic16f1828.h: 5922: unsigned :4;
[; ;pic16f1828.h: 5923: unsigned IOCBF4 :1;
[; ;pic16f1828.h: 5924: unsigned IOCBF5 :1;
[; ;pic16f1828.h: 5925: unsigned IOCBF6 :1;
[; ;pic16f1828.h: 5926: unsigned IOCBF7 :1;
[; ;pic16f1828.h: 5927: };
[; ;pic16f1828.h: 5928: struct {
[; ;pic16f1828.h: 5929: unsigned :4;
[; ;pic16f1828.h: 5930: unsigned IOCBF :4;
[; ;pic16f1828.h: 5931: };
[; ;pic16f1828.h: 5932: } IOCBFbits_t;
[; ;pic16f1828.h: 5933: extern volatile IOCBFbits_t IOCBFbits @ 0x396;
[; ;pic16f1828.h: 5962: extern volatile unsigned char CLKRCON @ 0x39A;
"5964
[; ;pic16f1828.h: 5964: asm("CLKRCON equ 039Ah");
[; <" CLKRCON equ 039Ah ;# ">
[; ;pic16f1828.h: 5967: typedef union {
[; ;pic16f1828.h: 5968: struct {
[; ;pic16f1828.h: 5969: unsigned CLKRDIV0 :1;
[; ;pic16f1828.h: 5970: unsigned CLKRDIV1 :1;
[; ;pic16f1828.h: 5971: unsigned CLKRDIV2 :1;
[; ;pic16f1828.h: 5972: unsigned CLKRDC0 :1;
[; ;pic16f1828.h: 5973: unsigned CLKRDC1 :1;
[; ;pic16f1828.h: 5974: unsigned CLKRSLR :1;
[; ;pic16f1828.h: 5975: unsigned CLKROE :1;
[; ;pic16f1828.h: 5976: unsigned CLKREN :1;
[; ;pic16f1828.h: 5977: };
[; ;pic16f1828.h: 5978: struct {
[; ;pic16f1828.h: 5979: unsigned CLKRDIV :3;
[; ;pic16f1828.h: 5980: unsigned CLKRDC :2;
[; ;pic16f1828.h: 5981: };
[; ;pic16f1828.h: 5982: } CLKRCONbits_t;
[; ;pic16f1828.h: 5983: extern volatile CLKRCONbits_t CLKRCONbits @ 0x39A;
[; ;pic16f1828.h: 6037: extern volatile unsigned char MDCON @ 0x39C;
"6039
[; ;pic16f1828.h: 6039: asm("MDCON equ 039Ch");
[; <" MDCON equ 039Ch ;# ">
[; ;pic16f1828.h: 6042: typedef union {
[; ;pic16f1828.h: 6043: struct {
[; ;pic16f1828.h: 6044: unsigned MDBIT :1;
[; ;pic16f1828.h: 6045: unsigned :2;
[; ;pic16f1828.h: 6046: unsigned MDOUT :1;
[; ;pic16f1828.h: 6047: unsigned MDOPOL :1;
[; ;pic16f1828.h: 6048: unsigned MDSLR :1;
[; ;pic16f1828.h: 6049: unsigned MDOE :1;
[; ;pic16f1828.h: 6050: unsigned MDEN :1;
[; ;pic16f1828.h: 6051: };
[; ;pic16f1828.h: 6052: } MDCONbits_t;
[; ;pic16f1828.h: 6053: extern volatile MDCONbits_t MDCONbits @ 0x39C;
[; ;pic16f1828.h: 6087: extern volatile unsigned char MDSRC @ 0x39D;
"6089
[; ;pic16f1828.h: 6089: asm("MDSRC equ 039Dh");
[; <" MDSRC equ 039Dh ;# ">
[; ;pic16f1828.h: 6092: typedef union {
[; ;pic16f1828.h: 6093: struct {
[; ;pic16f1828.h: 6094: unsigned MDMS0 :1;
[; ;pic16f1828.h: 6095: unsigned MDMS1 :1;
[; ;pic16f1828.h: 6096: unsigned MDMS2 :1;
[; ;pic16f1828.h: 6097: unsigned MDMS3 :1;
[; ;pic16f1828.h: 6098: unsigned :3;
[; ;pic16f1828.h: 6099: unsigned MDMSODIS :1;
[; ;pic16f1828.h: 6100: };
[; ;pic16f1828.h: 6101: struct {
[; ;pic16f1828.h: 6102: unsigned MDMS :4;
[; ;pic16f1828.h: 6103: };
[; ;pic16f1828.h: 6104: } MDSRCbits_t;
[; ;pic16f1828.h: 6105: extern volatile MDSRCbits_t MDSRCbits @ 0x39D;
[; ;pic16f1828.h: 6139: extern volatile unsigned char MDCARL @ 0x39E;
"6141
[; ;pic16f1828.h: 6141: asm("MDCARL equ 039Eh");
[; <" MDCARL equ 039Eh ;# ">
[; ;pic16f1828.h: 6144: typedef union {
[; ;pic16f1828.h: 6145: struct {
[; ;pic16f1828.h: 6146: unsigned MDCL0 :1;
[; ;pic16f1828.h: 6147: unsigned MDCL1 :1;
[; ;pic16f1828.h: 6148: unsigned MDCL2 :1;
[; ;pic16f1828.h: 6149: unsigned MDCL3 :1;
[; ;pic16f1828.h: 6150: unsigned :1;
[; ;pic16f1828.h: 6151: unsigned MDCLSYNC :1;
[; ;pic16f1828.h: 6152: unsigned MDCLPOL :1;
[; ;pic16f1828.h: 6153: unsigned MDCLODIS :1;
[; ;pic16f1828.h: 6154: };
[; ;pic16f1828.h: 6155: struct {
[; ;pic16f1828.h: 6156: unsigned MDCL :4;
[; ;pic16f1828.h: 6157: };
[; ;pic16f1828.h: 6158: } MDCARLbits_t;
[; ;pic16f1828.h: 6159: extern volatile MDCARLbits_t MDCARLbits @ 0x39E;
[; ;pic16f1828.h: 6203: extern volatile unsigned char MDCARH @ 0x39F;
"6205
[; ;pic16f1828.h: 6205: asm("MDCARH equ 039Fh");
[; <" MDCARH equ 039Fh ;# ">
[; ;pic16f1828.h: 6208: typedef union {
[; ;pic16f1828.h: 6209: struct {
[; ;pic16f1828.h: 6210: unsigned MDCH0 :1;
[; ;pic16f1828.h: 6211: unsigned MDCH1 :1;
[; ;pic16f1828.h: 6212: unsigned MDCH2 :1;
[; ;pic16f1828.h: 6213: unsigned MDCH3 :1;
[; ;pic16f1828.h: 6214: unsigned :1;
[; ;pic16f1828.h: 6215: unsigned MDCHSYNC :1;
[; ;pic16f1828.h: 6216: unsigned MDCHPOL :1;
[; ;pic16f1828.h: 6217: unsigned MDCHODIS :1;
[; ;pic16f1828.h: 6218: };
[; ;pic16f1828.h: 6219: struct {
[; ;pic16f1828.h: 6220: unsigned MDCH :4;
[; ;pic16f1828.h: 6221: };
[; ;pic16f1828.h: 6222: } MDCARHbits_t;
[; ;pic16f1828.h: 6223: extern volatile MDCARHbits_t MDCARHbits @ 0x39F;
[; ;pic16f1828.h: 6267: extern volatile unsigned char TMR4 @ 0x415;
"6269
[; ;pic16f1828.h: 6269: asm("TMR4 equ 0415h");
[; <" TMR4 equ 0415h ;# ">
[; ;pic16f1828.h: 6272: typedef union {
[; ;pic16f1828.h: 6273: struct {
[; ;pic16f1828.h: 6274: unsigned TMR4 :8;
[; ;pic16f1828.h: 6275: };
[; ;pic16f1828.h: 6276: } TMR4bits_t;
[; ;pic16f1828.h: 6277: extern volatile TMR4bits_t TMR4bits @ 0x415;
[; ;pic16f1828.h: 6286: extern volatile unsigned char PR4 @ 0x416;
"6288
[; ;pic16f1828.h: 6288: asm("PR4 equ 0416h");
[; <" PR4 equ 0416h ;# ">
[; ;pic16f1828.h: 6291: typedef union {
[; ;pic16f1828.h: 6292: struct {
[; ;pic16f1828.h: 6293: unsigned PR4 :8;
[; ;pic16f1828.h: 6294: };
[; ;pic16f1828.h: 6295: } PR4bits_t;
[; ;pic16f1828.h: 6296: extern volatile PR4bits_t PR4bits @ 0x416;
[; ;pic16f1828.h: 6305: extern volatile unsigned char T4CON @ 0x417;
"6307
[; ;pic16f1828.h: 6307: asm("T4CON equ 0417h");
[; <" T4CON equ 0417h ;# ">
[; ;pic16f1828.h: 6310: typedef union {
[; ;pic16f1828.h: 6311: struct {
[; ;pic16f1828.h: 6312: unsigned T4CKPS0 :1;
[; ;pic16f1828.h: 6313: unsigned T4CKPS1 :1;
[; ;pic16f1828.h: 6314: unsigned TMR4ON :1;
[; ;pic16f1828.h: 6315: unsigned T4OUTPS0 :1;
[; ;pic16f1828.h: 6316: unsigned T4OUTPS1 :1;
[; ;pic16f1828.h: 6317: unsigned T4OUTPS2 :1;
[; ;pic16f1828.h: 6318: unsigned T4OUTPS3 :1;
[; ;pic16f1828.h: 6319: };
[; ;pic16f1828.h: 6320: struct {
[; ;pic16f1828.h: 6321: unsigned T4CKPS :2;
[; ;pic16f1828.h: 6322: unsigned :1;
[; ;pic16f1828.h: 6323: unsigned T4OUTPS :4;
[; ;pic16f1828.h: 6324: };
[; ;pic16f1828.h: 6325: } T4CONbits_t;
[; ;pic16f1828.h: 6326: extern volatile T4CONbits_t T4CONbits @ 0x417;
[; ;pic16f1828.h: 6375: extern volatile unsigned char TMR6 @ 0x41C;
"6377
[; ;pic16f1828.h: 6377: asm("TMR6 equ 041Ch");
[; <" TMR6 equ 041Ch ;# ">
[; ;pic16f1828.h: 6380: typedef union {
[; ;pic16f1828.h: 6381: struct {
[; ;pic16f1828.h: 6382: unsigned TMR6 :8;
[; ;pic16f1828.h: 6383: };
[; ;pic16f1828.h: 6384: } TMR6bits_t;
[; ;pic16f1828.h: 6385: extern volatile TMR6bits_t TMR6bits @ 0x41C;
[; ;pic16f1828.h: 6394: extern volatile unsigned char PR6 @ 0x41D;
"6396
[; ;pic16f1828.h: 6396: asm("PR6 equ 041Dh");
[; <" PR6 equ 041Dh ;# ">
[; ;pic16f1828.h: 6399: typedef union {
[; ;pic16f1828.h: 6400: struct {
[; ;pic16f1828.h: 6401: unsigned PR6 :8;
[; ;pic16f1828.h: 6402: };
[; ;pic16f1828.h: 6403: } PR6bits_t;
[; ;pic16f1828.h: 6404: extern volatile PR6bits_t PR6bits @ 0x41D;
[; ;pic16f1828.h: 6413: extern volatile unsigned char T6CON @ 0x41E;
"6415
[; ;pic16f1828.h: 6415: asm("T6CON equ 041Eh");
[; <" T6CON equ 041Eh ;# ">
[; ;pic16f1828.h: 6418: typedef union {
[; ;pic16f1828.h: 6419: struct {
[; ;pic16f1828.h: 6420: unsigned T6CKPS0 :1;
[; ;pic16f1828.h: 6421: unsigned T6CKPS1 :1;
[; ;pic16f1828.h: 6422: unsigned TMR6ON :1;
[; ;pic16f1828.h: 6423: unsigned T6OUTPS0 :1;
[; ;pic16f1828.h: 6424: unsigned T6OUTPS1 :1;
[; ;pic16f1828.h: 6425: unsigned T6OUTPS2 :1;
[; ;pic16f1828.h: 6426: unsigned T6OUTPS3 :1;
[; ;pic16f1828.h: 6427: };
[; ;pic16f1828.h: 6428: struct {
[; ;pic16f1828.h: 6429: unsigned T6CKPS :2;
[; ;pic16f1828.h: 6430: unsigned :1;
[; ;pic16f1828.h: 6431: unsigned T6OUTPS :4;
[; ;pic16f1828.h: 6432: };
[; ;pic16f1828.h: 6433: } T6CONbits_t;
[; ;pic16f1828.h: 6434: extern volatile T6CONbits_t T6CONbits @ 0x41E;
[; ;pic16f1828.h: 6483: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"6485
[; ;pic16f1828.h: 6485: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1828.h: 6488: typedef union {
[; ;pic16f1828.h: 6489: struct {
[; ;pic16f1828.h: 6490: unsigned C_SHAD :1;
[; ;pic16f1828.h: 6491: unsigned DC_SHAD :1;
[; ;pic16f1828.h: 6492: unsigned Z_SHAD :1;
[; ;pic16f1828.h: 6493: };
[; ;pic16f1828.h: 6494: } STATUS_SHADbits_t;
[; ;pic16f1828.h: 6495: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1828.h: 6514: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"6516
[; ;pic16f1828.h: 6516: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1828.h: 6519: typedef union {
[; ;pic16f1828.h: 6520: struct {
[; ;pic16f1828.h: 6521: unsigned WREG_SHAD :8;
[; ;pic16f1828.h: 6522: };
[; ;pic16f1828.h: 6523: } WREG_SHADbits_t;
[; ;pic16f1828.h: 6524: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1828.h: 6533: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"6535
[; ;pic16f1828.h: 6535: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1828.h: 6538: typedef union {
[; ;pic16f1828.h: 6539: struct {
[; ;pic16f1828.h: 6540: unsigned BSR_SHAD :5;
[; ;pic16f1828.h: 6541: };
[; ;pic16f1828.h: 6542: } BSR_SHADbits_t;
[; ;pic16f1828.h: 6543: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1828.h: 6552: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"6554
[; ;pic16f1828.h: 6554: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1828.h: 6557: typedef union {
[; ;pic16f1828.h: 6558: struct {
[; ;pic16f1828.h: 6559: unsigned PCLATH_SHAD :7;
[; ;pic16f1828.h: 6560: };
[; ;pic16f1828.h: 6561: } PCLATH_SHADbits_t;
[; ;pic16f1828.h: 6562: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1828.h: 6571: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"6573
[; ;pic16f1828.h: 6573: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1828.h: 6576: typedef union {
[; ;pic16f1828.h: 6577: struct {
[; ;pic16f1828.h: 6578: unsigned FSR0L_SHAD :8;
[; ;pic16f1828.h: 6579: };
[; ;pic16f1828.h: 6580: } FSR0L_SHADbits_t;
[; ;pic16f1828.h: 6581: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1828.h: 6590: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"6592
[; ;pic16f1828.h: 6592: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1828.h: 6595: typedef union {
[; ;pic16f1828.h: 6596: struct {
[; ;pic16f1828.h: 6597: unsigned FSR0H_SHAD :8;
[; ;pic16f1828.h: 6598: };
[; ;pic16f1828.h: 6599: } FSR0H_SHADbits_t;
[; ;pic16f1828.h: 6600: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1828.h: 6609: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"6611
[; ;pic16f1828.h: 6611: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1828.h: 6614: typedef union {
[; ;pic16f1828.h: 6615: struct {
[; ;pic16f1828.h: 6616: unsigned FSR1L_SHAD :8;
[; ;pic16f1828.h: 6617: };
[; ;pic16f1828.h: 6618: } FSR1L_SHADbits_t;
[; ;pic16f1828.h: 6619: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1828.h: 6628: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"6630
[; ;pic16f1828.h: 6630: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1828.h: 6633: typedef union {
[; ;pic16f1828.h: 6634: struct {
[; ;pic16f1828.h: 6635: unsigned FSR1H_SHAD :8;
[; ;pic16f1828.h: 6636: };
[; ;pic16f1828.h: 6637: } FSR1H_SHADbits_t;
[; ;pic16f1828.h: 6638: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1828.h: 6647: extern volatile unsigned char STKPTR @ 0xFED;
"6649
[; ;pic16f1828.h: 6649: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1828.h: 6652: typedef union {
[; ;pic16f1828.h: 6653: struct {
[; ;pic16f1828.h: 6654: unsigned STKPTR :5;
[; ;pic16f1828.h: 6655: };
[; ;pic16f1828.h: 6656: } STKPTRbits_t;
[; ;pic16f1828.h: 6657: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1828.h: 6666: extern volatile unsigned char TOSL @ 0xFEE;
"6668
[; ;pic16f1828.h: 6668: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1828.h: 6671: typedef union {
[; ;pic16f1828.h: 6672: struct {
[; ;pic16f1828.h: 6673: unsigned TOSL :8;
[; ;pic16f1828.h: 6674: };
[; ;pic16f1828.h: 6675: } TOSLbits_t;
[; ;pic16f1828.h: 6676: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1828.h: 6685: extern volatile unsigned char TOSH @ 0xFEF;
"6687
[; ;pic16f1828.h: 6687: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1828.h: 6690: typedef union {
[; ;pic16f1828.h: 6691: struct {
[; ;pic16f1828.h: 6692: unsigned TOSH :7;
[; ;pic16f1828.h: 6693: };
[; ;pic16f1828.h: 6694: } TOSHbits_t;
[; ;pic16f1828.h: 6695: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1828.h: 6710: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic16f1828.h: 6712: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic16f1828.h: 6714: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic16f1828.h: 6716: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic16f1828.h: 6718: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic16f1828.h: 6720: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic16f1828.h: 6722: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic16f1828.h: 6724: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic16f1828.h: 6726: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic16f1828.h: 6728: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic16f1828.h: 6730: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1828.h: 6732: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1828.h: 6734: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1828.h: 6736: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1828.h: 6738: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1828.h: 6740: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1828.h: 6742: extern volatile __bit ADNREF @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic16f1828.h: 6744: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1828.h: 6746: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1828.h: 6748: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1828.h: 6750: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic16f1828.h: 6752: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1828.h: 6754: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1828.h: 6756: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1828.h: 6758: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16f1828.h: 6760: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic16f1828.h: 6762: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic16f1828.h: 6764: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16f1828.h: 6766: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16f1828.h: 6768: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16f1828.h: 6770: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16f1828.h: 6772: extern volatile __bit ANSC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic16f1828.h: 6774: extern volatile __bit ANSC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic16f1828.h: 6776: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16f1828.h: 6778: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16f1828.h: 6780: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic16f1828.h: 6782: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic16f1828.h: 6784: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1828.h: 6786: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic16f1828.h: 6788: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic16f1828.h: 6790: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1828.h: 6792: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1828.h: 6794: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1828.h: 6796: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1828.h: 6798: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1828.h: 6800: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16f1828.h: 6802: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16f1828.h: 6804: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16f1828.h: 6806: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16f1828.h: 6808: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16f1828.h: 6810: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16f1828.h: 6812: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16f1828.h: 6814: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic16f1828.h: 6816: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16f1828.h: 6818: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16f1828.h: 6820: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16f1828.h: 6822: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16f1828.h: 6824: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16f1828.h: 6826: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16f1828.h: 6828: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16f1828.h: 6830: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic16f1828.h: 6832: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic16f1828.h: 6834: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16f1828.h: 6836: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16f1828.h: 6838: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16f1828.h: 6840: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16f1828.h: 6842: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16f1828.h: 6844: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16f1828.h: 6846: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16f1828.h: 6848: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic16f1828.h: 6850: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16f1828.h: 6852: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16f1828.h: 6854: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16f1828.h: 6856: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16f1828.h: 6858: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16f1828.h: 6860: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16f1828.h: 6862: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16f1828.h: 6864: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 2;
[; ;pic16f1828.h: 6866: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic16f1828.h: 6868: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic16f1828.h: 6870: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 5;
[; ;pic16f1828.h: 6872: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic16f1828.h: 6874: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic16f1828.h: 6876: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1828.h: 6878: extern volatile __bit CCP1AS0 @ (((unsigned) &CCP1AS)*8) + 4;
[; ;pic16f1828.h: 6880: extern volatile __bit CCP1AS1 @ (((unsigned) &CCP1AS)*8) + 5;
[; ;pic16f1828.h: 6882: extern volatile __bit CCP1AS2 @ (((unsigned) &CCP1AS)*8) + 6;
[; ;pic16f1828.h: 6884: extern volatile __bit CCP1ASE @ (((unsigned) &CCP1AS)*8) + 7;
[; ;pic16f1828.h: 6886: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f1828.h: 6888: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f1828.h: 6890: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic16f1828.h: 6892: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic16f1828.h: 6894: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic16f1828.h: 6896: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic16f1828.h: 6898: extern volatile __bit CCP2AS0 @ (((unsigned) &CCP2AS)*8) + 4;
[; ;pic16f1828.h: 6900: extern volatile __bit CCP2AS1 @ (((unsigned) &CCP2AS)*8) + 5;
[; ;pic16f1828.h: 6902: extern volatile __bit CCP2AS2 @ (((unsigned) &CCP2AS)*8) + 6;
[; ;pic16f1828.h: 6904: extern volatile __bit CCP2ASE @ (((unsigned) &CCP2AS)*8) + 7;
[; ;pic16f1828.h: 6906: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic16f1828.h: 6908: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic16f1828.h: 6910: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic16f1828.h: 6912: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic16f1828.h: 6914: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic16f1828.h: 6916: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic16f1828.h: 6918: extern volatile __bit CCP2SEL @ (((unsigned) &APFCON1)*8) + 0;
[; ;pic16f1828.h: 6920: extern volatile __bit CCP3IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic16f1828.h: 6922: extern volatile __bit CCP3IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic16f1828.h: 6924: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic16f1828.h: 6926: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic16f1828.h: 6928: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic16f1828.h: 6930: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic16f1828.h: 6932: extern volatile __bit CCP4IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic16f1828.h: 6934: extern volatile __bit CCP4IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic16f1828.h: 6936: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic16f1828.h: 6938: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic16f1828.h: 6940: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic16f1828.h: 6942: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic16f1828.h: 6944: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16f1828.h: 6946: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16f1828.h: 6948: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic16f1828.h: 6950: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1828.h: 6952: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1828.h: 6954: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1828.h: 6956: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1828.h: 6958: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1828.h: 6960: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic16f1828.h: 6962: extern volatile __bit CKP @ (((unsigned) &SSP1CON)*8) + 4;
[; ;pic16f1828.h: 6964: extern volatile __bit CLKRDC0 @ (((unsigned) &CLKRCON)*8) + 3;
[; ;pic16f1828.h: 6966: extern volatile __bit CLKRDC1 @ (((unsigned) &CLKRCON)*8) + 4;
[; ;pic16f1828.h: 6968: extern volatile __bit CLKRDIV0 @ (((unsigned) &CLKRCON)*8) + 0;
[; ;pic16f1828.h: 6970: extern volatile __bit CLKRDIV1 @ (((unsigned) &CLKRCON)*8) + 1;
[; ;pic16f1828.h: 6972: extern volatile __bit CLKRDIV2 @ (((unsigned) &CLKRCON)*8) + 2;
[; ;pic16f1828.h: 6974: extern volatile __bit CLKREN @ (((unsigned) &CLKRCON)*8) + 7;
[; ;pic16f1828.h: 6976: extern volatile __bit CLKROE @ (((unsigned) &CLKRCON)*8) + 6;
[; ;pic16f1828.h: 6978: extern volatile __bit CLKRSLR @ (((unsigned) &CLKRCON)*8) + 5;
[; ;pic16f1828.h: 6980: extern volatile __bit CPSCH0 @ (((unsigned) &CPSCON1)*8) + 0;
[; ;pic16f1828.h: 6982: extern volatile __bit CPSCH1 @ (((unsigned) &CPSCON1)*8) + 1;
[; ;pic16f1828.h: 6984: extern volatile __bit CPSCH2 @ (((unsigned) &CPSCON1)*8) + 2;
[; ;pic16f1828.h: 6986: extern volatile __bit CPSCH3 @ (((unsigned) &CPSCON1)*8) + 3;
[; ;pic16f1828.h: 6988: extern volatile __bit CPSON @ (((unsigned) &CPSCON0)*8) + 7;
[; ;pic16f1828.h: 6990: extern volatile __bit CPSOUT @ (((unsigned) &CPSCON0)*8) + 1;
[; ;pic16f1828.h: 6992: extern volatile __bit CPSRM @ (((unsigned) &CPSCON0)*8) + 6;
[; ;pic16f1828.h: 6994: extern volatile __bit CPSRNG0 @ (((unsigned) &CPSCON0)*8) + 2;
[; ;pic16f1828.h: 6996: extern volatile __bit CPSRNG1 @ (((unsigned) &CPSCON0)*8) + 3;
[; ;pic16f1828.h: 6998: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic16f1828.h: 7000: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic16f1828.h: 7002: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1828.h: 7004: extern volatile __bit DACEN @ (((unsigned) &DACCON0)*8) + 7;
[; ;pic16f1828.h: 7006: extern volatile __bit DACLPS @ (((unsigned) &DACCON0)*8) + 6;
[; ;pic16f1828.h: 7008: extern volatile __bit DACNSS @ (((unsigned) &DACCON0)*8) + 0;
[; ;pic16f1828.h: 7010: extern volatile __bit DACOE @ (((unsigned) &DACCON0)*8) + 5;
[; ;pic16f1828.h: 7012: extern volatile __bit DACPSS0 @ (((unsigned) &DACCON0)*8) + 2;
[; ;pic16f1828.h: 7014: extern volatile __bit DACPSS1 @ (((unsigned) &DACCON0)*8) + 3;
[; ;pic16f1828.h: 7016: extern volatile __bit DACR0 @ (((unsigned) &DACCON1)*8) + 0;
[; ;pic16f1828.h: 7018: extern volatile __bit DACR1 @ (((unsigned) &DACCON1)*8) + 1;
[; ;pic16f1828.h: 7020: extern volatile __bit DACR2 @ (((unsigned) &DACCON1)*8) + 2;
[; ;pic16f1828.h: 7022: extern volatile __bit DACR3 @ (((unsigned) &DACCON1)*8) + 3;
[; ;pic16f1828.h: 7024: extern volatile __bit DACR4 @ (((unsigned) &DACCON1)*8) + 4;
[; ;pic16f1828.h: 7026: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1828.h: 7028: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f1828.h: 7030: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f1828.h: 7032: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16f1828.h: 7034: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16f1828.h: 7036: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic16f1828.h: 7038: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic16f1828.h: 7040: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic16f1828.h: 7042: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic16f1828.h: 7044: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1828.h: 7046: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic16f1828.h: 7048: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic16f1828.h: 7050: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic16f1828.h: 7052: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic16f1828.h: 7054: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic16f1828.h: 7056: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic16f1828.h: 7058: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic16f1828.h: 7060: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1828.h: 7062: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1828.h: 7064: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic16f1828.h: 7066: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1828.h: 7068: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1828.h: 7070: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1828.h: 7072: extern volatile __bit HFIOFL @ (((unsigned) &OSCSTAT)*8) + 3;
[; ;pic16f1828.h: 7074: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1828.h: 7076: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1828.h: 7078: extern volatile __bit INLVLA0 @ (((unsigned) &INLVLA)*8) + 0;
[; ;pic16f1828.h: 7080: extern volatile __bit INLVLA1 @ (((unsigned) &INLVLA)*8) + 1;
[; ;pic16f1828.h: 7082: extern volatile __bit INLVLA2 @ (((unsigned) &INLVLA)*8) + 2;
[; ;pic16f1828.h: 7084: extern volatile __bit INLVLA3 @ (((unsigned) &INLVLA)*8) + 3;
[; ;pic16f1828.h: 7086: extern volatile __bit INLVLA4 @ (((unsigned) &INLVLA)*8) + 4;
[; ;pic16f1828.h: 7088: extern volatile __bit INLVLA5 @ (((unsigned) &INLVLA)*8) + 5;
[; ;pic16f1828.h: 7090: extern volatile __bit INLVLB4 @ (((unsigned) &INLVLB)*8) + 4;
[; ;pic16f1828.h: 7092: extern volatile __bit INLVLB5 @ (((unsigned) &INLVLB)*8) + 5;
[; ;pic16f1828.h: 7094: extern volatile __bit INLVLB6 @ (((unsigned) &INLVLB)*8) + 6;
[; ;pic16f1828.h: 7096: extern volatile __bit INLVLB7 @ (((unsigned) &INLVLB)*8) + 7;
[; ;pic16f1828.h: 7098: extern volatile __bit INLVLC0 @ (((unsigned) &INLVLC)*8) + 0;
[; ;pic16f1828.h: 7100: extern volatile __bit INLVLC1 @ (((unsigned) &INLVLC)*8) + 1;
[; ;pic16f1828.h: 7102: extern volatile __bit INLVLC2 @ (((unsigned) &INLVLC)*8) + 2;
[; ;pic16f1828.h: 7104: extern volatile __bit INLVLC3 @ (((unsigned) &INLVLC)*8) + 3;
[; ;pic16f1828.h: 7106: extern volatile __bit INLVLC4 @ (((unsigned) &INLVLC)*8) + 4;
[; ;pic16f1828.h: 7108: extern volatile __bit INLVLC5 @ (((unsigned) &INLVLC)*8) + 5;
[; ;pic16f1828.h: 7110: extern volatile __bit INLVLC6 @ (((unsigned) &INLVLC)*8) + 6;
[; ;pic16f1828.h: 7112: extern volatile __bit INLVLC7 @ (((unsigned) &INLVLC)*8) + 7;
[; ;pic16f1828.h: 7114: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1828.h: 7116: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1828.h: 7118: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1828.h: 7120: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic16f1828.h: 7122: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic16f1828.h: 7124: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic16f1828.h: 7126: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic16f1828.h: 7128: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic16f1828.h: 7130: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic16f1828.h: 7132: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic16f1828.h: 7134: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic16f1828.h: 7136: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic16f1828.h: 7138: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic16f1828.h: 7140: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic16f1828.h: 7142: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic16f1828.h: 7144: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic16f1828.h: 7146: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic16f1828.h: 7148: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic16f1828.h: 7150: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic16f1828.h: 7152: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic16f1828.h: 7154: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic16f1828.h: 7156: extern volatile __bit IOCBF4 @ (((unsigned) &IOCBF)*8) + 4;
[; ;pic16f1828.h: 7158: extern volatile __bit IOCBF5 @ (((unsigned) &IOCBF)*8) + 5;
[; ;pic16f1828.h: 7160: extern volatile __bit IOCBF6 @ (((unsigned) &IOCBF)*8) + 6;
[; ;pic16f1828.h: 7162: extern volatile __bit IOCBF7 @ (((unsigned) &IOCBF)*8) + 7;
[; ;pic16f1828.h: 7164: extern volatile __bit IOCBN4 @ (((unsigned) &IOCBN)*8) + 4;
[; ;pic16f1828.h: 7166: extern volatile __bit IOCBN5 @ (((unsigned) &IOCBN)*8) + 5;
[; ;pic16f1828.h: 7168: extern volatile __bit IOCBN6 @ (((unsigned) &IOCBN)*8) + 6;
[; ;pic16f1828.h: 7170: extern volatile __bit IOCBN7 @ (((unsigned) &IOCBN)*8) + 7;
[; ;pic16f1828.h: 7172: extern volatile __bit IOCBP4 @ (((unsigned) &IOCBP)*8) + 4;
[; ;pic16f1828.h: 7174: extern volatile __bit IOCBP5 @ (((unsigned) &IOCBP)*8) + 5;
[; ;pic16f1828.h: 7176: extern volatile __bit IOCBP6 @ (((unsigned) &IOCBP)*8) + 6;
[; ;pic16f1828.h: 7178: extern volatile __bit IOCBP7 @ (((unsigned) &IOCBP)*8) + 7;
[; ;pic16f1828.h: 7180: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1828.h: 7182: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1828.h: 7184: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1828.h: 7186: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1828.h: 7188: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1828.h: 7190: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1828.h: 7192: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1828.h: 7194: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1828.h: 7196: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1828.h: 7198: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1828.h: 7200: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16f1828.h: 7202: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic16f1828.h: 7204: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic16f1828.h: 7206: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic16f1828.h: 7208: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic16f1828.h: 7210: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16f1828.h: 7212: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16f1828.h: 7214: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16f1828.h: 7216: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16f1828.h: 7218: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16f1828.h: 7220: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16f1828.h: 7222: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic16f1828.h: 7224: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic16f1828.h: 7226: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1828.h: 7228: extern volatile __bit LWLO @ (((unsigned) &EECON1)*8) + 5;
[; ;pic16f1828.h: 7230: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16f1828.h: 7232: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16f1828.h: 7234: extern volatile __bit MDBIT @ (((unsigned) &MDCON)*8) + 0;
[; ;pic16f1828.h: 7236: extern volatile __bit MDCH0 @ (((unsigned) &MDCARH)*8) + 0;
[; ;pic16f1828.h: 7238: extern volatile __bit MDCH1 @ (((unsigned) &MDCARH)*8) + 1;
[; ;pic16f1828.h: 7240: extern volatile __bit MDCH2 @ (((unsigned) &MDCARH)*8) + 2;
[; ;pic16f1828.h: 7242: extern volatile __bit MDCH3 @ (((unsigned) &MDCARH)*8) + 3;
[; ;pic16f1828.h: 7244: extern volatile __bit MDCHODIS @ (((unsigned) &MDCARH)*8) + 7;
[; ;pic16f1828.h: 7246: extern volatile __bit MDCHPOL @ (((unsigned) &MDCARH)*8) + 6;
[; ;pic16f1828.h: 7248: extern volatile __bit MDCHSYNC @ (((unsigned) &MDCARH)*8) + 5;
[; ;pic16f1828.h: 7250: extern volatile __bit MDCL0 @ (((unsigned) &MDCARL)*8) + 0;
[; ;pic16f1828.h: 7252: extern volatile __bit MDCL1 @ (((unsigned) &MDCARL)*8) + 1;
[; ;pic16f1828.h: 7254: extern volatile __bit MDCL2 @ (((unsigned) &MDCARL)*8) + 2;
[; ;pic16f1828.h: 7256: extern volatile __bit MDCL3 @ (((unsigned) &MDCARL)*8) + 3;
[; ;pic16f1828.h: 7258: extern volatile __bit MDCLODIS @ (((unsigned) &MDCARL)*8) + 7;
[; ;pic16f1828.h: 7260: extern volatile __bit MDCLPOL @ (((unsigned) &MDCARL)*8) + 6;
[; ;pic16f1828.h: 7262: extern volatile __bit MDCLSYNC @ (((unsigned) &MDCARL)*8) + 5;
[; ;pic16f1828.h: 7264: extern volatile __bit MDEN @ (((unsigned) &MDCON)*8) + 7;
[; ;pic16f1828.h: 7266: extern volatile __bit MDMS0 @ (((unsigned) &MDSRC)*8) + 0;
[; ;pic16f1828.h: 7268: extern volatile __bit MDMS1 @ (((unsigned) &MDSRC)*8) + 1;
[; ;pic16f1828.h: 7270: extern volatile __bit MDMS2 @ (((unsigned) &MDSRC)*8) + 2;
[; ;pic16f1828.h: 7272: extern volatile __bit MDMS3 @ (((unsigned) &MDSRC)*8) + 3;
[; ;pic16f1828.h: 7274: extern volatile __bit MDMSODIS @ (((unsigned) &MDSRC)*8) + 7;
[; ;pic16f1828.h: 7276: extern volatile __bit MDOE @ (((unsigned) &MDCON)*8) + 6;
[; ;pic16f1828.h: 7278: extern volatile __bit MDOPOL @ (((unsigned) &MDCON)*8) + 4;
[; ;pic16f1828.h: 7280: extern volatile __bit MDOUT @ (((unsigned) &MDCON)*8) + 3;
[; ;pic16f1828.h: 7282: extern volatile __bit MDSLR @ (((unsigned) &MDCON)*8) + 5;
[; ;pic16f1828.h: 7284: extern volatile __bit MFIOFR @ (((unsigned) &OSCSTAT)*8) + 2;
[; ;pic16f1828.h: 7286: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic16f1828.h: 7288: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16f1828.h: 7290: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16f1828.h: 7292: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16f1828.h: 7294: extern volatile __bit P1CSEL @ (((unsigned) &APFCON1)*8) + 2;
[; ;pic16f1828.h: 7296: extern volatile __bit P1DC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic16f1828.h: 7298: extern volatile __bit P1DC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic16f1828.h: 7300: extern volatile __bit P1DC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic16f1828.h: 7302: extern volatile __bit P1DC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic16f1828.h: 7304: extern volatile __bit P1DC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic16f1828.h: 7306: extern volatile __bit P1DC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic16f1828.h: 7308: extern volatile __bit P1DC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic16f1828.h: 7310: extern volatile __bit P1DSEL @ (((unsigned) &APFCON1)*8) + 3;
[; ;pic16f1828.h: 7312: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic16f1828.h: 7314: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic16f1828.h: 7316: extern volatile __bit P1RSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic16f1828.h: 7318: extern volatile __bit P2BSEL @ (((unsigned) &APFCON1)*8) + 1;
[; ;pic16f1828.h: 7320: extern volatile __bit P2DC0 @ (((unsigned) &PWM2CON)*8) + 0;
[; ;pic16f1828.h: 7322: extern volatile __bit P2DC1 @ (((unsigned) &PWM2CON)*8) + 1;
[; ;pic16f1828.h: 7324: extern volatile __bit P2DC2 @ (((unsigned) &PWM2CON)*8) + 2;
[; ;pic16f1828.h: 7326: extern volatile __bit P2DC3 @ (((unsigned) &PWM2CON)*8) + 3;
[; ;pic16f1828.h: 7328: extern volatile __bit P2DC4 @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic16f1828.h: 7330: extern volatile __bit P2DC5 @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic16f1828.h: 7332: extern volatile __bit P2DC6 @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic16f1828.h: 7334: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic16f1828.h: 7336: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic16f1828.h: 7338: extern volatile __bit P2RSEN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic16f1828.h: 7340: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic16f1828.h: 7342: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1828.h: 7344: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic16f1828.h: 7346: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT)*8) + 6;
[; ;pic16f1828.h: 7348: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1828.h: 7350: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1828.h: 7352: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1828.h: 7354: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1828.h: 7356: extern volatile __bit PSS1AC0 @ (((unsigned) &CCP1AS)*8) + 2;
[; ;pic16f1828.h: 7358: extern volatile __bit PSS1AC1 @ (((unsigned) &CCP1AS)*8) + 3;
[; ;pic16f1828.h: 7360: extern volatile __bit PSS1BD0 @ (((unsigned) &CCP1AS)*8) + 0;
[; ;pic16f1828.h: 7362: extern volatile __bit PSS1BD1 @ (((unsigned) &CCP1AS)*8) + 1;
[; ;pic16f1828.h: 7364: extern volatile __bit PSS2AC0 @ (((unsigned) &CCP2AS)*8) + 2;
[; ;pic16f1828.h: 7366: extern volatile __bit PSS2AC1 @ (((unsigned) &CCP2AS)*8) + 3;
[; ;pic16f1828.h: 7368: extern volatile __bit PSS2BD0 @ (((unsigned) &CCP2AS)*8) + 0;
[; ;pic16f1828.h: 7370: extern volatile __bit PSS2BD1 @ (((unsigned) &CCP2AS)*8) + 1;
[; ;pic16f1828.h: 7372: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1828.h: 7374: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1828.h: 7376: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1828.h: 7378: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1828.h: 7380: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1828.h: 7382: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1828.h: 7384: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic16f1828.h: 7386: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic16f1828.h: 7388: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic16f1828.h: 7390: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic16f1828.h: 7392: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f1828.h: 7394: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f1828.h: 7396: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f1828.h: 7398: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f1828.h: 7400: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f1828.h: 7402: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f1828.h: 7404: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic16f1828.h: 7406: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic16f1828.h: 7408: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic16f1828.h: 7410: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic16f1828.h: 7412: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16f1828.h: 7414: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16f1828.h: 7416: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic16f1828.h: 7418: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic16f1828.h: 7420: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic16f1828.h: 7422: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic16f1828.h: 7424: extern volatile __bit RXDTSEL @ (((unsigned) &APFCON0)*8) + 7;
[; ;pic16f1828.h: 7426: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic16f1828.h: 7428: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic16f1828.h: 7430: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1828.h: 7432: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic16f1828.h: 7434: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic16f1828.h: 7436: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1828.h: 7438: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1828.h: 7440: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic16f1828.h: 7442: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic16f1828.h: 7444: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic16f1828.h: 7446: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic16f1828.h: 7448: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic16f1828.h: 7450: extern volatile __bit SPLLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic16f1828.h: 7452: extern volatile __bit SRCLK0 @ (((unsigned) &SRCON0)*8) + 4;
[; ;pic16f1828.h: 7454: extern volatile __bit SRCLK1 @ (((unsigned) &SRCON0)*8) + 5;
[; ;pic16f1828.h: 7456: extern volatile __bit SRCLK2 @ (((unsigned) &SRCON0)*8) + 6;
[; ;pic16f1828.h: 7458: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic16f1828.h: 7460: extern volatile __bit SRLEN @ (((unsigned) &SRCON0)*8) + 7;
[; ;pic16f1828.h: 7462: extern volatile __bit SRNQEN @ (((unsigned) &SRCON0)*8) + 2;
[; ;pic16f1828.h: 7464: extern volatile __bit SRPR @ (((unsigned) &SRCON0)*8) + 0;
[; ;pic16f1828.h: 7466: extern volatile __bit SRPS @ (((unsigned) &SRCON0)*8) + 1;
[; ;pic16f1828.h: 7468: extern volatile __bit SRQEN @ (((unsigned) &SRCON0)*8) + 3;
[; ;pic16f1828.h: 7470: extern volatile __bit SRRC1E @ (((unsigned) &SRCON1)*8) + 0;
[; ;pic16f1828.h: 7472: extern volatile __bit SRRC2E @ (((unsigned) &SRCON1)*8) + 1;
[; ;pic16f1828.h: 7474: extern volatile __bit SRRCKE @ (((unsigned) &SRCON1)*8) + 2;
[; ;pic16f1828.h: 7476: extern volatile __bit SRRPE @ (((unsigned) &SRCON1)*8) + 3;
[; ;pic16f1828.h: 7478: extern volatile __bit SRSC1E @ (((unsigned) &SRCON1)*8) + 4;
[; ;pic16f1828.h: 7480: extern volatile __bit SRSC2E @ (((unsigned) &SRCON1)*8) + 5;
[; ;pic16f1828.h: 7482: extern volatile __bit SRSCKE @ (((unsigned) &SRCON1)*8) + 6;
[; ;pic16f1828.h: 7484: extern volatile __bit SRSPE @ (((unsigned) &SRCON1)*8) + 7;
[; ;pic16f1828.h: 7486: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f1828.h: 7488: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f1828.h: 7490: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON)*8) + 5;
[; ;pic16f1828.h: 7492: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON)*8) + 0;
[; ;pic16f1828.h: 7494: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON)*8) + 1;
[; ;pic16f1828.h: 7496: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON)*8) + 2;
[; ;pic16f1828.h: 7498: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON)*8) + 3;
[; ;pic16f1828.h: 7500: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON)*8) + 6;
[; ;pic16f1828.h: 7502: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1828.h: 7504: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1828.h: 7506: extern volatile __bit STR1A @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic16f1828.h: 7508: extern volatile __bit STR1B @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic16f1828.h: 7510: extern volatile __bit STR1C @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic16f1828.h: 7512: extern volatile __bit STR1D @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic16f1828.h: 7514: extern volatile __bit STR1SYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic16f1828.h: 7516: extern volatile __bit STR2A @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic16f1828.h: 7518: extern volatile __bit STR2B @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic16f1828.h: 7520: extern volatile __bit STR2C @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic16f1828.h: 7522: extern volatile __bit STR2D @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic16f1828.h: 7524: extern volatile __bit STR2SYNC @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic16f1828.h: 7526: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1828.h: 7528: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic16f1828.h: 7530: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1828.h: 7532: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1828.h: 7534: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1828.h: 7536: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1828.h: 7538: extern volatile __bit T0XCS @ (((unsigned) &CPSCON0)*8) + 0;
[; ;pic16f1828.h: 7540: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1828.h: 7542: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1828.h: 7544: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1828.h: 7546: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1828.h: 7548: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1828.h: 7550: extern volatile __bit T1GSEL @ (((unsigned) &APFCON0)*8) + 3;
[; ;pic16f1828.h: 7552: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1828.h: 7554: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1828.h: 7556: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1828.h: 7558: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1828.h: 7560: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1828.h: 7562: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1828.h: 7564: extern volatile __bit T1OSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16f1828.h: 7566: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1828.h: 7568: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1828.h: 7570: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1828.h: 7572: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1828.h: 7574: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1828.h: 7576: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1828.h: 7578: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic16f1828.h: 7580: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic16f1828.h: 7582: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic16f1828.h: 7584: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic16f1828.h: 7586: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic16f1828.h: 7588: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic16f1828.h: 7590: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic16f1828.h: 7592: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic16f1828.h: 7594: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic16f1828.h: 7596: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic16f1828.h: 7598: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic16f1828.h: 7600: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic16f1828.h: 7602: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1828.h: 7604: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1828.h: 7606: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1828.h: 7608: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1828.h: 7610: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1828.h: 7612: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1828.h: 7614: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1828.h: 7616: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1828.h: 7618: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1828.h: 7620: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1828.h: 7622: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1828.h: 7624: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1828.h: 7626: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1828.h: 7628: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1828.h: 7630: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1828.h: 7632: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f1828.h: 7634: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f1828.h: 7636: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic16f1828.h: 7638: extern volatile __bit TMR6IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic16f1828.h: 7640: extern volatile __bit TMR6IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic16f1828.h: 7642: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic16f1828.h: 7644: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1828.h: 7646: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1828.h: 7648: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1828.h: 7650: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16f1828.h: 7652: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1828.h: 7654: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1828.h: 7656: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic16f1828.h: 7658: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic16f1828.h: 7660: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic16f1828.h: 7662: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic16f1828.h: 7664: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f1828.h: 7666: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f1828.h: 7668: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f1828.h: 7670: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f1828.h: 7672: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f1828.h: 7674: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f1828.h: 7676: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic16f1828.h: 7678: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic16f1828.h: 7680: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic16f1828.h: 7682: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1828.h: 7684: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1828.h: 7686: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic16f1828.h: 7688: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic16f1828.h: 7690: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic16f1828.h: 7692: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic16f1828.h: 7694: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic16f1828.h: 7696: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic16f1828.h: 7698: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic16f1828.h: 7700: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic16f1828.h: 7702: extern volatile __bit TXCKSEL @ (((unsigned) &APFCON0)*8) + 2;
[; ;pic16f1828.h: 7704: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic16f1828.h: 7706: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16f1828.h: 7708: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16f1828.h: 7710: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic16f1828.h: 7712: extern volatile __bit WCOL @ (((unsigned) &SSP1CON)*8) + 7;
[; ;pic16f1828.h: 7714: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1828.h: 7716: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1828.h: 7718: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1828.h: 7720: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1828.h: 7722: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1828.h: 7724: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16f1828.h: 7726: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16f1828.h: 7728: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16f1828.h: 7730: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic16f1828.h: 7732: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16f1828.h: 7734: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f1828.h: 7736: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic16f1828.h: 7738: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic16f1828.h: 7740: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic16f1828.h: 7742: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic16f1828.h: 7744: extern volatile __bit WPUC0 @ (((unsigned) &WPUC)*8) + 0;
[; ;pic16f1828.h: 7746: extern volatile __bit WPUC1 @ (((unsigned) &WPUC)*8) + 1;
[; ;pic16f1828.h: 7748: extern volatile __bit WPUC2 @ (((unsigned) &WPUC)*8) + 2;
[; ;pic16f1828.h: 7750: extern volatile __bit WPUC3 @ (((unsigned) &WPUC)*8) + 3;
[; ;pic16f1828.h: 7752: extern volatile __bit WPUC4 @ (((unsigned) &WPUC)*8) + 4;
[; ;pic16f1828.h: 7754: extern volatile __bit WPUC5 @ (((unsigned) &WPUC)*8) + 5;
[; ;pic16f1828.h: 7756: extern volatile __bit WPUC6 @ (((unsigned) &WPUC)*8) + 6;
[; ;pic16f1828.h: 7758: extern volatile __bit WPUC7 @ (((unsigned) &WPUC)*8) + 7;
[; ;pic16f1828.h: 7760: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic16f1828.h: 7762: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic16f1828.h: 7764: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic16f1828.h: 7766: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic16f1828.h: 7768: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1828.h: 7770: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1828.h: 7772: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1828.h: 7774: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1828.h: 7776: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1828.h: 7778: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1828.h: 7780: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1828.h: 7782: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1828.h: 7784: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1828.h: 7786: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 80: extern unsigned int flash_read(unsigned short addr);
[; ;eeprom_routines.h: 41: extern void eeprom_write(unsigned char addr, unsigned char value);
[; ;eeprom_routines.h: 42: extern unsigned char eeprom_read(unsigned char addr);
[; ;eeprom_routines.h: 43: extern void eecpymem(volatile unsigned char *to, __eeprom unsigned char *from, unsigned char size);
[; ;eeprom_routines.h: 44: extern void memcpyee(__eeprom unsigned char *to, const unsigned char *from, unsigned char size);
[; ;pic.h: 154: extern __nonreentrant void _delay(unsigned long);
[; ;stdio.h: 8: typedef int ptrdiff_t;
[; ;stdio.h: 9: typedef unsigned size_t;
[; ;stdio.h: 10: typedef unsigned short wchar_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 23: extern int errno;
[; ;stdio.h: 54: struct __prbuf
[; ;stdio.h: 55: {
[; ;stdio.h: 56: char * ptr;
[; ;stdio.h: 57: void (* func)(char);
[; ;stdio.h: 58: };
[; ;conio.h: 17: extern int errno;
[; ;conio.h: 20: extern void init_uart(void);
[; ;conio.h: 22: extern char getch(void);
[; ;conio.h: 23: extern char getche(void);
[; ;conio.h: 24: extern void putch(char);
[; ;conio.h: 25: extern void ungetch(char);
[; ;conio.h: 27: extern __bit kbhit(void);
[; ;conio.h: 31: extern char * cgets(char *);
[; ;conio.h: 32: extern void cputs(const char *);
[; ;stdio.h: 99: extern int cprintf(char *, ...);
[; ;stdio.h: 104: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 194: extern char * gets(char *);
[; ;stdio.h: 195: extern int puts(const char *);
[; ;stdio.h: 196: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 197: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 198: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 199: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 200: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 201: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 205: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 206: extern int printf(const char *, ...);
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: int rem;
[; ;stdlib.h: 29: int quot;
[; ;stdlib.h: 30: } div_t;
[; ;stdlib.h: 31: typedef struct {
[; ;stdlib.h: 32: unsigned rem;
[; ;stdlib.h: 33: unsigned quot;
[; ;stdlib.h: 34: } udiv_t;
[; ;stdlib.h: 35: typedef struct {
[; ;stdlib.h: 36: long quot;
[; ;stdlib.h: 37: long rem;
[; ;stdlib.h: 38: } ldiv_t;
[; ;stdlib.h: 39: typedef struct {
[; ;stdlib.h: 40: unsigned long quot;
[; ;stdlib.h: 41: unsigned long rem;
[; ;stdlib.h: 42: } uldiv_t;
[; ;stdlib.h: 65: extern double atof(const char *);
[; ;stdlib.h: 66: extern double strtod(const char *, const char **);
[; ;stdlib.h: 67: extern int atoi(const char *);
[; ;stdlib.h: 68: extern unsigned xtoi(const char *);
[; ;stdlib.h: 69: extern long atol(const char *);
[; ;stdlib.h: 70: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 72: extern int rand(void);
[; ;stdlib.h: 73: extern void srand(unsigned int);
[; ;stdlib.h: 74: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 75: extern div_t div(int numer, int denom);
[; ;stdlib.h: 76: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 77: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 78: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 79: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 80: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 81: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 82: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 87: extern void * malloc(size_t);
[; ;stdlib.h: 88: extern void free(void *);
[; ;stdlib.h: 89: extern void * realloc(void *, size_t);
[; ;stdlib.h: 91: extern void abort(void);
[; ;stdlib.h: 92: extern void exit(int);
[; ;stdlib.h: 93: extern int atexit(void (*)(void));
[; ;stdlib.h: 94: extern char * getenv(const char *);
[; ;stdlib.h: 95: extern char ** environ;
[; ;stdlib.h: 96: extern int system(char *);
[; ;stdlib.h: 97: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 98: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 99: extern int abs(int);
[; ;stdlib.h: 100: extern long labs(long);
[; ;stdlib.h: 103: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 104: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 109: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 110: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 112: extern char * ftoa(float f, int * status);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
"36 general.h
[p x FOSC=INTOSC ]
"37
[p x WDTE=OFF ]
"38
[p x PWRTE=OFF ]
"39
[p x MCLRE=OFF ]
"40
[p x CP=OFF ]
"41
[p x CPD=OFF ]
"42
[p x BOREN=OFF ]
"43
[p x CLKOUTEN=OFF ]
"44
[p x IESO=ON ]
"45
[p x FCMEN=ON ]
"48
[p x WRT=OFF ]
"49
[p x PLLEN=OFF ]
"50
[p x STVREN=ON ]
"51
[p x BORV=LO ]
"52
[p x LVP=ON ]
"67
[v _task `uc ~T0 @X0 1 e ]
[v _i `uc ~T0 @X0 1 e ]
[; ;general.h: 67: uint8_t task,i;
"68
[v _password `uc ~T0 @X0 -> 4 `i e ]
[; ;general.h: 68: char password[4];
[; ;usart.h: 22: void USARTInit(uint16_t baud_rate);
[; ;usart.h: 23: void USARTWriteChar(char ch);
[; ;usart.h: 24: void USARTWriteString(const char *str);
[; ;usart.h: 25: void USARTWriteLine(const char *str);
[; ;usart.h: 26: void USARTWriteInt(int16_t val, int8_t field_length);
[; ;usart.h: 27: void USARTHandleRxInt();
[; ;usart.h: 28: void USARTGotoNewLine();
[; ;gpio.h: 61: void GPIOPortInit();
[; ;gpio.h: 62: void GPIORedLedBlink(uint8_t times);
[; ;gpio.h: 63: void GPIOBlueLedBlink(uint8_t times);
[; ;sim800l.h: 51: typedef struct{
[; ;sim800l.h: 52: uint8_t busy;
[; ;sim800l.h: 53: uint8_t uncomplete;
[; ;sim800l.h: 54: uint8_t ok;
[; ;sim800l.h: 55: uint8_t resp;
[; ;sim800l.h: 56: uint8_t cell[15];
[; ;sim800l.h: 57: uint8_t cell_lenght;
[; ;sim800l.h: 58: uint8_t unreadsms;
[; ;sim800l.h: 59: char smsmem[5];
[; ;sim800l.h: 60: char buffer[64];
[; ;sim800l.h: 61: char command[25];
[; ;sim800l.h: 62: char csq[5];
[; ;sim800l.h: 63: }AT;
"68 sim800l.h
[v _SIM800L `S366 ~T0 @X0 1 e ]
[; ;sim800l.h: 68: AT SIM800L;
"69
[v _bufque `uc ~T0 @X0 1 e ]
[; ;sim800l.h: 69: uint8_t bufque;
[; ;sim800l.h: 72: uint8_t SIM800init();
[; ;sim800l.h: 73: uint8_t SIM800sendCommand();
[; ;sim800l.h: 74: uint8_t SIM800SendSms(const char *nmbr, const char *msg);
[; ;sim800l.h: 75: uint8_t SIM800ReadSms(const char *mem);
[; ;sim800l.h: 76: uint8_t SIM800DeleteSms(const char *index, const char *flag);
[; ;sim800l.h: 77: uint8_t SIM800Process();
[; ;sim800l.h: 78: uint8_t SIM800Command();
[; ;sim800l.h: 79: void SIM800LClear(void);
"6 usart.c
[v _USARTInit `(v ~T0 @X0 1 ef1`ui ]
"7
{
[; ;usart.c: 6: void USARTInit(uint16_t baud_rate)
[; ;usart.c: 7: {
[e :U _USARTInit ]
"6
[v _baud_rate `ui ~T0 @X0 1 r1 ]
"7
[f ]
[; ;usart.c: 9: switch(baud_rate)
"9
[e $U 369  ]
[; ;usart.c: 10: {
"10
{
[; ;usart.c: 11: case 9600:
"11
[e :U 370 ]
[; ;usart.c: 12: SPBRG=51;
"12
[e = _SPBRG -> -> 51 `i `uc ]
[; ;usart.c: 13: break;
"13
[e $U 368  ]
[; ;usart.c: 14: case 19200:
"14
[e :U 371 ]
[; ;usart.c: 15: SPBRG=64;
"15
[e = _SPBRG -> -> 64 `i `uc ]
[; ;usart.c: 16: break;
"16
[e $U 368  ]
[; ;usart.c: 17: case 28800:
"17
[e :U 372 ]
[; ;usart.c: 18: SPBRG=42;
"18
[e = _SPBRG -> -> 42 `i `uc ]
[; ;usart.c: 19: break;
"19
[e $U 368  ]
[; ;usart.c: 20: case 33600:
"20
[e :U 373 ]
[; ;usart.c: 21: SPBRG=36;
"21
[e = _SPBRG -> -> 36 `i `uc ]
[; ;usart.c: 22: break;
"22
[e $U 368  ]
[; ;usart.c: 23: case 115:
"23
[e :U 374 ]
[; ;usart.c: 24: SPBRG=16;
"24
[e = _SPBRG -> -> 16 `i `uc ]
[; ;usart.c: 25: break;
"25
[e $U 368  ]
"26
}
[; ;usart.c: 26: }
[e $U 368  ]
"9
[e :U 369 ]
[e [\ _baud_rate , $ -> -> 9600 `i `ui 370
 , $ -> -> 19200 `i `ui 371
 , $ -> -> 28800 `i `ui 372
 , $ -> -> 33600 `l `ui 373
 , $ -> -> 115 `i `ui 374
 368 ]
"26
[e :U 368 ]
[; ;usart.c: 28: APFCON0bits.RXDTSEL=1;
"28
[e = . . _APFCON0bits 0 4 -> -> 1 `i `uc ]
[; ;usart.c: 29: APFCON0bits.TXCKSEL=1;
"29
[e = . . _APFCON0bits 0 1 -> -> 1 `i `uc ]
[; ;usart.c: 30: BAUDCONbits.BRG16=1;
"30
[e = . . _BAUDCONbits 0 3 -> -> 1 `i `uc ]
[; ;usart.c: 32: TXSTAbits.TX9=0;
"32
[e = . . _TXSTAbits 0 6 -> -> 0 `i `uc ]
[; ;usart.c: 33: TXSTAbits.TXEN=1;
"33
[e = . . _TXSTAbits 0 5 -> -> 1 `i `uc ]
[; ;usart.c: 34: TXSTAbits.SYNC=0;
"34
[e = . . _TXSTAbits 0 4 -> -> 0 `i `uc ]
[; ;usart.c: 35: TXSTAbits.BRGH=1;
"35
[e = . . _TXSTAbits 0 2 -> -> 1 `i `uc ]
[; ;usart.c: 38: RCSTAbits.SPEN=1;
"38
[e = . . _RCSTAbits 0 7 -> -> 1 `i `uc ]
[; ;usart.c: 39: RCSTAbits.RX9=0;
"39
[e = . . _RCSTAbits 0 6 -> -> 0 `i `uc ]
[; ;usart.c: 40: RCSTAbits.CREN=1;
"40
[e = . . _RCSTAbits 0 4 -> -> 1 `i `uc ]
[; ;usart.c: 41: RCSTAbits.ADDEN=0;
"41
[e = . . _RCSTAbits 0 3 -> -> 0 `i `uc ]
[; ;usart.c: 44: RCIE=1;
"44
[e = _RCIE -> -> 1 `i `b ]
[; ;usart.c: 45: PEIE=1;
"45
[e = _PEIE -> -> 1 `i `b ]
[; ;usart.c: 47: (GIE = 1);
"47
[e = _GIE -> -> 1 `i `b ]
[; ;usart.c: 49: }
"49
[e :UE 367 ]
}
"51
[v _USARTWriteChar `(v ~T0 @X0 1 ef1`uc ]
"52
{
[; ;usart.c: 51: void USARTWriteChar(char ch)
[; ;usart.c: 52: {
[e :U _USARTWriteChar ]
"51
[v _ch `uc ~T0 @X0 1 r1 ]
"52
[f ]
[; ;usart.c: 53: while(!PIR1bits.TXIF);
"53
[e $U 376  ]
[e :U 377 ]
[e :U 376 ]
[e $ ! != -> . . _PIR1bits 0 4 `i -> -> -> 0 `i `Vuc `i 377  ]
[e :U 378 ]
[; ;usart.c: 54: TXREG=ch;
"54
[e = _TXREG _ch ]
[; ;usart.c: 55: }
"55
[e :UE 375 ]
}
"57
[v _USARTWriteString `(v ~T0 @X0 1 ef1`*Cuc ]
"58
{
[; ;usart.c: 57: void USARTWriteString(const char *str)
[; ;usart.c: 58: {
[e :U _USARTWriteString ]
"57
[v _str `*Cuc ~T0 @X0 1 r1 ]
"58
[f ]
[; ;usart.c: 59: while(*str!='\0')
"59
[e $U 380  ]
[e :U 381 ]
[; ;usart.c: 60: {
"60
{
[; ;usart.c: 61: USARTWriteChar(*str);
"61
[e ( _USARTWriteChar (1 *U _str ]
[; ;usart.c: 62: str++;
"62
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"63
}
[e :U 380 ]
"59
[e $ != -> *U _str `ui -> 0 `ui 381  ]
[e :U 382 ]
[; ;usart.c: 63: }
[; ;usart.c: 64: }
"64
[e :UE 379 ]
}
"66
[v _USARTWriteLine `(v ~T0 @X0 1 ef1`*Cuc ]
"67
{
[; ;usart.c: 66: void USARTWriteLine(const char *str)
[; ;usart.c: 67: {
[e :U _USARTWriteLine ]
"66
[v _str `*Cuc ~T0 @X0 1 r1 ]
"67
[f ]
[; ;usart.c: 68: USARTWriteChar('\r');
"68
[e ( _USARTWriteChar (1 -> -> 13 `ui `uc ]
[; ;usart.c: 69: USARTWriteChar('\n');
"69
[e ( _USARTWriteChar (1 -> -> 10 `ui `uc ]
[; ;usart.c: 70: USARTWriteString(str);
"70
[e ( _USARTWriteString (1 _str ]
[; ;usart.c: 71: }
"71
[e :UE 383 ]
}
"73
[v _USARTHandleRxInt `(v ~T0 @X0 1 ef ]
"74
{
[; ;usart.c: 73: void USARTHandleRxInt()
[; ;usart.c: 74: {
[e :U _USARTHandleRxInt ]
[f ]
[; ;usart.c: 75: LATCbits.LATC0=1;
"75
[e = . . _LATCbits 0 0 -> -> 1 `i `uc ]
"77
[v _data `uc ~T0 @X0 1 a ]
[; ;usart.c: 77: char data=RCREG;
[e = _data _RCREG ]
[; ;usart.c: 78: SIM800L.busy=1;
"78
[e = . _SIM800L 0 -> -> 1 `i `uc ]
[; ;usart.c: 79: switch(data)
"79
[e $U 386  ]
[; ;usart.c: 80: {
"80
{
[; ;usart.c: 81: case '\r':
"81
[e :U 387 ]
[; ;usart.c: 82: if(SIM800L.uncomplete==1 && bufque==0){SIM800L.uncomplete=0;}
"82
[e $ ! && == -> . _SIM800L 1 `i -> 1 `i == -> _bufque `i -> 0 `i 388  ]
{
[e = . _SIM800L 1 -> -> 0 `i `uc ]
}
[e :U 388 ]
[; ;usart.c: 83: break;
"83
[e $U 385  ]
[; ;usart.c: 84: case '\n':
"84
[e :U 389 ]
[; ;usart.c: 85: if(SIM800L.uncomplete==0) SIM800L.uncomplete=1;
"85
[e $ ! == -> . _SIM800L 1 `i -> 0 `i 390  ]
[e = . _SIM800L 1 -> -> 1 `i `uc ]
[e $U 391  ]
"86
[e :U 390 ]
[; ;usart.c: 86: else
[; ;usart.c: 87: {
"87
{
[; ;usart.c: 88: SIM800L.buffer[bufque]=0;
"88
[e = *U + &U . _SIM800L 8 * -> _bufque `ux -> -> # *U &U . _SIM800L 8 `ui `ux -> -> 0 `i `uc ]
[; ;usart.c: 89: SIM800L.uncomplete=0;
"89
[e = . _SIM800L 1 -> -> 0 `i `uc ]
[; ;usart.c: 91: if(SIM800L.buffer[0]=='+')
"91
[e $ ! == -> *U + &U . _SIM800L 8 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 43 `ui 392  ]
[; ;usart.c: 92: {
"92
{
[; ;usart.c: 93: if(SIM800L.buffer[1]=='C' && SIM800L.buffer[2]=='L' && SIM800L.buffer[3]=='I' )
"93
[e $ ! && && == -> *U + &U . _SIM800L 8 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 67 `ui == -> *U + &U . _SIM800L 8 * -> -> -> 2 `i `ui `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 76 `ui == -> *U + &U . _SIM800L 8 * -> -> -> 3 `i `ui `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 73 `ui 393  ]
[; ;usart.c: 94: {
"94
{
"95
[v _ci `uc ~T0 @X0 1 a ]
[; ;usart.c: 95: uint8_t ci=8;
[e = _ci -> -> 8 `i `uc ]
[; ;usart.c: 96: while(SIM800L.buffer[ci]!='\"' && (ci-8)<15)
"96
[e $U 394  ]
[e :U 395 ]
[; ;usart.c: 97: {
"97
{
[; ;usart.c: 98: SIM800L.cell[ci-8]=SIM800L.buffer[ci];
"98
[e = *U + &U . _SIM800L 4 * -> -> - -> _ci `i -> 8 `i `ui `ux -> -> # *U &U . _SIM800L 4 `ui `ux *U + &U . _SIM800L 8 * -> _ci `ux -> -> # *U &U . _SIM800L 8 `ui `ux ]
[; ;usart.c: 99: ci++;
"99
[e ++ _ci -> -> 1 `i `uc ]
[; ;usart.c: 100: SIM800L.cell_lenght++;
"100
[e ++ . _SIM800L 5 -> -> 1 `i `uc ]
"101
}
[e :U 394 ]
"96
[e $ && != -> *U + &U . _SIM800L 8 * -> _ci `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 34 `ui < - -> _ci `i -> 8 `i -> 15 `i 395  ]
[e :U 396 ]
[; ;usart.c: 101: }
[; ;usart.c: 102: SIM800L.cell[ci-8]='\0';
"102
[e = *U + &U . _SIM800L 4 * -> -> - -> _ci `i -> 8 `i `ui `ux -> -> # *U &U . _SIM800L 4 `ui `ux -> -> 0 `ui `uc ]
[; ;usart.c: 103: task=1;
"103
[e = _task -> -> 1 `i `uc ]
"104
}
[e :U 393 ]
[; ;usart.c: 104: }
[; ;usart.c: 105: if(SIM800L.buffer[1]=='C' && SIM800L.buffer[2]=='M' && SIM800L.buffer[3]=='T' && SIM800L.buffer[4]=='I' )
"105
[e $ ! && && && == -> *U + &U . _SIM800L 8 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 67 `ui == -> *U + &U . _SIM800L 8 * -> -> -> 2 `i `ui `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 77 `ui == -> *U + &U . _SIM800L 8 * -> -> -> 3 `i `ui `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 84 `ui == -> *U + &U . _SIM800L 8 * -> -> -> 4 `i `ui `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 73 `ui 397  ]
[; ;usart.c: 106: {
"106
{
"107
[v _ci `uc ~T0 @X0 1 a ]
[; ;usart.c: 107: uint8_t ci=12;
[e = _ci -> -> 12 `i `uc ]
[; ;usart.c: 108: while(SIM800L.buffer[ci]>='0' && SIM800L.buffer[ci]<='9' )
"108
[e $U 398  ]
[e :U 399 ]
[; ;usart.c: 109: {
"109
{
[; ;usart.c: 110: SIM800L.smsmem[ci-12]=SIM800L.buffer[ci];
"110
[e = *U + &U . _SIM800L 7 * -> -> - -> _ci `i -> 12 `i `ui `ux -> -> # *U &U . _SIM800L 7 `ui `ux *U + &U . _SIM800L 8 * -> _ci `ux -> -> # *U &U . _SIM800L 8 `ui `ux ]
[; ;usart.c: 111: ci++;
"111
[e ++ _ci -> -> 1 `i `uc ]
"112
}
[e :U 398 ]
"108
[e $ && >= -> *U + &U . _SIM800L 8 * -> _ci `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 48 `ui <= -> *U + &U . _SIM800L 8 * -> _ci `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 57 `ui 399  ]
[e :U 400 ]
[; ;usart.c: 112: }
[; ;usart.c: 113: SIM800L.smsmem[ci-12]=0;
"113
[e = *U + &U . _SIM800L 7 * -> -> - -> _ci `i -> 12 `i `ui `ux -> -> # *U &U . _SIM800L 7 `ui `ux -> -> 0 `i `uc ]
[; ;usart.c: 114: SIM800L.unreadsms=1;
"114
[e = . _SIM800L 6 -> -> 1 `i `uc ]
[; ;usart.c: 115: task=2;
"115
[e = _task -> -> 2 `i `uc ]
"116
}
[e :U 397 ]
[; ;usart.c: 116: }
[; ;usart.c: 117: if(SIM800L.buffer[1]=='C' && SIM800L.buffer[2]=='S' && SIM800L.buffer[3]=='Q')
"117
[e $ ! && && == -> *U + &U . _SIM800L 8 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 67 `ui == -> *U + &U . _SIM800L 8 * -> -> -> 2 `i `ui `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 83 `ui == -> *U + &U . _SIM800L 8 * -> -> -> 3 `i `ui `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 81 `ui 401  ]
[; ;usart.c: 118: {
"118
{
"119
[v _ci `uc ~T0 @X0 1 a ]
[; ;usart.c: 119: uint8_t ci=6;
[e = _ci -> -> 6 `i `uc ]
[; ;usart.c: 120: while(SIM800L.buffer[ci]!=',' && (ci)<8)
"120
[e $U 402  ]
[e :U 403 ]
[; ;usart.c: 121: {
"121
{
[; ;usart.c: 122: SIM800L.csq[ci-6]=SIM800L.buffer[ci];
"122
[e = *U + &U . _SIM800L 10 * -> -> - -> _ci `i -> 6 `i `ui `ux -> -> # *U &U . _SIM800L 10 `ui `ux *U + &U . _SIM800L 8 * -> _ci `ux -> -> # *U &U . _SIM800L 8 `ui `ux ]
[; ;usart.c: 123: ci++;
"123
[e ++ _ci -> -> 1 `i `uc ]
"124
}
[e :U 402 ]
"120
[e $ && != -> *U + &U . _SIM800L 8 * -> _ci `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 44 `ui < -> _ci `i -> 8 `i 403  ]
[e :U 404 ]
[; ;usart.c: 124: }
[; ;usart.c: 125: SIM800L.csq[ci-6]=0;
"125
[e = *U + &U . _SIM800L 10 * -> -> - -> _ci `i -> 6 `i `ui `ux -> -> # *U &U . _SIM800L 10 `ui `ux -> -> 0 `i `uc ]
"126
}
[e :U 401 ]
[; ;usart.c: 126: }
[; ;usart.c: 127: if(SIM800L.buffer[1]=='C' && SIM800L.buffer[2]=='M' && SIM800L.buffer[3]=='D')
"127
[e $ ! && && == -> *U + &U . _SIM800L 8 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 67 `ui == -> *U + &U . _SIM800L 8 * -> -> -> 2 `i `ui `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 77 `ui == -> *U + &U . _SIM800L 8 * -> -> -> 3 `i `ui `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 68 `ui 405  ]
[; ;usart.c: 128: {
"128
{
"129
[v _ci `uc ~T0 @X0 1 a ]
[; ;usart.c: 129: uint8_t ci=4;
[e = _ci -> -> 4 `i `uc ]
[; ;usart.c: 130: while(SIM800L.buffer[ci]!='#' && (ci-4)<25)
"130
[e $U 406  ]
[e :U 407 ]
[; ;usart.c: 131: {
"131
{
[; ;usart.c: 132: SIM800L.command[ci-4]=SIM800L.buffer[ci];
"132
[e = *U + &U . _SIM800L 9 * -> -> - -> _ci `i -> 4 `i `ui `ux -> -> # *U &U . _SIM800L 9 `ui `ux *U + &U . _SIM800L 8 * -> _ci `ux -> -> # *U &U . _SIM800L 8 `ui `ux ]
[; ;usart.c: 133: ci++;
"133
[e ++ _ci -> -> 1 `i `uc ]
"134
}
[e :U 406 ]
"130
[e $ && != -> *U + &U . _SIM800L 8 * -> _ci `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 35 `ui < - -> _ci `i -> 4 `i -> 25 `i 407  ]
[e :U 408 ]
[; ;usart.c: 134: }
[; ;usart.c: 135: task=3;
"135
[e = _task -> -> 3 `i `uc ]
"136
}
[e :U 405 ]
"137
}
[; ;usart.c: 136: }
[; ;usart.c: 137: }
[e $U 409  ]
"138
[e :U 392 ]
[; ;usart.c: 138: else if(SIM800L.buffer[0]=='O' && SIM800L.buffer[1]=='K') SIM800L.ok=1;
[e $ ! && == -> *U + &U . _SIM800L 8 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 79 `ui == -> *U + &U . _SIM800L 8 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _SIM800L 8 `ui `ux `ui -> 75 `ui 410  ]
[e = . _SIM800L 2 -> -> 1 `i `uc ]
[e :U 410 ]
"139
[e :U 409 ]
[; ;usart.c: 139: bufque=0;
[e = _bufque -> -> 0 `i `uc ]
"140
}
[e :U 391 ]
[; ;usart.c: 140: }
[; ;usart.c: 141: SIM800L.busy=0;
"141
[e = . _SIM800L 0 -> -> 0 `i `uc ]
[; ;usart.c: 142: break;
"142
[e $U 385  ]
[; ;usart.c: 143: default:
"143
[e :U 411 ]
[; ;usart.c: 144: if(bufque<(64-1))
"144
[e $ ! < -> _bufque `i - -> 64 `i -> 1 `i 412  ]
[; ;usart.c: 145: {
"145
{
[; ;usart.c: 146: SIM800L.buffer[bufque]=data;
"146
[e = *U + &U . _SIM800L 8 * -> _bufque `ux -> -> # *U &U . _SIM800L 8 `ui `ux _data ]
[; ;usart.c: 147: bufque++;
"147
[e ++ _bufque -> -> 1 `i `uc ]
"148
}
[e :U 412 ]
[; ;usart.c: 148: }
[; ;usart.c: 149: break;
"149
[e $U 385  ]
"150
}
[; ;usart.c: 150: }
[e $U 385  ]
"79
[e :U 386 ]
[e [\ _data , $ -> -> 13 `ui `uc 387
 , $ -> -> 10 `ui `uc 389
 411 ]
"150
[e :U 385 ]
[; ;usart.c: 151: LATCbits.LATC0=0;
"151
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
[; ;usart.c: 152: }
"152
[e :UE 384 ]
}
"153
[v _USARTWriteInt `(v ~T0 @X0 1 ef2`i`c ]
"154
{
[; ;usart.c: 153: void USARTWriteInt(int16_t val, int8_t field_length)
[; ;usart.c: 154: {
[e :U _USARTWriteInt ]
"153
[v _val `i ~T0 @X0 1 r1 ]
[v _field_length `c ~T0 @X0 1 r2 ]
"154
[f ]
[v F3220 `uc ~T0 @X0 -> 5 `i s ]
[i F3220
:U ..
"155
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
..
]
[v _str `uc ~T0 @X0 -> 5 `i a ]
[; ;usart.c: 155: char str[5]={0,0,0,0,0};
[e = _str F3220 ]
[v _i `c ~T0 @X0 1 a ]
[; ;usart.c: 156: int8_t i=4,j=0;
"156
[e = _i -> -> 4 `i `c ]
[v _j `c ~T0 @X0 1 a ]
[e = _j -> -> 0 `i `c ]
[; ;usart.c: 158: if(val<0)
"158
[e $ ! < _val -> 0 `i 414  ]
[; ;usart.c: 159: {
"159
{
[; ;usart.c: 160: USARTWriteChar('-');
"160
[e ( _USARTWriteChar (1 -> -> 45 `ui `uc ]
[; ;usart.c: 161: val=val*-1;
"161
[e = _val * _val -U -> 1 `i ]
"162
}
[; ;usart.c: 162: }
[e $U 415  ]
"163
[e :U 414 ]
[; ;usart.c: 163: else
[; ;usart.c: 164: {
"164
{
[; ;usart.c: 165: USARTWriteChar(' ');
"165
[e ( _USARTWriteChar (1 -> -> 32 `ui `uc ]
"166
}
[e :U 415 ]
[; ;usart.c: 166: }
[; ;usart.c: 168: if(val==0 && field_length<1)
"168
[e $ ! && == _val -> 0 `i < -> _field_length `i -> 1 `i 416  ]
[; ;usart.c: 169: {
"169
{
[; ;usart.c: 170: USARTWriteChar('0');
"170
[e ( _USARTWriteChar (1 -> -> 48 `ui `uc ]
[; ;usart.c: 171: return;
"171
[e $UE 413  ]
"172
}
[e :U 416 ]
[; ;usart.c: 172: }
[; ;usart.c: 173: while(val)
"173
[e $U 417  ]
[e :U 418 ]
[; ;usart.c: 174: {
"174
{
[; ;usart.c: 175: str[i]=val%10;
"175
[e = *U + &U _str * -> -> _i `uc `ux -> -> # *U &U _str `ui `ux -> % _val -> 10 `i `uc ]
[; ;usart.c: 176: val=val/10;
"176
[e = _val / _val -> 10 `i ]
[; ;usart.c: 177: i--;
"177
[e -- _i -> -> 1 `i `c ]
"178
}
[e :U 417 ]
"173
[e $ != _val -> 0 `i 418  ]
[e :U 419 ]
[; ;usart.c: 178: }
[; ;usart.c: 180: if(field_length==-1)
"180
[e $ ! == -> _field_length `i -U -> 1 `i 420  ]
[; ;usart.c: 181: while(str[j]==0) j++;
"181
[e $U 421  ]
[e :U 422 ]
[e ++ _j -> -> 1 `i `c ]
[e :U 421 ]
[e $ == -> *U + &U _str * -> -> _j `uc `ux -> -> # *U &U _str `ui `ux `i -> 0 `i 422  ]
[e :U 423 ]
[e $U 424  ]
"182
[e :U 420 ]
[; ;usart.c: 182: else
[; ;usart.c: 183: j=5-field_length;
"183
[e = _j -> - -> 5 `i -> _field_length `i `c ]
[e :U 424 ]
[; ;usart.c: 186: for(i=j;i<5;i++)
"186
{
[e = _i _j ]
[e $ < -> _i `i -> 5 `i 425  ]
[e $U 426  ]
"187
[e :U 425 ]
[; ;usart.c: 187: {
{
[; ;usart.c: 188: USARTWriteChar('0'+str[i]);
"188
[e ( _USARTWriteChar (1 -> + -> 48 `ui -> *U + &U _str * -> -> _i `uc `ux -> -> # *U &U _str `ui `ux `ui `uc ]
"189
}
"186
[e ++ _i -> -> 1 `i `c ]
[e $ < -> _i `i -> 5 `i 425  ]
[e :U 426 ]
"189
}
[; ;usart.c: 189: }
[; ;usart.c: 190: }
"190
[e :UE 413 ]
}
"192
[v _USARTGotoNewLine `(v ~T0 @X0 1 ef ]
"193
{
[; ;usart.c: 192: void USARTGotoNewLine()
[; ;usart.c: 193: {
[e :U _USARTGotoNewLine ]
[f ]
[; ;usart.c: 194: USARTWriteChar('\r');
"194
[e ( _USARTWriteChar (1 -> -> 13 `ui `uc ]
[; ;usart.c: 195: USARTWriteChar('\n');
"195
[e ( _USARTWriteChar (1 -> -> 10 `ui `uc ]
[; ;usart.c: 196: }
"196
[e :UE 428 ]
}
