

================================================================
== Vitis HLS Report for 'Attention_layer_1_Pipeline_l_j1'
================================================================
* Date:           Sat Sep 16 03:56:01 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.882 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.220 us|  0.220 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j1    |       64|       64|         2|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       29|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       17|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       17|       74|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln156_fu_360_p2        |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln156_fu_354_p2       |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  29|          16|          12|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j1_8    |   9|          2|    7|         14|
    |j1_fu_128                |   9|          2|    7|         14|
    |outp_q_blk_n             |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   17|         34|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |j1_8_reg_567             |  7|   0|    7|          0|
    |j1_fu_128                |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 17|   0|   17|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  Attention_layer.1_Pipeline_l_j1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  Attention_layer.1_Pipeline_l_j1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  Attention_layer.1_Pipeline_l_j1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  Attention_layer.1_Pipeline_l_j1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  Attention_layer.1_Pipeline_l_j1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  Attention_layer.1_Pipeline_l_j1|  return value|
|outp_q_dout                |   in|  128|     ap_fifo|                           outp_q|       pointer|
|outp_q_num_data_valid      |   in|    3|     ap_fifo|                           outp_q|       pointer|
|outp_q_fifo_cap            |   in|    3|     ap_fifo|                           outp_q|       pointer|
|outp_q_empty_n             |   in|    1|     ap_fifo|                           outp_q|       pointer|
|outp_q_read                |  out|    1|     ap_fifo|                           outp_q|       pointer|
|inp_buf_data_120_address0  |  out|    6|   ap_memory|                 inp_buf_data_120|         array|
|inp_buf_data_120_ce0       |  out|    1|   ap_memory|                 inp_buf_data_120|         array|
|inp_buf_data_120_we0       |  out|    1|   ap_memory|                 inp_buf_data_120|         array|
|inp_buf_data_120_d0        |  out|    8|   ap_memory|                 inp_buf_data_120|         array|
|inp_buf_data_119_address0  |  out|    6|   ap_memory|                 inp_buf_data_119|         array|
|inp_buf_data_119_ce0       |  out|    1|   ap_memory|                 inp_buf_data_119|         array|
|inp_buf_data_119_we0       |  out|    1|   ap_memory|                 inp_buf_data_119|         array|
|inp_buf_data_119_d0        |  out|    8|   ap_memory|                 inp_buf_data_119|         array|
|inp_buf_data_118_address0  |  out|    6|   ap_memory|                 inp_buf_data_118|         array|
|inp_buf_data_118_ce0       |  out|    1|   ap_memory|                 inp_buf_data_118|         array|
|inp_buf_data_118_we0       |  out|    1|   ap_memory|                 inp_buf_data_118|         array|
|inp_buf_data_118_d0        |  out|    8|   ap_memory|                 inp_buf_data_118|         array|
|inp_buf_data_117_address0  |  out|    6|   ap_memory|                 inp_buf_data_117|         array|
|inp_buf_data_117_ce0       |  out|    1|   ap_memory|                 inp_buf_data_117|         array|
|inp_buf_data_117_we0       |  out|    1|   ap_memory|                 inp_buf_data_117|         array|
|inp_buf_data_117_d0        |  out|    8|   ap_memory|                 inp_buf_data_117|         array|
|inp_buf_data_116_address0  |  out|    6|   ap_memory|                 inp_buf_data_116|         array|
|inp_buf_data_116_ce0       |  out|    1|   ap_memory|                 inp_buf_data_116|         array|
|inp_buf_data_116_we0       |  out|    1|   ap_memory|                 inp_buf_data_116|         array|
|inp_buf_data_116_d0        |  out|    8|   ap_memory|                 inp_buf_data_116|         array|
|inp_buf_data_115_address0  |  out|    6|   ap_memory|                 inp_buf_data_115|         array|
|inp_buf_data_115_ce0       |  out|    1|   ap_memory|                 inp_buf_data_115|         array|
|inp_buf_data_115_we0       |  out|    1|   ap_memory|                 inp_buf_data_115|         array|
|inp_buf_data_115_d0        |  out|    8|   ap_memory|                 inp_buf_data_115|         array|
|inp_buf_data_114_address0  |  out|    6|   ap_memory|                 inp_buf_data_114|         array|
|inp_buf_data_114_ce0       |  out|    1|   ap_memory|                 inp_buf_data_114|         array|
|inp_buf_data_114_we0       |  out|    1|   ap_memory|                 inp_buf_data_114|         array|
|inp_buf_data_114_d0        |  out|    8|   ap_memory|                 inp_buf_data_114|         array|
|inp_buf_data_113_address0  |  out|    6|   ap_memory|                 inp_buf_data_113|         array|
|inp_buf_data_113_ce0       |  out|    1|   ap_memory|                 inp_buf_data_113|         array|
|inp_buf_data_113_we0       |  out|    1|   ap_memory|                 inp_buf_data_113|         array|
|inp_buf_data_113_d0        |  out|    8|   ap_memory|                 inp_buf_data_113|         array|
|inp_buf_data_112_address0  |  out|    6|   ap_memory|                 inp_buf_data_112|         array|
|inp_buf_data_112_ce0       |  out|    1|   ap_memory|                 inp_buf_data_112|         array|
|inp_buf_data_112_we0       |  out|    1|   ap_memory|                 inp_buf_data_112|         array|
|inp_buf_data_112_d0        |  out|    8|   ap_memory|                 inp_buf_data_112|         array|
|inp_buf_data_111_address0  |  out|    6|   ap_memory|                 inp_buf_data_111|         array|
|inp_buf_data_111_ce0       |  out|    1|   ap_memory|                 inp_buf_data_111|         array|
|inp_buf_data_111_we0       |  out|    1|   ap_memory|                 inp_buf_data_111|         array|
|inp_buf_data_111_d0        |  out|    8|   ap_memory|                 inp_buf_data_111|         array|
|inp_buf_data_110_address0  |  out|    6|   ap_memory|                 inp_buf_data_110|         array|
|inp_buf_data_110_ce0       |  out|    1|   ap_memory|                 inp_buf_data_110|         array|
|inp_buf_data_110_we0       |  out|    1|   ap_memory|                 inp_buf_data_110|         array|
|inp_buf_data_110_d0        |  out|    8|   ap_memory|                 inp_buf_data_110|         array|
|inp_buf_data_109_address0  |  out|    6|   ap_memory|                 inp_buf_data_109|         array|
|inp_buf_data_109_ce0       |  out|    1|   ap_memory|                 inp_buf_data_109|         array|
|inp_buf_data_109_we0       |  out|    1|   ap_memory|                 inp_buf_data_109|         array|
|inp_buf_data_109_d0        |  out|    8|   ap_memory|                 inp_buf_data_109|         array|
|inp_buf_data_108_address0  |  out|    6|   ap_memory|                 inp_buf_data_108|         array|
|inp_buf_data_108_ce0       |  out|    1|   ap_memory|                 inp_buf_data_108|         array|
|inp_buf_data_108_we0       |  out|    1|   ap_memory|                 inp_buf_data_108|         array|
|inp_buf_data_108_d0        |  out|    8|   ap_memory|                 inp_buf_data_108|         array|
|inp_buf_data_107_address0  |  out|    6|   ap_memory|                 inp_buf_data_107|         array|
|inp_buf_data_107_ce0       |  out|    1|   ap_memory|                 inp_buf_data_107|         array|
|inp_buf_data_107_we0       |  out|    1|   ap_memory|                 inp_buf_data_107|         array|
|inp_buf_data_107_d0        |  out|    8|   ap_memory|                 inp_buf_data_107|         array|
|inp_buf_data_106_address0  |  out|    6|   ap_memory|                 inp_buf_data_106|         array|
|inp_buf_data_106_ce0       |  out|    1|   ap_memory|                 inp_buf_data_106|         array|
|inp_buf_data_106_we0       |  out|    1|   ap_memory|                 inp_buf_data_106|         array|
|inp_buf_data_106_d0        |  out|    8|   ap_memory|                 inp_buf_data_106|         array|
|inp_buf_data_address0      |  out|    6|   ap_memory|                     inp_buf_data|         array|
|inp_buf_data_ce0           |  out|    1|   ap_memory|                     inp_buf_data|         array|
|inp_buf_data_we0           |  out|    1|   ap_memory|                     inp_buf_data|         array|
|inp_buf_data_d0            |  out|    8|   ap_memory|                     inp_buf_data|         array|
+---------------------------+-----+-----+------------+---------------------------------+--------------+

