

================================================================
== Synthesis Summary Report of 'integralImage2D2D'
================================================================
+ General Information: 
    * Date:           Thu Jun 13 04:52:47 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        top_level
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------------+------+------+----------+-----------+----------+----------+--------+----------+---------+---------+------------+------------+-----+
    |                            Modules                            | Issue|      | Latency  |  Latency  | Iteration|          |  Trip  |          |         |         |            |            |     |
    |                            & Loops                            | Type | Slack| (cycles) |    (ns)   |  Latency | Interval |  Count | Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +---------------------------------------------------------------+------+------+----------+-----------+----------+----------+--------+----------+---------+---------+------------+------------+-----+
    |+ integralImage2D2D                                            |     -|  0.00|  82790922|  5.522e+08|         -|  82790923|       -|        no|  4 (~0%)|  8 (~0%)|  3629 (~0%)|   6461 (2%)|    -|
    | + integralImage2D2D_Pipeline_VITIS_LOOP_24_1                  |     -|  0.00|       598|  3.989e+03|         -|       598|       -|        no|        -|        -|    68 (~0%)|   137 (~0%)|    -|
    |  o VITIS_LOOP_24_1                                            |     -|  4.87|       596|  3.975e+03|         3|         1|     595|       yes|        -|        -|           -|           -|    -|
    | + integralImage2D2D_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_33_3  |     -|  0.00|  41521484|  2.769e+08|         -|  41521484|       -|        no|        -|  4 (~0%)|  1155 (~0%)|  1912 (~0%)|    -|
    |  o VITIS_LOOP_30_2_VITIS_LOOP_33_3                            |    II|  4.87|  41521482|  2.769e+08|       146|       143|  290360|       yes|        -|        -|           -|           -|    -|
    | o VITIS_LOOP_41_4                                             |     -|  4.87|  41268696|  2.753e+08|     84567|         -|     488|        no|        -|        -|           -|           -|    -|
    |  + integralImage2D2D_Pipeline_VITIS_LOOP_44_5                 |     -|  0.00|     84492|  5.636e+05|         -|     84492|       -|        no|        -|        -|   337 (~0%)|  1137 (~0%)|    -|
    |   o VITIS_LOOP_44_5                                           |    II|  4.87|     84490|  5.635e+05|       143|       142|     595|       yes|        -|        -|           -|           -|    -|
    +---------------------------------------------------------------+------+------+----------+-----------+----------+----------+--------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 32 -> 32   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register           | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+--------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL               | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER               | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER             | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR             | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | SAD_w              | 0x10   | 32    | W      | Data signal of SAD_w             |                                                                                    |
| s_axi_control | SAD_h              | 0x18   | 32    | W      | Data signal of SAD_h             |                                                                                    |
| s_axi_control | SAD_data_1         | 0x20   | 32    | W      | Data signal of SAD_data          |                                                                                    |
| s_axi_control | SAD_data_2         | 0x24   | 32    | W      | Data signal of SAD_data          |                                                                                    |
| s_axi_control | integralImg_w      | 0x2c   | 32    | W      | Data signal of integralImg_w     |                                                                                    |
| s_axi_control | integralImg_h      | 0x34   | 32    | W      | Data signal of integralImg_h     |                                                                                    |
| s_axi_control | integralImg_data_1 | 0x3c   | 32    | W      | Data signal of integralImg_data  |                                                                                    |
| s_axi_control | integralImg_data_2 | 0x40   | 32    | W      | Data signal of integralImg_data  |                                                                                    |
+---------------+--------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------------+-----------+----------+
| Argument         | Direction | Datatype |
+------------------+-----------+----------+
| SAD_w            | in        | int      |
| SAD_h            | in        | int      |
| SAD_data         | inout     | int*     |
| integralImg_w    | in        | int      |
| integralImg_h    | in        | int      |
| integralImg_data | inout     | int*     |
+------------------+-----------+----------+

* SW-to-HW Mapping
+------------------+---------------+-----------+----------+----------------------------------------------+
| Argument         | HW Interface  | HW Type   | HW Usage | HW Info                                      |
+------------------+---------------+-----------+----------+----------------------------------------------+
| SAD_w            | s_axi_control | register  |          | name=SAD_w offset=0x10 range=32              |
| SAD_h            | s_axi_control | register  |          | name=SAD_h offset=0x18 range=32              |
| SAD_data         | m_axi_gmem    | interface |          | channel=0                                    |
| SAD_data         | s_axi_control | register  | offset   | name=SAD_data_1 offset=0x20 range=32         |
| SAD_data         | s_axi_control | register  | offset   | name=SAD_data_2 offset=0x24 range=32         |
| integralImg_w    | s_axi_control | register  |          | name=integralImg_w offset=0x2c range=32      |
| integralImg_h    | s_axi_control | register  |          | name=integralImg_h offset=0x34 range=32      |
| integralImg_data | m_axi_gmem    | interface |          | channel=0                                    |
| integralImg_data | s_axi_control | register  | offset   | name=integralImg_data_1 offset=0x3c range=32 |
| integralImg_data | s_axi_control | register  | offset   | name=integralImg_data_2 offset=0x40 range=32 |
+------------------+---------------+-----------+----------+----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+-----------------+----------------------------------------------------------+
| HW Interface | Direction | Length   | Width | Loop            | Loop Location                                            |
+--------------+-----------+----------+-------+-----------------+----------------------------------------------------------+
| m_axi_gmem   | write     | variable | 32    | VITIS_LOOP_24_1 | ../../VisionDisparity/src_nostruct_vga/disparity.c:24:22 |
| m_axi_gmem   | read      | variable | 32    | VITIS_LOOP_24_1 | ../../VisionDisparity/src_nostruct_vga/disparity.c:24:22 |
+--------------+-----------+----------+-------+-----------------+----------------------------------------------------------+

* All M_AXI Variable Accesses
+--------------+------------------+----------------------------------------------------------+-----------+--------------+----------+-----------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
| HW Interface | Variable         | Access Location                                          | Direction | Burst Status | Length   | Loop            | Loop Location                                            | Resolution | Problem                                                                                |
+--------------+------------------+----------------------------------------------------------+-----------+--------------+----------+-----------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
| m_axi_gmem   | integralImg_data | ../../VisionDisparity/src_nostruct_vga/disparity.c:27:48 | write     | Widen Fail   |          | VITIS_LOOP_24_1 | ../../VisionDisparity/src_nostruct_vga/disparity.c:24:22 | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | integralImg_data | ../../VisionDisparity/src_nostruct_vga/disparity.c:27:48 | write     | Inferred     | variable | VITIS_LOOP_24_1 | ../../VisionDisparity/src_nostruct_vga/disparity.c:24:22 |            |                                                                                        |
| m_axi_gmem   | SAD_data         | ../../VisionDisparity/src_nostruct_vga/disparity.c:28:13 | read      | Widen Fail   |          | VITIS_LOOP_24_1 | ../../VisionDisparity/src_nostruct_vga/disparity.c:24:22 | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | SAD_data         | ../../VisionDisparity/src_nostruct_vga/disparity.c:28:13 | read      | Inferred     | variable | VITIS_LOOP_24_1 | ../../VisionDisparity/src_nostruct_vga/disparity.c:24:22 |            |                                                                                        |
| m_axi_gmem   |                  | ../../VisionDisparity/src_nostruct_vga/disparity.c:30:22 | read      | Fail         |          |                 |                                                          | 214-224    | Could not burst due to multiple potential reads to the same bundle in the same region. |
| m_axi_gmem   | integralImg_data | ../../VisionDisparity/src_nostruct_vga/disparity.c:36:48 | write     | Fail         |          |                 |                                                          | 214-231    | Access is clobbered by load                                                            |
| m_axi_gmem   | integralImg_data | ../../VisionDisparity/src_nostruct_vga/disparity.c:37:17 | read      | Fail         |          |                 |                                                          | 214-231    | Access is clobbered by store                                                           |
| m_axi_gmem   | SAD_data         | ../../VisionDisparity/src_nostruct_vga/disparity.c:38:17 | read      | Widen Fail   |          | VITIS_LOOP_33_3 | ../../VisionDisparity/src_nostruct_vga/disparity.c:33:19 | 214-307    | Could not widen since type i32 size is greater than or equal to alignment 4(bytes)     |
| m_axi_gmem   | SAD_data         | ../../VisionDisparity/src_nostruct_vga/disparity.c:38:17 | read      | Inferred     | variable | VITIS_LOOP_30_2 | ../../VisionDisparity/src_nostruct_vga/disparity.c:30:22 |            |                                                                                        |
| m_axi_gmem   | integralImg_data | ../../VisionDisparity/src_nostruct_vga/disparity.c:47:48 | write     | Fail         |          |                 |                                                          | 214-231    | Access is clobbered by load                                                            |
| m_axi_gmem   | integralImg_data | ../../VisionDisparity/src_nostruct_vga/disparity.c:49:17 | read      | Fail         |          |                 |                                                          | 214-231    | Access is clobbered by store                                                           |
+--------------+------------------+----------------------------------------------------------+-----------+--------------+----------+-----------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------------+-----+--------+---------------+--------+----------+---------+
| Name                                                          | DSP | Pragma | Variable      | Op     | Impl     | Latency |
+---------------------------------------------------------------+-----+--------+---------------+--------+----------+---------+
| + integralImage2D2D                                           | 8   |        |               |        |          |         |
|   icmp_ln24_fu_214_p2                                         |     |        | icmp_ln24     | setgt  | auto     | 0       |
|   empty_fu_234_p3                                             |     |        | empty         | select | auto_sel | 0       |
|   add_ln30_fu_339_p2                                          |     |        | add_ln30      | add    | fabric   | 0       |
|   sub_ln30_fu_359_p2                                          |     |        | sub_ln30      | sub    | fabric   | 0       |
|   icmp_fu_296_p2                                              |     |        | icmp          | setgt  | auto     | 0       |
|   add_ln30_1_fu_302_p2                                        |     |        | add_ln30_1    | add    | fabric   | 0       |
|   select_ln30_fu_308_p3                                       |     |        | select_ln30   | select | auto_sel | 0       |
|   mul_32ns_32ns_64_1_1_U20                                    | 4   |        | mul_ln30      | mul    | auto     | 0       |
|   add_ln41_1_fu_375_p2                                        |     |        | add_ln41_1    | add    | fabric   | 0       |
|   icmp_ln41_fu_384_p2                                         |     |        | icmp_ln41     | setlt  | auto     | 0       |
|   add_ln41_fu_389_p2                                          |     |        | add_ln41      | add    | fabric   | 0       |
|   empty_31_fu_403_p2                                          |     |        | empty_31      | add    | fabric   | 0       |
|  + integralImage2D2D_Pipeline_VITIS_LOOP_24_1                 | 0   |        |               |        |          |         |
|    icmp_ln24_fu_109_p2                                        |     |        | icmp_ln24     | setlt  | auto     | 0       |
|    add_ln24_fu_115_p2                                         |     |        | add_ln24      | add    | fabric   | 0       |
|  + integralImage2D2D_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_33_3 | 4   |        |               |        |          |         |
|    icmp_ln33_fu_238_p2                                        |     |        | icmp_ln33     | setlt  | auto     | 0       |
|    icmp_ln30_fu_243_p2                                        |     |        | icmp_ln30     | seteq  | auto     | 0       |
|    add_ln30_fu_248_p2                                         |     |        | add_ln30      | add    | fabric   | 0       |
|    select_ln30_fu_257_p3                                      |     |        | select_ln30   | select | auto_sel | 0       |
|    add_ln30_1_fu_303_p2                                       |     |        | add_ln30_1    | add    | fabric   | 0       |
|    select_ln30_1_fu_309_p3                                    |     |        | select_ln30_1 | select | auto_sel | 0       |
|    add_ln30_2_fu_265_p2                                       |     |        | add_ln30_2    | add    | fabric   | 0       |
|    select_ln30_2_fu_271_p3                                    |     |        | select_ln30_2 | select | auto_sel | 0       |
|    mul_31ns_32s_62_1_1_U5                                     | 4   |        | empty         | mul    | auto     | 0       |
|    empty_25_fu_316_p2                                         |     |        | empty_25      | add    | fabric   | 0       |
|    mul_31ns_32s_62_1_1_U5                                     | 4   |        | empty_26      | mul    | auto     | 0       |
|    mul_31ns_32s_62_1_1_U5                                     | 4   |        | empty_27      | mul    | auto     | 0       |
|    add_ln37_4_fu_378_p2                                       |     |        | add_ln37_4    | add    | fabric   | 0       |
|    add_ln37_2_fu_391_p2                                       |     |        | add_ln37_2    | add    | fabric   | 0       |
|    add_ln38_fu_423_p2                                         |     |        | add_ln38      | add    | fabric   | 0       |
|    add_ln37_3_fu_471_p2                                       |     |        | add_ln37_3    | add    | fabric   | 0       |
|    add_ln36_fu_434_p2                                         |     |        | add_ln36      | add    | fabric   | 0       |
|    add_ln36_1_fu_446_p2                                       |     |        | add_ln36_1    | add    | fabric   | 0       |
|    add_ln33_fu_279_p2                                         |     |        | add_ln33      | add    | fabric   | 0       |
|  + integralImage2D2D_Pipeline_VITIS_LOOP_44_5                 | 0   |        |               |        |          |         |
|    icmp_ln44_fu_145_p2                                        |     |        | icmp_ln44     | setlt  | auto     | 0       |
|    add_ln49_fu_155_p2                                         |     |        | add_ln49      | add    | fabric   | 0       |
|    add_ln49_1_fu_169_p2                                       |     |        | add_ln49_1    | add    | fabric   | 0       |
|    add_ln48_fu_209_p2                                         |     |        | add_ln48      | add    | fabric   | 0       |
|    add_ln44_fu_195_p2                                         |     |        | add_ln44      | add    | fabric   | 0       |
+---------------------------------------------------------------+-----+--------+---------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                     |           |           |      |      |        |          |      |         | Banks            |
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + integralImage2D2D |           |           | 4    | 0    |        |          |      |         |                  |
|   control_s_axi_U   | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U      | interface | m_axi     | 4    |      |        |          |      |         |                  |
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+---------------------+----------------------------------------------------------------------------+
| Type           | Options             | Location                                                                   |
+----------------+---------------------+----------------------------------------------------------------------------+
| loop_tripcount | min = 595 max = 595 | ../../VisionDisparity/src_nostruct_vga/disparity.c:26 in integralimage2d2d |
| loop_tripcount | min = 488 max = 488 | ../../VisionDisparity/src_nostruct_vga/disparity.c:32 in integralimage2d2d |
| loop_tripcount | min = 595 max = 595 | ../../VisionDisparity/src_nostruct_vga/disparity.c:35 in integralimage2d2d |
| loop_tripcount | min = 488 max = 488 | ../../VisionDisparity/src_nostruct_vga/disparity.c:43 in integralimage2d2d |
| loop_tripcount | min = 595 max = 595 | ../../VisionDisparity/src_nostruct_vga/disparity.c:46 in integralimage2d2d |
+----------------+---------------------+----------------------------------------------------------------------------+


