{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743013186398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743013186398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 14:19:45 2025 " "Processing started: Wed Mar 26 14:19:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743013186398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1743013186398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1743013186398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1743013187350 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_io_tb.v(149) " "Verilog HDL information at Datapath_io_tb.v(149): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_io_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_io_tb.v" 149 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743013201070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_io_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_io_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_io_tb " "Found entity 1: Datapath_io_tb" {  } { { "Datapath_io_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_io_tb.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode.v 2 2 " "Found 2 design units, including 2 entities, in source file select_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode_logic " "Found entity 1: select_encode_logic" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201090 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extension " "Found entity 2: sign_extension" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201092 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MDR.v(11) " "Verilog HDL information at MDR.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "MDR.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/MDR.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743013201092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryDataRegister " "Found entity 1: MemoryDataRegister" {  } { { "MDR.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "CLA_4bit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_32bit " "Found entity 1: CLA_32bit" {  } { { "CLA_32bit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_4bit " "Found entity 1: RCA_4bit" {  } { { "RCA_4bit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/RCA_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rotate_operations.v 5 5 " "Found 5 design units, including 5 entities, in source file shift_rotate_operations.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201122 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_right " "Found entity 2: shift_right" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201122 ""} { "Info" "ISGN_ENTITY_NAME" "3 arithmetic_shift_right " "Found entity 3: arithmetic_shift_right" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201122 ""} { "Info" "ISGN_ENTITY_NAME" "4 rotate_left " "Found entity 4: rotate_left" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201122 ""} { "Info" "ISGN_ENTITY_NAME" "5 rotate_right " "Found entity 5: rotate_right" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_operations.v 4 4 " "Found 4 design units, including 4 entities, in source file logic_operations.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_and " "Found entity 1: logic_and" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201126 ""} { "Info" "ISGN_ENTITY_NAME" "2 logic_or " "Found entity 2: logic_or" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201126 ""} { "Info" "ISGN_ENTITY_NAME" "3 logic_not " "Found entity 3: logic_not" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201126 ""} { "Info" "ISGN_ENTITY_NAME" "4 logic_negate " "Found entity 4: logic_negate" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nrdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file nrdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 NRdiv " "Found entity 1: NRdiv" {  } { { "NRdiv.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nrdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file nrdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NRdiv_tb " "Found entity 1: NRdiv_tb" {  } { { "NRdiv_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmul.v 1 1 " "Found 1 design units, including 1 entities, in source file boothmul.v" { { "Info" "ISGN_ENTITY_NAME" "1 BoothMul " "Found entity 1: BoothMul" {  } { { "BoothMul.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "pc_register.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201133 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1743013201133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201152 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TEST_CASE Datapath_io_tb.v 3 Datapath_mem_tb.v(3) " "Verilog HDL macro warning at Datapath_mem_tb.v(3): overriding existing definition for macro \"TEST_CASE\", which was defined in \"Datapath_io_tb.v\", line 3" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1743013201152 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_mem_tb.v(318) " "Verilog HDL information at Datapath_mem_tb.v(318): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 318 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743013201152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_mem_tb " "Found entity 1: Datapath_mem_tb" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff " "Found entity 1: con_ff" {  } { { "con_ff.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_output_ports.v 2 2 " "Found 2 design units, including 2 entities, in source file input_output_ports.v" { { "Info" "ISGN_ENTITY_NAME" "1 outport " "Found entity 1: outport" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201165 ""} { "Info" "ISGN_ENTITY_NAME" "2 inport " "Found entity 2: inport" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201165 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TEST_CASE Datapath_io_tb.v 3 con_ff_tb.v(3) " "Verilog HDL macro warning at con_ff_tb.v(3): overriding existing definition for macro \"TEST_CASE\", which was defined in \"Datapath_io_tb.v\", line 3" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1743013201165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff_tb " "Found entity 1: con_ff_tb" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201165 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TEST_CASE Datapath_io_tb.v 3 Datapath_immediate_tb.v(3) " "Verilog HDL macro warning at Datapath_immediate_tb.v(3): overriding existing definition for macro \"TEST_CASE\", which was defined in \"Datapath_io_tb.v\", line 3" {  } { { "Datapath_immediate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1743013201165 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_immediate_tb.v(191) " "Verilog HDL information at Datapath_immediate_tb.v(191): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_immediate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v" 191 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743013201165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_immediate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_immediate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_immediate_tb " "Found entity 1: Datapath_immediate_tb" {  } { { "Datapath_immediate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743013201181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IR Datapath.v(54) " "Verilog HDL Implicit Net warning at Datapath.v(54): created implicit net for \"IR\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inport_in con_ff_tb.v(462) " "Verilog HDL Implicit Net warning at con_ff_tb.v(462): created implicit net for \"inport_in\"" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 462 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inport_out con_ff_tb.v(471) " "Verilog HDL Implicit Net warning at con_ff_tb.v(471): created implicit net for \"inport_out\"" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 471 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataHI CPU.v(22) " "Verilog HDL Implicit Net warning at CPU.v(22): created implicit net for \"dataHI\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataLO CPU.v(23) " "Verilog HDL Implicit Net warning at CPU.v(23): created implicit net for \"dataLO\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gra CPU.v(44) " "Verilog HDL Implicit Net warning at CPU.v(44): created implicit net for \"Gra\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Grb CPU.v(45) " "Verilog HDL Implicit Net warning at CPU.v(45): created implicit net for \"Grb\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Grc CPU.v(46) " "Verilog HDL Implicit Net warning at CPU.v(46): created implicit net for \"Grc\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rin CPU.v(47) " "Verilog HDL Implicit Net warning at CPU.v(47): created implicit net for \"Rin\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rout CPU.v(48) " "Verilog HDL Implicit Net warning at CPU.v(48): created implicit net for \"Rout\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIout CPU.v(72) " "Verilog HDL Implicit Net warning at CPU.v(72): created implicit net for \"HIout\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOout CPU.v(72) " "Verilog HDL Implicit Net warning at CPU.v(72): created implicit net for \"LOout\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighout CPU.v(72) " "Verilog HDL Implicit Net warning at CPU.v(72): created implicit net for \"Zhighout\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zlowout CPU.v(72) " "Verilog HDL Implicit Net warning at CPU.v(72): created implicit net for \"Zlowout\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCout CPU.v(73) " "Verilog HDL Implicit Net warning at CPU.v(73): created implicit net for \"PCout\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRout CPU.v(73) " "Verilog HDL Implicit Net warning at CPU.v(73): created implicit net for \"IRout\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRout CPU.v(73) " "Verilog HDL Implicit Net warning at CPU.v(73): created implicit net for \"MDRout\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPort_read CPU.v(73) " "Verilog HDL Implicit Net warning at CPU.v(73): created implicit net for \"InPort_read\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout CPU.v(73) " "Verilog HDL Implicit Net warning at CPU.v(73): created implicit net for \"Cout\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BAout CPU.v(82) " "Verilog HDL Implicit Net warning at CPU.v(82): created implicit net for \"BAout\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin CPU.v(102) " "Verilog HDL Implicit Net warning at CPU.v(102): created implicit net for \"HIin\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin CPU.v(103) " "Verilog HDL Implicit Net warning at CPU.v(103): created implicit net for \"LOin\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_increment CPU.v(107) " "Verilog HDL Implicit Net warning at CPU.v(107): created implicit net for \"pc_increment\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCin CPU.v(108) " "Verilog HDL Implicit Net warning at CPU.v(108): created implicit net for \"PCin\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRin CPU.v(113) " "Verilog HDL Implicit Net warning at CPU.v(113): created implicit net for \"IRin\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RYin CPU.v(114) " "Verilog HDL Implicit Net warning at CPU.v(114): created implicit net for \"RYin\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read CPU.v(119) " "Verilog HDL Implicit Net warning at CPU.v(119): created implicit net for \"read\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRin CPU.v(126) " "Verilog HDL Implicit Net warning at CPU.v(126): created implicit net for \"MDRin\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MARin CPU.v(131) " "Verilog HDL Implicit Net warning at CPU.v(131): created implicit net for \"MARin\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_control CPU.v(136) " "Verilog HDL Implicit Net warning at CPU.v(136): created implicit net for \"alu_control\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin CPU.v(141) " "Verilog HDL Implicit Net warning at CPU.v(141): created implicit net for \"Zhighin\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zlowin CPU.v(142) " "Verilog HDL Implicit Net warning at CPU.v(142): created implicit net for \"Zlowin\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryRead CPU.v(146) " "Verilog HDL Implicit Net warning at CPU.v(146): created implicit net for \"memoryRead\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryWrite CPU.v(147) " "Verilog HDL Implicit Net warning at CPU.v(147): created implicit net for \"memoryWrite\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CON_FF_in CPU.v(156) " "Verilog HDL Implicit Net warning at CPU.v(156): created implicit net for \"CON_FF_in\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CON_FF_result CPU.v(159) " "Verilog HDL Implicit Net warning at CPU.v(159): created implicit net for \"CON_FF_result\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPort_write CPU.v(173) " "Verilog HDL Implicit Net warning at CPU.v(173): created implicit net for \"OutPort_write\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_io_tb.v(75) " "Verilog HDL or VHDL warning at Datapath_io_tb.v(75): conditional expression evaluates to a constant" {  } { { "Datapath_io_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_io_tb.v" 75 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_io_tb.v(35) " "Verilog HDL or VHDL warning at Datapath_io_tb.v(35): conditional expression evaluates to a constant" {  } { { "Datapath_io_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_io_tb.v" 35 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201181 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_mem_tb.v(236) " "Verilog HDL or VHDL warning at Datapath_mem_tb.v(236): conditional expression evaluates to a constant" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 236 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201193 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_mem_tb.v(196) " "Verilog HDL or VHDL warning at Datapath_mem_tb.v(196): conditional expression evaluates to a constant" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 196 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201193 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_mem_tb.v(156) " "Verilog HDL or VHDL warning at Datapath_mem_tb.v(156): conditional expression evaluates to a constant" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 156 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201193 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_mem_tb.v(117) " "Verilog HDL or VHDL warning at Datapath_mem_tb.v(117): conditional expression evaluates to a constant" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 117 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201193 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_mem_tb.v(77) " "Verilog HDL or VHDL warning at Datapath_mem_tb.v(77): conditional expression evaluates to a constant" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 77 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201193 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_mem_tb.v(39) " "Verilog HDL or VHDL warning at Datapath_mem_tb.v(39): conditional expression evaluates to a constant" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 39 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201193 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(481) " "Verilog HDL or VHDL warning at con_ff_tb.v(481): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 481 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201203 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(441) " "Verilog HDL or VHDL warning at con_ff_tb.v(441): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 441 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201203 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(401) " "Verilog HDL or VHDL warning at con_ff_tb.v(401): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201203 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(361) " "Verilog HDL or VHDL warning at con_ff_tb.v(361): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 361 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201203 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(321) " "Verilog HDL or VHDL warning at con_ff_tb.v(321): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 321 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201203 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(280) " "Verilog HDL or VHDL warning at con_ff_tb.v(280): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 280 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201203 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(239) " "Verilog HDL or VHDL warning at con_ff_tb.v(239): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201203 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(197) " "Verilog HDL or VHDL warning at con_ff_tb.v(197): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 197 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201203 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(155) " "Verilog HDL or VHDL warning at con_ff_tb.v(155): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 155 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201203 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(114) " "Verilog HDL or VHDL warning at con_ff_tb.v(114): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 114 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201203 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(72) " "Verilog HDL or VHDL warning at con_ff_tb.v(72): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 72 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201203 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(32) " "Verilog HDL or VHDL warning at con_ff_tb.v(32): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 32 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201203 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_immediate_tb.v(112) " "Verilog HDL or VHDL warning at Datapath_immediate_tb.v(112): conditional expression evaluates to a constant" {  } { { "Datapath_immediate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v" 112 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201247 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_immediate_tb.v(71) " "Verilog HDL or VHDL warning at Datapath_immediate_tb.v(71): conditional expression evaluates to a constant" {  } { { "Datapath_immediate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v" 71 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201247 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_immediate_tb.v(33) " "Verilog HDL or VHDL warning at Datapath_immediate_tb.v(33): conditional expression evaluates to a constant" {  } { { "Datapath_immediate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v" 33 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743013201247 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MEM_FILE CPU.v(144) " "Verilog HDL error at CPU.v(144): object \"MEM_FILE\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 144 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1743013201253 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/output_files/Phase1.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/output_files/Phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1743013201293 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  64 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 64 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743013201309 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 26 14:20:01 2025 " "Processing ended: Wed Mar 26 14:20:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743013201309 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743013201309 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743013201309 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1743013201309 ""}
