$date
	Mon Mar 15 17:48:09 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TOP $end
$var wire 1 ! led $end
$var wire 1 " data $end
$var wire 1 # addr $end
$var wire 4 $ COUNT [3:0] $end
$var reg 1 % CLK $end
$var reg 1 & RST $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
b0 $
x#
x"
x!
$end
#10
1"
0#
0!
1%
#15
0&
#20
0%
#30
0"
b1 $
1#
1!
1%
#40
0%
#50
1"
b10 $
0#
1%
#60
0%
#70
0"
b11 $
1#
0!
1%
#80
0%
#90
1"
b100 $
0#
1%
#100
0%
#110
0"
b101 $
1#
1!
1%
#120
0%
#130
1"
b110 $
0#
1%
#140
0%
#150
0"
b111 $
1#
0!
1%
#160
0%
#170
1"
b1000 $
0#
1%
#180
0%
#190
0"
b1001 $
1#
1!
1%
#200
0%
#210
1"
b1010 $
0#
1%
#220
0%
#230
0"
b1011 $
1#
0!
1%
#240
0%
#250
1"
b1100 $
0#
1%
#260
0%
#270
0"
b1101 $
1#
1!
1%
#280
0%
#290
1"
b1110 $
0#
1%
#300
0%
#310
0"
b1111 $
1#
0!
1%
#320
0%
#330
1"
b0 $
0#
1%
#340
0%
#350
0"
b1 $
1#
1!
1%
#360
0%
#370
1"
b10 $
0#
1%
#380
0%
#390
0"
b11 $
1#
0!
1%
#400
0%
#410
1"
b100 $
0#
1%
#420
0%
#430
0"
b101 $
1#
1!
1%
#440
0%
#450
1"
b110 $
0#
1%
#460
0%
#470
0"
b111 $
1#
0!
1%
#480
0%
#490
1"
b1000 $
0#
1%
#500
0%
#510
0"
b1001 $
1#
1!
1%
#520
0%
#530
1"
b1010 $
0#
1%
#540
0%
#550
0"
b1011 $
1#
0!
1%
#560
0%
#570
1"
b1100 $
0#
1%
#580
0%
#590
0"
b1101 $
1#
1!
1%
#600
0%
#610
1"
b1110 $
0#
1%
#620
0%
#630
0"
b1111 $
1#
0!
1%
#640
0%
#650
1"
b0 $
0#
1%
#655
