$date
	Thu Mar  3 08:10:12 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module my_rf_bench $end
$var wire 1 ! clk $end
$var wire 16 " read1data [15:0] $end
$var wire 16 # read2data [15:0] $end
$var wire 1 $ rst $end
$var integer 32 % cycle_count [31:0] $end
$var reg 3 & read1regsel [2:0] $end
$var reg 3 ' read2regsel [2:0] $end
$var reg 16 ( ref_r1data [15:0] $end
$var reg 16 ) ref_r2data [15:0] $end
$var reg 1 * write $end
$var reg 16 + writedata [15:0] $end
$var reg 3 , writeregsel [2:0] $end
$scope module DUT $end
$var wire 1 - clk $end
$var wire 1 . err $end
$var wire 16 / read1data [15:0] $end
$var wire 3 0 read1regsel [2:0] $end
$var wire 16 1 read2data [15:0] $end
$var wire 3 2 read2regsel [2:0] $end
$var wire 1 3 rst $end
$var wire 1 4 write $end
$var wire 16 5 writedata [15:0] $end
$var wire 3 6 writeregsel [2:0] $end
$scope module clk_generator $end
$var wire 1 . err $end
$var reg 1 7 clk $end
$var integer 32 8 cycle_count [31:0] $end
$var reg 1 9 rst $end
$upscope $end
$scope module rf0 $end
$var wire 1 - clk $end
$var wire 1 . err $end
$var wire 16 : read1data [15:0] $end
$var wire 3 ; read1regsel [2:0] $end
$var wire 16 < read2data [15:0] $end
$var wire 3 = read2regsel [2:0] $end
$var wire 1 3 rst $end
$var wire 1 4 write $end
$var wire 8 > writeEnable [7:0] $end
$var wire 16 ? writedata [15:0] $end
$var wire 3 @ writeregsel [2:0] $end
$var reg 16 A readDataReg1 [15:0] $end
$var reg 16 B readDataReg2 [15:0] $end
$scope module r0 $end
$var wire 1 - clk $end
$var wire 16 C readdata [15:0] $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 16 E writedata [15:0] $end
$scope module r0 $end
$var wire 1 F actualWrite $end
$var wire 1 - clk $end
$var wire 1 G readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 H writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 F d $end
$var wire 1 G q $end
$var wire 1 3 rst $end
$var reg 1 I state $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 1 J actualWrite $end
$var wire 1 - clk $end
$var wire 1 K readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 L writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 J d $end
$var wire 1 K q $end
$var wire 1 3 rst $end
$var reg 1 M state $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 N actualWrite $end
$var wire 1 - clk $end
$var wire 1 O readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 P writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 N d $end
$var wire 1 O q $end
$var wire 1 3 rst $end
$var reg 1 Q state $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 1 R actualWrite $end
$var wire 1 - clk $end
$var wire 1 S readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 T writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 R d $end
$var wire 1 S q $end
$var wire 1 3 rst $end
$var reg 1 U state $end
$upscope $end
$upscope $end
$scope module r4 $end
$var wire 1 V actualWrite $end
$var wire 1 - clk $end
$var wire 1 W readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 X writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 V d $end
$var wire 1 W q $end
$var wire 1 3 rst $end
$var reg 1 Y state $end
$upscope $end
$upscope $end
$scope module r5 $end
$var wire 1 Z actualWrite $end
$var wire 1 - clk $end
$var wire 1 [ readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 \ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 Z d $end
$var wire 1 [ q $end
$var wire 1 3 rst $end
$var reg 1 ] state $end
$upscope $end
$upscope $end
$scope module r6 $end
$var wire 1 ^ actualWrite $end
$var wire 1 - clk $end
$var wire 1 _ readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 ` writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 ^ d $end
$var wire 1 _ q $end
$var wire 1 3 rst $end
$var reg 1 a state $end
$upscope $end
$upscope $end
$scope module r7 $end
$var wire 1 b actualWrite $end
$var wire 1 - clk $end
$var wire 1 c readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 d writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 b d $end
$var wire 1 c q $end
$var wire 1 3 rst $end
$var reg 1 e state $end
$upscope $end
$upscope $end
$scope module r8 $end
$var wire 1 f actualWrite $end
$var wire 1 - clk $end
$var wire 1 g readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 h writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 f d $end
$var wire 1 g q $end
$var wire 1 3 rst $end
$var reg 1 i state $end
$upscope $end
$upscope $end
$scope module r9 $end
$var wire 1 j actualWrite $end
$var wire 1 - clk $end
$var wire 1 k readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 l writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 j d $end
$var wire 1 k q $end
$var wire 1 3 rst $end
$var reg 1 m state $end
$upscope $end
$upscope $end
$scope module r10 $end
$var wire 1 n actualWrite $end
$var wire 1 - clk $end
$var wire 1 o readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 p writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 n d $end
$var wire 1 o q $end
$var wire 1 3 rst $end
$var reg 1 q state $end
$upscope $end
$upscope $end
$scope module r11 $end
$var wire 1 r actualWrite $end
$var wire 1 - clk $end
$var wire 1 s readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 t writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 r d $end
$var wire 1 s q $end
$var wire 1 3 rst $end
$var reg 1 u state $end
$upscope $end
$upscope $end
$scope module r12 $end
$var wire 1 v actualWrite $end
$var wire 1 - clk $end
$var wire 1 w readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 x writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 v d $end
$var wire 1 w q $end
$var wire 1 3 rst $end
$var reg 1 y state $end
$upscope $end
$upscope $end
$scope module r13 $end
$var wire 1 z actualWrite $end
$var wire 1 - clk $end
$var wire 1 { readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 | writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 z d $end
$var wire 1 { q $end
$var wire 1 3 rst $end
$var reg 1 } state $end
$upscope $end
$upscope $end
$scope module r14 $end
$var wire 1 ~ actualWrite $end
$var wire 1 - clk $end
$var wire 1 !" readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 "" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 ~ d $end
$var wire 1 !" q $end
$var wire 1 3 rst $end
$var reg 1 #" state $end
$upscope $end
$upscope $end
$scope module r15 $end
$var wire 1 $" actualWrite $end
$var wire 1 - clk $end
$var wire 1 %" readdata $end
$var wire 1 3 rst $end
$var wire 1 D write $end
$var wire 1 &" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 $" d $end
$var wire 1 %" q $end
$var wire 1 3 rst $end
$var reg 1 '" state $end
$upscope $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 1 - clk $end
$var wire 16 (" readdata [15:0] $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 16 *" writedata [15:0] $end
$scope module r0 $end
$var wire 1 +" actualWrite $end
$var wire 1 - clk $end
$var wire 1 ," readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 -" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 +" d $end
$var wire 1 ," q $end
$var wire 1 3 rst $end
$var reg 1 ." state $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 1 /" actualWrite $end
$var wire 1 - clk $end
$var wire 1 0" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 1" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 /" d $end
$var wire 1 0" q $end
$var wire 1 3 rst $end
$var reg 1 2" state $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 3" actualWrite $end
$var wire 1 - clk $end
$var wire 1 4" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 5" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 3" d $end
$var wire 1 4" q $end
$var wire 1 3 rst $end
$var reg 1 6" state $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 1 7" actualWrite $end
$var wire 1 - clk $end
$var wire 1 8" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 9" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 7" d $end
$var wire 1 8" q $end
$var wire 1 3 rst $end
$var reg 1 :" state $end
$upscope $end
$upscope $end
$scope module r4 $end
$var wire 1 ;" actualWrite $end
$var wire 1 - clk $end
$var wire 1 <" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 =" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 ;" d $end
$var wire 1 <" q $end
$var wire 1 3 rst $end
$var reg 1 >" state $end
$upscope $end
$upscope $end
$scope module r5 $end
$var wire 1 ?" actualWrite $end
$var wire 1 - clk $end
$var wire 1 @" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 A" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 ?" d $end
$var wire 1 @" q $end
$var wire 1 3 rst $end
$var reg 1 B" state $end
$upscope $end
$upscope $end
$scope module r6 $end
$var wire 1 C" actualWrite $end
$var wire 1 - clk $end
$var wire 1 D" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 E" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 C" d $end
$var wire 1 D" q $end
$var wire 1 3 rst $end
$var reg 1 F" state $end
$upscope $end
$upscope $end
$scope module r7 $end
$var wire 1 G" actualWrite $end
$var wire 1 - clk $end
$var wire 1 H" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 I" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 G" d $end
$var wire 1 H" q $end
$var wire 1 3 rst $end
$var reg 1 J" state $end
$upscope $end
$upscope $end
$scope module r8 $end
$var wire 1 K" actualWrite $end
$var wire 1 - clk $end
$var wire 1 L" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 M" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 K" d $end
$var wire 1 L" q $end
$var wire 1 3 rst $end
$var reg 1 N" state $end
$upscope $end
$upscope $end
$scope module r9 $end
$var wire 1 O" actualWrite $end
$var wire 1 - clk $end
$var wire 1 P" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 Q" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 O" d $end
$var wire 1 P" q $end
$var wire 1 3 rst $end
$var reg 1 R" state $end
$upscope $end
$upscope $end
$scope module r10 $end
$var wire 1 S" actualWrite $end
$var wire 1 - clk $end
$var wire 1 T" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 U" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 S" d $end
$var wire 1 T" q $end
$var wire 1 3 rst $end
$var reg 1 V" state $end
$upscope $end
$upscope $end
$scope module r11 $end
$var wire 1 W" actualWrite $end
$var wire 1 - clk $end
$var wire 1 X" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 Y" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 W" d $end
$var wire 1 X" q $end
$var wire 1 3 rst $end
$var reg 1 Z" state $end
$upscope $end
$upscope $end
$scope module r12 $end
$var wire 1 [" actualWrite $end
$var wire 1 - clk $end
$var wire 1 \" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 ]" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 [" d $end
$var wire 1 \" q $end
$var wire 1 3 rst $end
$var reg 1 ^" state $end
$upscope $end
$upscope $end
$scope module r13 $end
$var wire 1 _" actualWrite $end
$var wire 1 - clk $end
$var wire 1 `" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 a" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 _" d $end
$var wire 1 `" q $end
$var wire 1 3 rst $end
$var reg 1 b" state $end
$upscope $end
$upscope $end
$scope module r14 $end
$var wire 1 c" actualWrite $end
$var wire 1 - clk $end
$var wire 1 d" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 e" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 c" d $end
$var wire 1 d" q $end
$var wire 1 3 rst $end
$var reg 1 f" state $end
$upscope $end
$upscope $end
$scope module r15 $end
$var wire 1 g" actualWrite $end
$var wire 1 - clk $end
$var wire 1 h" readdata $end
$var wire 1 3 rst $end
$var wire 1 )" write $end
$var wire 1 i" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 g" d $end
$var wire 1 h" q $end
$var wire 1 3 rst $end
$var reg 1 j" state $end
$upscope $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 - clk $end
$var wire 16 k" readdata [15:0] $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 16 m" writedata [15:0] $end
$scope module r0 $end
$var wire 1 n" actualWrite $end
$var wire 1 - clk $end
$var wire 1 o" readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 p" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 n" d $end
$var wire 1 o" q $end
$var wire 1 3 rst $end
$var reg 1 q" state $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 1 r" actualWrite $end
$var wire 1 - clk $end
$var wire 1 s" readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 t" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 r" d $end
$var wire 1 s" q $end
$var wire 1 3 rst $end
$var reg 1 u" state $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 v" actualWrite $end
$var wire 1 - clk $end
$var wire 1 w" readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 x" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 v" d $end
$var wire 1 w" q $end
$var wire 1 3 rst $end
$var reg 1 y" state $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 1 z" actualWrite $end
$var wire 1 - clk $end
$var wire 1 {" readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 |" writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 z" d $end
$var wire 1 {" q $end
$var wire 1 3 rst $end
$var reg 1 }" state $end
$upscope $end
$upscope $end
$scope module r4 $end
$var wire 1 ~" actualWrite $end
$var wire 1 - clk $end
$var wire 1 !# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 "# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 ~" d $end
$var wire 1 !# q $end
$var wire 1 3 rst $end
$var reg 1 ## state $end
$upscope $end
$upscope $end
$scope module r5 $end
$var wire 1 $# actualWrite $end
$var wire 1 - clk $end
$var wire 1 %# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 &# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 $# d $end
$var wire 1 %# q $end
$var wire 1 3 rst $end
$var reg 1 '# state $end
$upscope $end
$upscope $end
$scope module r6 $end
$var wire 1 (# actualWrite $end
$var wire 1 - clk $end
$var wire 1 )# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 *# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 (# d $end
$var wire 1 )# q $end
$var wire 1 3 rst $end
$var reg 1 +# state $end
$upscope $end
$upscope $end
$scope module r7 $end
$var wire 1 ,# actualWrite $end
$var wire 1 - clk $end
$var wire 1 -# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 .# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 ,# d $end
$var wire 1 -# q $end
$var wire 1 3 rst $end
$var reg 1 /# state $end
$upscope $end
$upscope $end
$scope module r8 $end
$var wire 1 0# actualWrite $end
$var wire 1 - clk $end
$var wire 1 1# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 2# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 0# d $end
$var wire 1 1# q $end
$var wire 1 3 rst $end
$var reg 1 3# state $end
$upscope $end
$upscope $end
$scope module r9 $end
$var wire 1 4# actualWrite $end
$var wire 1 - clk $end
$var wire 1 5# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 6# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 4# d $end
$var wire 1 5# q $end
$var wire 1 3 rst $end
$var reg 1 7# state $end
$upscope $end
$upscope $end
$scope module r10 $end
$var wire 1 8# actualWrite $end
$var wire 1 - clk $end
$var wire 1 9# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 :# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 8# d $end
$var wire 1 9# q $end
$var wire 1 3 rst $end
$var reg 1 ;# state $end
$upscope $end
$upscope $end
$scope module r11 $end
$var wire 1 <# actualWrite $end
$var wire 1 - clk $end
$var wire 1 =# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 ># writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 <# d $end
$var wire 1 =# q $end
$var wire 1 3 rst $end
$var reg 1 ?# state $end
$upscope $end
$upscope $end
$scope module r12 $end
$var wire 1 @# actualWrite $end
$var wire 1 - clk $end
$var wire 1 A# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 B# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 @# d $end
$var wire 1 A# q $end
$var wire 1 3 rst $end
$var reg 1 C# state $end
$upscope $end
$upscope $end
$scope module r13 $end
$var wire 1 D# actualWrite $end
$var wire 1 - clk $end
$var wire 1 E# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 F# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 D# d $end
$var wire 1 E# q $end
$var wire 1 3 rst $end
$var reg 1 G# state $end
$upscope $end
$upscope $end
$scope module r14 $end
$var wire 1 H# actualWrite $end
$var wire 1 - clk $end
$var wire 1 I# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 J# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 H# d $end
$var wire 1 I# q $end
$var wire 1 3 rst $end
$var reg 1 K# state $end
$upscope $end
$upscope $end
$scope module r15 $end
$var wire 1 L# actualWrite $end
$var wire 1 - clk $end
$var wire 1 M# readdata $end
$var wire 1 3 rst $end
$var wire 1 l" write $end
$var wire 1 N# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 L# d $end
$var wire 1 M# q $end
$var wire 1 3 rst $end
$var reg 1 O# state $end
$upscope $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 1 - clk $end
$var wire 16 P# readdata [15:0] $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 16 R# writedata [15:0] $end
$scope module r0 $end
$var wire 1 S# actualWrite $end
$var wire 1 - clk $end
$var wire 1 T# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 U# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 S# d $end
$var wire 1 T# q $end
$var wire 1 3 rst $end
$var reg 1 V# state $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 1 W# actualWrite $end
$var wire 1 - clk $end
$var wire 1 X# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 Y# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 W# d $end
$var wire 1 X# q $end
$var wire 1 3 rst $end
$var reg 1 Z# state $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 [# actualWrite $end
$var wire 1 - clk $end
$var wire 1 \# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 ]# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 [# d $end
$var wire 1 \# q $end
$var wire 1 3 rst $end
$var reg 1 ^# state $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 1 _# actualWrite $end
$var wire 1 - clk $end
$var wire 1 `# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 a# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 _# d $end
$var wire 1 `# q $end
$var wire 1 3 rst $end
$var reg 1 b# state $end
$upscope $end
$upscope $end
$scope module r4 $end
$var wire 1 c# actualWrite $end
$var wire 1 - clk $end
$var wire 1 d# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 e# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 c# d $end
$var wire 1 d# q $end
$var wire 1 3 rst $end
$var reg 1 f# state $end
$upscope $end
$upscope $end
$scope module r5 $end
$var wire 1 g# actualWrite $end
$var wire 1 - clk $end
$var wire 1 h# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 i# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 g# d $end
$var wire 1 h# q $end
$var wire 1 3 rst $end
$var reg 1 j# state $end
$upscope $end
$upscope $end
$scope module r6 $end
$var wire 1 k# actualWrite $end
$var wire 1 - clk $end
$var wire 1 l# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 m# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 k# d $end
$var wire 1 l# q $end
$var wire 1 3 rst $end
$var reg 1 n# state $end
$upscope $end
$upscope $end
$scope module r7 $end
$var wire 1 o# actualWrite $end
$var wire 1 - clk $end
$var wire 1 p# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 q# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 o# d $end
$var wire 1 p# q $end
$var wire 1 3 rst $end
$var reg 1 r# state $end
$upscope $end
$upscope $end
$scope module r8 $end
$var wire 1 s# actualWrite $end
$var wire 1 - clk $end
$var wire 1 t# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 u# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 s# d $end
$var wire 1 t# q $end
$var wire 1 3 rst $end
$var reg 1 v# state $end
$upscope $end
$upscope $end
$scope module r9 $end
$var wire 1 w# actualWrite $end
$var wire 1 - clk $end
$var wire 1 x# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 y# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 w# d $end
$var wire 1 x# q $end
$var wire 1 3 rst $end
$var reg 1 z# state $end
$upscope $end
$upscope $end
$scope module r10 $end
$var wire 1 {# actualWrite $end
$var wire 1 - clk $end
$var wire 1 |# readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 }# writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 {# d $end
$var wire 1 |# q $end
$var wire 1 3 rst $end
$var reg 1 ~# state $end
$upscope $end
$upscope $end
$scope module r11 $end
$var wire 1 !$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 "$ readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 #$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 !$ d $end
$var wire 1 "$ q $end
$var wire 1 3 rst $end
$var reg 1 $$ state $end
$upscope $end
$upscope $end
$scope module r12 $end
$var wire 1 %$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 &$ readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 '$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 %$ d $end
$var wire 1 &$ q $end
$var wire 1 3 rst $end
$var reg 1 ($ state $end
$upscope $end
$upscope $end
$scope module r13 $end
$var wire 1 )$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 *$ readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 +$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 )$ d $end
$var wire 1 *$ q $end
$var wire 1 3 rst $end
$var reg 1 ,$ state $end
$upscope $end
$upscope $end
$scope module r14 $end
$var wire 1 -$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 .$ readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 /$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 -$ d $end
$var wire 1 .$ q $end
$var wire 1 3 rst $end
$var reg 1 0$ state $end
$upscope $end
$upscope $end
$scope module r15 $end
$var wire 1 1$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 2$ readdata $end
$var wire 1 3 rst $end
$var wire 1 Q# write $end
$var wire 1 3$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 1$ d $end
$var wire 1 2$ q $end
$var wire 1 3 rst $end
$var reg 1 4$ state $end
$upscope $end
$upscope $end
$upscope $end
$scope module r4 $end
$var wire 1 - clk $end
$var wire 16 5$ readdata [15:0] $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 16 7$ writedata [15:0] $end
$scope module r0 $end
$var wire 1 8$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 9$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 :$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 8$ d $end
$var wire 1 9$ q $end
$var wire 1 3 rst $end
$var reg 1 ;$ state $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 1 <$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 =$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 >$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 <$ d $end
$var wire 1 =$ q $end
$var wire 1 3 rst $end
$var reg 1 ?$ state $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 @$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 A$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 B$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 @$ d $end
$var wire 1 A$ q $end
$var wire 1 3 rst $end
$var reg 1 C$ state $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 1 D$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 E$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 F$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 D$ d $end
$var wire 1 E$ q $end
$var wire 1 3 rst $end
$var reg 1 G$ state $end
$upscope $end
$upscope $end
$scope module r4 $end
$var wire 1 H$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 I$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 J$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 H$ d $end
$var wire 1 I$ q $end
$var wire 1 3 rst $end
$var reg 1 K$ state $end
$upscope $end
$upscope $end
$scope module r5 $end
$var wire 1 L$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 M$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 N$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 L$ d $end
$var wire 1 M$ q $end
$var wire 1 3 rst $end
$var reg 1 O$ state $end
$upscope $end
$upscope $end
$scope module r6 $end
$var wire 1 P$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 Q$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 R$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 P$ d $end
$var wire 1 Q$ q $end
$var wire 1 3 rst $end
$var reg 1 S$ state $end
$upscope $end
$upscope $end
$scope module r7 $end
$var wire 1 T$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 U$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 V$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 T$ d $end
$var wire 1 U$ q $end
$var wire 1 3 rst $end
$var reg 1 W$ state $end
$upscope $end
$upscope $end
$scope module r8 $end
$var wire 1 X$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 Y$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 Z$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 X$ d $end
$var wire 1 Y$ q $end
$var wire 1 3 rst $end
$var reg 1 [$ state $end
$upscope $end
$upscope $end
$scope module r9 $end
$var wire 1 \$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 ]$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 ^$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 \$ d $end
$var wire 1 ]$ q $end
$var wire 1 3 rst $end
$var reg 1 _$ state $end
$upscope $end
$upscope $end
$scope module r10 $end
$var wire 1 `$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 a$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 b$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 `$ d $end
$var wire 1 a$ q $end
$var wire 1 3 rst $end
$var reg 1 c$ state $end
$upscope $end
$upscope $end
$scope module r11 $end
$var wire 1 d$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 e$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 f$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 d$ d $end
$var wire 1 e$ q $end
$var wire 1 3 rst $end
$var reg 1 g$ state $end
$upscope $end
$upscope $end
$scope module r12 $end
$var wire 1 h$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 i$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 j$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 h$ d $end
$var wire 1 i$ q $end
$var wire 1 3 rst $end
$var reg 1 k$ state $end
$upscope $end
$upscope $end
$scope module r13 $end
$var wire 1 l$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 m$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 n$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 l$ d $end
$var wire 1 m$ q $end
$var wire 1 3 rst $end
$var reg 1 o$ state $end
$upscope $end
$upscope $end
$scope module r14 $end
$var wire 1 p$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 q$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 r$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 p$ d $end
$var wire 1 q$ q $end
$var wire 1 3 rst $end
$var reg 1 s$ state $end
$upscope $end
$upscope $end
$scope module r15 $end
$var wire 1 t$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 u$ readdata $end
$var wire 1 3 rst $end
$var wire 1 6$ write $end
$var wire 1 v$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 t$ d $end
$var wire 1 u$ q $end
$var wire 1 3 rst $end
$var reg 1 w$ state $end
$upscope $end
$upscope $end
$upscope $end
$scope module r5 $end
$var wire 1 - clk $end
$var wire 16 x$ readdata [15:0] $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 16 z$ writedata [15:0] $end
$scope module r0 $end
$var wire 1 {$ actualWrite $end
$var wire 1 - clk $end
$var wire 1 |$ readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 }$ writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 {$ d $end
$var wire 1 |$ q $end
$var wire 1 3 rst $end
$var reg 1 ~$ state $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 1 !% actualWrite $end
$var wire 1 - clk $end
$var wire 1 "% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 #% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 !% d $end
$var wire 1 "% q $end
$var wire 1 3 rst $end
$var reg 1 $% state $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 %% actualWrite $end
$var wire 1 - clk $end
$var wire 1 &% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 '% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 %% d $end
$var wire 1 &% q $end
$var wire 1 3 rst $end
$var reg 1 (% state $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 1 )% actualWrite $end
$var wire 1 - clk $end
$var wire 1 *% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 +% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 )% d $end
$var wire 1 *% q $end
$var wire 1 3 rst $end
$var reg 1 ,% state $end
$upscope $end
$upscope $end
$scope module r4 $end
$var wire 1 -% actualWrite $end
$var wire 1 - clk $end
$var wire 1 .% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 /% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 -% d $end
$var wire 1 .% q $end
$var wire 1 3 rst $end
$var reg 1 0% state $end
$upscope $end
$upscope $end
$scope module r5 $end
$var wire 1 1% actualWrite $end
$var wire 1 - clk $end
$var wire 1 2% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 3% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 1% d $end
$var wire 1 2% q $end
$var wire 1 3 rst $end
$var reg 1 4% state $end
$upscope $end
$upscope $end
$scope module r6 $end
$var wire 1 5% actualWrite $end
$var wire 1 - clk $end
$var wire 1 6% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 7% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 5% d $end
$var wire 1 6% q $end
$var wire 1 3 rst $end
$var reg 1 8% state $end
$upscope $end
$upscope $end
$scope module r7 $end
$var wire 1 9% actualWrite $end
$var wire 1 - clk $end
$var wire 1 :% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 ;% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 9% d $end
$var wire 1 :% q $end
$var wire 1 3 rst $end
$var reg 1 <% state $end
$upscope $end
$upscope $end
$scope module r8 $end
$var wire 1 =% actualWrite $end
$var wire 1 - clk $end
$var wire 1 >% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 ?% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 =% d $end
$var wire 1 >% q $end
$var wire 1 3 rst $end
$var reg 1 @% state $end
$upscope $end
$upscope $end
$scope module r9 $end
$var wire 1 A% actualWrite $end
$var wire 1 - clk $end
$var wire 1 B% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 C% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 A% d $end
$var wire 1 B% q $end
$var wire 1 3 rst $end
$var reg 1 D% state $end
$upscope $end
$upscope $end
$scope module r10 $end
$var wire 1 E% actualWrite $end
$var wire 1 - clk $end
$var wire 1 F% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 G% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 E% d $end
$var wire 1 F% q $end
$var wire 1 3 rst $end
$var reg 1 H% state $end
$upscope $end
$upscope $end
$scope module r11 $end
$var wire 1 I% actualWrite $end
$var wire 1 - clk $end
$var wire 1 J% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 K% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 I% d $end
$var wire 1 J% q $end
$var wire 1 3 rst $end
$var reg 1 L% state $end
$upscope $end
$upscope $end
$scope module r12 $end
$var wire 1 M% actualWrite $end
$var wire 1 - clk $end
$var wire 1 N% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 O% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 M% d $end
$var wire 1 N% q $end
$var wire 1 3 rst $end
$var reg 1 P% state $end
$upscope $end
$upscope $end
$scope module r13 $end
$var wire 1 Q% actualWrite $end
$var wire 1 - clk $end
$var wire 1 R% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 S% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 Q% d $end
$var wire 1 R% q $end
$var wire 1 3 rst $end
$var reg 1 T% state $end
$upscope $end
$upscope $end
$scope module r14 $end
$var wire 1 U% actualWrite $end
$var wire 1 - clk $end
$var wire 1 V% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 W% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 U% d $end
$var wire 1 V% q $end
$var wire 1 3 rst $end
$var reg 1 X% state $end
$upscope $end
$upscope $end
$scope module r15 $end
$var wire 1 Y% actualWrite $end
$var wire 1 - clk $end
$var wire 1 Z% readdata $end
$var wire 1 3 rst $end
$var wire 1 y$ write $end
$var wire 1 [% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 Y% d $end
$var wire 1 Z% q $end
$var wire 1 3 rst $end
$var reg 1 \% state $end
$upscope $end
$upscope $end
$upscope $end
$scope module r6 $end
$var wire 1 - clk $end
$var wire 16 ]% readdata [15:0] $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 16 _% writedata [15:0] $end
$scope module r0 $end
$var wire 1 `% actualWrite $end
$var wire 1 - clk $end
$var wire 1 a% readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 b% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 `% d $end
$var wire 1 a% q $end
$var wire 1 3 rst $end
$var reg 1 c% state $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 1 d% actualWrite $end
$var wire 1 - clk $end
$var wire 1 e% readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 f% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 d% d $end
$var wire 1 e% q $end
$var wire 1 3 rst $end
$var reg 1 g% state $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 h% actualWrite $end
$var wire 1 - clk $end
$var wire 1 i% readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 j% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 h% d $end
$var wire 1 i% q $end
$var wire 1 3 rst $end
$var reg 1 k% state $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 1 l% actualWrite $end
$var wire 1 - clk $end
$var wire 1 m% readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 n% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 l% d $end
$var wire 1 m% q $end
$var wire 1 3 rst $end
$var reg 1 o% state $end
$upscope $end
$upscope $end
$scope module r4 $end
$var wire 1 p% actualWrite $end
$var wire 1 - clk $end
$var wire 1 q% readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 r% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 p% d $end
$var wire 1 q% q $end
$var wire 1 3 rst $end
$var reg 1 s% state $end
$upscope $end
$upscope $end
$scope module r5 $end
$var wire 1 t% actualWrite $end
$var wire 1 - clk $end
$var wire 1 u% readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 v% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 t% d $end
$var wire 1 u% q $end
$var wire 1 3 rst $end
$var reg 1 w% state $end
$upscope $end
$upscope $end
$scope module r6 $end
$var wire 1 x% actualWrite $end
$var wire 1 - clk $end
$var wire 1 y% readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 z% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 x% d $end
$var wire 1 y% q $end
$var wire 1 3 rst $end
$var reg 1 {% state $end
$upscope $end
$upscope $end
$scope module r7 $end
$var wire 1 |% actualWrite $end
$var wire 1 - clk $end
$var wire 1 }% readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 ~% writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 |% d $end
$var wire 1 }% q $end
$var wire 1 3 rst $end
$var reg 1 !& state $end
$upscope $end
$upscope $end
$scope module r8 $end
$var wire 1 "& actualWrite $end
$var wire 1 - clk $end
$var wire 1 #& readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 $& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 "& d $end
$var wire 1 #& q $end
$var wire 1 3 rst $end
$var reg 1 %& state $end
$upscope $end
$upscope $end
$scope module r9 $end
$var wire 1 && actualWrite $end
$var wire 1 - clk $end
$var wire 1 '& readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 (& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 && d $end
$var wire 1 '& q $end
$var wire 1 3 rst $end
$var reg 1 )& state $end
$upscope $end
$upscope $end
$scope module r10 $end
$var wire 1 *& actualWrite $end
$var wire 1 - clk $end
$var wire 1 +& readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 ,& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 *& d $end
$var wire 1 +& q $end
$var wire 1 3 rst $end
$var reg 1 -& state $end
$upscope $end
$upscope $end
$scope module r11 $end
$var wire 1 .& actualWrite $end
$var wire 1 - clk $end
$var wire 1 /& readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 0& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 .& d $end
$var wire 1 /& q $end
$var wire 1 3 rst $end
$var reg 1 1& state $end
$upscope $end
$upscope $end
$scope module r12 $end
$var wire 1 2& actualWrite $end
$var wire 1 - clk $end
$var wire 1 3& readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 4& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 2& d $end
$var wire 1 3& q $end
$var wire 1 3 rst $end
$var reg 1 5& state $end
$upscope $end
$upscope $end
$scope module r13 $end
$var wire 1 6& actualWrite $end
$var wire 1 - clk $end
$var wire 1 7& readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 8& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 6& d $end
$var wire 1 7& q $end
$var wire 1 3 rst $end
$var reg 1 9& state $end
$upscope $end
$upscope $end
$scope module r14 $end
$var wire 1 :& actualWrite $end
$var wire 1 - clk $end
$var wire 1 ;& readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 <& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 :& d $end
$var wire 1 ;& q $end
$var wire 1 3 rst $end
$var reg 1 =& state $end
$upscope $end
$upscope $end
$scope module r15 $end
$var wire 1 >& actualWrite $end
$var wire 1 - clk $end
$var wire 1 ?& readdata $end
$var wire 1 3 rst $end
$var wire 1 ^% write $end
$var wire 1 @& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 >& d $end
$var wire 1 ?& q $end
$var wire 1 3 rst $end
$var reg 1 A& state $end
$upscope $end
$upscope $end
$upscope $end
$scope module r7 $end
$var wire 1 - clk $end
$var wire 16 B& readdata [15:0] $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 16 D& writedata [15:0] $end
$scope module r0 $end
$var wire 1 E& actualWrite $end
$var wire 1 - clk $end
$var wire 1 F& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 G& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 E& d $end
$var wire 1 F& q $end
$var wire 1 3 rst $end
$var reg 1 H& state $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 1 I& actualWrite $end
$var wire 1 - clk $end
$var wire 1 J& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 K& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 I& d $end
$var wire 1 J& q $end
$var wire 1 3 rst $end
$var reg 1 L& state $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 M& actualWrite $end
$var wire 1 - clk $end
$var wire 1 N& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 O& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 M& d $end
$var wire 1 N& q $end
$var wire 1 3 rst $end
$var reg 1 P& state $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 1 Q& actualWrite $end
$var wire 1 - clk $end
$var wire 1 R& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 S& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 Q& d $end
$var wire 1 R& q $end
$var wire 1 3 rst $end
$var reg 1 T& state $end
$upscope $end
$upscope $end
$scope module r4 $end
$var wire 1 U& actualWrite $end
$var wire 1 - clk $end
$var wire 1 V& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 W& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 U& d $end
$var wire 1 V& q $end
$var wire 1 3 rst $end
$var reg 1 X& state $end
$upscope $end
$upscope $end
$scope module r5 $end
$var wire 1 Y& actualWrite $end
$var wire 1 - clk $end
$var wire 1 Z& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 [& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 Y& d $end
$var wire 1 Z& q $end
$var wire 1 3 rst $end
$var reg 1 \& state $end
$upscope $end
$upscope $end
$scope module r6 $end
$var wire 1 ]& actualWrite $end
$var wire 1 - clk $end
$var wire 1 ^& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 _& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 ]& d $end
$var wire 1 ^& q $end
$var wire 1 3 rst $end
$var reg 1 `& state $end
$upscope $end
$upscope $end
$scope module r7 $end
$var wire 1 a& actualWrite $end
$var wire 1 - clk $end
$var wire 1 b& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 c& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 a& d $end
$var wire 1 b& q $end
$var wire 1 3 rst $end
$var reg 1 d& state $end
$upscope $end
$upscope $end
$scope module r8 $end
$var wire 1 e& actualWrite $end
$var wire 1 - clk $end
$var wire 1 f& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 g& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 e& d $end
$var wire 1 f& q $end
$var wire 1 3 rst $end
$var reg 1 h& state $end
$upscope $end
$upscope $end
$scope module r9 $end
$var wire 1 i& actualWrite $end
$var wire 1 - clk $end
$var wire 1 j& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 k& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 i& d $end
$var wire 1 j& q $end
$var wire 1 3 rst $end
$var reg 1 l& state $end
$upscope $end
$upscope $end
$scope module r10 $end
$var wire 1 m& actualWrite $end
$var wire 1 - clk $end
$var wire 1 n& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 o& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 m& d $end
$var wire 1 n& q $end
$var wire 1 3 rst $end
$var reg 1 p& state $end
$upscope $end
$upscope $end
$scope module r11 $end
$var wire 1 q& actualWrite $end
$var wire 1 - clk $end
$var wire 1 r& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 s& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 q& d $end
$var wire 1 r& q $end
$var wire 1 3 rst $end
$var reg 1 t& state $end
$upscope $end
$upscope $end
$scope module r12 $end
$var wire 1 u& actualWrite $end
$var wire 1 - clk $end
$var wire 1 v& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 w& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 u& d $end
$var wire 1 v& q $end
$var wire 1 3 rst $end
$var reg 1 x& state $end
$upscope $end
$upscope $end
$scope module r13 $end
$var wire 1 y& actualWrite $end
$var wire 1 - clk $end
$var wire 1 z& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 {& writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 y& d $end
$var wire 1 z& q $end
$var wire 1 3 rst $end
$var reg 1 |& state $end
$upscope $end
$upscope $end
$scope module r14 $end
$var wire 1 }& actualWrite $end
$var wire 1 - clk $end
$var wire 1 ~& readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 !' writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 }& d $end
$var wire 1 ~& q $end
$var wire 1 3 rst $end
$var reg 1 "' state $end
$upscope $end
$upscope $end
$scope module r15 $end
$var wire 1 #' actualWrite $end
$var wire 1 - clk $end
$var wire 1 $' readdata $end
$var wire 1 3 rst $end
$var wire 1 C& write $end
$var wire 1 %' writedata $end
$scope module data $end
$var wire 1 - clk $end
$var wire 1 #' d $end
$var wire 1 $' q $end
$var wire 1 3 rst $end
$var reg 1 &' state $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module my_rf_bench $end
$scope module DUT $end
$scope module clk_generator $end
$upscope $end
$scope module rf0 $end
$scope module r0 $end
$scope module r0 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r1 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r2 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r3 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r4 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r5 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r6 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r7 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r8 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r9 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r10 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r11 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r12 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r13 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r14 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r15 $end
$scope module data $end
$upscope $end
$upscope $end
$upscope $end
$scope module r1 $end
$scope module r0 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r1 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r2 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r3 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r4 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r5 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r6 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r7 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r8 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r9 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r10 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r11 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r12 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r13 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r14 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r15 $end
$scope module data $end
$upscope $end
$upscope $end
$upscope $end
$scope module r2 $end
$scope module r0 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r1 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r2 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r3 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r4 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r5 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r6 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r7 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r8 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r9 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r10 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r11 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r12 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r13 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r14 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r15 $end
$scope module data $end
$upscope $end
$upscope $end
$upscope $end
$scope module r3 $end
$scope module r0 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r1 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r2 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r3 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r4 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r5 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r6 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r7 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r8 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r9 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r10 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r11 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r12 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r13 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r14 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r15 $end
$scope module data $end
$upscope $end
$upscope $end
$upscope $end
$scope module r4 $end
$scope module r0 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r1 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r2 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r3 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r4 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r5 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r6 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r7 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r8 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r9 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r10 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r11 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r12 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r13 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r14 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r15 $end
$scope module data $end
$upscope $end
$upscope $end
$upscope $end
$scope module r5 $end
$scope module r0 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r1 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r2 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r3 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r4 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r5 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r6 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r7 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r8 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r9 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r10 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r11 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r12 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r13 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r14 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r15 $end
$scope module data $end
$upscope $end
$upscope $end
$upscope $end
$scope module r6 $end
$scope module r0 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r1 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r2 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r3 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r4 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r5 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r6 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r7 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r8 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r9 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r10 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r11 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r12 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r13 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r14 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r15 $end
$scope module data $end
$upscope $end
$upscope $end
$upscope $end
$scope module r7 $end
$scope module r0 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r1 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r2 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r3 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r4 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r5 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r6 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r7 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r8 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r9 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r10 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r11 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r12 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r13 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r14 $end
$scope module data $end
$upscope $end
$upscope $end
$scope module r15 $end
$scope module data $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&'
x%'
x$'
x#'
x"'
x!'
x~&
x}&
x|&
x{&
xz&
xy&
xx&
xw&
xv&
xu&
xt&
xs&
xr&
xq&
xp&
xo&
xn&
xm&
xl&
xk&
xj&
xi&
xh&
xg&
xf&
xe&
xd&
xc&
xb&
xa&
x`&
x_&
x^&
x]&
x\&
x[&
xZ&
xY&
xX&
xW&
xV&
xU&
xT&
xS&
xR&
xQ&
xP&
xO&
xN&
xM&
xL&
xK&
xJ&
xI&
xH&
xG&
xF&
xE&
bx D&
0C&
bx B&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x3&
x2&
x1&
x0&
x/&
x.&
x-&
x,&
x+&
x*&
x)&
x(&
x'&
x&&
x%&
x$&
x#&
x"&
x!&
x~%
x}%
x|%
x{%
xz%
xy%
xx%
xw%
xv%
xu%
xt%
xs%
xr%
xq%
xp%
xo%
xn%
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
bx _%
0^%
bx ]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
bx z$
0y$
bx x$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
bx 7$
06$
bx 5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
bx R#
0Q#
bx P#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
bx m"
0l"
bx k"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
bx *"
0)"
bx ("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
bx E
0D
bx C
bx B
bx A
b0 @
bx ?
b0 >
bx =
bx <
bx ;
bx :
19
b0 8
17
b0 6
bx 5
04
13
bx 2
bx 1
bx 0
bx /
z.
1-
b0 ,
bx +
0*
b0 )
b0 (
bx '
bx &
b0 %
1$
bx #
bx "
1!
$end
#50
07
0-
0!
#100
0+"
03"
0;"
0C"
0K"
0S"
0["
0c"
1/"
17"
1?"
1G"
1O"
1W"
1_"
1g"
1)"
0H
1L
0P
1T
0X
1\
0`
1d
0h
1l
0p
1t
0x
1|
0""
1&"
0-"
11"
05"
19"
0="
1A"
0E"
1I"
0M"
1Q"
0U"
1Y"
0]"
1a"
0e"
1i"
0p"
1t"
0x"
1|"
0"#
1&#
0*#
1.#
02#
16#
0:#
1>#
0B#
1F#
0J#
1N#
0U#
1Y#
0]#
1a#
0e#
1i#
0m#
1q#
0u#
1y#
0}#
1#$
0'$
1+$
0/$
13$
0:$
1>$
0B$
1F$
0J$
1N$
0R$
1V$
0Z$
1^$
0b$
1f$
0j$
1n$
0r$
1v$
0}$
1#%
0'%
1+%
0/%
13%
07%
1;%
0?%
1C%
0G%
1K%
0O%
1S%
0W%
1[%
0b%
1f%
0j%
1n%
0r%
1v%
0z%
1~%
0$&
1(&
0,&
10&
04&
18&
0<&
1@&
0G&
1K&
0O&
1S&
0W&
1[&
0_&
1c&
0g&
1k&
0o&
1s&
0w&
1{&
0!'
1%'
b10 >
b1 8
0I
0M
0Q
0U
0Y
0]
0a
0e
0i
0m
0q
0u
0y
0}
0#"
0'"
0."
02"
06"
0:"
0>"
0B"
0F"
0J"
0N"
0R"
0V"
0Z"
0^"
0b"
0f"
0j"
0q"
0u"
0y"
0}"
0##
0'#
0+#
0/#
03#
07#
0;#
0?#
0C#
0G#
0K#
0O#
0V#
0Z#
0^#
0b#
0f#
0j#
0n#
0r#
0v#
0z#
0~#
0$$
0($
0,$
00$
04$
0;$
0?$
0C$
0G$
0K$
0O$
0S$
0W$
0[$
0_$
0c$
0g$
0k$
0o$
0s$
0w$
0~$
0$%
0(%
0,%
00%
04%
08%
0<%
0@%
0D%
0H%
0L%
0P%
0T%
0X%
0\%
0c%
0g%
0k%
0o%
0s%
0w%
0{%
0!&
0%&
0)&
0-&
01&
05&
09&
0=&
0A&
0H&
0L&
0P&
0T&
0X&
0\&
0`&
0d&
0h&
0l&
0p&
0t&
0x&
0|&
0"'
0&'
b1010101010101010 +
b1010101010101010 5
b1010101010101010 ?
b1010101010101010 E
b1010101010101010 *"
b1010101010101010 m"
b1010101010101010 R#
b1010101010101010 7$
b1010101010101010 z$
b1010101010101010 _%
b1010101010101010 D&
b1 ,
b1 6
b1 @
1*
14
b1 '
b1 2
b1 =
b100 &
b100 0
b100 ;
17
1-
1!
#101
0F
0J
0N
0R
0V
0Z
0^
0b
0f
0j
0n
0r
0v
0z
0~
0$"
0n"
0r"
0v"
0z"
0~"
0$#
0(#
0,#
00#
04#
08#
0<#
0@#
0D#
0H#
0L#
0S#
0W#
0[#
0_#
0c#
0g#
0k#
0o#
0s#
0w#
0{#
0!$
0%$
0)$
0-$
01$
08$
0<$
0@$
0D$
0H$
0L$
0P$
0T$
0X$
0\$
0`$
0d$
0h$
0l$
0p$
0t$
0{$
0!%
0%%
0)%
0-%
01%
05%
09%
0=%
0A%
0E%
0I%
0M%
0Q%
0U%
0Y%
0`%
0d%
0h%
0l%
0p%
0t%
0x%
0|%
0"&
0&&
0*&
0.&
02&
06&
0:&
0>&
0E&
0I&
0M&
0Q&
0U&
0Y&
0]&
0a&
0e&
0i&
0m&
0q&
0u&
0y&
0}&
0#'
b0 A
b0 "
b0 /
b0 :
b0 B
b0 #
b0 1
b0 <
0G
0K
0O
0S
0W
0[
0_
0c
0g
0k
0o
0s
0w
0{
0!"
0%"
b0 C
0,"
00"
04"
08"
0<"
0@"
0D"
0H"
0L"
0P"
0T"
0X"
0\"
0`"
0d"
0h"
b0 ("
0o"
0s"
0w"
0{"
0!#
0%#
0)#
0-#
01#
05#
09#
0=#
0A#
0E#
0I#
0M#
b0 k"
0T#
0X#
0\#
0`#
0d#
0h#
0l#
0p#
0t#
0x#
0|#
0"$
0&$
0*$
0.$
02$
b0 P#
09$
0=$
0A$
0E$
0I$
0M$
0Q$
0U$
0Y$
0]$
0a$
0e$
0i$
0m$
0q$
0u$
b0 5$
0|$
0"%
0&%
0*%
0.%
02%
06%
0:%
0>%
0B%
0F%
0J%
0N%
0R%
0V%
0Z%
b0 x$
0a%
0e%
0i%
0m%
0q%
0u%
0y%
0}%
0#&
0'&
0+&
0/&
03&
07&
0;&
0?&
b0 ]%
0F&
0J&
0N&
0R&
0V&
0Z&
0^&
0b&
0f&
0j&
0n&
0r&
0v&
0z&
0~&
0$'
b0 B&
#110
b1 %
#150
07
0-
0!
#200
0/"
07"
0?"
0G"
0O"
0W"
0_"
0g"
1r"
1z"
1$#
1,#
14#
1<#
1D#
1L#
0)"
1l"
b100 >
b10 8
b10 ,
b10 6
b10 @
b101 '
b101 2
b101 =
b101 &
b101 0
b101 ;
17
1-
1!
#201
09
03
0$
#210
b10 %
#250
07
0-
0!
#300
0r"
0z"
0$#
0,#
04#
0<#
0D#
0L#
0l"
1H
0L
1P
0T
1X
0\
1`
0d
1h
0l
1p
0t
1x
0|
1""
0&"
1-"
01"
15"
09"
1="
0A"
1E"
0I"
1M"
0Q"
1U"
0Y"
1]"
0a"
1e"
0i"
1p"
0t"
1x"
0|"
1"#
0&#
1*#
0.#
12#
06#
1:#
0>#
1B#
0F#
1J#
0N#
1U#
0Y#
1]#
0a#
1e#
0i#
1m#
0q#
1u#
0y#
1}#
0#$
1'$
0+$
1/$
03$
1:$
0>$
1B$
0F$
1J$
0N$
1R$
0V$
1Z$
0^$
1b$
0f$
1j$
0n$
1r$
0v$
1}$
0#%
1'%
0+%
1/%
03%
17%
0;%
1?%
0C%
1G%
0K%
1O%
0S%
1W%
0[%
1b%
0f%
1j%
0n%
1r%
0v%
1z%
0~%
1$&
0(&
1,&
00&
14&
08&
1<&
0@&
1G&
0K&
1O&
0S&
1W&
0[&
1_&
0c&
1g&
0k&
1o&
0s&
1w&
0{&
1!'
0%'
b0 >
b11 8
1u"
1}"
1'#
1/#
17#
1?#
1G#
1O#
b101010101010101 +
b101010101010101 5
b101010101010101 ?
b101010101010101 E
b101010101010101 *"
b101010101010101 m"
b101010101010101 R#
b101010101010101 7$
b101010101010101 z$
b101010101010101 _%
b101010101010101 D&
b11 ,
b11 6
b11 @
0*
04
b1 &
b1 0
b1 ;
17
1-
1!
#301
1r"
1z"
1$#
1,#
14#
1<#
1D#
1L#
1s"
1{"
1%#
1-#
15#
1=#
1E#
1M#
b1010101010101010 k"
#310
b11 %
#350
07
0-
0!
#400
1<$
1D$
1L$
1T$
1\$
1d$
1l$
1t$
16$
0H
1L
0P
1T
0X
1\
0`
1d
0h
1l
0p
1t
0x
1|
0""
1&"
0-"
11"
05"
19"
0="
1A"
0E"
1I"
0M"
1Q"
0U"
1Y"
0]"
1a"
0e"
1i"
0p"
1t"
0x"
1|"
0"#
1&#
0*#
1.#
02#
16#
0:#
1>#
0B#
1F#
0J#
1N#
0U#
1Y#
0]#
1a#
0e#
1i#
0m#
1q#
0u#
1y#
0}#
1#$
0'$
1+$
0/$
13$
0:$
1>$
0B$
1F$
0J$
1N$
0R$
1V$
0Z$
1^$
0b$
1f$
0j$
1n$
0r$
1v$
0}$
1#%
0'%
1+%
0/%
13%
07%
1;%
0?%
1C%
0G%
1K%
0O%
1S%
0W%
1[%
0b%
1f%
0j%
1n%
0r%
1v%
0z%
1~%
0$&
1(&
0,&
10&
04&
18&
0<&
1@&
0G&
1K&
0O&
1S&
0W&
1[&
0_&
1c&
0g&
1k&
0o&
1s&
0w&
1{&
0!'
1%'
b10000 >
b100 8
b1010101010101010 +
b1010101010101010 5
b1010101010101010 ?
b1010101010101010 E
b1010101010101010 *"
b1010101010101010 m"
b1010101010101010 R#
b1010101010101010 7$
b1010101010101010 z$
b1010101010101010 _%
b1010101010101010 D&
b100 ,
b100 6
b100 @
1*
14
b100 '
b100 2
b100 =
b101 &
b101 0
b101 ;
17
1-
1!
#410
b100 %
#450
07
0-
0!
#500
0<$
0D$
0L$
0T$
0\$
0d$
0l$
0t$
1!%
1)%
11%
19%
1A%
1I%
1Q%
1Y%
06$
1y$
b100000 >
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
b101 8
1?$
1G$
1O$
1W$
1_$
1g$
1o$
1w$
b1010101010101010 )
b101 ,
b101 6
b101 @
b10 '
b10 2
b10 =
17
1-
1!
#501
1<$
1D$
1L$
1T$
1\$
1d$
1l$
1t$
1=$
1E$
1M$
1U$
1]$
1e$
1m$
1u$
b1010101010101010 5$
#510
b101 %
#550
07
0-
0!
#600
0!%
0)%
01%
09%
0A%
0I%
0Q%
0Y%
0y$
b0 >
b0 B
b0 #
b0 1
b0 <
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
1\%
1T%
1L%
1D%
1<%
14%
1,%
1$%
b110 8
b0 )
b1010101010101010 (
b110 ,
b110 6
b110 @
0*
04
b111 '
b111 2
b111 =
b10 &
b10 0
b10 ;
17
1-
1!
#601
1Y%
1Q%
1I%
1A%
19%
11%
1)%
1!%
1Z%
1R%
1J%
1B%
1:%
12%
1*%
1"%
b1010101010101010 x$
#610
b110 %
#650
07
0-
0!
#700
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
b0 A
b0 "
b0 /
b0 :
b111 8
b1010101010101010 )
b0 (
b111 ,
b111 6
b111 @
b101 '
b101 2
b101 =
b0 &
b0 0
b0 ;
17
1-
1!
#710
b111 %
#750
07
0-
0!
#800
1J
1R
1Z
1b
1j
1r
1z
1$"
1D
b1 >
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
b1000 8
b1010101010101010 (
b0 ,
b0 6
b0 @
1*
14
b101 &
b101 0
b101 ;
17
1-
1!
#810
b1000 %
#850
07
0-
0!
#900
0J
0R
0Z
0b
0j
0r
0z
0$"
0D
b0 >
b0 B
b0 #
b0 1
b0 <
b0 A
b0 "
b0 /
b0 :
b1001 8
1M
1U
1]
1e
1m
1u
1}
1'"
b1 ,
b1 6
b1 @
0*
04
b0 '
b0 2
b0 =
b0 &
b0 0
b0 ;
17
1-
1!
#901
1J
1R
1Z
1b
1j
1r
1z
1$"
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
1K
1S
1[
1c
1k
1s
1{
1%"
b1010101010101010 C
#910
b1001 %
#950
07
0-
0!
#1000
1l"
b100 >
b0 B
b0 #
b0 1
b0 <
b0 A
b0 "
b0 /
b0 :
b1010 8
b0 )
b0 (
b10 ,
b10 6
b10 @
1*
14
b11 '
b11 2
b11 =
b110 &
b110 0
b110 ;
17
1-
1!
#1010
b1010 %
#1050
07
0-
0!
#1100
0l"
b0 >
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
b1011 8
b1010101010101010 )
b11 ,
b11 6
b11 @
0*
04
b101 '
b101 2
b101 =
b11 &
b11 0
b11 ;
17
1-
1!
#1110
b1011 %
#1150
07
0-
0!
#1200
16$
b10000 >
b0 B
b0 #
b0 1
b0 <
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
b1100 8
b0 )
b1010101010101010 (
b100 ,
b100 6
b100 @
1*
14
b111 '
b111 2
b111 =
b101 &
b101 0
b101 ;
17
1-
1!
#1210
b1100 %
#1250
07
0-
0!
#1300
06$
b0 >
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
b1101 8
b1010101010101010 )
b101 ,
b101 6
b101 @
0*
04
b100 '
b100 2
b100 =
b10 &
b10 0
b10 ;
17
1-
1!
#1310
b1101 %
#1350
07
0-
0!
#1400
b0 A
b0 "
b0 /
b0 :
b1110 8
b0 (
b110 ,
b110 6
b110 @
b0 '
b0 2
b0 =
b1 &
b1 0
b1 ;
17
1-
1!
#1410
b1110 %
#1450
07
0-
0!
#1500
b0 B
b0 #
b0 1
b0 <
b1111 8
b0 )
b111 ,
b111 6
b111 @
b110 '
b110 2
b110 =
b11 &
b11 0
b11 ;
17
1-
1!
#1510
b1111 %
#1550
07
0-
0!
#1600
1D
b1 >
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
b10000 8
b1010101010101010 )
b1010101010101010 (
b0 ,
b0 6
b0 @
1*
14
b10 '
b10 2
b10 =
b100 &
b100 0
b100 ;
17
1-
1!
#1610
b10000 %
#1650
07
0-
0!
#1700
1/"
17"
1?"
1G"
1O"
1W"
1_"
1g"
0D
1)"
b10 >
b0 B
b0 #
b0 1
b0 <
b10001 8
b0 )
b1 ,
b1 6
b1 @
b111 '
b111 2
b111 =
b101 &
b101 0
b101 ;
17
1-
1!
#1710
b10001 %
#1750
07
0-
0!
#1800
0r"
0z"
0$#
0,#
04#
0<#
0D#
0L#
0/"
07"
0?"
0G"
0O"
0W"
0_"
0g"
1n"
1v"
1~"
1(#
10#
18#
1@#
1H#
0)"
1l"
1H
0L
1P
0T
1X
0\
1`
0d
1h
0l
1p
0t
1x
0|
1""
0&"
1-"
01"
15"
09"
1="
0A"
1E"
0I"
1M"
0Q"
1U"
0Y"
1]"
0a"
1e"
0i"
1p"
0t"
1x"
0|"
1"#
0&#
1*#
0.#
12#
06#
1:#
0>#
1B#
0F#
1J#
0N#
1U#
0Y#
1]#
0a#
1e#
0i#
1m#
0q#
1u#
0y#
1}#
0#$
1'$
0+$
1/$
03$
1:$
0>$
1B$
0F$
1J$
0N$
1R$
0V$
1Z$
0^$
1b$
0f$
1j$
0n$
1r$
0v$
1}$
0#%
1'%
0+%
1/%
03%
17%
0;%
1?%
0C%
1G%
0K%
1O%
0S%
1W%
0[%
1b%
0f%
1j%
0n%
1r%
0v%
1z%
0~%
1$&
0(&
1,&
00&
14&
08&
1<&
0@&
1G&
0K&
1O&
0S&
1W&
0[&
1_&
0c&
1g&
0k&
1o&
0s&
1w&
0{&
1!'
0%'
b100 >
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
b0 A
b0 "
b0 /
b0 :
1j"
1b"
1Z"
1R"
1J"
1B"
1:"
12"
b10010 8
b1010101010101010 )
b0 (
b101010101010101 +
b101010101010101 5
b101010101010101 ?
b101010101010101 E
b101010101010101 *"
b101010101010101 m"
b101010101010101 R#
b101010101010101 7$
b101010101010101 z$
b101010101010101 _%
b101010101010101 D&
b10 ,
b10 6
b10 @
b101 '
b101 2
b101 =
b110 &
b110 0
b110 ;
17
1-
1!
#1801
1g"
1_"
1W"
1O"
1G"
1?"
17"
1/"
1h"
1`"
1X"
1P"
1H"
1@"
18"
10"
b1010101010101010 ("
#1810
b10010 %
#1850
07
0-
0!
#1900
1r"
1z"
1$#
1,#
14#
1<#
1D#
1L#
0n"
0v"
0~"
0(#
00#
08#
0@#
0H#
1S#
1[#
1c#
1k#
1s#
1{#
1%$
1-$
0l"
1Q#
b1000 >
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
b10011 8
1q"
0u"
1y"
0}"
1##
0'#
1+#
0/#
13#
07#
1;#
0?#
1C#
0G#
1K#
0O#
b101010101010101 (
b11 ,
b11 6
b11 @
b100 '
b100 2
b100 =
b10 &
b10 0
b10 ;
17
1-
1!
#1901
1n"
0r"
1v"
0z"
1~"
0$#
1(#
0,#
10#
04#
18#
0<#
1@#
0D#
1H#
0L#
b101010101010101 A
b101010101010101 "
b101010101010101 /
b101010101010101 :
1o"
0s"
1w"
0{"
1!#
0%#
1)#
0-#
11#
05#
19#
0=#
1A#
0E#
1I#
0M#
b101010101010101 k"
#1910
b10011 %
#1950
07
0-
0!
#2000
0S#
0[#
0c#
0k#
0s#
0{#
0%$
0-$
0Q#
16$
0H
1L
0P
1T
0X
1\
0`
1d
0h
1l
0p
1t
0x
1|
0""
1&"
0-"
11"
05"
19"
0="
1A"
0E"
1I"
0M"
1Q"
0U"
1Y"
0]"
1a"
0e"
1i"
0p"
1t"
0x"
1|"
0"#
1&#
0*#
1.#
02#
16#
0:#
1>#
0B#
1F#
0J#
1N#
0U#
1Y#
0]#
1a#
0e#
1i#
0m#
1q#
0u#
1y#
0}#
1#$
0'$
1+$
0/$
13$
0:$
1>$
0B$
1F$
0J$
1N$
0R$
1V$
0Z$
1^$
0b$
1f$
0j$
1n$
0r$
1v$
0}$
1#%
0'%
1+%
0/%
13%
07%
1;%
0?%
1C%
0G%
1K%
0O%
1S%
0W%
1[%
0b%
1f%
0j%
1n%
0r%
1v%
0z%
1~%
0$&
1(&
0,&
10&
04&
18&
0<&
1@&
0G&
1K&
0O&
1S&
0W&
1[&
0_&
1c&
0g&
1k&
0o&
1s&
0w&
1{&
0!'
1%'
b10000 >
b0 B
b0 #
b0 1
b0 <
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
10$
1($
1~#
1v#
1n#
1f#
1^#
1V#
b10100 8
b0 )
b1010101010101010 (
b1010101010101010 +
b1010101010101010 5
b1010101010101010 ?
b1010101010101010 E
b1010101010101010 *"
b1010101010101010 m"
b1010101010101010 R#
b1010101010101010 7$
b1010101010101010 z$
b1010101010101010 _%
b1010101010101010 D&
b100 ,
b100 6
b100 @
b111 '
b111 2
b111 =
b0 &
b0 0
b0 ;
17
1-
1!
#2001
1-$
1%$
1{#
1s#
1k#
1c#
1[#
1S#
1.$
1&$
1|#
1t#
1l#
1d#
1\#
1T#
b101010101010101 P#
#2010
b10100 %
#2050
07
0-
0!
#2100
06$
1y$
b100000 >
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
b101010101010101 A
b101010101010101 "
b101010101010101 /
b101010101010101 :
b10101 8
b1010101010101010 )
b101010101010101 (
b101 ,
b101 6
b101 @
b1 '
b1 2
b1 =
b11 &
b11 0
b11 ;
17
1-
1!
#2110
b10101 %
#2150
07
0-
0!
#2200
0y$
b0 >
b0 A
b0 "
b0 /
b0 :
b10110 8
b0 (
b110 ,
b110 6
b110 @
0*
04
b111 &
b111 0
b111 ;
17
1-
1!
#2210
b10110 %
#2250
07
0-
0!
#2300
1E&
1M&
1U&
1]&
1e&
1m&
1u&
1}&
1C&
1H
0L
1P
0T
1X
0\
1`
0d
1h
0l
1p
0t
1x
0|
1""
0&"
1-"
01"
15"
09"
1="
0A"
1E"
0I"
1M"
0Q"
1U"
0Y"
1]"
0a"
1e"
0i"
1p"
0t"
1x"
0|"
1"#
0&#
1*#
0.#
12#
06#
1:#
0>#
1B#
0F#
1J#
0N#
1U#
0Y#
1]#
0a#
1e#
0i#
1m#
0q#
1u#
0y#
1}#
0#$
1'$
0+$
1/$
03$
1:$
0>$
1B$
0F$
1J$
0N$
1R$
0V$
1Z$
0^$
1b$
0f$
1j$
0n$
1r$
0v$
1}$
0#%
1'%
0+%
1/%
03%
17%
0;%
1?%
0C%
1G%
0K%
1O%
0S%
1W%
0[%
1b%
0f%
1j%
0n%
1r%
0v%
1z%
0~%
1$&
0(&
1,&
00&
14&
08&
1<&
0@&
1G&
0K&
1O&
0S&
1W&
0[&
1_&
0c&
1g&
0k&
1o&
0s&
1w&
0{&
1!'
0%'
b10000000 >
b101010101010101 A
b101010101010101 "
b101010101010101 /
b101010101010101 :
b10111 8
b101010101010101 (
b101010101010101 +
b101010101010101 5
b101010101010101 ?
b101010101010101 E
b101010101010101 *"
b101010101010101 m"
b101010101010101 R#
b101010101010101 7$
b101010101010101 z$
b101010101010101 _%
b101010101010101 D&
b111 ,
b111 6
b111 @
1*
14
b0 '
b0 2
b0 =
b10 &
b10 0
b10 ;
17
1-
1!
#2310
b10111 %
#2350
07
0-
0!
#2400
0J
0R
0Z
0b
0j
0r
0z
0$"
1F
1N
1V
1^
1f
1n
1v
1~
0E&
0M&
0U&
0]&
0e&
0m&
0u&
0}&
1D
0C&
b1 >
b0 B
b0 #
b0 1
b0 <
1"'
1x&
1p&
1h&
1`&
1X&
1P&
1H&
b11000 8
b0 )
b0 ,
b0 6
b0 @
b110 '
b110 2
b110 =
17
1-
1!
#2401
1}&
1u&
1m&
1e&
1]&
1U&
1M&
1E&
1~&
1v&
1n&
1f&
1^&
1V&
1N&
1F&
b101010101010101 B&
#2410
b11000 %
#2450
07
0-
0!
#2500
1J
1R
1Z
1b
1j
1r
1z
1$"
0F
0N
0V
0^
0f
0n
0v
0~
0D
1)"
0H
1L
0P
1T
0X
1\
0`
1d
0h
1l
0p
1t
0x
1|
0""
1&"
0-"
11"
05"
19"
0="
1A"
0E"
1I"
0M"
1Q"
0U"
1Y"
0]"
1a"
0e"
1i"
0p"
1t"
0x"
1|"
0"#
1&#
0*#
1.#
02#
16#
0:#
1>#
0B#
1F#
0J#
1N#
0U#
1Y#
0]#
1a#
0e#
1i#
0m#
1q#
0u#
1y#
0}#
1#$
0'$
1+$
0/$
13$
0:$
1>$
0B$
1F$
0J$
1N$
0R$
1V$
0Z$
1^$
0b$
1f$
0j$
1n$
0r$
1v$
0}$
1#%
0'%
1+%
0/%
13%
07%
1;%
0?%
1C%
0G%
1K%
0O%
1S%
0W%
1[%
0b%
1f%
0j%
1n%
0r%
1v%
0z%
1~%
0$&
1(&
0,&
10&
04&
18&
0<&
1@&
0G&
1K&
0O&
1S&
0W&
1[&
0_&
1c&
0g&
1k&
0o&
1s&
0w&
1{&
0!'
1%'
b10 >
b101010101010101 B
b101010101010101 #
b101010101010101 1
b101010101010101 <
b11001 8
1I
0M
1Q
0U
1Y
0]
1a
0e
1i
0m
1q
0u
1y
0}
1#"
0'"
b101010101010101 )
b1010101010101010 +
b1010101010101010 5
b1010101010101010 ?
b1010101010101010 E
b1010101010101010 *"
b1010101010101010 m"
b1010101010101010 R#
b1010101010101010 7$
b1010101010101010 z$
b1010101010101010 _%
b1010101010101010 D&
b1 ,
b1 6
b1 @
b11 '
b11 2
b11 =
b111 &
b111 0
b111 ;
17
1-
1!
#2501
1F
0J
1N
0R
1V
0Z
1^
0b
1f
0j
1n
0r
1v
0z
1~
0$"
1G
0K
1O
0S
1W
0[
1_
0c
1g
0k
1o
0s
1w
0{
1!"
0%"
b101010101010101 C
#2510
b11001 %
#2550
07
0-
0!
#2600
0n"
0v"
0~"
0(#
00#
08#
0@#
0H#
1r"
1z"
1$#
1,#
14#
1<#
1D#
1L#
0)"
1l"
b100 >
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
b11010 8
b1010101010101010 )
b10 ,
b10 6
b10 @
b1 '
b1 2
b1 =
b11 &
b11 0
b11 ;
17
1-
1!
#2610
b11010 %
#2650
07
0-
0!
#2700
1n"
1v"
1~"
1(#
10#
18#
1@#
1H#
0r"
0z"
0$#
0,#
04#
0<#
0D#
0L#
0l"
b0 >
b0 B
b0 #
b0 1
b0 <
b11011 8
0q"
1u"
0y"
1}"
0##
1'#
0+#
1/#
03#
17#
0;#
1?#
0C#
1G#
0K#
1O#
b0 )
b11 ,
b11 6
b11 @
0*
04
b110 '
b110 2
b110 =
b0 &
b0 0
b0 ;
17
1-
1!
#2701
0n"
1r"
0v"
1z"
0~"
1$#
0(#
1,#
00#
14#
08#
1<#
0@#
1D#
0H#
1L#
0o"
1s"
0w"
1{"
0!#
1%#
0)#
1-#
01#
15#
09#
1=#
0A#
1E#
0I#
1M#
b1010101010101010 k"
#2710
b11011 %
#2750
07
0-
0!
#2800
16$
b10000 >
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
b11100 8
b1010101010101010 (
b100 ,
b100 6
b100 @
1*
14
b10 &
b10 0
b10 ;
17
1-
1!
#2810
b11100 %
#2850
07
0-
0!
#2900
06$
1y$
b100000 >
b101010101010101 B
b101010101010101 #
b101010101010101 1
b101010101010101 <
b101010101010101 A
b101010101010101 "
b101010101010101 /
b101010101010101 :
b11101 8
b101010101010101 )
b101010101010101 (
b101 ,
b101 6
b101 @
b11 '
b11 2
b11 =
b111 &
b111 0
b111 ;
17
1-
1!
#2910
b11101 %
#2950
07
0-
0!
#3000
0y$
b0 >
b11110 8
b110 ,
b110 6
b110 @
0*
04
17
1-
1!
#3010
b11110 %
#3050
07
0-
0!
#3100
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
b11111 8
b1010101010101010 )
b1010101010101010 (
b111 ,
b111 6
b111 @
b101 '
b101 2
b101 =
b1 &
b1 0
b1 ;
17
1-
1!
#3110
b11111 %
#3150
07
0-
0!
#3200
0F
0N
0V
0^
0f
0n
0v
0~
1J
1R
1Z
1b
1j
1r
1z
1$"
1D
b1 >
b101010101010101 B
b101010101010101 #
b101010101010101 1
b101010101010101 <
b100000 8
b101010101010101 )
b0 ,
b0 6
b0 @
1*
14
b111 '
b111 2
b111 =
b101 &
b101 0
b101 ;
17
1-
1!
#3210
b100000 %
#3250
07
0-
0!
#3300
1F
1N
1V
1^
1f
1n
1v
1~
0J
0R
0Z
0b
0j
0r
0z
0$"
0D
1)"
b10 >
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
b101010101010101 A
b101010101010101 "
b101010101010101 /
b101010101010101 :
b100001 8
0I
1M
0Q
1U
0Y
1]
0a
1e
0i
1m
0q
1u
0y
1}
0#"
1'"
b1010101010101010 )
b1 ,
b1 6
b1 @
b10 '
b10 2
b10 =
b0 &
b0 0
b0 ;
17
1-
1!
#3301
0F
1J
0N
1R
0V
1Z
0^
1b
0f
1j
0n
1r
0v
1z
0~
1$"
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
0G
1K
0O
1S
0W
1[
0_
1c
0g
1k
0o
1s
0w
1{
0!"
1%"
b1010101010101010 C
#3310
b100001 %
#3350
07
0-
0!
#3400
0)"
1l"
b100 >
b100010 8
b10 ,
b10 6
b10 @
b100 &
b100 0
b100 ;
17
1-
1!
#3410
b100010 %
#3450
07
0-
0!
#3500
0S#
0[#
0c#
0k#
0s#
0{#
0%$
0-$
1W#
1_#
1g#
1o#
1w#
1!$
1)$
11$
0l"
1Q#
b1000 >
b0 B
b0 #
b0 1
b0 <
b0 A
b0 "
b0 /
b0 :
b100011 8
b0 )
b0 (
b11 ,
b11 6
b11 @
b110 '
b110 2
b110 =
b110 &
b110 0
b110 ;
17
1-
1!
#3510
b100011 %
#3550
07
0-
0!
#3600
1S#
1[#
1c#
1k#
1s#
1{#
1%$
1-$
0W#
0_#
0g#
0o#
0w#
0!$
0)$
01$
0Q#
16$
b10000 >
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
14$
00$
1,$
0($
1$$
0~#
1z#
0v#
1r#
0n#
1j#
0f#
1b#
0^#
1Z#
0V#
b100100 8
b1010101010101010 )
b100 ,
b100 6
b100 @
b0 '
b0 2
b0 =
17
1-
1!
#3601
11$
0-$
1)$
0%$
1!$
0{#
1w#
0s#
1o#
0k#
1g#
0c#
1_#
0[#
1W#
0S#
12$
0.$
1*$
0&$
1"$
0|#
1x#
0t#
1p#
0l#
1h#
0d#
1`#
0\#
1X#
0T#
b1010101010101010 P#
#3610
b100100 %
#3650
07
0-
0!
#3700
06$
b0 >
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
b100101 8
b1010101010101010 (
b101 ,
b101 6
b101 @
0*
04
b11 '
b11 2
b11 =
b100 &
b100 0
b100 ;
17
1-
1!
#3710
b100101 %
#3750
07
0-
0!
#3800
1d%
1l%
1t%
1|%
1&&
1.&
16&
1>&
1^%
b1000000 >
b100110 8
b110 ,
b110 6
b110 @
1*
14
b101 '
b101 2
b101 =
b11 &
b11 0
b11 ;
17
1-
1!
#3810
b100110 %
#3850
07
0-
0!
#3900
0d%
0l%
0t%
0|%
0&&
0.&
06&
0>&
0^%
1H
0L
1P
0T
1X
0\
1`
0d
1h
0l
1p
0t
1x
0|
1""
0&"
1-"
01"
15"
09"
1="
0A"
1E"
0I"
1M"
0Q"
1U"
0Y"
1]"
0a"
1e"
0i"
1p"
0t"
1x"
0|"
1"#
0&#
1*#
0.#
12#
06#
1:#
0>#
1B#
0F#
1J#
0N#
1U#
0Y#
1]#
0a#
1e#
0i#
1m#
0q#
1u#
0y#
1}#
0#$
1'$
0+$
1/$
03$
1:$
0>$
1B$
0F$
1J$
0N$
1R$
0V$
1Z$
0^$
1b$
0f$
1j$
0n$
1r$
0v$
1}$
0#%
1'%
0+%
1/%
03%
17%
0;%
1?%
0C%
1G%
0K%
1O%
0S%
1W%
0[%
1b%
0f%
1j%
0n%
1r%
0v%
1z%
0~%
1$&
0(&
1,&
00&
14&
08&
1<&
0@&
1G&
0K&
1O&
0S&
1W&
0[&
1_&
0c&
1g&
0k&
1o&
0s&
1w&
0{&
1!'
0%'
b0 >
b0 A
b0 "
b0 /
b0 :
b100111 8
1g%
1o%
1w%
1!&
1)&
11&
19&
1A&
b101010101010101 +
b101010101010101 5
b101010101010101 ?
b101010101010101 E
b101010101010101 *"
b101010101010101 m"
b101010101010101 R#
b101010101010101 7$
b101010101010101 z$
b101010101010101 _%
b101010101010101 D&
b111 ,
b111 6
b111 @
0*
04
b10 '
b10 2
b10 =
b110 &
b110 0
b110 ;
17
1-
1!
#3901
1d%
1l%
1t%
1|%
1&&
1.&
16&
1>&
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
1e%
1m%
1u%
1}%
1'&
1/&
17&
1?&
b1010101010101010 ]%
#3910
b100111 %
#3950
07
0-
0!
#4000
0J
0R
0Z
0b
0j
0r
0z
0$"
1F
1N
1V
1^
1f
1n
1v
1~
1D
b1 >
b101000 8
b0 ,
b0 6
b0 @
1*
14
b100 '
b100 2
b100 =
17
1-
1!
#4010
b101000 %
#4050
07
0-
0!
#4100
1J
1R
1Z
1b
1j
1r
1z
1$"
0F
0N
0V
0^
0f
0n
0v
0~
0D
0H
1L
0P
1T
0X
1\
0`
1d
0h
1l
0p
1t
0x
1|
0""
1&"
0-"
11"
05"
19"
0="
1A"
0E"
1I"
0M"
1Q"
0U"
1Y"
0]"
1a"
0e"
1i"
0p"
1t"
0x"
1|"
0"#
1&#
0*#
1.#
02#
16#
0:#
1>#
0B#
1F#
0J#
1N#
0U#
1Y#
0]#
1a#
0e#
1i#
0m#
1q#
0u#
1y#
0}#
1#$
0'$
1+$
0/$
13$
0:$
1>$
0B$
1F$
0J$
1N$
0R$
1V$
0Z$
1^$
0b$
1f$
0j$
1n$
0r$
1v$
0}$
1#%
0'%
1+%
0/%
13%
07%
1;%
0?%
1C%
0G%
1K%
0O%
1S%
0W%
1[%
0b%
1f%
0j%
1n%
0r%
1v%
0z%
1~%
0$&
1(&
0,&
10&
04&
18&
0<&
1@&
0G&
1K&
0O&
1S&
0W&
1[&
0_&
1c&
0g&
1k&
0o&
1s&
0w&
1{&
0!'
1%'
b0 >
b101001 8
1I
0M
1Q
0U
1Y
0]
1a
0e
1i
0m
1q
0u
1y
0}
1#"
0'"
b101010101010101 )
b1010101010101010 +
b1010101010101010 5
b1010101010101010 ?
b1010101010101010 E
b1010101010101010 *"
b1010101010101010 m"
b1010101010101010 R#
b1010101010101010 7$
b1010101010101010 z$
b1010101010101010 _%
b1010101010101010 D&
b1 ,
b1 6
b1 @
0*
04
b0 '
b0 2
b0 =
b100 &
b100 0
b100 ;
17
1-
1!
#4101
1F
0J
1N
0R
1V
0Z
1^
0b
1f
0j
1n
0r
1v
0z
1~
0$"
b101010101010101 B
b101010101010101 #
b101010101010101 1
b101010101010101 <
1G
0K
1O
0S
1W
0[
1_
0c
1g
0k
1o
0s
1w
0{
1!"
0%"
b101010101010101 C
#4110
b101001 %
#4150
07
0-
0!
#4200
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
b101010101010101 A
b101010101010101 "
b101010101010101 /
b101010101010101 :
b101010 8
b1010101010101010 )
b101010101010101 (
b10 ,
b10 6
b10 @
b110 '
b110 2
b110 =
b111 &
b111 0
b111 ;
17
1-
1!
#4210
b101010 %
#4250
07
0-
0!
#4300
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
b101011 8
b1010101010101010 (
b11 ,
b11 6
b11 @
b1 '
b1 2
b1 =
b101 &
b101 0
b101 ;
17
1-
1!
#4310
b101011 %
#4350
07
0-
0!
#4400
b101100 8
b100 ,
b100 6
b100 @
b101 '
b101 2
b101 =
b10 &
b10 0
b10 ;
17
1-
1!
#4410
b101100 %
#4450
07
0-
0!
#4500
b101101 8
b101 ,
b101 6
b101 @
b10 '
b10 2
b10 =
b11 &
b11 0
b11 ;
17
1-
1!
#4510
b101101 %
#4550
07
0-
0!
#4600
0d%
0l%
0t%
0|%
0&&
0.&
06&
0>&
1`%
1h%
1p%
1x%
1"&
1*&
12&
1:&
1^%
1H
0L
1P
0T
1X
0\
1`
0d
1h
0l
1p
0t
1x
0|
1""
0&"
1-"
01"
15"
09"
1="
0A"
1E"
0I"
1M"
0Q"
1U"
0Y"
1]"
0a"
1e"
0i"
1p"
0t"
1x"
0|"
1"#
0&#
1*#
0.#
12#
06#
1:#
0>#
1B#
0F#
1J#
0N#
1U#
0Y#
1]#
0a#
1e#
0i#
1m#
0q#
1u#
0y#
1}#
0#$
1'$
0+$
1/$
03$
1:$
0>$
1B$
0F$
1J$
0N$
1R$
0V$
1Z$
0^$
1b$
0f$
1j$
0n$
1r$
0v$
1}$
0#%
1'%
0+%
1/%
03%
17%
0;%
1?%
0C%
1G%
0K%
1O%
0S%
1W%
0[%
1b%
0f%
1j%
0n%
1r%
0v%
1z%
0~%
1$&
0(&
1,&
00&
14&
08&
1<&
0@&
1G&
0K&
1O&
0S&
1W&
0[&
1_&
0c&
1g&
0k&
1o&
0s&
1w&
0{&
1!'
0%'
b1000000 >
b101110 8
b101010101010101 +
b101010101010101 5
b101010101010101 ?
b101010101010101 E
b101010101010101 *"
b101010101010101 m"
b101010101010101 R#
b101010101010101 7$
b101010101010101 z$
b101010101010101 _%
b101010101010101 D&
b110 ,
b110 6
b110 @
1*
14
b101 &
b101 0
b101 ;
17
1-
1!
#4610
b101110 %
#4650
07
0-
0!
#4700
1d%
1l%
1t%
1|%
1&&
1.&
16&
1>&
0`%
0h%
0p%
0x%
0"&
0*&
02&
0:&
0^%
0H
1L
0P
1T
0X
1\
0`
1d
0h
1l
0p
1t
0x
1|
0""
1&"
0-"
11"
05"
19"
0="
1A"
0E"
1I"
0M"
1Q"
0U"
1Y"
0]"
1a"
0e"
1i"
0p"
1t"
0x"
1|"
0"#
1&#
0*#
1.#
02#
16#
0:#
1>#
0B#
1F#
0J#
1N#
0U#
1Y#
0]#
1a#
0e#
1i#
0m#
1q#
0u#
1y#
0}#
1#$
0'$
1+$
0/$
13$
0:$
1>$
0B$
1F$
0J$
1N$
0R$
1V$
0Z$
1^$
0b$
1f$
0j$
1n$
0r$
1v$
0}$
1#%
0'%
1+%
0/%
13%
07%
1;%
0?%
1C%
0G%
1K%
0O%
1S%
0W%
1[%
0b%
1f%
0j%
1n%
0r%
1v%
0z%
1~%
0$&
1(&
0,&
10&
04&
18&
0<&
1@&
0G&
1K&
0O&
1S&
0W&
1[&
0_&
1c&
0g&
1k&
0o&
1s&
0w&
1{&
0!'
1%'
b0 >
b101010101010101 B
b101010101010101 #
b101010101010101 1
b101010101010101 <
b101111 8
1c%
0g%
1k%
0o%
1s%
0w%
1{%
0!&
1%&
0)&
1-&
01&
15&
09&
1=&
0A&
b101010101010101 )
b101010101010101 (
b1010101010101010 +
b1010101010101010 5
b1010101010101010 ?
b1010101010101010 E
b1010101010101010 *"
b1010101010101010 m"
b1010101010101010 R#
b1010101010101010 7$
b1010101010101010 z$
b1010101010101010 _%
b1010101010101010 D&
b111 ,
b111 6
b111 @
0*
04
b0 '
b0 2
b0 =
b110 &
b110 0
b110 ;
17
1-
1!
#4701
1`%
0d%
1h%
0l%
1p%
0t%
1x%
0|%
1"&
0&&
1*&
0.&
12&
06&
1:&
0>&
b101010101010101 A
b101010101010101 "
b101010101010101 /
b101010101010101 :
1a%
0e%
1i%
0m%
1q%
0u%
1y%
0}%
1#&
0'&
1+&
0/&
13&
07&
1;&
0?&
b101010101010101 ]%
#4710
b101111 %
#4750
07
0-
0!
#4800
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
b110000 8
b1010101010101010 )
b1010101010101010 (
b0 ,
b0 6
b0 @
b100 '
b100 2
b100 =
b101 &
b101 0
b101 ;
17
1-
1!
#4810
b110000 %
#4850
07
0-
0!
#4900
0/"
07"
0?"
0G"
0O"
0W"
0_"
0g"
1+"
13"
1;"
1C"
1K"
1S"
1["
1c"
1)"
1H
0L
1P
0T
1X
0\
1`
0d
1h
0l
1p
0t
1x
0|
1""
0&"
1-"
01"
15"
09"
1="
0A"
1E"
0I"
1M"
0Q"
1U"
0Y"
1]"
0a"
1e"
0i"
1p"
0t"
1x"
0|"
1"#
0&#
1*#
0.#
12#
06#
1:#
0>#
1B#
0F#
1J#
0N#
1U#
0Y#
1]#
0a#
1e#
0i#
1m#
0q#
1u#
0y#
1}#
0#$
1'$
0+$
1/$
03$
1:$
0>$
1B$
0F$
1J$
0N$
1R$
0V$
1Z$
0^$
1b$
0f$
1j$
0n$
1r$
0v$
1}$
0#%
1'%
0+%
1/%
03%
17%
0;%
1?%
0C%
1G%
0K%
1O%
0S%
1W%
0[%
1b%
0f%
1j%
0n%
1r%
0v%
1z%
0~%
1$&
0(&
1,&
00&
14&
08&
1<&
0@&
1G&
0K&
1O&
0S&
1W&
0[&
1_&
0c&
1g&
0k&
1o&
0s&
1w&
0{&
1!'
0%'
b10 >
b101010101010101 A
b101010101010101 "
b101010101010101 /
b101010101010101 :
b110001 8
b101010101010101 (
b101010101010101 +
b101010101010101 5
b101010101010101 ?
b101010101010101 E
b101010101010101 *"
b101010101010101 m"
b101010101010101 R#
b101010101010101 7$
b101010101010101 z$
b101010101010101 _%
b101010101010101 D&
b1 ,
b1 6
b1 @
1*
14
b11 '
b11 2
b11 =
b110 &
b110 0
b110 ;
17
1-
1!
#4910
b110001 %
#4950
07
0-
0!
#5000
1/"
17"
1?"
1G"
1O"
1W"
1_"
1g"
0+"
03"
0;"
0C"
0K"
0S"
0["
0c"
0)"
1l"
0H
1L
0P
1T
0X
1\
0`
1d
0h
1l
0p
1t
0x
1|
0""
1&"
0-"
11"
05"
19"
0="
1A"
0E"
1I"
0M"
1Q"
0U"
1Y"
0]"
1a"
0e"
1i"
0p"
1t"
0x"
1|"
0"#
1&#
0*#
1.#
02#
16#
0:#
1>#
0B#
1F#
0J#
1N#
0U#
1Y#
0]#
1a#
0e#
1i#
0m#
1q#
0u#
1y#
0}#
1#$
0'$
1+$
0/$
13$
0:$
1>$
0B$
1F$
0J$
1N$
0R$
1V$
0Z$
1^$
0b$
1f$
0j$
1n$
0r$
1v$
0}$
1#%
0'%
1+%
0/%
13%
07%
1;%
0?%
1C%
0G%
1K%
0O%
1S%
0W%
1[%
0b%
1f%
0j%
1n%
0r%
1v%
0z%
1~%
0$&
1(&
0,&
10&
04&
18&
0<&
1@&
0G&
1K&
0O&
1S&
0W&
1[&
0_&
1c&
0g&
1k&
0o&
1s&
0w&
1{&
0!'
1%'
b100 >
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
0j"
1f"
0b"
1^"
0Z"
1V"
0R"
1N"
0J"
1F"
0B"
1>"
0:"
16"
02"
1."
b110010 8
b101010101010101 )
b1010101010101010 (
b1010101010101010 +
b1010101010101010 5
b1010101010101010 ?
b1010101010101010 E
b1010101010101010 *"
b1010101010101010 m"
b1010101010101010 R#
b1010101010101010 7$
b1010101010101010 z$
b1010101010101010 _%
b1010101010101010 D&
b10 ,
b10 6
b10 @
b1 '
b1 2
b1 =
b10 &
b10 0
b10 ;
17
1-
1!
#5001
0g"
1c"
0_"
1["
0W"
1S"
0O"
1K"
0G"
1C"
0?"
1;"
07"
13"
0/"
1+"
b101010101010101 B
b101010101010101 #
b101010101010101 1
b101010101010101 <
0h"
1d"
0`"
1\"
0X"
1T"
0P"
1L"
0H"
1D"
0@"
1<"
08"
14"
00"
1,"
b101010101010101 ("
#5010
b110010 %
#5050
07
0-
0!
#5100
0l"
1Q#
b1000 >
b101010101010101 A
b101010101010101 "
b101010101010101 /
b101010101010101 :
b110011 8
b101010101010101 (
b11 ,
b11 6
b11 @
b0 '
b0 2
b0 =
b110 &
b110 0
b110 ;
17
1-
1!
#5110
b110011 %
#5150
07
0-
0!
#5200
0Q#
16$
b10000 >
b110100 8
b100 ,
b100 6
b100 @
b1 '
b1 2
b1 =
b1 &
b1 0
b1 ;
17
1-
1!
#5210
b110100 %
#5250
07
0-
0!
#5300
06$
b0 >
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
b110101 8
b1010101010101010 )
b1010101010101010 (
b101 ,
b101 6
b101 @
0*
04
b11 '
b11 2
b11 =
b11 &
b11 0
b11 ;
17
1-
1!
#5310
b110101 %
#5350
07
0-
0!
#5400
0`%
0h%
0p%
0x%
0"&
0*&
02&
0:&
1d%
1l%
1t%
1|%
1&&
1.&
16&
1>&
1^%
b1000000 >
b101010101010101 B
b101010101010101 #
b101010101010101 1
b101010101010101 <
b101010101010101 A
b101010101010101 "
b101010101010101 /
b101010101010101 :
b110110 8
b101010101010101 )
b101010101010101 (
b110 ,
b110 6
b110 @
1*
14
b0 '
b0 2
b0 =
b110 &
b110 0
b110 ;
17
1-
1!
#5410
b110110 %
#5450
07
0-
0!
#5500
1`%
1h%
1p%
1x%
1"&
1*&
12&
1:&
0E&
0M&
0U&
0]&
0e&
0m&
0u&
0}&
0d%
0l%
0t%
0|%
0&&
0.&
06&
0>&
1I&
1Q&
1Y&
1a&
1i&
1q&
1y&
1#'
0^%
1C&
b10000000 >
b110111 8
0c%
1g%
0k%
1o%
0s%
1w%
0{%
1!&
0%&
1)&
0-&
11&
05&
19&
0=&
1A&
b1010101010101010 )
b1010101010101010 (
b111 ,
b111 6
b111 @
b110 '
b110 2
b110 =
17
1-
1!
#5501
0`%
1d%
0h%
1l%
0p%
1t%
0x%
1|%
0"&
1&&
0*&
1.&
02&
16&
0:&
1>&
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
0a%
1e%
0i%
1m%
0q%
1u%
0y%
1}%
0#&
1'&
0+&
1/&
03&
17&
0;&
1?&
b1010101010101010 ]%
#5510
b110111 %
#5550
07
0-
0!
#5600
1E&
1M&
1U&
1]&
1e&
1m&
1u&
1}&
0I&
0Q&
0Y&
0a&
0i&
0q&
0y&
0#'
0C&
b0 >
1&'
0"'
1|&
0x&
1t&
0p&
1l&
0h&
1d&
0`&
1\&
0X&
1T&
0P&
1L&
0H&
b111000 8
b0 ,
b0 6
b0 @
0*
04
b101 '
b101 2
b101 =
b10 &
b10 0
b10 ;
17
1-
1!
#5601
1#'
0}&
1y&
0u&
1q&
0m&
1i&
0e&
1a&
0]&
1Y&
0U&
1Q&
0M&
1I&
0E&
1$'
0~&
1z&
0v&
1r&
0n&
1j&
0f&
1b&
0^&
1Z&
0V&
1R&
0N&
1J&
0F&
b1010101010101010 B&
#5610
b111000 %
#5650
07
0-
0!
#5700
1H
0L
1P
0T
1X
0\
1`
0d
1h
0l
1p
0t
1x
0|
1""
0&"
1-"
01"
15"
09"
1="
0A"
1E"
0I"
1M"
0Q"
1U"
0Y"
1]"
0a"
1e"
0i"
1p"
0t"
1x"
0|"
1"#
0&#
1*#
0.#
12#
06#
1:#
0>#
1B#
0F#
1J#
0N#
1U#
0Y#
1]#
0a#
1e#
0i#
1m#
0q#
1u#
0y#
1}#
0#$
1'$
0+$
1/$
03$
1:$
0>$
1B$
0F$
1J$
0N$
1R$
0V$
1Z$
0^$
1b$
0f$
1j$
0n$
1r$
0v$
1}$
0#%
1'%
0+%
1/%
03%
17%
0;%
1?%
0C%
1G%
0K%
1O%
0S%
1W%
0[%
1b%
0f%
1j%
0n%
1r%
0v%
1z%
0~%
1$&
0(&
1,&
00&
14&
08&
1<&
0@&
1G&
0K&
1O&
0S&
1W&
0[&
1_&
0c&
1g&
0k&
1o&
0s&
1w&
0{&
1!'
0%'
b101010101010101 B
b101010101010101 #
b101010101010101 1
b101010101010101 <
b101010101010101 A
b101010101010101 "
b101010101010101 /
b101010101010101 :
b111001 8
b101010101010101 )
b101010101010101 (
b101010101010101 +
b101010101010101 5
b101010101010101 ?
b101010101010101 E
b101010101010101 *"
b101010101010101 m"
b101010101010101 R#
b101010101010101 7$
b101010101010101 z$
b101010101010101 _%
b101010101010101 D&
b1 ,
b1 6
b1 @
b0 '
b0 2
b0 =
b1 &
b1 0
b1 ;
17
1-
1!
#5710
b111001 %
#5750
07
0-
0!
#5800
0H
1L
0P
1T
0X
1\
0`
1d
0h
1l
0p
1t
0x
1|
0""
1&"
0-"
11"
05"
19"
0="
1A"
0E"
1I"
0M"
1Q"
0U"
1Y"
0]"
1a"
0e"
1i"
0p"
1t"
0x"
1|"
0"#
1&#
0*#
1.#
02#
16#
0:#
1>#
0B#
1F#
0J#
1N#
0U#
1Y#
0]#
1a#
0e#
1i#
0m#
1q#
0u#
1y#
0}#
1#$
0'$
1+$
0/$
13$
0:$
1>$
0B$
1F$
0J$
1N$
0R$
1V$
0Z$
1^$
0b$
1f$
0j$
1n$
0r$
1v$
0}$
1#%
0'%
1+%
0/%
13%
07%
1;%
0?%
1C%
0G%
1K%
0O%
1S%
0W%
1[%
0b%
1f%
0j%
1n%
0r%
1v%
0z%
1~%
0$&
1(&
0,&
10&
04&
18&
0<&
1@&
0G&
1K&
0O&
1S&
0W&
1[&
0_&
1c&
0g&
1k&
0o&
1s&
0w&
1{&
0!'
1%'
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
b111010 8
b1010101010101010 )
b1010101010101010 (
b1010101010101010 +
b1010101010101010 5
b1010101010101010 ?
b1010101010101010 E
b1010101010101010 *"
b1010101010101010 m"
b1010101010101010 R#
b1010101010101010 7$
b1010101010101010 z$
b1010101010101010 _%
b1010101010101010 D&
b10 ,
b10 6
b10 @
b111 '
b111 2
b111 =
b11 &
b11 0
b11 ;
17
1-
1!
#5810
b111010 %
#5850
07
0-
0!
#5900
b101010101010101 B
b101010101010101 #
b101010101010101 1
b101010101010101 <
b111011 8
b101010101010101 )
b11 ,
b11 6
b11 @
b1 '
b1 2
b1 =
b100 &
b100 0
b100 ;
17
1-
1!
#5910
b111011 %
#5950
07
0-
0!
#6000
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
b111100 8
b1010101010101010 )
b100 ,
b100 6
b100 @
b110 '
b110 2
b110 =
b111 &
b111 0
b111 ;
17
1-
1!
#6010
b111100 %
#6050
07
0-
0!
#6100
b111101 8
b101 ,
b101 6
b101 @
b101 '
b101 2
b101 =
b10 &
b10 0
b10 ;
17
1-
1!
#6110
b111101 %
#6150
07
0-
0!
#6200
1^%
b1000000 >
b101010101010101 B
b101010101010101 #
b101010101010101 1
b101010101010101 <
b111110 8
b101010101010101 )
b110 ,
b110 6
b110 @
1*
14
b1 '
b1 2
b1 =
17
1-
1!
#6210
b111110 %
#6250
07
0-
0!
#6300
0I&
0Q&
0Y&
0a&
0i&
0q&
0y&
0#'
1d%
1l%
1t%
1|%
1&&
1.&
16&
1>&
1E&
1M&
1U&
1]&
1e&
1m&
1u&
1}&
0^%
1C&
1H
0L
1P
0T
1X
0\
1`
0d
1h
0l
1p
0t
1x
0|
1""
0&"
1-"
01"
15"
09"
1="
0A"
1E"
0I"
1M"
0Q"
1U"
0Y"
1]"
0a"
1e"
0i"
1p"
0t"
1x"
0|"
1"#
0&#
1*#
0.#
12#
06#
1:#
0>#
1B#
0F#
1J#
0N#
1U#
0Y#
1]#
0a#
1e#
0i#
1m#
0q#
1u#
0y#
1}#
0#$
1'$
0+$
1/$
03$
1:$
0>$
1B$
0F$
1J$
0N$
1R$
0V$
1Z$
0^$
1b$
0f$
1j$
0n$
1r$
0v$
1}$
0#%
1'%
0+%
1/%
03%
17%
0;%
1?%
0C%
1G%
0K%
1O%
0S%
1W%
0[%
1b%
0f%
1j%
0n%
1r%
0v%
1z%
0~%
1$&
0(&
1,&
00&
14&
08&
1<&
0@&
1G&
0K&
1O&
0S&
1W&
0[&
1_&
0c&
1g&
0k&
1o&
0s&
1w&
0{&
1!'
0%'
b10000000 >
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
b111111 8
b1010101010101010 )
b101010101010101 +
b101010101010101 5
b101010101010101 ?
b101010101010101 E
b101010101010101 *"
b101010101010101 m"
b101010101010101 R#
b101010101010101 7$
b101010101010101 z$
b101010101010101 _%
b101010101010101 D&
b111 ,
b111 6
b111 @
b11 '
b11 2
b11 =
b11 &
b11 0
b11 ;
17
1-
1!
#6310
b111111 %
#6350
07
0-
0!
#6400
1I&
1Q&
1Y&
1a&
1i&
1q&
1y&
1#'
0E&
0M&
0U&
0]&
0e&
0m&
0u&
0}&
1D
0C&
b1 >
0&'
1"'
0|&
1x&
0t&
1p&
0l&
1h&
0d&
1`&
0\&
1X&
0T&
1P&
0L&
1H&
b1000000 8
b0 ,
b0 6
b0 @
b101 '
b101 2
b101 =
b110 &
b110 0
b110 ;
17
1-
1!
#6401
0#'
1}&
0y&
1u&
0q&
1m&
0i&
1e&
0a&
1]&
0Y&
1U&
0Q&
1M&
0I&
1E&
0$'
1~&
0z&
1v&
0r&
1n&
0j&
1f&
0b&
1^&
0Z&
1V&
0R&
1N&
0J&
1F&
b101010101010101 B&
#6410
b1000000 %
#6450
07
0-
0!
#6500
0+"
03"
0;"
0C"
0K"
0S"
0["
0c"
1F
1N
1V
1^
1f
1n
1v
1~
1/"
17"
1?"
1G"
1O"
1W"
1_"
1g"
0D
1)"
0H
1L
0P
1T
0X
1\
0`
1d
0h
1l
0p
1t
0x
1|
0""
1&"
0-"
11"
05"
19"
0="
1A"
0E"
1I"
0M"
1Q"
0U"
1Y"
0]"
1a"
0e"
1i"
0p"
1t"
0x"
1|"
0"#
1&#
0*#
1.#
02#
16#
0:#
1>#
0B#
1F#
0J#
1N#
0U#
1Y#
0]#
1a#
0e#
1i#
0m#
1q#
0u#
1y#
0}#
1#$
0'$
1+$
0/$
13$
0:$
1>$
0B$
1F$
0J$
1N$
0R$
1V$
0Z$
1^$
0b$
1f$
0j$
1n$
0r$
1v$
0}$
1#%
0'%
1+%
0/%
13%
07%
1;%
0?%
1C%
0G%
1K%
0O%
1S%
0W%
1[%
0b%
1f%
0j%
1n%
0r%
1v%
0z%
1~%
0$&
1(&
0,&
10&
04&
18&
0<&
1@&
0G&
1K&
0O&
1S&
0W&
1[&
0_&
1c&
0g&
1k&
0o&
1s&
0w&
1{&
0!'
1%'
b10 >
b101010101010101 A
b101010101010101 "
b101010101010101 /
b101010101010101 :
b1000001 8
b101010101010101 (
b1010101010101010 +
b1010101010101010 5
b1010101010101010 ?
b1010101010101010 E
b1010101010101010 *"
b1010101010101010 m"
b1010101010101010 R#
b1010101010101010 7$
b1010101010101010 z$
b1010101010101010 _%
b1010101010101010 D&
b1 ,
b1 6
b1 @
b110 '
b110 2
b110 =
b0 &
b0 0
b0 ;
17
1-
1!
#6510
b1000001 %
#6550
07
0-
0!
#6600
1+"
13"
1;"
1C"
1K"
1S"
1["
1c"
0/"
07"
0?"
0G"
0O"
0W"
0_"
0g"
0)"
1l"
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
b100 >
1j"
0f"
1b"
0^"
1Z"
0V"
1R"
0N"
1J"
0F"
1B"
0>"
1:"
06"
12"
0."
b1000010 8
b1010101010101010 (
b10 &
b10 0
b10 ;
b10 ,
b10 6
b10 @
b101 '
b101 2
b101 =
17
1-
1!
#6601
1g"
0c"
1_"
0["
1W"
0S"
1O"
0K"
1G"
0C"
1?"
0;"
17"
03"
1/"
0+"
1h"
0d"
1`"
0\"
1X"
0T"
1P"
0L"
1H"
0D"
1@"
0<"
18"
04"
10"
0,"
b1010101010101010 ("
#6610
b1000010 %
#6650
07
0-
0!
#6700
0l"
1Q#
b1000 >
b1000011 8
b11 ,
b11 6
b11 @
1*
14
b11 &
b11 0
b11 ;
17
1-
1!
#6710
b1000011 %
#6750
07
0-
0!
#6800
0Q#
16$
b10000 >
b1000100 8
b100 ,
b100 6
b100 @
b110 '
b110 2
b110 =
b100 &
b100 0
b100 ;
17
1-
1!
#6810
b1000100 %
#6850
07
0-
0!
#6900
06$
1y$
b100000 >
b1000101 8
b101 ,
b101 6
b101 @
1*
14
b11 '
b11 2
b11 =
b101 &
b101 0
b101 ;
17
1-
1!
#6910
b1000101 %
#6950
07
0-
0!
#7000
0y$
1^%
b1000000 >
b1000110 8
b110 ,
b110 6
b110 @
b100 '
b100 2
b100 =
b110 &
b110 0
b110 ;
17
1-
1!
#7010
b1000110 %
#7050
07
0-
0!
#7100
0E&
0M&
0U&
0]&
0e&
0m&
0u&
0}&
1I&
1Q&
1Y&
1a&
1i&
1q&
1y&
1#'
0^%
1C&
b10000000 >
b101010101010101 B
b101010101010101 #
b101010101010101 1
b101010101010101 <
b101010101010101 A
b101010101010101 "
b101010101010101 /
b101010101010101 :
b1000111 8
b101010101010101 )
b101010101010101 (
b111 ,
b111 6
b111 @
b0 '
b0 2
b0 =
b111 &
b111 0
b111 ;
17
1-
1!
#7110
b1000111 %
#7150
07
0-
0!
#7200
0F
0N
0V
0^
0f
0n
0v
0~
1E&
1M&
1U&
1]&
1e&
1m&
1u&
1}&
1J
1R
1Z
1b
1j
1r
1z
1$"
0I&
0Q&
0Y&
0a&
0i&
0q&
0y&
0#'
1D
0C&
b1 >
1&'
0"'
1|&
0x&
1t&
0p&
1l&
0h&
1d&
0`&
1\&
0X&
1T&
0P&
1L&
0H&
b1001000 8
b0 ,
b0 6
b0 @
b0 '
b0 2
b0 =
b0 &
b0 0
b0 ;
17
1-
1!
#7201
1#'
0}&
1y&
0u&
1q&
0m&
1i&
0e&
1a&
0]&
1Y&
0U&
1Q&
0M&
1I&
0E&
1$'
0~&
1z&
0v&
1r&
0n&
1j&
0f&
1b&
0^&
1Z&
0V&
1R&
0N&
1J&
0F&
b1010101010101010 B&
#7210
b1001000 %
#7250
07
0-
0!
#7300
1F
1N
1V
1^
1f
1n
1v
1~
0J
0R
0Z
0b
0j
0r
0z
0$"
0D
1)"
b10 >
b1010101010101010 B
b1010101010101010 #
b1010101010101010 1
b1010101010101010 <
b1010101010101010 A
b1010101010101010 "
b1010101010101010 /
b1010101010101010 :
b1001001 8
0I
1M
0Q
1U
0Y
1]
0a
1e
0i
1m
0q
1u
0y
1}
0#"
1'"
b1010101010101010 )
b1010101010101010 (
b1 ,
b1 6
b1 @
b1 '
b1 2
b1 =
b1 &
b1 0
b1 ;
17
1-
1!
#7301
0F
1J
0N
1R
0V
1Z
0^
1b
0f
1j
0n
1r
0v
1z
0~
1$"
0G
1K
0O
1S
0W
1[
0_
1c
0g
1k
0o
1s
0w
1{
0!"
1%"
b1010101010101010 C
#7310
b1001001 %
#7350
07
0-
0!
#7400
0)"
1l"
b100 >
b1001010 8
b10 ,
b10 6
b10 @
1*
14
b10 '
b10 2
b10 =
b10 &
b10 0
b10 ;
17
1-
1!
#7410
b1001010 %
#7450
07
0-
0!
#7500
0l"
1Q#
b1000 >
b1001011 8
b11 ,
b11 6
b11 @
b11 '
b11 2
b11 =
b11 &
b11 0
b11 ;
17
1-
1!
#7510
b1001011 %
#7550
07
0-
0!
#7600
0Q#
16$
b10000 >
b1001100 8
b100 &
b100 0
b100 ;
b100 ,
b100 6
b100 @
b100 '
b100 2
b100 =
17
1-
1!
#7610
b1001100 %
#7650
07
0-
0!
#7700
06$
1y$
b100000 >
b1001101 8
b101 &
b101 0
b101 ;
b101 ,
b101 6
b101 @
b101 '
b101 2
b101 =
17
1-
1!
#7710
b1001101 %
#7750
07
0-
0!
#7800
0d%
0l%
0t%
0|%
0&&
0.&
06&
0>&
1!%
1)%
11%
19%
1A%
1I%
1Q%
1Y%
1`%
1h%
1p%
1x%
1"&
1*&
12&
1:&
0y$
1^%
1H
0L
1P
0T
1X
0\
1`
0d
1h
0l
1p
0t
1x
0|
1""
0&"
1-"
01"
15"
09"
1="
0A"
1E"
0I"
1M"
0Q"
1U"
0Y"
1]"
0a"
1e"
0i"
1p"
0t"
1x"
0|"
1"#
0&#
1*#
0.#
12#
06#
1:#
0>#
1B#
0F#
1J#
0N#
1U#
0Y#
1]#
0a#
1e#
0i#
1m#
0q#
1u#
0y#
1}#
0#$
1'$
0+$
1/$
03$
1:$
0>$
1B$
0F$
1J$
0N$
1R$
0V$
1Z$
0^$
1b$
0f$
1j$
0n$
1r$
0v$
1}$
0#%
1'%
0+%
1/%
03%
17%
0;%
1?%
0C%
1G%
0K%
1O%
0S%
1W%
0[%
1b%
0f%
1j%
0n%
1r%
0v%
1z%
0~%
1$&
0(&
1,&
00&
14&
08&
1<&
0@&
1G&
0K&
1O&
0S&
1W&
0[&
1_&
0c&
1g&
0k&
1o&
0s&
1w&
0{&
1!'
0%'
b1000000 >
b1001110 8
b101010101010101 +
b101010101010101 5
b101010101010101 ?
b101010101010101 E
b101010101010101 *"
b101010101010101 m"
b101010101010101 R#
b101010101010101 7$
b101010101010101 z$
b101010101010101 _%
b101010101010101 D&
b110 ,
b110 6
b110 @
b110 '
b110 2
b110 =
b110 &
b110 0
b110 ;
17
1-
1!
#7810
b1001110 %
#7850
07
0-
0!
#7900
1d%
1l%
1t%
1|%
1&&
1.&
16&
1>&
0`%
0h%
0p%
0x%
0"&
0*&
02&
0:&
0^%
1C&
0H
1L
0P
1T
0X
1\
0`
1d
0h
1l
0p
1t
0x
1|
0""
1&"
0-"
11"
05"
19"
0="
1A"
0E"
1I"
0M"
1Q"
0U"
1Y"
0]"
1a"
0e"
1i"
0p"
1t"
0x"
1|"
0"#
1&#
0*#
1.#
02#
16#
0:#
1>#
0B#
1F#
0J#
1N#
0U#
1Y#
0]#
1a#
0e#
1i#
0m#
1q#
0u#
1y#
0}#
1#$
0'$
1+$
0/$
13$
0:$
1>$
0B$
1F$
0J$
1N$
0R$
1V$
0Z$
1^$
0b$
1f$
0j$
1n$
0r$
1v$
0}$
1#%
0'%
1+%
0/%
13%
07%
1;%
0?%
1C%
0G%
1K%
0O%
1S%
0W%
1[%
0b%
1f%
0j%
1n%
0r%
1v%
0z%
1~%
0$&
1(&
0,&
10&
04&
18&
0<&
1@&
0G&
1K&
0O&
1S&
0W&
1[&
0_&
1c&
0g&
1k&
0o&
1s&
0w&
1{&
0!'
1%'
b10000000 >
b1001111 8
1c%
0g%
1k%
0o%
1s%
0w%
1{%
0!&
1%&
0)&
1-&
01&
15&
09&
1=&
0A&
b1010101010101010 +
b1010101010101010 5
b1010101010101010 ?
b1010101010101010 E
b1010101010101010 *"
b1010101010101010 m"
b1010101010101010 R#
b1010101010101010 7$
b1010101010101010 z$
b1010101010101010 _%
b1010101010101010 D&
b111 ,
b111 6
b111 @
1*
14
b111 '
b111 2
b111 =
b111 &
b111 0
b111 ;
17
1-
1!
#7901
1`%
0d%
1h%
0l%
1p%
0t%
1x%
0|%
1"&
0&&
1*&
0.&
12&
06&
1:&
0>&
1a%
0e%
1i%
0m%
1q%
0u%
1y%
0}%
1#&
0'&
1+&
0/&
13&
07&
1;&
0?&
b101010101010101 ]%
#7910
b1001111 %
#7950
07
0-
0!
#8000
1D
0C&
b1 >
b1010000 8
b0 ,
b0 6
b0 @
1*
14
b0 '
b0 2
b0 =
b0 &
b0 0
b0 ;
17
1-
1!
#8010
b1010000 %
#8050
07
0-
0!
#8100
0D
1)"
b10 >
b1010001 8
b1 &
b1 0
b1 ;
b1 ,
b1 6
b1 @
1*
14
b1 '
b1 2
b1 =
17
1-
1!
#8110
b1010001 %
