

================================================================
== Vitis HLS Report for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5'
================================================================
* Date:           Thu May 29 09:36:50 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1_VITIS_LOOP_105_2  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1245|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        4|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    219|    -|
|Register         |        -|    -|     459|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|     459|   1484|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U406  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |inputBuf_U    |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg  |        1|  0|   0|    0|    48|   32|     1|         1536|
    |inputBuf_1_U  |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg  |        1|  0|   0|    0|    48|   32|     1|         1536|
    |inputBuf_2_U  |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg  |        1|  0|   0|    0|    48|   32|     1|         1536|
    |inputBuf_3_U  |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg  |        1|  0|   0|    0|    48|   32|     1|         1536|
    +--------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                                                                  |        4|  0|   0|    0|   192|  128|     4|         6144|
    +--------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_398_p2                 |         +|   0|  0|  51|          44|           1|
    |add_ln105_fu_410_p2                 |         +|   0|  0|  12|          12|           1|
    |add_ln124_1_fu_500_p2               |         +|   0|  0|  10|           2|           2|
    |add_ln128_fu_514_p2                 |         +|   0|  0|  13|           4|           4|
    |count_simd_1_fu_542_p2              |         +|   0|  0|  39|          32|           1|
    |counter_internal_block_2_fu_741_p2  |         +|   0|  0|  39|          32|           1|
    |current_line_in_block_fu_528_p2     |         +|   0|  0|  14|           6|           6|
    |grp_fu_287_p2                       |         +|   0|  0|  39|          32|           1|
    |grp_fu_299_p2                       |         +|   0|  0|  39|          32|           1|
    |grp_fu_304_p2                       |         +|   0|  0|  39|          32|           1|
    |inp_fu_766_p2                       |         +|   0|  0|  39|          32|           1|
    |k_x_1_fu_559_p2                     |         +|   0|  0|  39|          32|           1|
    |k_y_1_fu_490_p2                     |         +|   0|  0|  39|          32|           1|
    |ofm_x_1_fu_605_p2                   |         +|   0|  0|  39|          32|           1|
    |ofm_y_1_fu_640_p2                   |         +|   0|  0|  39|          32|           1|
    |and_ln153_fu_705_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0                        |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4    |       and|   0|  0|   2|           1|           1|
    |ap_condition_729                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_733                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_736                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_739                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_742                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_745                    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op170_load_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op175_read_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op181_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op183_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op185_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op187_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op195_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op197_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op199_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op201_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op203_write_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op81_load_state3       |       and|   0|  0|   2|           1|           1|
    |grp_fu_293_p2                       |      icmp|   0|  0|  39|          32|           6|
    |grp_fu_309_p2                       |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln104_fu_393_p2                |      icmp|   0|  0|  51|          44|          44|
    |icmp_ln105_fu_404_p2                |      icmp|   0|  0|  12|          12|          10|
    |icmp_ln107_fu_466_p2                |      icmp|   0|  0|  39|          32|           8|
    |icmp_ln123_fu_472_p2                |      icmp|   0|  0|  39|          32|           9|
    |icmp_ln132_fu_548_p2                |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln135_fu_565_p2                |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln138_fu_581_p2                |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln141_fu_611_p2                |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln144_fu_646_p2                |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln153_1_fu_699_p2              |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln153_fu_693_p2                |      icmp|   0|  0|  39|          32|           6|
    |icmp_ln172_fu_747_p2                |      icmp|   0|  0|  39|          32|           9|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3    |        or|   0|  0|   2|           1|           1|
    |counter_internal_block_3_fu_753_p3  |    select|   0|  0|  32|           1|           1|
    |grp_fu_315_p3                       |    select|   0|  0|  32|           1|           1|
    |i_fu_416_p3                         |    select|   0|  0|  12|           1|           1|
    |inp_3_fu_652_p3                     |    select|   0|  0|  32|           1|           1|
    |ofm_y_2_fu_660_p3                   |    select|   0|  0|  32|           1|           1|
    |select_ln98_fu_450_p3               |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|1245|         860|         171|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3        |   9|          2|    1|          2|
    |convInp_i17_blk_n              |   9|          2|    1|          2|
    |count_simd_fu_110              |   9|          2|   32|         64|
    |counter_internal_block_fu_118  |   9|          2|   32|         64|
    |current_block_write_1_fu_106   |   9|          2|   32|         64|
    |current_line_1_fu_114          |   9|          2|   32|         64|
    |i_011_fu_78                    |   9|          2|   12|         24|
    |indvar_flatten_fu_82           |   9|          2|   44|         88|
    |inp_1_fu_94                    |  14|          3|   32|         96|
    |inputBuf_1_address0            |  14|          3|    6|         18|
    |inputBuf_2_address0            |  14|          3|    6|         18|
    |inputBuf_3_address0            |  14|          3|    6|         18|
    |inputBuf_address0              |  14|          3|    6|         18|
    |k_x_fu_102                     |   9|          2|   32|         64|
    |k_y_fu_98                      |   9|          2|   32|         64|
    |ofm_x_fu_90                    |   9|          2|   32|         64|
    |ofm_y_fu_86                    |   9|          2|   32|         64|
    |read_block_1_fu_74             |  14|          3|   32|         96|
    |wa_in_i1518_blk_n              |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 219|         48|  405|        898|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln124_1_reg_978               |   2|   0|    2|          0|
    |and_ln153_reg_1015                |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |count_simd_fu_110                 |  32|   0|   32|          0|
    |counter_internal_block_fu_118     |  32|   0|   32|          0|
    |current_block_write_1_fu_106      |  32|   0|   32|          0|
    |current_line_1_fu_114             |  32|   0|   32|          0|
    |i_011_fu_78                       |  12|   0|   12|          0|
    |icmp_ln104_reg_957                |   1|   0|    1|          0|
    |icmp_ln105_reg_961                |   1|   0|    1|          0|
    |icmp_ln107_reg_970                |   1|   0|    1|          0|
    |icmp_ln107_reg_970_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln123_reg_974                |   1|   0|    1|          0|
    |icmp_ln123_reg_974_pp0_iter3_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_82              |  44|   0|   44|          0|
    |inp_1_fu_94                       |  32|   0|   32|          0|
    |k_x_fu_102                        |  32|   0|   32|          0|
    |k_y_fu_98                         |  32|   0|   32|          0|
    |ofm_x_fu_90                       |  32|   0|   32|          0|
    |ofm_y_fu_86                       |  32|   0|   32|          0|
    |p_0_reg_1025                      |  32|   0|   32|          0|
    |read_block_1_fu_74                |  32|   0|   32|          0|
    |reg_323                           |  32|   0|   32|          0|
    |trunc_ln98_reg_966                |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 459|   0|  459|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5|  return value|
|wa_in_i1518_dout            |   in|   32|     ap_fifo|                                                             wa_in_i1518|       pointer|
|wa_in_i1518_num_data_valid  |   in|    3|     ap_fifo|                                                             wa_in_i1518|       pointer|
|wa_in_i1518_fifo_cap        |   in|    3|     ap_fifo|                                                             wa_in_i1518|       pointer|
|wa_in_i1518_empty_n         |   in|    1|     ap_fifo|                                                             wa_in_i1518|       pointer|
|wa_in_i1518_read            |  out|    1|     ap_fifo|                                                             wa_in_i1518|       pointer|
|convInp_i17_din             |  out|   32|     ap_fifo|                                                             convInp_i17|       pointer|
|convInp_i17_num_data_valid  |   in|    3|     ap_fifo|                                                             convInp_i17|       pointer|
|convInp_i17_fifo_cap        |   in|    3|     ap_fifo|                                                             convInp_i17|       pointer|
|convInp_i17_full_n          |   in|    1|     ap_fifo|                                                             convInp_i17|       pointer|
|convInp_i17_write           |  out|    1|     ap_fifo|                                                             convInp_i17|       pointer|
|bound                       |   in|   44|     ap_none|                                                                   bound|        scalar|
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%read_block_1 = alloca i32 1" [../slidingwindow.h:101]   --->   Operation 7 'alloca' 'read_block_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_011 = alloca i32 1" [../slidingwindow.h:105]   --->   Operation 8 'alloca' 'i_011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ofm_y = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 10 'alloca' 'ofm_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ofm_x = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 11 'alloca' 'ofm_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%inp_1 = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 12 'alloca' 'inp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k_y = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 13 'alloca' 'k_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k_x = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 14 'alloca' 'k_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%current_block_write_1 = alloca i32 1" [../slidingwindow.h:98]   --->   Operation 15 'alloca' 'current_block_write_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%count_simd = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 16 'alloca' 'count_simd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%current_line_1 = alloca i32 1" [../slidingwindow.h:100]   --->   Operation 17 'alloca' 'current_line_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%counter_internal_block = alloca i32 1" [../slidingwindow.h:97]   --->   Operation 18 'alloca' 'counter_internal_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wa_in_i1518, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convInp_i17, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bound_read = read i44 @_ssdm_op_Read.ap_auto.i44, i44 %bound"   --->   Operation 21 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%inputBuf = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 22 'alloca' 'inputBuf' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%inputBuf_1 = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 23 'alloca' 'inputBuf_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%inputBuf_2 = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 24 'alloca' 'inputBuf_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%inputBuf_3 = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 25 'alloca' 'inputBuf_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 0, i32 %counter_internal_block" [../slidingwindow.h:97]   --->   Operation 26 'store' 'store_ln97' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 0, i32 %current_line_1" [../slidingwindow.h:100]   --->   Operation 27 'store' 'store_ln100' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %count_simd" [../slidingwindow.h:102]   --->   Operation 28 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.70ns)   --->   "%store_ln98 = store i32 0, i32 %current_block_write_1" [../slidingwindow.h:98]   --->   Operation 29 'store' 'store_ln98' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 30 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_y" [../slidingwindow.h:102]   --->   Operation 31 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.70ns)   --->   "%store_ln102 = store i32 0, i32 %inp_1" [../slidingwindow.h:102]   --->   Operation 32 'store' 'store_ln102' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %ofm_x" [../slidingwindow.h:102]   --->   Operation 33 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %ofm_y" [../slidingwindow.h:102]   --->   Operation 34 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i44 0, i44 %indvar_flatten"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln105 = store i12 0, i12 %i_011" [../slidingwindow.h:105]   --->   Operation 36 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 0, i32 %read_block_1" [../slidingwindow.h:101]   --->   Operation 37 'store' 'store_ln101' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.57>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i_31 = load i12 %i_011" [../slidingwindow.h:105]   --->   Operation 39 'load' 'i_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i44 %indvar_flatten" [../slidingwindow.h:104]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.98ns)   --->   "%icmp_ln104 = icmp_eq  i44 %indvar_flatten_load, i44 %bound_read" [../slidingwindow.h:104]   --->   Operation 41 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 2.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.98ns)   --->   "%add_ln104 = add i44 %indvar_flatten_load, i44 1" [../slidingwindow.h:104]   --->   Operation 42 'add' 'add_ln104' <Predicate = true> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc77, void %for.end79.loopexit.exitStub" [../slidingwindow.h:104]   --->   Operation 43 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.54ns)   --->   "%icmp_ln105 = icmp_eq  i12 %i_31, i12 3744" [../slidingwindow.h:105]   --->   Operation 44 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.54ns)   --->   "%add_ln105 = add i12 %i_31, i12 1" [../slidingwindow.h:105]   --->   Operation 45 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.69ns)   --->   "%i = select i1 %icmp_ln105, i12 1, i12 %add_ln105" [../slidingwindow.h:105]   --->   Operation 46 'select' 'i' <Predicate = (!icmp_ln104)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln104 = store i44 %add_ln104, i44 %indvar_flatten" [../slidingwindow.h:104]   --->   Operation 47 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln105 = store i12 %i, i12 %i_011" [../slidingwindow.h:105]   --->   Operation 48 'store' 'store_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.body4" [../slidingwindow.h:105]   --->   Operation 49 'br' 'br_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.67>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%inp_2 = load i32 %inp_1" [../slidingwindow.h:112]   --->   Operation 50 'load' 'inp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%current_block_write_2 = load i32 %current_block_write_1" [../slidingwindow.h:98]   --->   Operation 51 'load' 'current_block_write_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%counter_internal_block_1 = load i32 %counter_internal_block" [../slidingwindow.h:171]   --->   Operation 52 'load' 'counter_internal_block_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%read_block_1_load = load i32 %read_block_1" [../slidingwindow.h:98]   --->   Operation 53 'load' 'read_block_1_load' <Predicate = (!icmp_ln104 & !icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%count_simd_load = load i32 %count_simd" [../slidingwindow.h:105]   --->   Operation 54 'load' 'count_simd_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_104_1_VITIS_LOOP_105_2_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.69ns)   --->   "%select_ln98 = select i1 %icmp_ln105, i32 0, i32 %read_block_1_load" [../slidingwindow.h:98]   --->   Operation 56 'select' 'select_ln98' <Predicate = (!icmp_ln104)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i32 %count_simd_load" [../slidingwindow.h:105]   --->   Operation 57 'trunc' 'trunc_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../slidingwindow.h:106]   --->   Operation 58 'specpipeline' 'specpipeline_ln106' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i32 %current_block_write_2" [../slidingwindow.h:98]   --->   Operation 59 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.55ns)   --->   "%icmp_ln107 = icmp_ult  i32 %inp_2, i32 144" [../slidingwindow.h:107]   --->   Operation 60 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln104)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %if.else, void %if.then" [../slidingwindow.h:107]   --->   Operation 61 'br' 'br_ln107' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (2.55ns)   --->   "%icmp_ln123 = icmp_ult  i32 %counter_internal_block_1, i32 359" [../slidingwindow.h:123]   --->   Operation 62 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %if.end51, void %if.then17" [../slidingwindow.h:123]   --->   Operation 63 'br' 'br_ln123' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%ofm_x_load = load i32 %ofm_x" [../slidingwindow.h:128]   --->   Operation 64 'load' 'ofm_x_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%k_y_load = load i32 %k_y" [../slidingwindow.h:124]   --->   Operation 65 'load' 'k_y_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%k_x_load = load i32 %k_x" [../slidingwindow.h:128]   --->   Operation 66 'load' 'k_x_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%count_simd_load_1 = load i32 %count_simd" [../slidingwindow.h:131]   --->   Operation 67 'load' 'count_simd_load_1' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (2.55ns)   --->   "%k_y_1 = add i32 %k_y_load, i32 1" [../slidingwindow.h:124]   --->   Operation 68 'add' 'k_y_1' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i32 %k_y_1" [../slidingwindow.h:124]   --->   Operation 69 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.56ns)   --->   "%add_ln124_1 = add i2 %trunc_ln124, i2 %trunc_ln98" [../slidingwindow.h:124]   --->   Operation 70 'add' 'add_ln124_1' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i32 %k_x_load" [../slidingwindow.h:128]   --->   Operation 71 'trunc' 'trunc_ln128' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln128_1 = trunc i32 %ofm_x_load" [../slidingwindow.h:128]   --->   Operation 72 'trunc' 'trunc_ln128_1' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.73ns)   --->   "%add_ln128 = add i4 %trunc_ln128_1, i4 %trunc_ln128" [../slidingwindow.h:128]   --->   Operation 73 'add' 'add_ln128' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %add_ln128, i2 0" [../slidingwindow.h:128]   --->   Operation 74 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.82ns)   --->   "%current_line_in_block = add i6 %shl_ln, i6 %trunc_ln105" [../slidingwindow.h:128]   --->   Operation 75 'add' 'current_line_in_block' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i6 %current_line_in_block" [../slidingwindow.h:129]   --->   Operation 76 'zext' 'zext_ln129' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%inputBuf_addr_1 = getelementptr i32 %inputBuf, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 77 'getelementptr' 'inputBuf_addr_1' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%inputBuf_1_addr_1 = getelementptr i32 %inputBuf_1, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 78 'getelementptr' 'inputBuf_1_addr_1' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%inputBuf_2_addr_1 = getelementptr i32 %inputBuf_2, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 79 'getelementptr' 'inputBuf_2_addr_1' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%inputBuf_3_addr_1 = getelementptr i32 %inputBuf_3, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 80 'getelementptr' 'inputBuf_3_addr_1' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (3.25ns)   --->   "%inputBuf_load = load i6 %inputBuf_addr_1" [../slidingwindow.h:129]   --->   Operation 81 'load' 'inputBuf_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 82 [2/2] (3.25ns)   --->   "%inputBuf_1_load = load i6 %inputBuf_1_addr_1" [../slidingwindow.h:129]   --->   Operation 82 'load' 'inputBuf_1_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 83 [2/2] (3.25ns)   --->   "%inputBuf_2_load = load i6 %inputBuf_2_addr_1" [../slidingwindow.h:129]   --->   Operation 83 'load' 'inputBuf_2_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 84 [2/2] (3.25ns)   --->   "%inputBuf_3_load = load i6 %inputBuf_3_addr_1" [../slidingwindow.h:129]   --->   Operation 84 'load' 'inputBuf_3_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 85 [1/1] (2.55ns)   --->   "%count_simd_1 = add i32 %count_simd_load_1, i32 1" [../slidingwindow.h:131]   --->   Operation 85 'add' 'count_simd_1' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (2.55ns)   --->   "%icmp_ln132 = icmp_eq  i32 %count_simd_1, i32 4" [../slidingwindow.h:132]   --->   Operation 86 'icmp' 'icmp_ln132' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %if.then17.if.end51_crit_edge, void %if.then33" [../slidingwindow.h:132]   --->   Operation 87 'br' 'br_ln132' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %count_simd_1, i32 %count_simd" [../slidingwindow.h:102]   --->   Operation 88 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & !icmp_ln132)> <Delay = 1.58>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln132 = br void %if.end51" [../slidingwindow.h:132]   --->   Operation 89 'br' 'br_ln132' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & !icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (2.55ns)   --->   "%k_x_1 = add i32 %k_x_load, i32 1" [../slidingwindow.h:134]   --->   Operation 90 'add' 'k_x_1' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (2.55ns)   --->   "%icmp_ln135 = icmp_eq  i32 %k_x_1, i32 3" [../slidingwindow.h:135]   --->   Operation 91 'icmp' 'icmp_ln135' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %if.then33.if.end51_crit_edge, void %if.then36" [../slidingwindow.h:135]   --->   Operation 92 'br' 'br_ln135' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %count_simd" [../slidingwindow.h:102]   --->   Operation 93 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & !icmp_ln135)> <Delay = 1.58>
ST_3 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %k_x_1, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 94 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & !icmp_ln135)> <Delay = 1.58>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln135 = br void %if.end51" [../slidingwindow.h:135]   --->   Operation 95 'br' 'br_ln135' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & !icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.55ns)   --->   "%icmp_ln138 = icmp_eq  i32 %k_y_1, i32 3" [../slidingwindow.h:138]   --->   Operation 96 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %if.then36.if.end51_crit_edge, void %if.then39" [../slidingwindow.h:138]   --->   Operation 97 'br' 'br_ln138' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %count_simd" [../slidingwindow.h:102]   --->   Operation 98 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & !icmp_ln138)> <Delay = 1.58>
ST_3 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 99 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & !icmp_ln138)> <Delay = 1.58>
ST_3 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %k_y_1, i32 %k_y" [../slidingwindow.h:102]   --->   Operation 100 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & !icmp_ln138)> <Delay = 1.58>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln138 = br void %if.end51" [../slidingwindow.h:138]   --->   Operation 101 'br' 'br_ln138' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & !icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%ofm_x_load_1 = load i32 %ofm_x" [../slidingwindow.h:140]   --->   Operation 102 'load' 'ofm_x_load_1' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (2.55ns)   --->   "%ofm_x_1 = add i32 %ofm_x_load_1, i32 1" [../slidingwindow.h:140]   --->   Operation 103 'add' 'ofm_x_1' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (2.55ns)   --->   "%icmp_ln141 = icmp_eq  i32 %ofm_x_1, i32 10" [../slidingwindow.h:141]   --->   Operation 104 'icmp' 'icmp_ln141' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_y" [../slidingwindow.h:102]   --->   Operation 105 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138)> <Delay = 1.58>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %if.then39.if.end51_crit_edge, void %if.then42" [../slidingwindow.h:141]   --->   Operation 106 'br' 'br_ln141' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %count_simd" [../slidingwindow.h:102]   --->   Operation 107 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & !icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 108 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & !icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %ofm_x_1, i32 %ofm_x" [../slidingwindow.h:102]   --->   Operation 109 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & !icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln141 = br void %if.end51" [../slidingwindow.h:141]   --->   Operation 110 'br' 'br_ln141' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & !icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%ofm_y_load = load i32 %ofm_y" [../slidingwindow.h:143]   --->   Operation 111 'load' 'ofm_y_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (2.55ns)   --->   "%ofm_y_1 = add i32 %ofm_y_load, i32 1" [../slidingwindow.h:143]   --->   Operation 112 'add' 'ofm_y_1' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (2.55ns)   --->   "%icmp_ln144 = icmp_eq  i32 %ofm_y_1, i32 10" [../slidingwindow.h:144]   --->   Operation 113 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.69ns)   --->   "%inp_3 = select i1 %icmp_ln144, i32 0, i32 %inp_2" [../slidingwindow.h:144]   --->   Operation 114 'select' 'inp_3' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.69ns)   --->   "%ofm_y_2 = select i1 %icmp_ln144, i32 0, i32 %ofm_y_1" [../slidingwindow.h:144]   --->   Operation 115 'select' 'ofm_y_2' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %count_simd" [../slidingwindow.h:102]   --->   Operation 116 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 117 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 118 [1/1] (1.70ns)   --->   "%store_ln102 = store i32 %inp_3, i32 %inp_1" [../slidingwindow.h:102]   --->   Operation 118 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 1.70>
ST_3 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %ofm_x" [../slidingwindow.h:102]   --->   Operation 119 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %ofm_y_2, i32 %ofm_y" [../slidingwindow.h:102]   --->   Operation 120 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln148 = br void %if.end51" [../slidingwindow.h:148]   --->   Operation 121 'br' 'br_ln148' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (2.55ns)   --->   "%icmp_ln153 = icmp_ult  i32 %counter_internal_block_1, i32 47" [../slidingwindow.h:153]   --->   Operation 122 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (2.55ns)   --->   "%icmp_ln153_1 = icmp_ult  i32 %select_ln98, i32 12" [../slidingwindow.h:153]   --->   Operation 123 'icmp' 'icmp_ln153_1' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.97ns)   --->   "%and_ln153 = and i1 %icmp_ln153, i1 %icmp_ln153_1" [../slidingwindow.h:153]   --->   Operation 124 'and' 'and_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %and_ln153, void %if.end51.if.end70_crit_edge, void %if.then54" [../slidingwindow.h:153]   --->   Operation 125 'br' 'br_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %select_ln98, i32 %read_block_1" [../slidingwindow.h:101]   --->   Operation 126 'store' 'store_ln101' <Predicate = (!icmp_ln104 & !icmp_ln107 & !and_ln153)> <Delay = 1.82>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln153 = br void %if.end70" [../slidingwindow.h:153]   --->   Operation 127 'br' 'br_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107 & !and_ln153)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%current_line_1_load_2 = load i32 %current_line_1" [../slidingwindow.h:156]   --->   Operation 128 'load' 'current_line_1_load_2' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.86ns)   --->   "%switch_ln156 = switch i2 %trunc_ln98, void %arrayidx601.case.3, i2 0, void %arrayidx601.case.0, i2 1, void %arrayidx601.case.1, i2 2, void %arrayidx601.case.2" [../slidingwindow.h:156]   --->   Operation 129 'switch' 'switch_ln156' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 1.86>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%current_line_1_load_3 = load i32 %current_line_1" [../slidingwindow.h:159]   --->   Operation 130 'load' 'current_line_1_load_3' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (2.55ns)   --->   "%current_line_2 = add i32 %current_line_1_load_3, i32 1" [../slidingwindow.h:159]   --->   Operation 131 'add' 'current_line_2' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (2.55ns)   --->   "%icmp_ln160 = icmp_eq  i32 %current_line_2, i32 48" [../slidingwindow.h:160]   --->   Operation 132 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %arrayidx601.exit.if.end70_crit_edge, void %if.then63" [../slidingwindow.h:160]   --->   Operation 133 'br' 'br_ln160' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 %current_line_2, i32 %current_line_1" [../slidingwindow.h:100]   --->   Operation 134 'store' 'store_ln100' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & !icmp_ln160)> <Delay = 1.70>
ST_3 : Operation 135 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %select_ln98, i32 %read_block_1" [../slidingwindow.h:101]   --->   Operation 135 'store' 'store_ln101' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & !icmp_ln160)> <Delay = 1.82>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln160 = br void %if.end70" [../slidingwindow.h:160]   --->   Operation 136 'br' 'br_ln160' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & !icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (2.55ns)   --->   "%read_block_2 = add i32 %select_ln98, i32 1" [../slidingwindow.h:163]   --->   Operation 137 'add' 'read_block_2' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (2.55ns)   --->   "%current_block_write_4 = add i32 %current_block_write_2, i32 1" [../slidingwindow.h:164]   --->   Operation 138 'add' 'current_block_write_4' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (2.55ns)   --->   "%icmp_ln165 = icmp_eq  i32 %current_block_write_4, i32 4" [../slidingwindow.h:165]   --->   Operation 139 'icmp' 'icmp_ln165' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.69ns)   --->   "%current_block_write_5 = select i1 %icmp_ln165, i32 0, i32 %current_block_write_4" [../slidingwindow.h:165]   --->   Operation 140 'select' 'current_block_write_5' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 0, i32 %current_line_1" [../slidingwindow.h:100]   --->   Operation 141 'store' 'store_ln100' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 1.70>
ST_3 : Operation 142 [1/1] (1.70ns)   --->   "%store_ln98 = store i32 %current_block_write_5, i32 %current_block_write_1" [../slidingwindow.h:98]   --->   Operation 142 'store' 'store_ln98' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 1.70>
ST_3 : Operation 143 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %read_block_2, i32 %read_block_1" [../slidingwindow.h:101]   --->   Operation 143 'store' 'store_ln101' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 1.82>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln169 = br void %if.end70" [../slidingwindow.h:169]   --->   Operation 144 'br' 'br_ln169' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (2.55ns)   --->   "%counter_internal_block_2 = add i32 %counter_internal_block_1, i32 1" [../slidingwindow.h:171]   --->   Operation 145 'add' 'counter_internal_block_2' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (2.55ns)   --->   "%icmp_ln172 = icmp_eq  i32 %counter_internal_block_2, i32 359" [../slidingwindow.h:172]   --->   Operation 146 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.69ns)   --->   "%counter_internal_block_3 = select i1 %icmp_ln172, i32 0, i32 %counter_internal_block_2" [../slidingwindow.h:172]   --->   Operation 147 'select' 'counter_internal_block_3' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 %counter_internal_block_3, i32 %counter_internal_block" [../slidingwindow.h:97]   --->   Operation 148 'store' 'store_ln97' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 1.58>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 149 'br' 'br_ln0' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%current_line_1_load = load i32 %current_line_1" [../slidingwindow.h:110]   --->   Operation 150 'load' 'current_line_1_load' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (1.86ns)   --->   "%switch_ln110 = switch i2 %trunc_ln98, void %arrayidx73.case.3, i2 0, void %arrayidx73.case.0, i2 1, void %arrayidx73.case.1, i2 2, void %arrayidx73.case.2" [../slidingwindow.h:110]   --->   Operation 151 'switch' 'switch_ln110' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 1.86>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%current_line_1_load_1 = load i32 %current_line_1" [../slidingwindow.h:111]   --->   Operation 152 'load' 'current_line_1_load_1' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (2.55ns)   --->   "%current_line = add i32 %current_line_1_load_1, i32 1" [../slidingwindow.h:111]   --->   Operation 153 'add' 'current_line' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (2.55ns)   --->   "%inp = add i32 %inp_2, i32 1" [../slidingwindow.h:112]   --->   Operation 154 'add' 'inp' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (2.55ns)   --->   "%icmp_ln113 = icmp_eq  i32 %current_line, i32 48" [../slidingwindow.h:113]   --->   Operation 155 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (1.70ns)   --->   "%store_ln102 = store i32 %inp, i32 %inp_1" [../slidingwindow.h:102]   --->   Operation 156 'store' 'store_ln102' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 1.70>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %arrayidx73.exit.for.inc_crit_edge, void %if.then10" [../slidingwindow.h:113]   --->   Operation 157 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 %current_line, i32 %current_line_1" [../slidingwindow.h:100]   --->   Operation 158 'store' 'store_ln100' <Predicate = (!icmp_ln104 & icmp_ln107 & !icmp_ln113)> <Delay = 1.70>
ST_3 : Operation 159 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %select_ln98, i32 %read_block_1" [../slidingwindow.h:101]   --->   Operation 159 'store' 'store_ln101' <Predicate = (!icmp_ln104 & icmp_ln107 & !icmp_ln113)> <Delay = 1.82>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.inc" [../slidingwindow.h:113]   --->   Operation 160 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln107 & !icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (2.55ns)   --->   "%current_block_write = add i32 %current_block_write_2, i32 1" [../slidingwindow.h:115]   --->   Operation 161 'add' 'current_block_write' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (2.55ns)   --->   "%icmp_ln116 = icmp_eq  i32 %current_block_write, i32 4" [../slidingwindow.h:116]   --->   Operation 162 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.69ns)   --->   "%current_block_write_3 = select i1 %icmp_ln116, i32 0, i32 %current_block_write" [../slidingwindow.h:116]   --->   Operation 163 'select' 'current_block_write_3' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (2.55ns)   --->   "%read_block = add i32 %select_ln98, i32 1" [../slidingwindow.h:119]   --->   Operation 164 'add' 'read_block' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 0, i32 %counter_internal_block" [../slidingwindow.h:97]   --->   Operation 165 'store' 'store_ln97' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.58>
ST_3 : Operation 166 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 0, i32 %current_line_1" [../slidingwindow.h:100]   --->   Operation 166 'store' 'store_ln100' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.70>
ST_3 : Operation 167 [1/1] (1.70ns)   --->   "%store_ln98 = store i32 %current_block_write_3, i32 %current_block_write_1" [../slidingwindow.h:98]   --->   Operation 167 'store' 'store_ln98' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.70>
ST_3 : Operation 168 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %read_block, i32 %read_block_1" [../slidingwindow.h:101]   --->   Operation 168 'store' 'store_ln101' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.82>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.inc" [../slidingwindow.h:121]   --->   Operation 169 'br' 'br_ln121' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 170 [1/2] (3.25ns)   --->   "%inputBuf_load = load i6 %inputBuf_addr_1" [../slidingwindow.h:129]   --->   Operation 170 'load' 'inputBuf_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 171 [1/2] (3.25ns)   --->   "%inputBuf_1_load = load i6 %inputBuf_1_addr_1" [../slidingwindow.h:129]   --->   Operation 171 'load' 'inputBuf_1_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 172 [1/2] (3.25ns)   --->   "%inputBuf_2_load = load i6 %inputBuf_2_addr_1" [../slidingwindow.h:129]   --->   Operation 172 'load' 'inputBuf_2_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 173 [1/2] (3.25ns)   --->   "%inputBuf_3_load = load i6 %inputBuf_3_addr_1" [../slidingwindow.h:129]   --->   Operation 173 'load' 'inputBuf_3_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 174 [1/1] (1.82ns)   --->   "%p_0 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %inputBuf_load, i2 1, i32 %inputBuf_1_load, i2 2, i32 %inputBuf_2_load, i2 3, i32 %inputBuf_3_load, i32 0, i2 %add_ln124_1" [../slidingwindow.h:129]   --->   Operation 174 'sparsemux' 'p_0' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (3.63ns)   --->   "%inElem_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %wa_in_i1518" [../slidingwindow.h:155]   --->   Operation 175 'read' 'inElem_1' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i32 %current_line_1_load_2" [../slidingwindow.h:156]   --->   Operation 176 'zext' 'zext_ln156' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%inputBuf_addr_2 = getelementptr i32 %inputBuf, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 177 'getelementptr' 'inputBuf_addr_2' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%inputBuf_1_addr_2 = getelementptr i32 %inputBuf_1, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 178 'getelementptr' 'inputBuf_1_addr_2' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%inputBuf_2_addr_2 = getelementptr i32 %inputBuf_2, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 179 'getelementptr' 'inputBuf_2_addr_2' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%inputBuf_3_addr_2 = getelementptr i32 %inputBuf_3, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 180 'getelementptr' 'inputBuf_3_addr_2' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %inElem_1, i6 %inputBuf_2_addr_2" [../slidingwindow.h:156]   --->   Operation 181 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 182 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 2)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %inElem_1, i6 %inputBuf_1_addr_2" [../slidingwindow.h:156]   --->   Operation 183 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 184 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 1)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %inElem_1, i6 %inputBuf_addr_2" [../slidingwindow.h:156]   --->   Operation 185 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 186 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 0)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %inElem_1, i6 %inputBuf_3_addr_2" [../slidingwindow.h:156]   --->   Operation 187 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 188 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 3)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (3.63ns)   --->   "%inElem = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %wa_in_i1518" [../slidingwindow.h:109]   --->   Operation 189 'read' 'inElem' <Predicate = (icmp_ln107)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %current_line_1_load" [../slidingwindow.h:110]   --->   Operation 190 'zext' 'zext_ln110' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%inputBuf_addr = getelementptr i32 %inputBuf, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 191 'getelementptr' 'inputBuf_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%inputBuf_1_addr = getelementptr i32 %inputBuf_1, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 192 'getelementptr' 'inputBuf_1_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%inputBuf_2_addr = getelementptr i32 %inputBuf_2, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 193 'getelementptr' 'inputBuf_2_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%inputBuf_3_addr = getelementptr i32 %inputBuf_3, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 194 'getelementptr' 'inputBuf_3_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (3.25ns)   --->   "%store_ln110 = store i32 %inElem, i6 %inputBuf_2_addr" [../slidingwindow.h:110]   --->   Operation 195 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 196 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 2)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (3.25ns)   --->   "%store_ln110 = store i32 %inElem, i6 %inputBuf_1_addr" [../slidingwindow.h:110]   --->   Operation 197 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 198 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 1)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (3.25ns)   --->   "%store_ln110 = store i32 %inElem, i6 %inputBuf_addr" [../slidingwindow.h:110]   --->   Operation 199 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 200 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 0)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (3.25ns)   --->   "%store_ln110 = store i32 %inElem, i6 %inputBuf_3_addr" [../slidingwindow.h:110]   --->   Operation 201 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 202 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 3)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 204 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 203 [1/1] (3.63ns)   --->   "%write_ln130 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %convInp_i17, i32 %p_0" [../slidingwindow.h:130]   --->   Operation 203 'write' 'write_ln130' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wa_in_i1518]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ convInp_i17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
read_block_1             (alloca        ) [ 011100]
i_011                    (alloca        ) [ 011000]
indvar_flatten           (alloca        ) [ 011000]
ofm_y                    (alloca        ) [ 011100]
ofm_x                    (alloca        ) [ 011100]
inp_1                    (alloca        ) [ 011100]
k_y                      (alloca        ) [ 011100]
k_x                      (alloca        ) [ 011100]
current_block_write_1    (alloca        ) [ 011100]
count_simd               (alloca        ) [ 011100]
current_line_1           (alloca        ) [ 011100]
counter_internal_block   (alloca        ) [ 011100]
specinterface_ln0        (specinterface ) [ 000000]
specinterface_ln0        (specinterface ) [ 000000]
bound_read               (read          ) [ 011000]
inputBuf                 (alloca        ) [ 011110]
inputBuf_1               (alloca        ) [ 011110]
inputBuf_2               (alloca        ) [ 011110]
inputBuf_3               (alloca        ) [ 011110]
store_ln97               (store         ) [ 000000]
store_ln100              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln98               (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln0                (store         ) [ 000000]
store_ln105              (store         ) [ 000000]
store_ln101              (store         ) [ 000000]
br_ln0                   (br            ) [ 000000]
i_31                     (load          ) [ 000000]
indvar_flatten_load      (load          ) [ 000000]
icmp_ln104               (icmp          ) [ 011110]
add_ln104                (add           ) [ 000000]
br_ln104                 (br            ) [ 000000]
icmp_ln105               (icmp          ) [ 010100]
add_ln105                (add           ) [ 000000]
i                        (select        ) [ 000000]
store_ln104              (store         ) [ 000000]
store_ln105              (store         ) [ 000000]
br_ln105                 (br            ) [ 000000]
inp_2                    (load          ) [ 000000]
current_block_write_2    (load          ) [ 000000]
counter_internal_block_1 (load          ) [ 000000]
read_block_1_load        (load          ) [ 000000]
count_simd_load          (load          ) [ 000000]
specloopname_ln0         (specloopname  ) [ 000000]
select_ln98              (select        ) [ 000000]
trunc_ln105              (trunc         ) [ 000000]
specpipeline_ln106       (specpipeline  ) [ 000000]
trunc_ln98               (trunc         ) [ 010010]
icmp_ln107               (icmp          ) [ 010111]
br_ln107                 (br            ) [ 000000]
icmp_ln123               (icmp          ) [ 010111]
br_ln123                 (br            ) [ 000000]
ofm_x_load               (load          ) [ 000000]
k_y_load                 (load          ) [ 000000]
k_x_load                 (load          ) [ 000000]
count_simd_load_1        (load          ) [ 000000]
k_y_1                    (add           ) [ 000000]
trunc_ln124              (trunc         ) [ 000000]
add_ln124_1              (add           ) [ 010010]
trunc_ln128              (trunc         ) [ 000000]
trunc_ln128_1            (trunc         ) [ 000000]
add_ln128                (add           ) [ 000000]
shl_ln                   (bitconcatenate) [ 000000]
current_line_in_block    (add           ) [ 000000]
zext_ln129               (zext          ) [ 000000]
inputBuf_addr_1          (getelementptr ) [ 010010]
inputBuf_1_addr_1        (getelementptr ) [ 010010]
inputBuf_2_addr_1        (getelementptr ) [ 010010]
inputBuf_3_addr_1        (getelementptr ) [ 010010]
count_simd_1             (add           ) [ 000000]
icmp_ln132               (icmp          ) [ 010100]
br_ln132                 (br            ) [ 000000]
store_ln102              (store         ) [ 000000]
br_ln132                 (br            ) [ 000000]
k_x_1                    (add           ) [ 000000]
icmp_ln135               (icmp          ) [ 010100]
br_ln135                 (br            ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
br_ln135                 (br            ) [ 000000]
icmp_ln138               (icmp          ) [ 010100]
br_ln138                 (br            ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
br_ln138                 (br            ) [ 000000]
ofm_x_load_1             (load          ) [ 000000]
ofm_x_1                  (add           ) [ 000000]
icmp_ln141               (icmp          ) [ 010100]
store_ln102              (store         ) [ 000000]
br_ln141                 (br            ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
br_ln141                 (br            ) [ 000000]
ofm_y_load               (load          ) [ 000000]
ofm_y_1                  (add           ) [ 000000]
icmp_ln144               (icmp          ) [ 000000]
inp_3                    (select        ) [ 000000]
ofm_y_2                  (select        ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
br_ln148                 (br            ) [ 000000]
icmp_ln153               (icmp          ) [ 000000]
icmp_ln153_1             (icmp          ) [ 000000]
and_ln153                (and           ) [ 010110]
br_ln153                 (br            ) [ 000000]
store_ln101              (store         ) [ 000000]
br_ln153                 (br            ) [ 000000]
current_line_1_load_2    (load          ) [ 010010]
switch_ln156             (switch        ) [ 000000]
current_line_1_load_3    (load          ) [ 000000]
current_line_2           (add           ) [ 000000]
icmp_ln160               (icmp          ) [ 010100]
br_ln160                 (br            ) [ 000000]
store_ln100              (store         ) [ 000000]
store_ln101              (store         ) [ 000000]
br_ln160                 (br            ) [ 000000]
read_block_2             (add           ) [ 000000]
current_block_write_4    (add           ) [ 000000]
icmp_ln165               (icmp          ) [ 000000]
current_block_write_5    (select        ) [ 000000]
store_ln100              (store         ) [ 000000]
store_ln98               (store         ) [ 000000]
store_ln101              (store         ) [ 000000]
br_ln169                 (br            ) [ 000000]
counter_internal_block_2 (add           ) [ 000000]
icmp_ln172               (icmp          ) [ 000000]
counter_internal_block_3 (select        ) [ 000000]
store_ln97               (store         ) [ 000000]
br_ln0                   (br            ) [ 000000]
current_line_1_load      (load          ) [ 010010]
switch_ln110             (switch        ) [ 000000]
current_line_1_load_1    (load          ) [ 000000]
current_line             (add           ) [ 000000]
inp                      (add           ) [ 000000]
icmp_ln113               (icmp          ) [ 010100]
store_ln102              (store         ) [ 000000]
br_ln113                 (br            ) [ 000000]
store_ln100              (store         ) [ 000000]
store_ln101              (store         ) [ 000000]
br_ln113                 (br            ) [ 000000]
current_block_write      (add           ) [ 000000]
icmp_ln116               (icmp          ) [ 000000]
current_block_write_3    (select        ) [ 000000]
read_block               (add           ) [ 000000]
store_ln97               (store         ) [ 000000]
store_ln100              (store         ) [ 000000]
store_ln98               (store         ) [ 000000]
store_ln101              (store         ) [ 000000]
br_ln121                 (br            ) [ 000000]
inputBuf_load            (load          ) [ 000000]
inputBuf_1_load          (load          ) [ 000000]
inputBuf_2_load          (load          ) [ 000000]
inputBuf_3_load          (load          ) [ 000000]
p_0                      (sparsemux     ) [ 010001]
inElem_1                 (read          ) [ 000000]
zext_ln156               (zext          ) [ 000000]
inputBuf_addr_2          (getelementptr ) [ 000000]
inputBuf_1_addr_2        (getelementptr ) [ 000000]
inputBuf_2_addr_2        (getelementptr ) [ 000000]
inputBuf_3_addr_2        (getelementptr ) [ 000000]
store_ln156              (store         ) [ 000000]
br_ln156                 (br            ) [ 000000]
store_ln156              (store         ) [ 000000]
br_ln156                 (br            ) [ 000000]
store_ln156              (store         ) [ 000000]
br_ln156                 (br            ) [ 000000]
store_ln156              (store         ) [ 000000]
br_ln156                 (br            ) [ 000000]
inElem                   (read          ) [ 000000]
zext_ln110               (zext          ) [ 000000]
inputBuf_addr            (getelementptr ) [ 000000]
inputBuf_1_addr          (getelementptr ) [ 000000]
inputBuf_2_addr          (getelementptr ) [ 000000]
inputBuf_3_addr          (getelementptr ) [ 000000]
store_ln110              (store         ) [ 000000]
br_ln110                 (br            ) [ 000000]
store_ln110              (store         ) [ 000000]
br_ln110                 (br            ) [ 000000]
store_ln110              (store         ) [ 000000]
br_ln110                 (br            ) [ 000000]
store_ln110              (store         ) [ 000000]
br_ln110                 (br            ) [ 000000]
write_ln130              (write         ) [ 000000]
ret_ln0                  (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wa_in_i1518">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wa_in_i1518"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="convInp_i17">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convInp_i17"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i44"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_104_1_VITIS_LOOP_105_2_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="read_block_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_block_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_011_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_011/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="ofm_y_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_y/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="ofm_x_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_x/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="inp_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="k_y_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_y/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="k_x_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_x/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="current_block_write_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_block_write_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="count_simd_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_simd/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="current_line_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_line_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="counter_internal_block_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter_internal_block/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="inputBuf_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="inputBuf_1_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="inputBuf_2_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="inputBuf_3_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_3/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="bound_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="44" slack="0"/>
<pin id="140" dir="0" index="1" bw="44" slack="0"/>
<pin id="141" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inElem_1/4 inElem/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln130_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="1"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln130/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="inputBuf_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="6" slack="0"/>
<pin id="161" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_addr_1/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="inputBuf_1_addr_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="6" slack="0"/>
<pin id="167" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_addr_1/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="inputBuf_2_addr_1_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_addr_1/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="inputBuf_3_addr_1_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="6" slack="0"/>
<pin id="179" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_addr_1/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="0"/>
<pin id="186" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="187" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="189" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_load/3 store_ln156/4 store_ln110/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="0" slack="0"/>
<pin id="196" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="197" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="199" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_1_load/3 store_ln156/4 store_ln110/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="0" slack="0"/>
<pin id="206" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="207" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="209" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_2_load/3 store_ln156/4 store_ln110/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="0" slack="0"/>
<pin id="216" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="217" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="219" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_3_load/3 store_ln156/4 store_ln110/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="inputBuf_addr_2_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="32" slack="0"/>
<pin id="225" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_addr_2/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="inputBuf_1_addr_2_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="32" slack="0"/>
<pin id="231" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_addr_2/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="inputBuf_2_addr_2_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_addr_2/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="inputBuf_3_addr_2_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_addr_2/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="inputBuf_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_addr/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="inputBuf_1_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_addr/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="inputBuf_2_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="32" slack="0"/>
<pin id="269" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_addr/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="inputBuf_3_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="32" slack="0"/>
<pin id="275" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_addr/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="2"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_1_load_2/3 current_line_1_load/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_1_load_3/3 current_line_1_load_1/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_2/3 current_line/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/3 icmp_ln113/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_block_2/3 read_block/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_block_write_4/3 current_block_write/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln165/3 icmp_ln116/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="32" slack="0"/>
<pin id="319" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_block_write_5/3 current_block_write_3/3 "/>
</bind>
</comp>

<comp id="323" class="1005" name="reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_line_1_load_2 current_line_1_load "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln97_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln100_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln102_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln98_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln102_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln102_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln102_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln102_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln102_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln0_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="44" slack="0"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln105_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="12" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln101_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="i_31_load_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="1"/>
<pin id="389" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_31/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="indvar_flatten_load_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="44" slack="1"/>
<pin id="392" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln104_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="44" slack="0"/>
<pin id="395" dir="0" index="1" bw="44" slack="1"/>
<pin id="396" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln104_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="44" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln105_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="0"/>
<pin id="406" dir="0" index="1" bw="12" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln105_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="12" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="i_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="12" slack="0"/>
<pin id="419" dir="0" index="2" bw="12" slack="0"/>
<pin id="420" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln104_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="44" slack="0"/>
<pin id="426" dir="0" index="1" bw="44" slack="1"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln105_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="12" slack="0"/>
<pin id="431" dir="0" index="1" bw="12" slack="1"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="inp_2_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="2"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_2/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="current_block_write_2_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="2"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_write_2/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="counter_internal_block_1_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="2"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_internal_block_1/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="read_block_1_load_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="2"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_block_1_load/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="count_simd_load_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="2"/>
<pin id="449" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_simd_load/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln98_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="0" index="2" bw="32" slack="0"/>
<pin id="454" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln105_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="trunc_ln98_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln107_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln123_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="ofm_x_load_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="2"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_x_load/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="k_y_load_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="2"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_y_load/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="k_x_load_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="2"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_x_load/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="count_simd_load_1_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="2"/>
<pin id="489" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_simd_load_1/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="k_y_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_y_1/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln124_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln124_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="0"/>
<pin id="502" dir="0" index="1" bw="2" slack="0"/>
<pin id="503" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_1/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln128_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln128/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="trunc_ln128_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln128_1/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln128_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="0"/>
<pin id="516" dir="0" index="1" bw="4" slack="0"/>
<pin id="517" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="shl_ln_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="0"/>
<pin id="522" dir="0" index="1" bw="4" slack="0"/>
<pin id="523" dir="0" index="2" bw="1" slack="0"/>
<pin id="524" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="current_line_in_block_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="6" slack="0"/>
<pin id="530" dir="0" index="1" bw="6" slack="0"/>
<pin id="531" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_in_block/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln129_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="count_simd_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_simd_1/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_ln132_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln102_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="2"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="k_x_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_x_1/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln135_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln102_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="2"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="store_ln102_store_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="2"/>
<pin id="579" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_ln138_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln102_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="2"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln102_store_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="2"/>
<pin id="595" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="store_ln102_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="2"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="ofm_x_load_1_load_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="2"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_x_load_1/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="ofm_x_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofm_x_1/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="icmp_ln141_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="store_ln102_store_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="2"/>
<pin id="620" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="store_ln102_store_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="2"/>
<pin id="625" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="store_ln102_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="2"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="store_ln102_store_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="0" index="1" bw="32" slack="2"/>
<pin id="635" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="ofm_y_load_load_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="2"/>
<pin id="639" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_y_load/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="ofm_y_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofm_y_1/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln144_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="0" index="1" bw="32" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="inp_3_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="0" index="2" bw="32" slack="0"/>
<pin id="656" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inp_3/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="ofm_y_2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="32" slack="0"/>
<pin id="663" dir="0" index="2" bw="32" slack="0"/>
<pin id="664" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ofm_y_2/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="store_ln102_store_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="2"/>
<pin id="671" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="store_ln102_store_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="32" slack="2"/>
<pin id="676" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="store_ln102_store_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="2"/>
<pin id="681" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="store_ln102_store_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="2"/>
<pin id="686" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="store_ln102_store_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="2"/>
<pin id="691" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="icmp_ln153_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="0" index="1" bw="32" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="icmp_ln153_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="0" index="1" bw="32" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153_1/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="and_ln153_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln153/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="store_ln101_store_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="2"/>
<pin id="714" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="store_ln100_store_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="32" slack="2"/>
<pin id="719" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="store_ln101_store_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="32" slack="2"/>
<pin id="724" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="store_ln100_store_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="2"/>
<pin id="729" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="store_ln98_store_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="2"/>
<pin id="734" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="store_ln101_store_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="2"/>
<pin id="739" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="counter_internal_block_2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_internal_block_2/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="icmp_ln172_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="0" index="1" bw="32" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="counter_internal_block_3_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="32" slack="0"/>
<pin id="756" dir="0" index="2" bw="32" slack="0"/>
<pin id="757" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_internal_block_3/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="store_ln97_store_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="2"/>
<pin id="764" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="inp_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inp/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="store_ln102_store_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="0" index="1" bw="32" slack="2"/>
<pin id="775" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="store_ln100_store_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="2"/>
<pin id="780" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="782" class="1004" name="store_ln101_store_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="2"/>
<pin id="785" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="787" class="1004" name="store_ln97_store_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="2"/>
<pin id="790" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/3 "/>
</bind>
</comp>

<comp id="792" class="1004" name="store_ln100_store_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="2"/>
<pin id="795" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="797" class="1004" name="store_ln98_store_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="0" index="1" bw="32" slack="2"/>
<pin id="800" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="802" class="1004" name="store_ln101_store_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="0"/>
<pin id="804" dir="0" index="1" bw="32" slack="2"/>
<pin id="805" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="807" class="1004" name="p_0_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="0" index="2" bw="32" slack="0"/>
<pin id="811" dir="0" index="3" bw="1" slack="0"/>
<pin id="812" dir="0" index="4" bw="32" slack="0"/>
<pin id="813" dir="0" index="5" bw="2" slack="0"/>
<pin id="814" dir="0" index="6" bw="32" slack="0"/>
<pin id="815" dir="0" index="7" bw="1" slack="0"/>
<pin id="816" dir="0" index="8" bw="32" slack="0"/>
<pin id="817" dir="0" index="9" bw="1" slack="0"/>
<pin id="818" dir="0" index="10" bw="2" slack="1"/>
<pin id="819" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="830" class="1004" name="zext_ln156_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln110_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="846" class="1005" name="read_block_1_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="0"/>
<pin id="848" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="read_block_1 "/>
</bind>
</comp>

<comp id="857" class="1005" name="i_011_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="12" slack="0"/>
<pin id="859" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_011 "/>
</bind>
</comp>

<comp id="864" class="1005" name="indvar_flatten_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="44" slack="0"/>
<pin id="866" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="871" class="1005" name="ofm_y_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="0"/>
<pin id="873" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ofm_y "/>
</bind>
</comp>

<comp id="878" class="1005" name="ofm_x_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ofm_x "/>
</bind>
</comp>

<comp id="887" class="1005" name="inp_1_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="inp_1 "/>
</bind>
</comp>

<comp id="895" class="1005" name="k_y_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="0"/>
<pin id="897" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_y "/>
</bind>
</comp>

<comp id="903" class="1005" name="k_x_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="0"/>
<pin id="905" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_x "/>
</bind>
</comp>

<comp id="913" class="1005" name="current_block_write_1_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="0"/>
<pin id="915" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_block_write_1 "/>
</bind>
</comp>

<comp id="921" class="1005" name="count_simd_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="0"/>
<pin id="923" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count_simd "/>
</bind>
</comp>

<comp id="933" class="1005" name="current_line_1_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="0"/>
<pin id="935" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_line_1 "/>
</bind>
</comp>

<comp id="944" class="1005" name="counter_internal_block_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="0"/>
<pin id="946" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="counter_internal_block "/>
</bind>
</comp>

<comp id="952" class="1005" name="bound_read_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="44" slack="1"/>
<pin id="954" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="957" class="1005" name="icmp_ln104_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="1"/>
<pin id="959" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="961" class="1005" name="icmp_ln105_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="1"/>
<pin id="963" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln105 "/>
</bind>
</comp>

<comp id="966" class="1005" name="trunc_ln98_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="2" slack="1"/>
<pin id="968" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln98 "/>
</bind>
</comp>

<comp id="970" class="1005" name="icmp_ln107_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="1"/>
<pin id="972" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="974" class="1005" name="icmp_ln123_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="1"/>
<pin id="976" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln123 "/>
</bind>
</comp>

<comp id="978" class="1005" name="add_ln124_1_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="2" slack="1"/>
<pin id="980" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124_1 "/>
</bind>
</comp>

<comp id="983" class="1005" name="inputBuf_addr_1_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="6" slack="1"/>
<pin id="985" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_addr_1 "/>
</bind>
</comp>

<comp id="988" class="1005" name="inputBuf_1_addr_1_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="6" slack="1"/>
<pin id="990" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_addr_1 "/>
</bind>
</comp>

<comp id="993" class="1005" name="inputBuf_2_addr_1_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="6" slack="1"/>
<pin id="995" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_addr_1 "/>
</bind>
</comp>

<comp id="998" class="1005" name="inputBuf_3_addr_1_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="6" slack="1"/>
<pin id="1000" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_addr_1 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="and_ln153_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="1"/>
<pin id="1017" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln153 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="p_0_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="1"/>
<pin id="1027" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="70" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="72" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="46" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="190"><net_src comp="157" pin="3"/><net_sink comp="181" pin=2"/></net>

<net id="200"><net_src comp="163" pin="3"/><net_sink comp="191" pin=2"/></net>

<net id="210"><net_src comp="169" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="220"><net_src comp="175" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="46" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="144" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="246"><net_src comp="233" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="247"><net_src comp="144" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="248"><net_src comp="227" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="249"><net_src comp="144" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="250"><net_src comp="221" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="251"><net_src comp="144" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="252"><net_src comp="239" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="265" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="278"><net_src comp="259" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="279"><net_src comp="253" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="280"><net_src comp="271" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="291"><net_src comp="284" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="6" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="62" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="6" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="6" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="48" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="12" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="304" pin="2"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="281" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="12" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="12" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="12" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="12" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="12" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="12" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="12" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="12" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="12" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="22" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="24" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="12" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="397"><net_src comp="390" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="390" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="26" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="387" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="28" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="387" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="30" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="404" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="30" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="410" pin="2"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="398" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="416" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="437" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="455"><net_src comp="12" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="456"><net_src comp="444" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="457"><net_src comp="450" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="461"><net_src comp="447" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="437" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="434" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="38" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="441" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="40" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="494"><net_src comp="481" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="6" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="462" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="484" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="478" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="510" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="506" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="42" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="514" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="44" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="532"><net_src comp="520" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="458" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="540"><net_src comp="534" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="541"><net_src comp="534" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="546"><net_src comp="487" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="6" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="48" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="542" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="484" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="6" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="559" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="50" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="12" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="559" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="490" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="50" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="12" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="12" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="490" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="609"><net_src comp="602" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="6" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="52" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="12" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="626"><net_src comp="12" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="631"><net_src comp="12" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="636"><net_src comp="605" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="644"><net_src comp="637" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="6" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="52" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="657"><net_src comp="646" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="12" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="434" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="665"><net_src comp="646" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="12" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="640" pin="2"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="12" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="12" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="682"><net_src comp="652" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="687"><net_src comp="12" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="660" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="697"><net_src comp="441" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="54" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="450" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="56" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="693" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="699" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="450" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="720"><net_src comp="287" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="725"><net_src comp="450" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="730"><net_src comp="12" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="735"><net_src comp="315" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="740"><net_src comp="299" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="745"><net_src comp="441" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="6" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="40" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="758"><net_src comp="747" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="12" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="741" pin="2"/><net_sink comp="753" pin=2"/></net>

<net id="765"><net_src comp="753" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="770"><net_src comp="434" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="6" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="766" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="781"><net_src comp="287" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="786"><net_src comp="450" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="791"><net_src comp="12" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="796"><net_src comp="12" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="801"><net_src comp="315" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="806"><net_src comp="299" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="820"><net_src comp="64" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="821"><net_src comp="44" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="822"><net_src comp="181" pin="7"/><net_sink comp="807" pin=2"/></net>

<net id="823"><net_src comp="58" pin="0"/><net_sink comp="807" pin=3"/></net>

<net id="824"><net_src comp="191" pin="7"/><net_sink comp="807" pin=4"/></net>

<net id="825"><net_src comp="60" pin="0"/><net_sink comp="807" pin=5"/></net>

<net id="826"><net_src comp="201" pin="7"/><net_sink comp="807" pin=6"/></net>

<net id="827"><net_src comp="66" pin="0"/><net_sink comp="807" pin=7"/></net>

<net id="828"><net_src comp="211" pin="7"/><net_sink comp="807" pin=8"/></net>

<net id="829"><net_src comp="68" pin="0"/><net_sink comp="807" pin=9"/></net>

<net id="833"><net_src comp="323" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="837"><net_src comp="830" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="841"><net_src comp="323" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="844"><net_src comp="838" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="845"><net_src comp="838" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="849"><net_src comp="74" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="852"><net_src comp="846" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="853"><net_src comp="846" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="854"><net_src comp="846" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="855"><net_src comp="846" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="856"><net_src comp="846" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="860"><net_src comp="78" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="863"><net_src comp="857" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="867"><net_src comp="82" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="870"><net_src comp="864" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="874"><net_src comp="86" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="877"><net_src comp="871" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="881"><net_src comp="90" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="884"><net_src comp="878" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="885"><net_src comp="878" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="886"><net_src comp="878" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="890"><net_src comp="94" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="893"><net_src comp="887" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="894"><net_src comp="887" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="898"><net_src comp="98" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="901"><net_src comp="895" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="902"><net_src comp="895" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="906"><net_src comp="102" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="909"><net_src comp="903" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="910"><net_src comp="903" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="911"><net_src comp="903" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="912"><net_src comp="903" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="916"><net_src comp="106" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="919"><net_src comp="913" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="920"><net_src comp="913" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="924"><net_src comp="110" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="927"><net_src comp="921" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="928"><net_src comp="921" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="929"><net_src comp="921" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="930"><net_src comp="921" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="931"><net_src comp="921" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="932"><net_src comp="921" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="936"><net_src comp="114" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="939"><net_src comp="933" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="940"><net_src comp="933" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="941"><net_src comp="933" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="942"><net_src comp="933" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="943"><net_src comp="933" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="947"><net_src comp="118" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="950"><net_src comp="944" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="951"><net_src comp="944" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="955"><net_src comp="138" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="960"><net_src comp="393" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="964"><net_src comp="404" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="969"><net_src comp="462" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="973"><net_src comp="466" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="472" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="981"><net_src comp="500" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="807" pin=10"/></net>

<net id="986"><net_src comp="157" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="991"><net_src comp="163" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="996"><net_src comp="169" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="1001"><net_src comp="175" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="1018"><net_src comp="705" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1028"><net_src comp="807" pin="11"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="150" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wa_in_i1518 | {}
	Port: convInp_i17 | {5 }
 - Input state : 
	Port: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 : bound | {1 }
	Port: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 : wa_in_i1518 | {4 }
	Port: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 : convInp_i17 | {}
  - Chain level:
	State 1
		store_ln97 : 1
		store_ln100 : 1
		store_ln102 : 1
		store_ln98 : 1
		store_ln102 : 1
		store_ln102 : 1
		store_ln102 : 1
		store_ln102 : 1
		store_ln102 : 1
		store_ln0 : 1
		store_ln105 : 1
		store_ln101 : 1
	State 2
		icmp_ln104 : 1
		add_ln104 : 1
		br_ln104 : 2
		icmp_ln105 : 1
		add_ln105 : 1
		i : 2
		store_ln104 : 2
		store_ln105 : 3
	State 3
		select_ln98 : 1
		trunc_ln105 : 1
		trunc_ln98 : 1
		icmp_ln107 : 1
		br_ln107 : 2
		icmp_ln123 : 1
		br_ln123 : 2
		k_y_1 : 1
		trunc_ln124 : 2
		add_ln124_1 : 3
		trunc_ln128 : 1
		trunc_ln128_1 : 1
		add_ln128 : 2
		shl_ln : 3
		current_line_in_block : 4
		zext_ln129 : 5
		inputBuf_addr_1 : 6
		inputBuf_1_addr_1 : 6
		inputBuf_2_addr_1 : 6
		inputBuf_3_addr_1 : 6
		inputBuf_load : 7
		inputBuf_1_load : 7
		inputBuf_2_load : 7
		inputBuf_3_load : 7
		count_simd_1 : 1
		icmp_ln132 : 2
		br_ln132 : 3
		store_ln102 : 2
		k_x_1 : 1
		icmp_ln135 : 2
		br_ln135 : 3
		store_ln102 : 2
		icmp_ln138 : 2
		br_ln138 : 3
		store_ln102 : 2
		ofm_x_1 : 1
		icmp_ln141 : 2
		br_ln141 : 3
		store_ln102 : 2
		ofm_y_1 : 1
		icmp_ln144 : 2
		inp_3 : 3
		ofm_y_2 : 3
		store_ln102 : 4
		store_ln102 : 4
		icmp_ln153 : 1
		icmp_ln153_1 : 2
		and_ln153 : 3
		br_ln153 : 3
		store_ln101 : 2
		switch_ln156 : 2
		current_line_2 : 1
		icmp_ln160 : 2
		br_ln160 : 3
		store_ln100 : 2
		store_ln101 : 2
		read_block_2 : 2
		current_block_write_4 : 1
		icmp_ln165 : 2
		current_block_write_5 : 3
		store_ln98 : 4
		store_ln101 : 3
		counter_internal_block_2 : 1
		icmp_ln172 : 2
		counter_internal_block_3 : 3
		store_ln97 : 4
		switch_ln110 : 2
		current_line : 1
		inp : 1
		icmp_ln113 : 2
		store_ln102 : 2
		br_ln113 : 3
		store_ln100 : 2
		store_ln101 : 2
		current_block_write : 1
		icmp_ln116 : 2
		current_block_write_3 : 3
		read_block : 2
		store_ln98 : 4
		store_ln101 : 3
	State 4
		p_0 : 1
		inputBuf_addr_2 : 1
		inputBuf_1_addr_2 : 1
		inputBuf_2_addr_2 : 1
		inputBuf_3_addr_2 : 1
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2
		inputBuf_addr : 1
		inputBuf_1_addr : 1
		inputBuf_2_addr : 1
		inputBuf_3_addr : 1
		store_ln110 : 2
		store_ln110 : 2
		store_ln110 : 2
		store_ln110 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |            grp_fu_293           |    0    |    39   |
|          |            grp_fu_309           |    0    |    39   |
|          |        icmp_ln104_fu_393        |    0    |    51   |
|          |        icmp_ln105_fu_404        |    0    |    12   |
|          |        icmp_ln107_fu_466        |    0    |    39   |
|          |        icmp_ln123_fu_472        |    0    |    39   |
|   icmp   |        icmp_ln132_fu_548        |    0    |    39   |
|          |        icmp_ln135_fu_565        |    0    |    39   |
|          |        icmp_ln138_fu_581        |    0    |    39   |
|          |        icmp_ln141_fu_611        |    0    |    39   |
|          |        icmp_ln144_fu_646        |    0    |    39   |
|          |        icmp_ln153_fu_693        |    0    |    39   |
|          |       icmp_ln153_1_fu_699       |    0    |    39   |
|          |        icmp_ln172_fu_747        |    0    |    39   |
|----------|---------------------------------|---------|---------|
|          |            grp_fu_287           |    0    |    39   |
|          |            grp_fu_299           |    0    |    39   |
|          |            grp_fu_304           |    0    |    39   |
|          |         add_ln104_fu_398        |    0    |    51   |
|          |         add_ln105_fu_410        |    0    |    12   |
|          |           k_y_1_fu_490          |    0    |    39   |
|          |        add_ln124_1_fu_500       |    0    |    10   |
|    add   |         add_ln128_fu_514        |    0    |    13   |
|          |   current_line_in_block_fu_528  |    0    |    14   |
|          |       count_simd_1_fu_542       |    0    |    39   |
|          |           k_x_1_fu_559          |    0    |    39   |
|          |          ofm_x_1_fu_605         |    0    |    39   |
|          |          ofm_y_1_fu_640         |    0    |    39   |
|          | counter_internal_block_2_fu_741 |    0    |    39   |
|          |            inp_fu_766           |    0    |    39   |
|----------|---------------------------------|---------|---------|
|          |            grp_fu_315           |    0    |    32   |
|          |             i_fu_416            |    0    |    12   |
|  select  |        select_ln98_fu_450       |    0    |    32   |
|          |           inp_3_fu_652          |    0    |    32   |
|          |          ofm_y_2_fu_660         |    0    |    32   |
|          | counter_internal_block_3_fu_753 |    0    |    32   |
|----------|---------------------------------|---------|---------|
| sparsemux|            p_0_fu_807           |    0    |    20   |
|----------|---------------------------------|---------|---------|
|    and   |         and_ln153_fu_705        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|   read   |      bound_read_read_fu_138     |    0    |    0    |
|          |         grp_read_fu_144         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     write_ln130_write_fu_150    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        trunc_ln105_fu_458       |    0    |    0    |
|          |        trunc_ln98_fu_462        |    0    |    0    |
|   trunc  |        trunc_ln124_fu_496       |    0    |    0    |
|          |        trunc_ln128_fu_506       |    0    |    0    |
|          |       trunc_ln128_1_fu_510      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|          shl_ln_fu_520          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln129_fu_534        |    0    |    0    |
|   zext   |        zext_ln156_fu_830        |    0    |    0    |
|          |        zext_ln110_fu_838        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   1215  |
|----------|---------------------------------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
| inputBuf |    1   |    0   |    0   |    0   |
|inputBuf_1|    1   |    0   |    0   |    0   |
|inputBuf_2|    1   |    0   |    0   |    0   |
|inputBuf_3|    1   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    4   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln124_1_reg_978     |    2   |
|      and_ln153_reg_1015      |    1   |
|      bound_read_reg_952      |   44   |
|      count_simd_reg_921      |   32   |
|counter_internal_block_reg_944|   32   |
| current_block_write_1_reg_913|   32   |
|    current_line_1_reg_933    |   32   |
|         i_011_reg_857        |   12   |
|      icmp_ln104_reg_957      |    1   |
|      icmp_ln105_reg_961      |    1   |
|      icmp_ln107_reg_970      |    1   |
|      icmp_ln123_reg_974      |    1   |
|    indvar_flatten_reg_864    |   44   |
|         inp_1_reg_887        |   32   |
|   inputBuf_1_addr_1_reg_988  |    6   |
|   inputBuf_2_addr_1_reg_993  |    6   |
|   inputBuf_3_addr_1_reg_998  |    6   |
|    inputBuf_addr_1_reg_983   |    6   |
|          k_x_reg_903         |   32   |
|          k_y_reg_895         |   32   |
|         ofm_x_reg_878        |   32   |
|         ofm_y_reg_871        |   32   |
|         p_0_reg_1025         |   32   |
|     read_block_1_reg_846     |   32   |
|            reg_323           |   32   |
|      trunc_ln98_reg_966      |    2   |
+------------------------------+--------+
|             Total            |   517  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_181 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_181 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_191 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_191 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_201 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_201 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_211 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_211 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1215  |    -   |
|   Memory  |    4   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   12   |    -   |   72   |    -   |
|  Register |    -   |    -   |   517  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   12   |   517  |  1287  |    0   |
+-----------+--------+--------+--------+--------+--------+
