Cycle <2>:
IQ:
[ADDI R6, R0, #1]
RS:
[ADDI R8, R0, #20]
ROB:
[ADDI R8, R0, #20]
BTB:
Registers:
R00:    0    0    0    0    0    0    0    0    
R08:    0    0    0    0    0    0    0    0    
R16:    0    0    0    0    0    0    0    0    
R24:    0    0    0    0    0    0    0    0    
Data Segment:
716:    0    0    0    0    0    0    0    0    0    0
Cycle <3>:
IQ:
[SW R6, 716(R0)]
RS:
[ADDI R8, R0, #20]
[ADDI R6, R0, #1]
ROB:
[ADDI R8, R0, #20]
[ADDI R6, R0, #1]
BTB:
Registers:
R00:    0    0    0    0    0    0    0    0    
R08:    0    0    0    0    0    0    0    0    
R16:    0    0    0    0    0    0    0    0    
R24:    0    0    0    0    0    0    0    0    
Data Segment:
716:    0    0    0    0    0    0    0    0    0    0
Cycle <4>:
IQ:
[ADDI R7, R0, #4]
RS:
[ADDI R8, R0, #20]
[ADDI R6, R0, #1]
[SW R6, 716(R0)]
ROB:
[ADDI R8, R0, #20]
[ADDI R6, R0, #1]
[SW R6, 716(R0)]
BTB:
Registers:
R00:    0    0    0    0    0    0    0    0    
R08:    0    0    0    0    0    0    0    0    
R16:    0    0    0    0    0    0    0    0    
R24:    0    0    0    0    0    0    0    0    
Data Segment:
716:    0    0    0    0    0    0    0    0    0    0
Cycle <5>:
IQ:
[SW R6, 716(R7)]
RS:
[ADDI R8, R0, #20]
[ADDI R6, R0, #1]
[SW R6, 716(R0)]
[ADDI R7, R0, #4]
ROB:
[ADDI R8, R0, #20]
[ADDI R6, R0, #1]
[SW R6, 716(R0)]
[ADDI R7, R0, #4]
BTB:
Registers:
R00:    0    0    0    0    0    0    0    0    
R08:    0    0    0    0    0    0    0    0    
R16:    0    0    0    0    0    0    0    0    
R24:    0    0    0    0    0    0    0    0    
Data Segment:
716:    0    0    0    0    0    0    0    0    0    0
Cycle <6>:
IQ:
[ADDI R10, R0, #8]
RS:
[ADDI R6, R0, #1]
[SW R6, 716(R0)]
[ADDI R7, R0, #4]
[SW R6, 716(R7)]
ROB:
[ADDI R6, R0, #1]
[SW R6, 716(R0)]
[ADDI R7, R0, #4]
[SW R6, 716(R7)]
BTB:
Registers:
R00:    0    0    0    0    0    0    0    0    
R08:    20   0    0    0    0    0    0    0    
R16:    0    0    0    0    0    0    0    0    
R24:    0    0    0    0    0    0    0    0    
Data Segment:
716:    0    0    0    0    0    0    0    0    0    0
Cycle <7>:
IQ:
[ADDI R3, R10, #-8]
RS:
[SW R6, 716(R0)]
[ADDI R7, R0, #4]
[SW R6, 716(R7)]
[ADDI R10, R0, #8]
ROB:
[SW R6, 716(R0)]
[ADDI R7, R0, #4]
[SW R6, 716(R7)]
[ADDI R10, R0, #8]
BTB:
Registers:
R00:    0    0    0    0    0    0    1    0    
R08:    20   0    0    0    0    0    0    0    
R16:    0    0    0    0    0    0    0    0    
R24:    0    0    0    0    0    0    0    0    
Data Segment:
716:    0    0    0    0    0    0    0    0    0    0
Cycle <8>:
IQ:
[LW R1, 716(R3)]
RS:
[ADDI R7, R0, #4]
[SW R6, 716(R7)]
[ADDI R10, R0, #8]
[ADDI R3, R10, #-8]
ROB:
[ADDI R7, R0, #4]
[SW R6, 716(R7)]
[ADDI R10, R0, #8]
[ADDI R3, R10, #-8]
BTB:
Registers:
R00:    0    0    0    0    0    0    1    0    
R08:    20   0    0    0    0    0    0    0    
R16:    0    0    0    0    0    0    0    0    
R24:    0    0    0    0    0    0    0    0    
Data Segment:
716:    1    0    0    0    0    0    0    0    0    0
Cycle <9>:
IQ:
[ADDI R4, R10, #-4]
RS:
[SW R6, 716(R7)]
[ADDI R10, R0, #8]
[ADDI R3, R10, #-8]
[LW R1, 716(R3)]
ROB:
[SW R6, 716(R7)]
[ADDI R10, R0, #8]
[ADDI R3, R10, #-8]
[LW R1, 716(R3)]
BTB:
Registers:
R00:    0    0    0    0    0    0    1    4    
R08:    20   0    0    0    0    0    0    0    
R16:    0    0    0    0    0    0    0    0    
R24:    0    0    0    0    0    0    0    0    
Data Segment:
716:    1    0    0    0    0    0    0    0    0    0
Cycle <10>:
IQ:
[LW R2, 716(R4)]
RS:
[ADDI R10, R0, #8]
[ADDI R3, R10, #-8]
[LW R1, 716(R3)]
[ADDI R4, R10, #-4]
ROB:
[ADDI R10, R0, #8]
[ADDI R3, R10, #-8]
[LW R1, 716(R3)]
[ADDI R4, R10, #-4]
BTB:
Registers:
R00:    0    0    0    0    0    0    1    4    
R08:    20   0    0    0    0    0    0    0    
R16:    0    0    0    0    0    0    0    0    
R24:    0    0    0    0    0    0    0    0    
Data Segment:
716:    1    1    0    0    0    0    0    0    0    0
Cycle <11>:
IQ:
[ADD R5, R1, R2]
RS:
[ADDI R3, R10, #-8]
[LW R1, 716(R3)]
[ADDI R4, R10, #-4]
[LW R2, 716(R4)]
ROB:
[ADDI R3, R10, #-8]
[LW R1, 716(R3)]
[ADDI R4, R10, #-4]
[LW R2, 716(R4)]
BTB:
Registers:
R00:    0    0    0    0    0    0    1    4    
R08:    20   0    8    0    0    0    0    0    
R16:    0    0    0    0    0    0    0    0    
R24:    0    0    0    0    0    0    0    0    
Data Segment:
716:    1    1    0    0    0    0    0    0    0    0
Cycle <12>:
IQ:
[SW R5, 716(R10)]
RS:
[ADDI R3, R10, #-8]
[LW R1, 716(R3)]
[ADDI R4, R10, #-4]
[LW R2, 716(R4)]
[ADD R5, R1, R2]
ROB:
[ADDI R3, R10, #-8]
[LW R1, 716(R3)]
[ADDI R4, R10, #-4]
[LW R2, 716(R4)]
[ADD R5, R1, R2]
BTB:
Registers:
R00:    0    0    0    0    0    0    1    4    
R08:    20   0    8    0    0    0    0    0    
R16:    0    0    0    0    0    0    0    0    
R24:    0    0    0    0    0    0    0    0    
Data Segment:
716:    1    1    0    0    0    0    0    0    0    0
Cycle <13>:
IQ:
[ADDI R10, R10, #4]
RS:
[LW R1, 716(R3)]
[ADDI R4, R10, #-4]
[LW R2, 716(R4)]
[ADD R5, R1, R2]
[SW R5, 716(R10)]
ROB:
[LW R1, 716(R3)]
[ADDI R4, R10, #-4]
[LW R2, 716(R4)]
[ADD R5, R1, R2]
[SW R5, 716(R10)]
BTB:
Registers:
R00:    0    0    0    0    0    0    1    4    
R08:    20   0    8    0    0    0    0    0    
R16:    0    0    0    0    0    0    0    0    
R24:    0    0    0    0    0    0    0    0    
Data Segment:
716:    1    1    0    0    0    0    0    0    0    0
Cycle <14>:
IQ:
[BEQ R10, R8, #4]
RS:
[LW R1, 716(R3)]
[ADDI R4, R10, #-4]
[LW R2, 716(R4)]
[ADD R5, R1, R2]
[SW R5, 716(R10)]
[ADDI R10, R10, #4]
ROB:
[LW R1, 716(R3)]
[ADDI R4, R10, #-4]
[LW R2, 716(R4)]
[ADD R5, R1, R2]
[SW R5, 716(R10)]
[ADDI R10, R10, #4]
BTB:
[Entry 1]:<652,660,NotSet>
Registers:
R00:    0    0    0    0    0    0    1    4    
R08:    20   0    8    0    0    0    0    0    
R16:    0    0    0    0    0    0    0    0    
R24:    0    0    0    0    0    0    0    0    
Data Segment:
716:    1    1    0    0    0    0    0    0    0    0
Cycle <15>:
IQ:
[BEQ R10, R8, #4]
[J #624]
RS:
[LW R1, 716(R3)]
[ADDI R4, R10, #-4]
[LW R2, 716(R4)]
[ADD R5, R1, R2]
[SW R5, 716(R10)]
[ADDI R10, R10, #4]
ROB:
[LW R1, 716(R3)]
[ADDI R4, R10, #-4]
[LW R2, 716(R4)]
[ADD R5, R1, R2]
[SW R5, 716(R10)]
[ADDI R10, R10, #4]
BTB:
[Entry 1]:<652,660,NotSet>
[Entry 2]:<656,624,NotSet>
Registers:
R00:    0    0    0    0    0    0    1    4    
R08:    20   0    8    0    0    0    0    0    
R16:    0    0    0    0    0    0    0    0    
R24:    0    0    0    0    0    0    0    0    
Data Segment:
716:    1    1    0    0    0    0    0    0    0    0
Cycle <16>:
IQ:
[J #624]
[NOP]
RS:
[ADDI R4, R10, #-4]
[LW R2, 716(R4)]
[ADD R5, R1, R2]
[SW R5, 716(R10)]
[ADDI R10, R10, #4]
[BEQ R10, R8, #4]
ROB:
[ADDI R4, R10, #-4]
[LW R2, 716(R4)]
[ADD R5, R1, R2]
[SW R5, 716(R10)]
[ADDI R10, R10, #4]
[BEQ R10, R8, #4]
BTB:
[Entry 1]:<652,660,NotSet>
[Entry 2]:<656,624,NotSet>
Registers:
R00:    0    1    0    0    0    0    1    4    
R08:    20   0    8    0    0    0    0    0    
R16:    0    0    0    0    0    0    0    0    
R24:    0    0    0    0    0    0    0    0    
Data Segment:
716:    1    1    0    0    0    0    0    0    0    0
Cycle <17>:
IQ:
[NOP]
[BREAK]
RS:
[LW R2, 716(R4)]
[ADD R5, R1, R2]
[SW R5, 716(R10)]
[ADDI R10, R10, #4]
[BEQ R10, R8, #4]
[J #624]
ROB:
[LW R2, 716(R4)]
[ADD R5, R1, R2]
[SW R5, 716(R10)]
[ADDI R10, R10, #4]
[BEQ R10, R8, #4]
[J #624]
BTB:
[Entry 1]:<652,660,NotSet>
[Entry 2]:<656,624,NotSet>
Registers:
R00:    0    1    0    0    4    0    1    4    
R08:    20   0    8    0    0    0    0    0    
R16:    0    0    0    0    0    0    0    0    
R24:    0    0    0    0    0    0    0    0    
Data Segment:
716:    1    1    0    0    0    0    0    0    0    0
Cycle <18>:
IQ:
[BREAK]
RS:
[ADD R5, R1, R2]
[SW R5, 716(R10)]
[ADDI R10, R10, #4]
[BEQ R10, R8, #4]
[J #624]
ROB:
[ADD R5, R1, R2]
[SW R5, 716(R10)]
[ADDI R10, R10, #4]
[BEQ R10, R8, #4]
[J #624]
[NOP]
BTB:
[Entry 1]:<652,660,0>
[Entry 2]:<656,624,NotSet>
Registers:
R00:    0    1    1    0    4    0    1    4    
R08:    20   0    8    0    0    0    0    0    
R16:    0    0    0    0    0    0    0    0    
R24:    0    0    0    0    0    0    0    0    
Data Segment:
716:    1    1    0    0    0    0    0    0    0    0
Cycle <19>:
IQ:
[ADDI R3, R10, #-8]
RS:
[SW R5, 716(R10)]
[ADDI R10, R10, #4]
[BEQ R10, R8, #4]
[J #624]
ROB:
[SW R5, 716(R10)]
[ADDI R10, R10, #4]
[BEQ R10, R8, #4]
[J #624]
BTB:
[Entry 1]:<652,660,0>
[Entry 2]:<656,624,1>
Registers:
R00:    0    1    1    0    4    2    1    4    
R08:    20   0    8    0    0    0    0    0    
R16:    0    0    0    0    0    0    0    0    
R24:    0    0    0    0    0    0    0    0    
Data Segment:
716:    1    1    0    0    0    0    0    0    0    0
Cycle <20>:
IQ:
[LW R1, 716(R3)]
RS:
[ADDI R10, R10, #4]
[BEQ R10, R8, #4]
[J #624]
[ADDI R3, R10, #-8]
ROB:
[ADDI R10, R10, #4]
[BEQ R10, R8, #4]
[J #624]
[ADDI R3, R10, #-8]
BTB:
[Entry 1]:<652,660,0>
[Entry 2]:<656,624,1>
Registers:
R00:    0    1    1    0    4    2    1    4    
R08:    20   0    8    0    0    0    0    0    
R16:    0    0    0    0    0    0    0    0    
R24:    0    0    0    0    0    0    0    0    
Data Segment:
716:    1    1    2    0    0    0    0    0    0    0
