INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vts_vivado/project_lcd/project_lcd.srcs/sources_1/new/lcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vts_vivado/project_lcd/project_lcd.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
