{"Source Block": ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@161:171@HdlIdDef", "\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = {DMA_LENGTH_ALIGN{1'b1}};\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH_SRC-1:0] src_waddr;\nwire [ID_WIDTH-2:0] src_id_reduced;\nwire src_mem_data_valid;\nwire src_mem_data_last;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_burst_memory.v@164:174", "\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH_SRC-1:0] src_waddr;\nwire [ID_WIDTH-2:0] src_id_reduced;\nwire src_mem_data_valid;\nwire src_mem_data_last;\nwire [DATA_WIDTH_MEM_SRC-1:0] src_mem_data;\nwire [BYTES_PER_BEAT_WIDTH_MEM_SRC-1:0] src_mem_data_valid_bytes;\nwire src_mem_data_partial_burst;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@167:177", "wire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH_SRC-1:0] src_waddr;\nwire [ID_WIDTH-2:0] src_id_reduced;\nwire src_mem_data_valid;\nwire src_mem_data_last;\nwire [DATA_WIDTH_MEM_SRC-1:0] src_mem_data;\nwire [BYTES_PER_BEAT_WIDTH_MEM_SRC-1:0] src_mem_data_valid_bytes;\nwire src_mem_data_partial_burst;\n\nwire dest_beat;\nwire dest_last_beat;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@166:176", "wire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH_SRC-1:0] src_waddr;\nwire [ID_WIDTH-2:0] src_id_reduced;\nwire src_mem_data_valid;\nwire src_mem_data_last;\nwire [DATA_WIDTH_MEM_SRC-1:0] src_mem_data;\nwire [BYTES_PER_BEAT_WIDTH_MEM_SRC-1:0] src_mem_data_valid_bytes;\nwire src_mem_data_partial_burst;\n\nwire dest_beat;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@165:175", "wire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH_SRC-1:0] src_waddr;\nwire [ID_WIDTH-2:0] src_id_reduced;\nwire src_mem_data_valid;\nwire src_mem_data_last;\nwire [DATA_WIDTH_MEM_SRC-1:0] src_mem_data;\nwire [BYTES_PER_BEAT_WIDTH_MEM_SRC-1:0] src_mem_data_valid_bytes;\nwire src_mem_data_partial_burst;\n\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@163:173", "reg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = {DMA_LENGTH_ALIGN{1'b1}};\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH_SRC-1:0] src_waddr;\nwire [ID_WIDTH-2:0] src_id_reduced;\nwire src_mem_data_valid;\nwire src_mem_data_last;\nwire [DATA_WIDTH_MEM_SRC-1:0] src_mem_data;\nwire [BYTES_PER_BEAT_WIDTH_MEM_SRC-1:0] src_mem_data_valid_bytes;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@162:172", "wire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = {DMA_LENGTH_ALIGN{1'b1}};\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH_SRC-1:0] src_waddr;\nwire [ID_WIDTH-2:0] src_id_reduced;\nwire src_mem_data_valid;\nwire src_mem_data_last;\nwire [DATA_WIDTH_MEM_SRC-1:0] src_mem_data;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@158:168", "reg [DATA_WIDTH_MEM_DEST/8-1:0] dest_mem_data_strb = {DATA_WIDTH_MEM_DEST/8{1'b1}};\n\nreg [BYTES_PER_BURST_WIDTH+1-1-DMA_LENGTH_ALIGN:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = {DMA_LENGTH_ALIGN{1'b1}};\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH_SRC-1:0] src_waddr;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@160:170", "reg [BYTES_PER_BURST_WIDTH+1-1-DMA_LENGTH_ALIGN:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = {DMA_LENGTH_ALIGN{1'b1}};\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH_SRC-1:0] src_waddr;\nwire [ID_WIDTH-2:0] src_id_reduced;\nwire src_mem_data_valid;\n"]], "Diff Content": {"Delete": [[166, "wire src_last_beat;\n"]], "Add": []}}