verilog work "Data_Mem.v"
verilog work "ALU.v"
verilog work "data_path.v"
