

================================================================
== Vitis HLS Report for 'FIR_filter_transposed'
================================================================
* Date:           Sun Nov 16 16:26:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v3
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.396 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n" [FIR_HLS.cpp:80]   --->   Operation 2 'read' 'x_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%FIR_coe_read_1 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %FIR_coe_read_17" [FIR_HLS.cpp:80]   --->   Operation 3 'read' 'FIR_coe_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%FIR_coe_read_2 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %FIR_coe_read_16" [FIR_HLS.cpp:80]   --->   Operation 4 'read' 'FIR_coe_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%FIR_coe_read_3 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %FIR_coe_read_15" [FIR_HLS.cpp:80]   --->   Operation 5 'read' 'FIR_coe_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%FIR_coe_read_4 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %FIR_coe_read_14" [FIR_HLS.cpp:80]   --->   Operation 6 'read' 'FIR_coe_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_coe_read_9 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %FIR_coe_read" [FIR_HLS.cpp:80]   --->   Operation 7 'read' 'FIR_coe_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_delays_read_18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_27" [FIR_HLS.cpp:80]   --->   Operation 8 'read' 'FIR_delays_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%FIR_delays_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_26" [FIR_HLS.cpp:80]   --->   Operation 9 'read' 'FIR_delays_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%FIR_delays_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_25" [FIR_HLS.cpp:80]   --->   Operation 10 'read' 'FIR_delays_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%FIR_delays_read_21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read" [FIR_HLS.cpp:80]   --->   Operation 11 'read' 'FIR_delays_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [FIR_HLS.cpp:80]   --->   Operation 12 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 13 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln84_5 = sext i10 %FIR_coe_read_9" [FIR_HLS.cpp:84]   --->   Operation 14 'sext' 'sext_ln84_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.38ns)   --->   "%mul_ln84 = mul i25 %sext_ln84_5, i25 %sext_ln84" [FIR_HLS.cpp:84]   --->   Operation 15 'mul' 'mul_ln84' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %mul_ln84, i1 0" [FIR_HLS.cpp:84]   --->   Operation 16 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln84_6 = sext i26 %shl_ln" [FIR_HLS.cpp:84]   --->   Operation 17 'sext' 'sext_ln84_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.01ns)   --->   "%add_ln84 = add i32 %sext_ln84_6, i32 %FIR_delays_read_21" [FIR_HLS.cpp:84]   --->   Operation 18 'add' 'add_ln84' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln84, i32 16, i32 31" [FIR_HLS.cpp:84]   --->   Operation 19 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i16 %x_n_read" [FIR_HLS.cpp:87]   --->   Operation 20 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln87_3 = sext i16 %x_n_read" [FIR_HLS.cpp:87]   --->   Operation 21 'sext' 'sext_ln87_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln87_4 = sext i16 %x_n_read" [FIR_HLS.cpp:87]   --->   Operation 22 'sext' 'sext_ln87_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln87_5 = sext i13 %FIR_coe_read_4" [FIR_HLS.cpp:87]   --->   Operation 23 'sext' 'sext_ln87_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.38ns)   --->   "%mul_ln87_3 = mul i29 %sext_ln87_4, i29 %sext_ln87_5" [FIR_HLS.cpp:87]   --->   Operation 24 'mul' 'mul_ln87_3' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %mul_ln87_3, i1 0" [FIR_HLS.cpp:87]   --->   Operation 25 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln87_6 = sext i30 %tmp" [FIR_HLS.cpp:87]   --->   Operation 26 'sext' 'sext_ln87_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.01ns)   --->   "%add_ln87 = add i32 %sext_ln87_6, i32 %FIR_delays_read_20" [FIR_HLS.cpp:87]   --->   Operation 27 'add' 'add_ln87' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i14 %FIR_coe_read_3" [FIR_HLS.cpp:87]   --->   Operation 28 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.38ns)   --->   "%mul_ln87 = mul i30 %sext_ln87_3, i30 %zext_ln87" [FIR_HLS.cpp:87]   --->   Operation 29 'mul' 'mul_ln87' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %mul_ln87, i1 0" [FIR_HLS.cpp:87]   --->   Operation 30 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln87_7 = sext i31 %tmp_4" [FIR_HLS.cpp:87]   --->   Operation 31 'sext' 'sext_ln87_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln87_8 = sext i13 %FIR_coe_read_2" [FIR_HLS.cpp:87]   --->   Operation 32 'sext' 'sext_ln87_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.38ns)   --->   "%mul_ln87_4 = mul i29 %sext_ln87_4, i29 %sext_ln87_8" [FIR_HLS.cpp:87]   --->   Operation 33 'mul' 'mul_ln87_4' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %mul_ln87_4, i1 0" [FIR_HLS.cpp:87]   --->   Operation 34 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln87_9 = sext i30 %tmp_5" [FIR_HLS.cpp:87]   --->   Operation 35 'sext' 'sext_ln87_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln87_10 = sext i10 %FIR_coe_read_1" [FIR_HLS.cpp:87]   --->   Operation 36 'sext' 'sext_ln87_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.38ns)   --->   "%mul_ln87_5 = mul i26 %sext_ln87, i26 %sext_ln87_10" [FIR_HLS.cpp:87]   --->   Operation 37 'mul' 'mul_ln87_5' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i26.i1, i26 %mul_ln87_5, i1 0" [FIR_HLS.cpp:87]   --->   Operation 38 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln87_11 = sext i27 %tmp_6" [FIR_HLS.cpp:87]   --->   Operation 39 'sext' 'sext_ln87_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.01ns)   --->   "%add_ln87_4 = add i32 %sext_ln87_7, i32 %FIR_delays_read_19" [FIR_HLS.cpp:87]   --->   Operation 40 'add' 'add_ln87_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.01ns)   --->   "%add_ln87_5 = add i32 %sext_ln87_9, i32 %FIR_delays_read_18" [FIR_HLS.cpp:87]   --->   Operation 41 'add' 'add_ln87_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mrv = insertvalue i144 <undef>, i16 %y" [FIR_HLS.cpp:89]   --->   Operation 42 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i144 %mrv, i32 %add_ln87" [FIR_HLS.cpp:89]   --->   Operation 43 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i144 %mrv_1, i32 %add_ln87_4" [FIR_HLS.cpp:89]   --->   Operation 44 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i144 %mrv_2, i32 %add_ln87_5" [FIR_HLS.cpp:89]   --->   Operation 45 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i144 %mrv_3, i32 %sext_ln87_11" [FIR_HLS.cpp:89]   --->   Operation 46 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln89 = ret i144 %mrv_4" [FIR_HLS.cpp:89]   --->   Operation 47 'ret' 'ret_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.396ns
The critical path consists of the following:
	wire read operation ('x_n_read', FIR_HLS.cpp:80) on port 'x_n' (FIR_HLS.cpp:80) [11]  (0.000 ns)
	'mul' operation 25 bit ('mul_ln84', FIR_HLS.cpp:84) [24]  (2.380 ns)
	'add' operation 32 bit ('add_ln84', FIR_HLS.cpp:84) [27]  (1.016 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
