INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:41:21 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.261ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 2.011ns (30.445%)  route 4.594ns (69.555%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2263, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X58Y193        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y193        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=44, routed)          0.626     1.388    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X58Y197        LUT5 (Prop_lut5_I3_O)        0.043     1.431 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_i_7/O
                         net (fo=1, routed)           0.000     1.431    lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_i_7_n_0
    SLICE_X58Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.669 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.669    lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3_n_0
    SLICE_X58Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.719 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.719    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X58Y199        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     1.871 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[1]
                         net (fo=37, routed)          0.443     2.314    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_6
    SLICE_X56Y196        LUT4 (Prop_lut4_I1_O)        0.121     2.435 r  lsq1/handshake_lsq_lsq1_core/dataReg[15]_i_9/O
                         net (fo=1, routed)           0.343     2.777    lsq1/handshake_lsq_lsq1_core/dataReg[15]_i_9_n_0
    SLICE_X56Y196        LUT6 (Prop_lut6_I5_O)        0.043     2.820 r  lsq1/handshake_lsq_lsq1_core/dataReg[15]_i_5/O
                         net (fo=2, routed)           0.509     3.329    lsq1/handshake_lsq_lsq1_core/dataReg[15]_i_5_n_0
    SLICE_X60Y197        LUT6 (Prop_lut6_I4_O)        0.043     3.372 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__0_i_9/O
                         net (fo=5, routed)           0.429     3.801    lsq1/handshake_lsq_lsq1_core/ltOp_carry__0_i_9_n_0
    SLICE_X63Y195        LUT4 (Prop_lut4_I2_O)        0.043     3.844 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10/O
                         net (fo=2, routed)           0.365     4.209    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10_n_0
    SLICE_X62Y202        LUT5 (Prop_lut5_I4_O)        0.043     4.252 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.289     4.541    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32_n_0
    SLICE_X65Y202        LUT5 (Prop_lut5_I2_O)        0.043     4.584 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.213     4.798    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X63Y202        LUT3 (Prop_lut3_I0_O)        0.043     4.841 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.841    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X63Y202        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.028 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.028    addf0/operator/ltOp_carry__2_n_0
    SLICE_X63Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.155 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=83, routed)          0.362     5.517    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X64Y202        LUT2 (Prop_lut2_I0_O)        0.134     5.651 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.651    addf0/operator/ps_c1_reg[3][0]
    SLICE_X64Y202        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.235     5.886 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.372     6.257    addf0/operator/RightShifterComponent/O[1]
    SLICE_X65Y203        LUT4 (Prop_lut4_I0_O)        0.126     6.383 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.184     6.567    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X65Y203        LUT5 (Prop_lut5_I0_O)        0.043     6.610 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.195     6.805    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X65Y204        LUT3 (Prop_lut3_I1_O)        0.043     6.848 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.265     7.113    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X63Y203        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=2263, unset)         0.483     7.183    addf0/operator/RightShifterComponent/clk
    SLICE_X63Y203        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[20]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X63Y203        FDRE (Setup_fdre_C_R)       -0.295     6.852    addf0/operator/RightShifterComponent/level4_c1_reg[20]
  -------------------------------------------------------------------
                         required time                          6.852    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                 -0.261    




