@N: CD630 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/clk_generator.vhd":8:7:8:19|Synthesizing work.clk_generator.arch.
@N: CD233 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/clk_generator.vhd":17:16:17:17|Using sequential encoding for type states.
@W: CD434 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/clk_generator.vhd":41:12:41:18|Signal clk_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/clk_generator.vhd":41:4:41:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/clk_generator.vhd":57:24:57:32|Referenced variable count_reg is not in sensitivity list.
Post processing for work.clk_generator.arch
@W: CL117 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/clk_generator.vhd":44:8:44:9|Latch generated from process for signal state_h(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/clk_generator.vhd":44:8:44:9|Latch generated from process for signal clk_next; possible missing assignment in an if or case statement.
@W: CL117 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/clk_generator.vhd":44:8:44:9|Latch generated from process for signal count_next(3 downto 0); possible missing assignment in an if or case statement.
@N: CL201 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/clk_generator.vhd":29:8:29:9|Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
