|np_core
out_data[0] <= out_arbiter:oa.out_data
out_data[1] <= out_arbiter:oa.out_data
out_data[2] <= out_arbiter:oa.out_data
out_data[3] <= out_arbiter:oa.out_data
out_data[4] <= out_arbiter:oa.out_data
out_data[5] <= out_arbiter:oa.out_data
out_data[6] <= out_arbiter:oa.out_data
out_data[7] <= out_arbiter:oa.out_data
out_data[8] <= out_arbiter:oa.out_data
out_data[9] <= out_arbiter:oa.out_data
out_data[10] <= out_arbiter:oa.out_data
out_data[11] <= out_arbiter:oa.out_data
out_data[12] <= out_arbiter:oa.out_data
out_data[13] <= out_arbiter:oa.out_data
out_data[14] <= out_arbiter:oa.out_data
out_data[15] <= out_arbiter:oa.out_data
out_data[16] <= out_arbiter:oa.out_data
out_data[17] <= out_arbiter:oa.out_data
out_data[18] <= out_arbiter:oa.out_data
out_data[19] <= out_arbiter:oa.out_data
out_data[20] <= out_arbiter:oa.out_data
out_data[21] <= out_arbiter:oa.out_data
out_data[22] <= out_arbiter:oa.out_data
out_data[23] <= out_arbiter:oa.out_data
out_data[24] <= out_arbiter:oa.out_data
out_data[25] <= out_arbiter:oa.out_data
out_data[26] <= out_arbiter:oa.out_data
out_data[27] <= out_arbiter:oa.out_data
out_data[28] <= out_arbiter:oa.out_data
out_data[29] <= out_arbiter:oa.out_data
out_data[30] <= out_arbiter:oa.out_data
out_data[31] <= out_arbiter:oa.out_data
out_data[32] <= out_arbiter:oa.out_data
out_data[33] <= out_arbiter:oa.out_data
out_data[34] <= out_arbiter:oa.out_data
out_data[35] <= out_arbiter:oa.out_data
out_data[36] <= out_arbiter:oa.out_data
out_data[37] <= out_arbiter:oa.out_data
out_data[38] <= out_arbiter:oa.out_data
out_data[39] <= out_arbiter:oa.out_data
out_data[40] <= out_arbiter:oa.out_data
out_data[41] <= out_arbiter:oa.out_data
out_data[42] <= out_arbiter:oa.out_data
out_data[43] <= out_arbiter:oa.out_data
out_data[44] <= out_arbiter:oa.out_data
out_data[45] <= out_arbiter:oa.out_data
out_data[46] <= out_arbiter:oa.out_data
out_data[47] <= out_arbiter:oa.out_data
out_data[48] <= out_arbiter:oa.out_data
out_data[49] <= out_arbiter:oa.out_data
out_data[50] <= out_arbiter:oa.out_data
out_data[51] <= out_arbiter:oa.out_data
out_data[52] <= out_arbiter:oa.out_data
out_data[53] <= out_arbiter:oa.out_data
out_data[54] <= out_arbiter:oa.out_data
out_data[55] <= out_arbiter:oa.out_data
out_data[56] <= out_arbiter:oa.out_data
out_data[57] <= out_arbiter:oa.out_data
out_data[58] <= out_arbiter:oa.out_data
out_data[59] <= out_arbiter:oa.out_data
out_data[60] <= out_arbiter:oa.out_data
out_data[61] <= out_arbiter:oa.out_data
out_data[62] <= out_arbiter:oa.out_data
out_data[63] <= out_arbiter:oa.out_data
out_ctrl[0] <= out_arbiter:oa.out_ctrl
out_ctrl[1] <= out_arbiter:oa.out_ctrl
out_ctrl[2] <= out_arbiter:oa.out_ctrl
out_ctrl[3] <= out_arbiter:oa.out_ctrl
out_ctrl[4] <= out_arbiter:oa.out_ctrl
out_ctrl[5] <= out_arbiter:oa.out_ctrl
out_ctrl[6] <= out_arbiter:oa.out_ctrl
out_ctrl[7] <= out_arbiter:oa.out_ctrl
out_wr <= out_arbiter:oa.out_wr
out_rdy => out_rdy.IN1
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
in_data[2] => in_data[2].IN1
in_data[3] => in_data[3].IN1
in_data[4] => in_data[4].IN1
in_data[5] => in_data[5].IN1
in_data[6] => in_data[6].IN1
in_data[7] => in_data[7].IN1
in_data[8] => in_data[8].IN1
in_data[9] => in_data[9].IN1
in_data[10] => in_data[10].IN1
in_data[11] => in_data[11].IN1
in_data[12] => in_data[12].IN1
in_data[13] => in_data[13].IN1
in_data[14] => in_data[14].IN1
in_data[15] => in_data[15].IN1
in_data[16] => in_data[16].IN1
in_data[17] => in_data[17].IN1
in_data[18] => in_data[18].IN1
in_data[19] => in_data[19].IN1
in_data[20] => in_data[20].IN1
in_data[21] => in_data[21].IN1
in_data[22] => in_data[22].IN1
in_data[23] => in_data[23].IN1
in_data[24] => in_data[24].IN1
in_data[25] => in_data[25].IN1
in_data[26] => in_data[26].IN1
in_data[27] => in_data[27].IN1
in_data[28] => in_data[28].IN1
in_data[29] => in_data[29].IN1
in_data[30] => in_data[30].IN1
in_data[31] => in_data[31].IN1
in_data[32] => in_data[32].IN1
in_data[33] => in_data[33].IN1
in_data[34] => in_data[34].IN1
in_data[35] => in_data[35].IN1
in_data[36] => in_data[36].IN1
in_data[37] => in_data[37].IN1
in_data[38] => in_data[38].IN1
in_data[39] => in_data[39].IN1
in_data[40] => in_data[40].IN1
in_data[41] => in_data[41].IN1
in_data[42] => in_data[42].IN1
in_data[43] => in_data[43].IN1
in_data[44] => in_data[44].IN1
in_data[45] => in_data[45].IN1
in_data[46] => in_data[46].IN1
in_data[47] => in_data[47].IN1
in_data[48] => in_data[48].IN1
in_data[49] => in_data[49].IN1
in_data[50] => in_data[50].IN1
in_data[51] => in_data[51].IN1
in_data[52] => in_data[52].IN1
in_data[53] => in_data[53].IN1
in_data[54] => in_data[54].IN1
in_data[55] => in_data[55].IN1
in_data[56] => in_data[56].IN1
in_data[57] => in_data[57].IN1
in_data[58] => in_data[58].IN1
in_data[59] => in_data[59].IN1
in_data[60] => in_data[60].IN1
in_data[61] => in_data[61].IN1
in_data[62] => in_data[62].IN1
in_data[63] => in_data[63].IN1
in_ctrl[0] => in_ctrl[0].IN1
in_ctrl[1] => in_ctrl[1].IN1
in_ctrl[2] => in_ctrl[2].IN1
in_ctrl[3] => in_ctrl[3].IN1
in_ctrl[4] => in_ctrl[4].IN1
in_ctrl[5] => in_ctrl[5].IN1
in_ctrl[6] => in_ctrl[6].IN1
in_ctrl[7] => in_ctrl[7].IN1
in_wr => in_wr.IN1
in_rdy <= flow_classification:fc.in_rdy
reg_req_in => reg_req_out.DATAIN
reg_ack_in => reg_ack_out.DATAIN
reg_rd_wr_L_in => reg_rd_wr_L_out.DATAIN
reg_addr_in[0] => reg_addr_out[0].DATAIN
reg_addr_in[1] => reg_addr_out[1].DATAIN
reg_addr_in[2] => reg_addr_out[2].DATAIN
reg_addr_in[3] => reg_addr_out[3].DATAIN
reg_addr_in[4] => reg_addr_out[4].DATAIN
reg_addr_in[5] => reg_addr_out[5].DATAIN
reg_addr_in[6] => reg_addr_out[6].DATAIN
reg_addr_in[7] => reg_addr_out[7].DATAIN
reg_addr_in[8] => reg_addr_out[8].DATAIN
reg_addr_in[9] => reg_addr_out[9].DATAIN
reg_addr_in[10] => reg_addr_out[10].DATAIN
reg_addr_in[11] => reg_addr_out[11].DATAIN
reg_addr_in[12] => reg_addr_out[12].DATAIN
reg_addr_in[13] => reg_addr_out[13].DATAIN
reg_addr_in[14] => reg_addr_out[14].DATAIN
reg_addr_in[15] => reg_addr_out[15].DATAIN
reg_addr_in[16] => reg_addr_out[16].DATAIN
reg_addr_in[17] => reg_addr_out[17].DATAIN
reg_addr_in[18] => reg_addr_out[18].DATAIN
reg_addr_in[19] => reg_addr_out[19].DATAIN
reg_addr_in[20] => reg_addr_out[20].DATAIN
reg_addr_in[21] => reg_addr_out[21].DATAIN
reg_addr_in[22] => reg_addr_out[22].DATAIN
reg_data_in[0] => reg_data_out[0].DATAIN
reg_data_in[1] => reg_data_out[1].DATAIN
reg_data_in[2] => reg_data_out[2].DATAIN
reg_data_in[3] => reg_data_out[3].DATAIN
reg_data_in[4] => reg_data_out[4].DATAIN
reg_data_in[5] => reg_data_out[5].DATAIN
reg_data_in[6] => reg_data_out[6].DATAIN
reg_data_in[7] => reg_data_out[7].DATAIN
reg_data_in[8] => reg_data_out[8].DATAIN
reg_data_in[9] => reg_data_out[9].DATAIN
reg_data_in[10] => reg_data_out[10].DATAIN
reg_data_in[11] => reg_data_out[11].DATAIN
reg_data_in[12] => reg_data_out[12].DATAIN
reg_data_in[13] => reg_data_out[13].DATAIN
reg_data_in[14] => reg_data_out[14].DATAIN
reg_data_in[15] => reg_data_out[15].DATAIN
reg_data_in[16] => reg_data_out[16].DATAIN
reg_data_in[17] => reg_data_out[17].DATAIN
reg_data_in[18] => reg_data_out[18].DATAIN
reg_data_in[19] => reg_data_out[19].DATAIN
reg_data_in[20] => reg_data_out[20].DATAIN
reg_data_in[21] => reg_data_out[21].DATAIN
reg_data_in[22] => reg_data_out[22].DATAIN
reg_data_in[23] => reg_data_out[23].DATAIN
reg_data_in[24] => reg_data_out[24].DATAIN
reg_data_in[25] => reg_data_out[25].DATAIN
reg_data_in[26] => reg_data_out[26].DATAIN
reg_data_in[27] => reg_data_out[27].DATAIN
reg_data_in[28] => reg_data_out[28].DATAIN
reg_data_in[29] => reg_data_out[29].DATAIN
reg_data_in[30] => reg_data_out[30].DATAIN
reg_data_in[31] => reg_data_out[31].DATAIN
reg_src_in[0] => reg_src_out[0].DATAIN
reg_src_in[1] => reg_src_out[1].DATAIN
reg_req_out <= reg_req_in.DB_MAX_OUTPUT_PORT_TYPE
reg_ack_out <= reg_ack_in.DB_MAX_OUTPUT_PORT_TYPE
reg_rd_wr_L_out <= reg_rd_wr_L_in.DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[0] <= reg_addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[1] <= reg_addr_in[1].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[2] <= reg_addr_in[2].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[3] <= reg_addr_in[3].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[4] <= reg_addr_in[4].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[5] <= reg_addr_in[5].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[6] <= reg_addr_in[6].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[7] <= reg_addr_in[7].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[8] <= reg_addr_in[8].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[9] <= reg_addr_in[9].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[10] <= reg_addr_in[10].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[11] <= reg_addr_in[11].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[12] <= reg_addr_in[12].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[13] <= reg_addr_in[13].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[14] <= reg_addr_in[14].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[15] <= reg_addr_in[15].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[16] <= reg_addr_in[16].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[17] <= reg_addr_in[17].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[18] <= reg_addr_in[18].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[19] <= reg_addr_in[19].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[20] <= reg_addr_in[20].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[21] <= reg_addr_in[21].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[22] <= reg_addr_in[22].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[0] <= reg_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= reg_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= reg_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= reg_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= reg_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= reg_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= reg_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= reg_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= reg_data_in[8].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= reg_data_in[9].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= reg_data_in[10].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= reg_data_in[11].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= reg_data_in[12].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= reg_data_in[13].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= reg_data_in[14].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= reg_data_in[15].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[16] <= reg_data_in[16].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[17] <= reg_data_in[17].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[18] <= reg_data_in[18].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[19] <= reg_data_in[19].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[20] <= reg_data_in[20].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[21] <= reg_data_in[21].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[22] <= reg_data_in[22].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[23] <= reg_data_in[23].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[24] <= reg_data_in[24].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[25] <= reg_data_in[25].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[26] <= reg_data_in[26].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[27] <= reg_data_in[27].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[28] <= reg_data_in[28].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[29] <= reg_data_in[29].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[30] <= reg_data_in[30].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[31] <= reg_data_in[31].DB_MAX_OUTPUT_PORT_TYPE
reg_src_out[0] <= reg_src_in[0].DB_MAX_OUTPUT_PORT_TYPE
reg_src_out[1] <= reg_src_in[1].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN3
core_sp_clk => core_sp_clk.IN1
reset => reset.IN3
instruction_sec_mon[0] <= <GND>
instruction_sec_mon[1] <= <GND>
instruction_sec_mon[2] <= <GND>
instruction_sec_mon[3] <= <GND>
instruction_sec_mon[4] <= <GND>
instruction_sec_mon[5] <= <GND>
instruction_sec_mon[6] <= <GND>
instruction_sec_mon[7] <= <GND>
instruction_sec_mon[8] <= <GND>
instruction_sec_mon[9] <= <GND>
instruction_sec_mon[10] <= <GND>
instruction_sec_mon[11] <= <GND>
instruction_sec_mon[12] <= <GND>
instruction_sec_mon[13] <= <GND>
instruction_sec_mon[14] <= <GND>
instruction_sec_mon[15] <= <GND>
instruction_sec_mon[16] <= <GND>
instruction_sec_mon[17] <= <GND>
instruction_sec_mon[18] <= <GND>
instruction_sec_mon[19] <= <GND>
instruction_sec_mon[20] <= <GND>
instruction_sec_mon[21] <= <GND>
instruction_sec_mon[22] <= <GND>
instruction_sec_mon[23] <= <GND>
instruction_sec_mon[24] <= <GND>
instruction_sec_mon[25] <= <GND>
instruction_sec_mon[26] <= <GND>
instruction_sec_mon[27] <= <GND>
instruction_sec_mon[28] <= <GND>
instruction_sec_mon[29] <= <GND>
instruction_sec_mon[30] <= <GND>
instruction_sec_mon[31] <= <GND>
prog_counter_sec_mon[0] <= <GND>
prog_counter_sec_mon[1] <= <GND>
prog_counter_sec_mon[2] <= <GND>
prog_counter_sec_mon[3] <= <GND>
prog_counter_sec_mon[4] <= <GND>
prog_counter_sec_mon[5] <= <GND>
prog_counter_sec_mon[6] <= <GND>
prog_counter_sec_mon[7] <= <GND>
prog_counter_sec_mon[8] <= <GND>
prog_counter_sec_mon[9] <= <GND>
prog_counter_sec_mon[10] <= <GND>
prog_counter_sec_mon[11] <= <GND>
prog_counter_sec_mon[12] <= <GND>
prog_counter_sec_mon[13] <= <GND>
prog_counter_sec_mon[14] <= <GND>
prog_counter_sec_mon[15] <= <GND>
prog_counter_sec_mon[16] <= <GND>
prog_counter_sec_mon[17] <= <GND>
prog_counter_sec_mon[18] <= <GND>
prog_counter_sec_mon[19] <= <GND>
prog_counter_sec_mon[20] <= <GND>
prog_counter_sec_mon[21] <= <GND>
prog_counter_sec_mon[22] <= <GND>
prog_counter_sec_mon[23] <= <GND>
prog_counter_sec_mon[24] <= <GND>
prog_counter_sec_mon[25] <= <GND>
prog_counter_sec_mon[26] <= <GND>
prog_counter_sec_mon[27] <= <GND>
prog_counter_sec_mon[28] <= <GND>
prog_counter_sec_mon[29] <= <GND>
prog_counter_sec_mon[30] <= <GND>
prog_counter_sec_mon[31] <= <GND>
ppu_mem_addr[0] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[1] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[2] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[3] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[4] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[5] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[6] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[7] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[8] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[9] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[10] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[11] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[12] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[13] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[14] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[15] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[16] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[17] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[18] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[19] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[20] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[21] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[22] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[23] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[24] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[25] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[26] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[27] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[28] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[29] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[30] <= ppu:ppu.pp_mem_addr
ppu_mem_addr[31] <= ppu:ppu.pp_mem_addr
packet_drop => packet_drop.IN1


|np_core|flow_classification:fc
out_data0[0] <= out_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data0[1] <= out_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data0[2] <= out_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data0[3] <= out_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data0[4] <= out_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data0[5] <= out_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data0[6] <= out_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data0[7] <= out_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data0[8] <= out_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data0[9] <= out_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data0[10] <= out_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data0[11] <= out_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data0[12] <= out_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data0[13] <= out_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data0[14] <= out_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data0[15] <= out_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data0[16] <= out_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data0[17] <= out_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data0[18] <= out_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data0[19] <= out_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data0[20] <= out_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data0[21] <= out_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data0[22] <= out_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data0[23] <= out_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data0[24] <= out_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data0[25] <= out_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data0[26] <= out_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data0[27] <= out_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data0[28] <= out_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data0[29] <= out_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data0[30] <= out_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data0[31] <= out_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data0[32] <= out_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data0[33] <= out_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data0[34] <= out_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data0[35] <= out_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data0[36] <= out_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data0[37] <= out_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data0[38] <= out_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data0[39] <= out_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data0[40] <= out_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data0[41] <= out_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data0[42] <= out_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data0[43] <= out_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data0[44] <= out_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data0[45] <= out_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data0[46] <= out_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data0[47] <= out_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data0[48] <= out_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data0[49] <= out_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data0[50] <= out_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data0[51] <= out_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data0[52] <= out_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data0[53] <= out_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data0[54] <= out_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data0[55] <= out_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data0[56] <= out_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data0[57] <= out_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data0[58] <= out_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data0[59] <= out_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data0[60] <= out_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data0[61] <= out_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data0[62] <= out_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data0[63] <= out_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route0[0] <= <VCC>
out_pkt_route0[1] <= <VCC>
out_pkt_route0[2] <= <GND>
out_pkt_route0[3] <= <GND>
out_pkt_route0[4] <= <GND>
out_pkt_route0[5] <= <GND>
out_pkt_route0[6] <= <GND>
out_pkt_route0[7] <= <GND>
out_pkt_route0[8] <= <GND>
out_pkt_route0[9] <= <GND>
out_pkt_route0[10] <= <GND>
out_pkt_route0[11] <= <GND>
out_pkt_route0[12] <= <GND>
out_pkt_route0[13] <= <GND>
out_pkt_route0[14] <= <GND>
out_pkt_route0[15] <= <GND>
out_wr0 <= out_wr[0].DB_MAX_OUTPUT_PORT_TYPE
out_req0 <= out_req0~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ack0 => out_ack[0].DATAIN
out_data1[0] <= out_data[1][0].DB_MAX_OUTPUT_PORT_TYPE
out_data1[1] <= out_data[1][1].DB_MAX_OUTPUT_PORT_TYPE
out_data1[2] <= out_data[1][2].DB_MAX_OUTPUT_PORT_TYPE
out_data1[3] <= out_data[1][3].DB_MAX_OUTPUT_PORT_TYPE
out_data1[4] <= out_data[1][4].DB_MAX_OUTPUT_PORT_TYPE
out_data1[5] <= out_data[1][5].DB_MAX_OUTPUT_PORT_TYPE
out_data1[6] <= out_data[1][6].DB_MAX_OUTPUT_PORT_TYPE
out_data1[7] <= out_data[1][7].DB_MAX_OUTPUT_PORT_TYPE
out_data1[8] <= out_data[1][8].DB_MAX_OUTPUT_PORT_TYPE
out_data1[9] <= out_data[1][9].DB_MAX_OUTPUT_PORT_TYPE
out_data1[10] <= out_data[1][10].DB_MAX_OUTPUT_PORT_TYPE
out_data1[11] <= out_data[1][11].DB_MAX_OUTPUT_PORT_TYPE
out_data1[12] <= out_data[1][12].DB_MAX_OUTPUT_PORT_TYPE
out_data1[13] <= out_data[1][13].DB_MAX_OUTPUT_PORT_TYPE
out_data1[14] <= out_data[1][14].DB_MAX_OUTPUT_PORT_TYPE
out_data1[15] <= out_data[1][15].DB_MAX_OUTPUT_PORT_TYPE
out_data1[16] <= out_data[1][16].DB_MAX_OUTPUT_PORT_TYPE
out_data1[17] <= out_data[1][17].DB_MAX_OUTPUT_PORT_TYPE
out_data1[18] <= out_data[1][18].DB_MAX_OUTPUT_PORT_TYPE
out_data1[19] <= out_data[1][19].DB_MAX_OUTPUT_PORT_TYPE
out_data1[20] <= out_data[1][20].DB_MAX_OUTPUT_PORT_TYPE
out_data1[21] <= out_data[1][21].DB_MAX_OUTPUT_PORT_TYPE
out_data1[22] <= out_data[1][22].DB_MAX_OUTPUT_PORT_TYPE
out_data1[23] <= out_data[1][23].DB_MAX_OUTPUT_PORT_TYPE
out_data1[24] <= out_data[1][24].DB_MAX_OUTPUT_PORT_TYPE
out_data1[25] <= out_data[1][25].DB_MAX_OUTPUT_PORT_TYPE
out_data1[26] <= out_data[1][26].DB_MAX_OUTPUT_PORT_TYPE
out_data1[27] <= out_data[1][27].DB_MAX_OUTPUT_PORT_TYPE
out_data1[28] <= out_data[1][28].DB_MAX_OUTPUT_PORT_TYPE
out_data1[29] <= out_data[1][29].DB_MAX_OUTPUT_PORT_TYPE
out_data1[30] <= out_data[1][30].DB_MAX_OUTPUT_PORT_TYPE
out_data1[31] <= out_data[1][31].DB_MAX_OUTPUT_PORT_TYPE
out_data1[32] <= out_data[1][32].DB_MAX_OUTPUT_PORT_TYPE
out_data1[33] <= out_data[1][33].DB_MAX_OUTPUT_PORT_TYPE
out_data1[34] <= out_data[1][34].DB_MAX_OUTPUT_PORT_TYPE
out_data1[35] <= out_data[1][35].DB_MAX_OUTPUT_PORT_TYPE
out_data1[36] <= out_data[1][36].DB_MAX_OUTPUT_PORT_TYPE
out_data1[37] <= out_data[1][37].DB_MAX_OUTPUT_PORT_TYPE
out_data1[38] <= out_data[1][38].DB_MAX_OUTPUT_PORT_TYPE
out_data1[39] <= out_data[1][39].DB_MAX_OUTPUT_PORT_TYPE
out_data1[40] <= out_data[1][40].DB_MAX_OUTPUT_PORT_TYPE
out_data1[41] <= out_data[1][41].DB_MAX_OUTPUT_PORT_TYPE
out_data1[42] <= out_data[1][42].DB_MAX_OUTPUT_PORT_TYPE
out_data1[43] <= out_data[1][43].DB_MAX_OUTPUT_PORT_TYPE
out_data1[44] <= out_data[1][44].DB_MAX_OUTPUT_PORT_TYPE
out_data1[45] <= out_data[1][45].DB_MAX_OUTPUT_PORT_TYPE
out_data1[46] <= out_data[1][46].DB_MAX_OUTPUT_PORT_TYPE
out_data1[47] <= out_data[1][47].DB_MAX_OUTPUT_PORT_TYPE
out_data1[48] <= out_data[1][48].DB_MAX_OUTPUT_PORT_TYPE
out_data1[49] <= out_data[1][49].DB_MAX_OUTPUT_PORT_TYPE
out_data1[50] <= out_data[1][50].DB_MAX_OUTPUT_PORT_TYPE
out_data1[51] <= out_data[1][51].DB_MAX_OUTPUT_PORT_TYPE
out_data1[52] <= out_data[1][52].DB_MAX_OUTPUT_PORT_TYPE
out_data1[53] <= out_data[1][53].DB_MAX_OUTPUT_PORT_TYPE
out_data1[54] <= out_data[1][54].DB_MAX_OUTPUT_PORT_TYPE
out_data1[55] <= out_data[1][55].DB_MAX_OUTPUT_PORT_TYPE
out_data1[56] <= out_data[1][56].DB_MAX_OUTPUT_PORT_TYPE
out_data1[57] <= out_data[1][57].DB_MAX_OUTPUT_PORT_TYPE
out_data1[58] <= out_data[1][58].DB_MAX_OUTPUT_PORT_TYPE
out_data1[59] <= out_data[1][59].DB_MAX_OUTPUT_PORT_TYPE
out_data1[60] <= out_data[1][60].DB_MAX_OUTPUT_PORT_TYPE
out_data1[61] <= out_data[1][61].DB_MAX_OUTPUT_PORT_TYPE
out_data1[62] <= out_data[1][62].DB_MAX_OUTPUT_PORT_TYPE
out_data1[63] <= out_data[1][63].DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route1[0] <= <GND>
out_pkt_route1[1] <= <GND>
out_pkt_route1[2] <= <GND>
out_pkt_route1[3] <= <GND>
out_pkt_route1[4] <= <GND>
out_pkt_route1[5] <= <GND>
out_pkt_route1[6] <= <GND>
out_pkt_route1[7] <= <GND>
out_pkt_route1[8] <= <GND>
out_pkt_route1[9] <= <GND>
out_pkt_route1[10] <= <GND>
out_pkt_route1[11] <= <GND>
out_pkt_route1[12] <= <GND>
out_pkt_route1[13] <= <GND>
out_pkt_route1[14] <= <GND>
out_pkt_route1[15] <= <GND>
out_wr1 <= out_wr[1].DB_MAX_OUTPUT_PORT_TYPE
out_req1 <= out_req1~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ack1 => out_ack[1].DATAIN
in_data[0] => out_data[0][0].DATAIN
in_data[1] => out_data[0][1].DATAIN
in_data[2] => out_data[0][2].DATAIN
in_data[3] => out_data[0][3].DATAIN
in_data[4] => out_data[0][4].DATAIN
in_data[5] => out_data[0][5].DATAIN
in_data[6] => out_data[0][6].DATAIN
in_data[7] => out_data[0][7].DATAIN
in_data[8] => out_data[0][8].DATAIN
in_data[9] => out_data[0][9].DATAIN
in_data[10] => out_data[0][10].DATAIN
in_data[11] => out_data[0][11].DATAIN
in_data[12] => out_data[0][12].DATAIN
in_data[13] => out_data[0][13].DATAIN
in_data[14] => out_data[0][14].DATAIN
in_data[15] => out_data[0][15].DATAIN
in_data[16] => out_data[0][16].DATAIN
in_data[17] => out_data[0][17].DATAIN
in_data[18] => out_data[0][18].DATAIN
in_data[19] => out_data[0][19].DATAIN
in_data[20] => out_data[0][20].DATAIN
in_data[21] => out_data[0][21].DATAIN
in_data[22] => out_data[0][22].DATAIN
in_data[23] => out_data[0][23].DATAIN
in_data[24] => out_data[0][24].DATAIN
in_data[25] => out_data[0][25].DATAIN
in_data[26] => out_data[0][26].DATAIN
in_data[27] => out_data[0][27].DATAIN
in_data[28] => out_data[0][28].DATAIN
in_data[29] => out_data[0][29].DATAIN
in_data[30] => out_data[0][30].DATAIN
in_data[31] => out_data[0][31].DATAIN
in_data[32] => out_data[0][32].DATAIN
in_data[33] => out_data[0][33].DATAIN
in_data[34] => out_data[0][34].DATAIN
in_data[35] => out_data[0][35].DATAIN
in_data[36] => out_data[0][36].DATAIN
in_data[37] => out_data[0][37].DATAIN
in_data[38] => out_data[0][38].DATAIN
in_data[39] => out_data[0][39].DATAIN
in_data[40] => out_data[0][40].DATAIN
in_data[41] => out_data[0][41].DATAIN
in_data[42] => out_data[0][42].DATAIN
in_data[43] => out_data[0][43].DATAIN
in_data[44] => out_data[0][44].DATAIN
in_data[45] => out_data[0][45].DATAIN
in_data[46] => out_data[0][46].DATAIN
in_data[47] => out_data[0][47].DATAIN
in_data[48] => out_data[0][48].DATAIN
in_data[49] => out_data[0][49].DATAIN
in_data[50] => out_data[0][50].DATAIN
in_data[51] => out_data[0][51].DATAIN
in_data[52] => out_data[0][52].DATAIN
in_data[53] => out_data[0][53].DATAIN
in_data[54] => out_data[0][54].DATAIN
in_data[55] => out_data[0][55].DATAIN
in_data[56] => out_data[0][56].DATAIN
in_data[57] => out_data[0][57].DATAIN
in_data[58] => out_data[0][58].DATAIN
in_data[59] => out_data[0][59].DATAIN
in_data[60] => out_data[0][60].DATAIN
in_data[61] => out_data[0][61].DATAIN
in_data[62] => out_data[0][62].DATAIN
in_data[63] => out_data[0][63].DATAIN
in_ctrl[0] => ~NO_FANOUT~
in_ctrl[1] => ~NO_FANOUT~
in_ctrl[2] => ~NO_FANOUT~
in_ctrl[3] => ~NO_FANOUT~
in_ctrl[4] => ~NO_FANOUT~
in_ctrl[5] => ~NO_FANOUT~
in_ctrl[6] => ~NO_FANOUT~
in_ctrl[7] => ~NO_FANOUT~
in_wr => out_wr[0].DATAIN
in_wr => wr_curr.DATAIN
in_rdy <= in_rdy_reg.DB_MAX_OUTPUT_PORT_TYPE
reg_req_in => reg_req_out.DATAIN
reg_ack_in => reg_ack_out.DATAIN
reg_rd_wr_L_in => reg_rd_wr_L_out.DATAIN
reg_addr_in[0] => reg_addr_out[0].DATAIN
reg_addr_in[1] => reg_addr_out[1].DATAIN
reg_addr_in[2] => reg_addr_out[2].DATAIN
reg_addr_in[3] => reg_addr_out[3].DATAIN
reg_addr_in[4] => reg_addr_out[4].DATAIN
reg_addr_in[5] => reg_addr_out[5].DATAIN
reg_addr_in[6] => reg_addr_out[6].DATAIN
reg_addr_in[7] => reg_addr_out[7].DATAIN
reg_addr_in[8] => reg_addr_out[8].DATAIN
reg_addr_in[9] => reg_addr_out[9].DATAIN
reg_addr_in[10] => reg_addr_out[10].DATAIN
reg_addr_in[11] => reg_addr_out[11].DATAIN
reg_addr_in[12] => reg_addr_out[12].DATAIN
reg_addr_in[13] => reg_addr_out[13].DATAIN
reg_addr_in[14] => reg_addr_out[14].DATAIN
reg_addr_in[15] => reg_addr_out[15].DATAIN
reg_addr_in[16] => reg_addr_out[16].DATAIN
reg_addr_in[17] => reg_addr_out[17].DATAIN
reg_addr_in[18] => reg_addr_out[18].DATAIN
reg_addr_in[19] => reg_addr_out[19].DATAIN
reg_addr_in[20] => reg_addr_out[20].DATAIN
reg_addr_in[21] => reg_addr_out[21].DATAIN
reg_addr_in[22] => reg_addr_out[22].DATAIN
reg_data_in[0] => reg_data_out[0].DATAIN
reg_data_in[1] => reg_data_out[1].DATAIN
reg_data_in[2] => reg_data_out[2].DATAIN
reg_data_in[3] => reg_data_out[3].DATAIN
reg_data_in[4] => reg_data_out[4].DATAIN
reg_data_in[5] => reg_data_out[5].DATAIN
reg_data_in[6] => reg_data_out[6].DATAIN
reg_data_in[7] => reg_data_out[7].DATAIN
reg_data_in[8] => reg_data_out[8].DATAIN
reg_data_in[9] => reg_data_out[9].DATAIN
reg_data_in[10] => reg_data_out[10].DATAIN
reg_data_in[11] => reg_data_out[11].DATAIN
reg_data_in[12] => reg_data_out[12].DATAIN
reg_data_in[13] => reg_data_out[13].DATAIN
reg_data_in[14] => reg_data_out[14].DATAIN
reg_data_in[15] => reg_data_out[15].DATAIN
reg_data_in[16] => reg_data_out[16].DATAIN
reg_data_in[17] => reg_data_out[17].DATAIN
reg_data_in[18] => reg_data_out[18].DATAIN
reg_data_in[19] => reg_data_out[19].DATAIN
reg_data_in[20] => reg_data_out[20].DATAIN
reg_data_in[21] => reg_data_out[21].DATAIN
reg_data_in[22] => reg_data_out[22].DATAIN
reg_data_in[23] => reg_data_out[23].DATAIN
reg_data_in[24] => reg_data_out[24].DATAIN
reg_data_in[25] => reg_data_out[25].DATAIN
reg_data_in[26] => reg_data_out[26].DATAIN
reg_data_in[27] => reg_data_out[27].DATAIN
reg_data_in[28] => reg_data_out[28].DATAIN
reg_data_in[29] => reg_data_out[29].DATAIN
reg_data_in[30] => reg_data_out[30].DATAIN
reg_data_in[31] => reg_data_out[31].DATAIN
reg_src_in[0] => reg_src_out[0].DATAIN
reg_src_in[1] => reg_src_out[1].DATAIN
reg_req_out <= reg_req_in.DB_MAX_OUTPUT_PORT_TYPE
reg_ack_out <= reg_ack_in.DB_MAX_OUTPUT_PORT_TYPE
reg_rd_wr_L_out <= reg_rd_wr_L_in.DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[0] <= reg_addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[1] <= reg_addr_in[1].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[2] <= reg_addr_in[2].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[3] <= reg_addr_in[3].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[4] <= reg_addr_in[4].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[5] <= reg_addr_in[5].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[6] <= reg_addr_in[6].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[7] <= reg_addr_in[7].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[8] <= reg_addr_in[8].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[9] <= reg_addr_in[9].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[10] <= reg_addr_in[10].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[11] <= reg_addr_in[11].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[12] <= reg_addr_in[12].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[13] <= reg_addr_in[13].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[14] <= reg_addr_in[14].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[15] <= reg_addr_in[15].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[16] <= reg_addr_in[16].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[17] <= reg_addr_in[17].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[18] <= reg_addr_in[18].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[19] <= reg_addr_in[19].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[20] <= reg_addr_in[20].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[21] <= reg_addr_in[21].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[22] <= reg_addr_in[22].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[0] <= reg_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= reg_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= reg_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= reg_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= reg_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= reg_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= reg_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= reg_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= reg_data_in[8].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= reg_data_in[9].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= reg_data_in[10].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= reg_data_in[11].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= reg_data_in[12].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= reg_data_in[13].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= reg_data_in[14].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= reg_data_in[15].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[16] <= reg_data_in[16].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[17] <= reg_data_in[17].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[18] <= reg_data_in[18].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[19] <= reg_data_in[19].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[20] <= reg_data_in[20].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[21] <= reg_data_in[21].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[22] <= reg_data_in[22].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[23] <= reg_data_in[23].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[24] <= reg_data_in[24].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[25] <= reg_data_in[25].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[26] <= reg_data_in[26].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[27] <= reg_data_in[27].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[28] <= reg_data_in[28].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[29] <= reg_data_in[29].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[30] <= reg_data_in[30].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[31] <= reg_data_in[31].DB_MAX_OUTPUT_PORT_TYPE
reg_src_out[0] <= reg_src_in[0].DB_MAX_OUTPUT_PORT_TYPE
reg_src_out[1] <= reg_src_in[1].DB_MAX_OUTPUT_PORT_TYPE
clk => wr_curr.CLK
clk => wr_prev.CLK
clk => out_wr[0].CLK
clk => out_wr[1].CLK
clk => out_data[0][0].CLK
clk => out_data[0][1].CLK
clk => out_data[0][2].CLK
clk => out_data[0][3].CLK
clk => out_data[0][4].CLK
clk => out_data[0][5].CLK
clk => out_data[0][6].CLK
clk => out_data[0][7].CLK
clk => out_data[0][8].CLK
clk => out_data[0][9].CLK
clk => out_data[0][10].CLK
clk => out_data[0][11].CLK
clk => out_data[0][12].CLK
clk => out_data[0][13].CLK
clk => out_data[0][14].CLK
clk => out_data[0][15].CLK
clk => out_data[0][16].CLK
clk => out_data[0][17].CLK
clk => out_data[0][18].CLK
clk => out_data[0][19].CLK
clk => out_data[0][20].CLK
clk => out_data[0][21].CLK
clk => out_data[0][22].CLK
clk => out_data[0][23].CLK
clk => out_data[0][24].CLK
clk => out_data[0][25].CLK
clk => out_data[0][26].CLK
clk => out_data[0][27].CLK
clk => out_data[0][28].CLK
clk => out_data[0][29].CLK
clk => out_data[0][30].CLK
clk => out_data[0][31].CLK
clk => out_data[0][32].CLK
clk => out_data[0][33].CLK
clk => out_data[0][34].CLK
clk => out_data[0][35].CLK
clk => out_data[0][36].CLK
clk => out_data[0][37].CLK
clk => out_data[0][38].CLK
clk => out_data[0][39].CLK
clk => out_data[0][40].CLK
clk => out_data[0][41].CLK
clk => out_data[0][42].CLK
clk => out_data[0][43].CLK
clk => out_data[0][44].CLK
clk => out_data[0][45].CLK
clk => out_data[0][46].CLK
clk => out_data[0][47].CLK
clk => out_data[0][48].CLK
clk => out_data[0][49].CLK
clk => out_data[0][50].CLK
clk => out_data[0][51].CLK
clk => out_data[0][52].CLK
clk => out_data[0][53].CLK
clk => out_data[0][54].CLK
clk => out_data[0][55].CLK
clk => out_data[0][56].CLK
clk => out_data[0][57].CLK
clk => out_data[0][58].CLK
clk => out_data[0][59].CLK
clk => out_data[0][60].CLK
clk => out_data[0][61].CLK
clk => out_data[0][62].CLK
clk => out_data[0][63].CLK
clk => out_data[1][0].CLK
clk => out_data[1][1].CLK
clk => out_data[1][2].CLK
clk => out_data[1][3].CLK
clk => out_data[1][4].CLK
clk => out_data[1][5].CLK
clk => out_data[1][6].CLK
clk => out_data[1][7].CLK
clk => out_data[1][8].CLK
clk => out_data[1][9].CLK
clk => out_data[1][10].CLK
clk => out_data[1][11].CLK
clk => out_data[1][12].CLK
clk => out_data[1][13].CLK
clk => out_data[1][14].CLK
clk => out_data[1][15].CLK
clk => out_data[1][16].CLK
clk => out_data[1][17].CLK
clk => out_data[1][18].CLK
clk => out_data[1][19].CLK
clk => out_data[1][20].CLK
clk => out_data[1][21].CLK
clk => out_data[1][22].CLK
clk => out_data[1][23].CLK
clk => out_data[1][24].CLK
clk => out_data[1][25].CLK
clk => out_data[1][26].CLK
clk => out_data[1][27].CLK
clk => out_data[1][28].CLK
clk => out_data[1][29].CLK
clk => out_data[1][30].CLK
clk => out_data[1][31].CLK
clk => out_data[1][32].CLK
clk => out_data[1][33].CLK
clk => out_data[1][34].CLK
clk => out_data[1][35].CLK
clk => out_data[1][36].CLK
clk => out_data[1][37].CLK
clk => out_data[1][38].CLK
clk => out_data[1][39].CLK
clk => out_data[1][40].CLK
clk => out_data[1][41].CLK
clk => out_data[1][42].CLK
clk => out_data[1][43].CLK
clk => out_data[1][44].CLK
clk => out_data[1][45].CLK
clk => out_data[1][46].CLK
clk => out_data[1][47].CLK
clk => out_data[1][48].CLK
clk => out_data[1][49].CLK
clk => out_data[1][50].CLK
clk => out_data[1][51].CLK
clk => out_data[1][52].CLK
clk => out_data[1][53].CLK
clk => out_data[1][54].CLK
clk => out_data[1][55].CLK
clk => out_data[1][56].CLK
clk => out_data[1][57].CLK
clk => out_data[1][58].CLK
clk => out_data[1][59].CLK
clk => out_data[1][60].CLK
clk => out_data[1][61].CLK
clk => out_data[1][62].CLK
clk => out_data[1][63].CLK
clk => out_ack[0].CLK
clk => out_ack[1].CLK
clk => out_req1~reg0.CLK
clk => out_req0~reg0.CLK
clk => state~1.DATAIN
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => out_wr[0].ENA
reset => wr_prev.ENA
reset => wr_curr.ENA
reset => out_data[0][0].ENA
reset => out_data[0][1].ENA
reset => out_data[0][2].ENA
reset => out_data[0][3].ENA
reset => out_data[0][4].ENA
reset => out_data[0][5].ENA
reset => out_data[0][6].ENA
reset => out_data[0][7].ENA
reset => out_data[0][8].ENA
reset => out_data[0][9].ENA
reset => out_data[0][10].ENA
reset => out_data[0][11].ENA
reset => out_data[0][12].ENA
reset => out_data[0][13].ENA
reset => out_data[0][14].ENA
reset => out_data[0][15].ENA
reset => out_data[0][16].ENA
reset => out_data[0][17].ENA
reset => out_data[0][18].ENA
reset => out_data[0][19].ENA
reset => out_data[0][20].ENA
reset => out_data[0][21].ENA
reset => out_data[0][22].ENA
reset => out_data[0][23].ENA
reset => out_data[0][24].ENA
reset => out_data[0][25].ENA
reset => out_data[0][26].ENA
reset => out_data[0][27].ENA
reset => out_data[0][28].ENA
reset => out_data[0][29].ENA
reset => out_data[0][30].ENA
reset => out_data[0][31].ENA
reset => out_data[0][32].ENA
reset => out_data[0][33].ENA
reset => out_data[0][34].ENA
reset => out_data[0][35].ENA
reset => out_data[0][36].ENA
reset => out_data[0][37].ENA
reset => out_data[0][38].ENA
reset => out_data[0][39].ENA
reset => out_data[0][40].ENA
reset => out_data[0][41].ENA
reset => out_data[0][42].ENA
reset => out_data[0][43].ENA
reset => out_data[0][44].ENA
reset => out_data[0][45].ENA
reset => out_data[0][46].ENA
reset => out_data[0][47].ENA
reset => out_data[0][48].ENA
reset => out_data[0][49].ENA
reset => out_data[0][50].ENA
reset => out_data[0][51].ENA
reset => out_data[0][52].ENA
reset => out_data[0][53].ENA
reset => out_data[0][54].ENA
reset => out_data[0][55].ENA
reset => out_data[0][56].ENA
reset => out_data[0][57].ENA
reset => out_data[0][58].ENA
reset => out_data[0][59].ENA
reset => out_data[0][60].ENA
reset => out_data[0][61].ENA
reset => out_data[0][62].ENA
reset => out_data[0][63].ENA
reset => out_ack[0].ENA
reset => out_ack[1].ENA
reset => out_req1~reg0.ENA
reset => out_req0~reg0.ENA


|np_core|ppu:ppu
clk => clk.IN7
core_sp_clk => core_sp_clk.IN1
reset => reset.IN8
in_data0[0] => in_data0[0].IN1
in_data0[1] => in_data0[1].IN1
in_data0[2] => in_data0[2].IN1
in_data0[3] => in_data0[3].IN1
in_data0[4] => in_data0[4].IN1
in_data0[5] => in_data0[5].IN1
in_data0[6] => in_data0[6].IN1
in_data0[7] => in_data0[7].IN1
in_data0[8] => in_data0[8].IN1
in_data0[9] => in_data0[9].IN1
in_data0[10] => in_data0[10].IN1
in_data0[11] => in_data0[11].IN1
in_data0[12] => in_data0[12].IN1
in_data0[13] => in_data0[13].IN1
in_data0[14] => in_data0[14].IN1
in_data0[15] => in_data0[15].IN1
in_data0[16] => in_data0[16].IN1
in_data0[17] => in_data0[17].IN1
in_data0[18] => in_data0[18].IN1
in_data0[19] => in_data0[19].IN1
in_data0[20] => in_data0[20].IN1
in_data0[21] => in_data0[21].IN1
in_data0[22] => in_data0[22].IN1
in_data0[23] => in_data0[23].IN1
in_data0[24] => in_data0[24].IN1
in_data0[25] => in_data0[25].IN1
in_data0[26] => in_data0[26].IN1
in_data0[27] => in_data0[27].IN1
in_data0[28] => in_data0[28].IN1
in_data0[29] => in_data0[29].IN1
in_data0[30] => in_data0[30].IN1
in_data0[31] => in_data0[31].IN1
in_data0[32] => in_data0[32].IN1
in_data0[33] => in_data0[33].IN1
in_data0[34] => in_data0[34].IN1
in_data0[35] => in_data0[35].IN1
in_data0[36] => in_data0[36].IN1
in_data0[37] => in_data0[37].IN1
in_data0[38] => in_data0[38].IN1
in_data0[39] => in_data0[39].IN1
in_data0[40] => in_data0[40].IN1
in_data0[41] => in_data0[41].IN1
in_data0[42] => in_data0[42].IN1
in_data0[43] => in_data0[43].IN1
in_data0[44] => in_data0[44].IN1
in_data0[45] => in_data0[45].IN1
in_data0[46] => in_data0[46].IN1
in_data0[47] => in_data0[47].IN1
in_data0[48] => in_data0[48].IN1
in_data0[49] => in_data0[49].IN1
in_data0[50] => in_data0[50].IN1
in_data0[51] => in_data0[51].IN1
in_data0[52] => in_data0[52].IN1
in_data0[53] => in_data0[53].IN1
in_data0[54] => in_data0[54].IN1
in_data0[55] => in_data0[55].IN1
in_data0[56] => in_data0[56].IN1
in_data0[57] => in_data0[57].IN1
in_data0[58] => in_data0[58].IN1
in_data0[59] => in_data0[59].IN1
in_data0[60] => in_data0[60].IN1
in_data0[61] => in_data0[61].IN1
in_data0[62] => in_data0[62].IN1
in_data0[63] => in_data0[63].IN1
in_pkt_route0[0] => in_pkt_route0[0].IN1
in_pkt_route0[1] => in_pkt_route0[1].IN1
in_pkt_route0[2] => in_pkt_route0[2].IN1
in_pkt_route0[3] => in_pkt_route0[3].IN1
in_pkt_route0[4] => in_pkt_route0[4].IN1
in_pkt_route0[5] => in_pkt_route0[5].IN1
in_pkt_route0[6] => in_pkt_route0[6].IN1
in_pkt_route0[7] => in_pkt_route0[7].IN1
in_pkt_route0[8] => in_pkt_route0[8].IN1
in_pkt_route0[9] => in_pkt_route0[9].IN1
in_pkt_route0[10] => in_pkt_route0[10].IN1
in_pkt_route0[11] => in_pkt_route0[11].IN1
in_pkt_route0[12] => in_pkt_route0[12].IN1
in_pkt_route0[13] => in_pkt_route0[13].IN1
in_pkt_route0[14] => in_pkt_route0[14].IN1
in_pkt_route0[15] => in_pkt_route0[15].IN1
in_wr0 => in_wr0.IN1
in_req0 => in_req0.IN1
in_ack0 <= in_switch:in_switch.in_ack0
in_data1[0] => in_data1[0].IN1
in_data1[1] => in_data1[1].IN1
in_data1[2] => in_data1[2].IN1
in_data1[3] => in_data1[3].IN1
in_data1[4] => in_data1[4].IN1
in_data1[5] => in_data1[5].IN1
in_data1[6] => in_data1[6].IN1
in_data1[7] => in_data1[7].IN1
in_data1[8] => in_data1[8].IN1
in_data1[9] => in_data1[9].IN1
in_data1[10] => in_data1[10].IN1
in_data1[11] => in_data1[11].IN1
in_data1[12] => in_data1[12].IN1
in_data1[13] => in_data1[13].IN1
in_data1[14] => in_data1[14].IN1
in_data1[15] => in_data1[15].IN1
in_data1[16] => in_data1[16].IN1
in_data1[17] => in_data1[17].IN1
in_data1[18] => in_data1[18].IN1
in_data1[19] => in_data1[19].IN1
in_data1[20] => in_data1[20].IN1
in_data1[21] => in_data1[21].IN1
in_data1[22] => in_data1[22].IN1
in_data1[23] => in_data1[23].IN1
in_data1[24] => in_data1[24].IN1
in_data1[25] => in_data1[25].IN1
in_data1[26] => in_data1[26].IN1
in_data1[27] => in_data1[27].IN1
in_data1[28] => in_data1[28].IN1
in_data1[29] => in_data1[29].IN1
in_data1[30] => in_data1[30].IN1
in_data1[31] => in_data1[31].IN1
in_data1[32] => in_data1[32].IN1
in_data1[33] => in_data1[33].IN1
in_data1[34] => in_data1[34].IN1
in_data1[35] => in_data1[35].IN1
in_data1[36] => in_data1[36].IN1
in_data1[37] => in_data1[37].IN1
in_data1[38] => in_data1[38].IN1
in_data1[39] => in_data1[39].IN1
in_data1[40] => in_data1[40].IN1
in_data1[41] => in_data1[41].IN1
in_data1[42] => in_data1[42].IN1
in_data1[43] => in_data1[43].IN1
in_data1[44] => in_data1[44].IN1
in_data1[45] => in_data1[45].IN1
in_data1[46] => in_data1[46].IN1
in_data1[47] => in_data1[47].IN1
in_data1[48] => in_data1[48].IN1
in_data1[49] => in_data1[49].IN1
in_data1[50] => in_data1[50].IN1
in_data1[51] => in_data1[51].IN1
in_data1[52] => in_data1[52].IN1
in_data1[53] => in_data1[53].IN1
in_data1[54] => in_data1[54].IN1
in_data1[55] => in_data1[55].IN1
in_data1[56] => in_data1[56].IN1
in_data1[57] => in_data1[57].IN1
in_data1[58] => in_data1[58].IN1
in_data1[59] => in_data1[59].IN1
in_data1[60] => in_data1[60].IN1
in_data1[61] => in_data1[61].IN1
in_data1[62] => in_data1[62].IN1
in_data1[63] => in_data1[63].IN1
in_pkt_route1[0] => in_pkt_route1[0].IN1
in_pkt_route1[1] => in_pkt_route1[1].IN1
in_pkt_route1[2] => in_pkt_route1[2].IN1
in_pkt_route1[3] => in_pkt_route1[3].IN1
in_pkt_route1[4] => in_pkt_route1[4].IN1
in_pkt_route1[5] => in_pkt_route1[5].IN1
in_pkt_route1[6] => in_pkt_route1[6].IN1
in_pkt_route1[7] => in_pkt_route1[7].IN1
in_pkt_route1[8] => in_pkt_route1[8].IN1
in_pkt_route1[9] => in_pkt_route1[9].IN1
in_pkt_route1[10] => in_pkt_route1[10].IN1
in_pkt_route1[11] => in_pkt_route1[11].IN1
in_pkt_route1[12] => in_pkt_route1[12].IN1
in_pkt_route1[13] => in_pkt_route1[13].IN1
in_pkt_route1[14] => in_pkt_route1[14].IN1
in_pkt_route1[15] => in_pkt_route1[15].IN1
in_wr1 => in_wr1.IN1
in_req1 => in_req1.IN1
in_ack1 <= in_switch:in_switch.in_ack1
in_data2[0] => in_data2[0].IN1
in_data2[1] => in_data2[1].IN1
in_data2[2] => in_data2[2].IN1
in_data2[3] => in_data2[3].IN1
in_data2[4] => in_data2[4].IN1
in_data2[5] => in_data2[5].IN1
in_data2[6] => in_data2[6].IN1
in_data2[7] => in_data2[7].IN1
in_data2[8] => in_data2[8].IN1
in_data2[9] => in_data2[9].IN1
in_data2[10] => in_data2[10].IN1
in_data2[11] => in_data2[11].IN1
in_data2[12] => in_data2[12].IN1
in_data2[13] => in_data2[13].IN1
in_data2[14] => in_data2[14].IN1
in_data2[15] => in_data2[15].IN1
in_data2[16] => in_data2[16].IN1
in_data2[17] => in_data2[17].IN1
in_data2[18] => in_data2[18].IN1
in_data2[19] => in_data2[19].IN1
in_data2[20] => in_data2[20].IN1
in_data2[21] => in_data2[21].IN1
in_data2[22] => in_data2[22].IN1
in_data2[23] => in_data2[23].IN1
in_data2[24] => in_data2[24].IN1
in_data2[25] => in_data2[25].IN1
in_data2[26] => in_data2[26].IN1
in_data2[27] => in_data2[27].IN1
in_data2[28] => in_data2[28].IN1
in_data2[29] => in_data2[29].IN1
in_data2[30] => in_data2[30].IN1
in_data2[31] => in_data2[31].IN1
in_data2[32] => in_data2[32].IN1
in_data2[33] => in_data2[33].IN1
in_data2[34] => in_data2[34].IN1
in_data2[35] => in_data2[35].IN1
in_data2[36] => in_data2[36].IN1
in_data2[37] => in_data2[37].IN1
in_data2[38] => in_data2[38].IN1
in_data2[39] => in_data2[39].IN1
in_data2[40] => in_data2[40].IN1
in_data2[41] => in_data2[41].IN1
in_data2[42] => in_data2[42].IN1
in_data2[43] => in_data2[43].IN1
in_data2[44] => in_data2[44].IN1
in_data2[45] => in_data2[45].IN1
in_data2[46] => in_data2[46].IN1
in_data2[47] => in_data2[47].IN1
in_data2[48] => in_data2[48].IN1
in_data2[49] => in_data2[49].IN1
in_data2[50] => in_data2[50].IN1
in_data2[51] => in_data2[51].IN1
in_data2[52] => in_data2[52].IN1
in_data2[53] => in_data2[53].IN1
in_data2[54] => in_data2[54].IN1
in_data2[55] => in_data2[55].IN1
in_data2[56] => in_data2[56].IN1
in_data2[57] => in_data2[57].IN1
in_data2[58] => in_data2[58].IN1
in_data2[59] => in_data2[59].IN1
in_data2[60] => in_data2[60].IN1
in_data2[61] => in_data2[61].IN1
in_data2[62] => in_data2[62].IN1
in_data2[63] => in_data2[63].IN1
in_pkt_route2[0] => in_pkt_route2[0].IN1
in_pkt_route2[1] => in_pkt_route2[1].IN1
in_pkt_route2[2] => in_pkt_route2[2].IN1
in_pkt_route2[3] => in_pkt_route2[3].IN1
in_pkt_route2[4] => in_pkt_route2[4].IN1
in_pkt_route2[5] => in_pkt_route2[5].IN1
in_pkt_route2[6] => in_pkt_route2[6].IN1
in_pkt_route2[7] => in_pkt_route2[7].IN1
in_pkt_route2[8] => in_pkt_route2[8].IN1
in_pkt_route2[9] => in_pkt_route2[9].IN1
in_pkt_route2[10] => in_pkt_route2[10].IN1
in_pkt_route2[11] => in_pkt_route2[11].IN1
in_pkt_route2[12] => in_pkt_route2[12].IN1
in_pkt_route2[13] => in_pkt_route2[13].IN1
in_pkt_route2[14] => in_pkt_route2[14].IN1
in_pkt_route2[15] => in_pkt_route2[15].IN1
in_wr2 => in_wr2.IN1
in_req2 => in_req2.IN1
in_ack2 <= in_switch:in_switch.in_ack2
in_data3[0] => in_data3[0].IN1
in_data3[1] => in_data3[1].IN1
in_data3[2] => in_data3[2].IN1
in_data3[3] => in_data3[3].IN1
in_data3[4] => in_data3[4].IN1
in_data3[5] => in_data3[5].IN1
in_data3[6] => in_data3[6].IN1
in_data3[7] => in_data3[7].IN1
in_data3[8] => in_data3[8].IN1
in_data3[9] => in_data3[9].IN1
in_data3[10] => in_data3[10].IN1
in_data3[11] => in_data3[11].IN1
in_data3[12] => in_data3[12].IN1
in_data3[13] => in_data3[13].IN1
in_data3[14] => in_data3[14].IN1
in_data3[15] => in_data3[15].IN1
in_data3[16] => in_data3[16].IN1
in_data3[17] => in_data3[17].IN1
in_data3[18] => in_data3[18].IN1
in_data3[19] => in_data3[19].IN1
in_data3[20] => in_data3[20].IN1
in_data3[21] => in_data3[21].IN1
in_data3[22] => in_data3[22].IN1
in_data3[23] => in_data3[23].IN1
in_data3[24] => in_data3[24].IN1
in_data3[25] => in_data3[25].IN1
in_data3[26] => in_data3[26].IN1
in_data3[27] => in_data3[27].IN1
in_data3[28] => in_data3[28].IN1
in_data3[29] => in_data3[29].IN1
in_data3[30] => in_data3[30].IN1
in_data3[31] => in_data3[31].IN1
in_data3[32] => in_data3[32].IN1
in_data3[33] => in_data3[33].IN1
in_data3[34] => in_data3[34].IN1
in_data3[35] => in_data3[35].IN1
in_data3[36] => in_data3[36].IN1
in_data3[37] => in_data3[37].IN1
in_data3[38] => in_data3[38].IN1
in_data3[39] => in_data3[39].IN1
in_data3[40] => in_data3[40].IN1
in_data3[41] => in_data3[41].IN1
in_data3[42] => in_data3[42].IN1
in_data3[43] => in_data3[43].IN1
in_data3[44] => in_data3[44].IN1
in_data3[45] => in_data3[45].IN1
in_data3[46] => in_data3[46].IN1
in_data3[47] => in_data3[47].IN1
in_data3[48] => in_data3[48].IN1
in_data3[49] => in_data3[49].IN1
in_data3[50] => in_data3[50].IN1
in_data3[51] => in_data3[51].IN1
in_data3[52] => in_data3[52].IN1
in_data3[53] => in_data3[53].IN1
in_data3[54] => in_data3[54].IN1
in_data3[55] => in_data3[55].IN1
in_data3[56] => in_data3[56].IN1
in_data3[57] => in_data3[57].IN1
in_data3[58] => in_data3[58].IN1
in_data3[59] => in_data3[59].IN1
in_data3[60] => in_data3[60].IN1
in_data3[61] => in_data3[61].IN1
in_data3[62] => in_data3[62].IN1
in_data3[63] => in_data3[63].IN1
in_pkt_route3[0] => in_pkt_route3[0].IN1
in_pkt_route3[1] => in_pkt_route3[1].IN1
in_pkt_route3[2] => in_pkt_route3[2].IN1
in_pkt_route3[3] => in_pkt_route3[3].IN1
in_pkt_route3[4] => in_pkt_route3[4].IN1
in_pkt_route3[5] => in_pkt_route3[5].IN1
in_pkt_route3[6] => in_pkt_route3[6].IN1
in_pkt_route3[7] => in_pkt_route3[7].IN1
in_pkt_route3[8] => in_pkt_route3[8].IN1
in_pkt_route3[9] => in_pkt_route3[9].IN1
in_pkt_route3[10] => in_pkt_route3[10].IN1
in_pkt_route3[11] => in_pkt_route3[11].IN1
in_pkt_route3[12] => in_pkt_route3[12].IN1
in_pkt_route3[13] => in_pkt_route3[13].IN1
in_pkt_route3[14] => in_pkt_route3[14].IN1
in_pkt_route3[15] => in_pkt_route3[15].IN1
in_wr3 => in_wr3.IN1
in_req3 => in_req3.IN1
in_ack3 <= in_switch:in_switch.in_ack3
out_data0[0] <= out_switch:out_switch.out_data0
out_data0[1] <= out_switch:out_switch.out_data0
out_data0[2] <= out_switch:out_switch.out_data0
out_data0[3] <= out_switch:out_switch.out_data0
out_data0[4] <= out_switch:out_switch.out_data0
out_data0[5] <= out_switch:out_switch.out_data0
out_data0[6] <= out_switch:out_switch.out_data0
out_data0[7] <= out_switch:out_switch.out_data0
out_data0[8] <= out_switch:out_switch.out_data0
out_data0[9] <= out_switch:out_switch.out_data0
out_data0[10] <= out_switch:out_switch.out_data0
out_data0[11] <= out_switch:out_switch.out_data0
out_data0[12] <= out_switch:out_switch.out_data0
out_data0[13] <= out_switch:out_switch.out_data0
out_data0[14] <= out_switch:out_switch.out_data0
out_data0[15] <= out_switch:out_switch.out_data0
out_data0[16] <= out_switch:out_switch.out_data0
out_data0[17] <= out_switch:out_switch.out_data0
out_data0[18] <= out_switch:out_switch.out_data0
out_data0[19] <= out_switch:out_switch.out_data0
out_data0[20] <= out_switch:out_switch.out_data0
out_data0[21] <= out_switch:out_switch.out_data0
out_data0[22] <= out_switch:out_switch.out_data0
out_data0[23] <= out_switch:out_switch.out_data0
out_data0[24] <= out_switch:out_switch.out_data0
out_data0[25] <= out_switch:out_switch.out_data0
out_data0[26] <= out_switch:out_switch.out_data0
out_data0[27] <= out_switch:out_switch.out_data0
out_data0[28] <= out_switch:out_switch.out_data0
out_data0[29] <= out_switch:out_switch.out_data0
out_data0[30] <= out_switch:out_switch.out_data0
out_data0[31] <= out_switch:out_switch.out_data0
out_data0[32] <= out_switch:out_switch.out_data0
out_data0[33] <= out_switch:out_switch.out_data0
out_data0[34] <= out_switch:out_switch.out_data0
out_data0[35] <= out_switch:out_switch.out_data0
out_data0[36] <= out_switch:out_switch.out_data0
out_data0[37] <= out_switch:out_switch.out_data0
out_data0[38] <= out_switch:out_switch.out_data0
out_data0[39] <= out_switch:out_switch.out_data0
out_data0[40] <= out_switch:out_switch.out_data0
out_data0[41] <= out_switch:out_switch.out_data0
out_data0[42] <= out_switch:out_switch.out_data0
out_data0[43] <= out_switch:out_switch.out_data0
out_data0[44] <= out_switch:out_switch.out_data0
out_data0[45] <= out_switch:out_switch.out_data0
out_data0[46] <= out_switch:out_switch.out_data0
out_data0[47] <= out_switch:out_switch.out_data0
out_data0[48] <= out_switch:out_switch.out_data0
out_data0[49] <= out_switch:out_switch.out_data0
out_data0[50] <= out_switch:out_switch.out_data0
out_data0[51] <= out_switch:out_switch.out_data0
out_data0[52] <= out_switch:out_switch.out_data0
out_data0[53] <= out_switch:out_switch.out_data0
out_data0[54] <= out_switch:out_switch.out_data0
out_data0[55] <= out_switch:out_switch.out_data0
out_data0[56] <= out_switch:out_switch.out_data0
out_data0[57] <= out_switch:out_switch.out_data0
out_data0[58] <= out_switch:out_switch.out_data0
out_data0[59] <= out_switch:out_switch.out_data0
out_data0[60] <= out_switch:out_switch.out_data0
out_data0[61] <= out_switch:out_switch.out_data0
out_data0[62] <= out_switch:out_switch.out_data0
out_data0[63] <= out_switch:out_switch.out_data0
out_pkt_route0[0] <= out_switch:out_switch.out_pkt_route0
out_pkt_route0[1] <= out_switch:out_switch.out_pkt_route0
out_pkt_route0[2] <= out_switch:out_switch.out_pkt_route0
out_pkt_route0[3] <= out_switch:out_switch.out_pkt_route0
out_pkt_route0[4] <= out_switch:out_switch.out_pkt_route0
out_pkt_route0[5] <= out_switch:out_switch.out_pkt_route0
out_pkt_route0[6] <= out_switch:out_switch.out_pkt_route0
out_pkt_route0[7] <= out_switch:out_switch.out_pkt_route0
out_pkt_route0[8] <= out_switch:out_switch.out_pkt_route0
out_pkt_route0[9] <= out_switch:out_switch.out_pkt_route0
out_pkt_route0[10] <= out_switch:out_switch.out_pkt_route0
out_pkt_route0[11] <= out_switch:out_switch.out_pkt_route0
out_pkt_route0[12] <= out_switch:out_switch.out_pkt_route0
out_pkt_route0[13] <= out_switch:out_switch.out_pkt_route0
out_pkt_route0[14] <= out_switch:out_switch.out_pkt_route0
out_pkt_route0[15] <= out_switch:out_switch.out_pkt_route0
out_wr0 <= out_switch:out_switch.out_wr0
out_req0 <= out_switch:out_switch.out_req0
out_ack0 => out_ack0.IN1
out_bop0 <= out_switch:out_switch.out_bop0
out_eop0 <= out_switch:out_switch.out_eop0
out_rdy0 => out_rdy0.IN1
out_data1[0] <= out_switch:out_switch.out_data1
out_data1[1] <= out_switch:out_switch.out_data1
out_data1[2] <= out_switch:out_switch.out_data1
out_data1[3] <= out_switch:out_switch.out_data1
out_data1[4] <= out_switch:out_switch.out_data1
out_data1[5] <= out_switch:out_switch.out_data1
out_data1[6] <= out_switch:out_switch.out_data1
out_data1[7] <= out_switch:out_switch.out_data1
out_data1[8] <= out_switch:out_switch.out_data1
out_data1[9] <= out_switch:out_switch.out_data1
out_data1[10] <= out_switch:out_switch.out_data1
out_data1[11] <= out_switch:out_switch.out_data1
out_data1[12] <= out_switch:out_switch.out_data1
out_data1[13] <= out_switch:out_switch.out_data1
out_data1[14] <= out_switch:out_switch.out_data1
out_data1[15] <= out_switch:out_switch.out_data1
out_data1[16] <= out_switch:out_switch.out_data1
out_data1[17] <= out_switch:out_switch.out_data1
out_data1[18] <= out_switch:out_switch.out_data1
out_data1[19] <= out_switch:out_switch.out_data1
out_data1[20] <= out_switch:out_switch.out_data1
out_data1[21] <= out_switch:out_switch.out_data1
out_data1[22] <= out_switch:out_switch.out_data1
out_data1[23] <= out_switch:out_switch.out_data1
out_data1[24] <= out_switch:out_switch.out_data1
out_data1[25] <= out_switch:out_switch.out_data1
out_data1[26] <= out_switch:out_switch.out_data1
out_data1[27] <= out_switch:out_switch.out_data1
out_data1[28] <= out_switch:out_switch.out_data1
out_data1[29] <= out_switch:out_switch.out_data1
out_data1[30] <= out_switch:out_switch.out_data1
out_data1[31] <= out_switch:out_switch.out_data1
out_data1[32] <= out_switch:out_switch.out_data1
out_data1[33] <= out_switch:out_switch.out_data1
out_data1[34] <= out_switch:out_switch.out_data1
out_data1[35] <= out_switch:out_switch.out_data1
out_data1[36] <= out_switch:out_switch.out_data1
out_data1[37] <= out_switch:out_switch.out_data1
out_data1[38] <= out_switch:out_switch.out_data1
out_data1[39] <= out_switch:out_switch.out_data1
out_data1[40] <= out_switch:out_switch.out_data1
out_data1[41] <= out_switch:out_switch.out_data1
out_data1[42] <= out_switch:out_switch.out_data1
out_data1[43] <= out_switch:out_switch.out_data1
out_data1[44] <= out_switch:out_switch.out_data1
out_data1[45] <= out_switch:out_switch.out_data1
out_data1[46] <= out_switch:out_switch.out_data1
out_data1[47] <= out_switch:out_switch.out_data1
out_data1[48] <= out_switch:out_switch.out_data1
out_data1[49] <= out_switch:out_switch.out_data1
out_data1[50] <= out_switch:out_switch.out_data1
out_data1[51] <= out_switch:out_switch.out_data1
out_data1[52] <= out_switch:out_switch.out_data1
out_data1[53] <= out_switch:out_switch.out_data1
out_data1[54] <= out_switch:out_switch.out_data1
out_data1[55] <= out_switch:out_switch.out_data1
out_data1[56] <= out_switch:out_switch.out_data1
out_data1[57] <= out_switch:out_switch.out_data1
out_data1[58] <= out_switch:out_switch.out_data1
out_data1[59] <= out_switch:out_switch.out_data1
out_data1[60] <= out_switch:out_switch.out_data1
out_data1[61] <= out_switch:out_switch.out_data1
out_data1[62] <= out_switch:out_switch.out_data1
out_data1[63] <= out_switch:out_switch.out_data1
out_pkt_route1[0] <= out_switch:out_switch.out_pkt_route1
out_pkt_route1[1] <= out_switch:out_switch.out_pkt_route1
out_pkt_route1[2] <= out_switch:out_switch.out_pkt_route1
out_pkt_route1[3] <= out_switch:out_switch.out_pkt_route1
out_pkt_route1[4] <= out_switch:out_switch.out_pkt_route1
out_pkt_route1[5] <= out_switch:out_switch.out_pkt_route1
out_pkt_route1[6] <= out_switch:out_switch.out_pkt_route1
out_pkt_route1[7] <= out_switch:out_switch.out_pkt_route1
out_pkt_route1[8] <= out_switch:out_switch.out_pkt_route1
out_pkt_route1[9] <= out_switch:out_switch.out_pkt_route1
out_pkt_route1[10] <= out_switch:out_switch.out_pkt_route1
out_pkt_route1[11] <= out_switch:out_switch.out_pkt_route1
out_pkt_route1[12] <= out_switch:out_switch.out_pkt_route1
out_pkt_route1[13] <= out_switch:out_switch.out_pkt_route1
out_pkt_route1[14] <= out_switch:out_switch.out_pkt_route1
out_pkt_route1[15] <= out_switch:out_switch.out_pkt_route1
out_wr1 <= out_switch:out_switch.out_wr1
out_req1 <= out_switch:out_switch.out_req1
out_ack1 => out_ack1.IN1
out_bop1 <= out_switch:out_switch.out_bop1
out_eop1 <= out_switch:out_switch.out_eop1
out_rdy1 => out_rdy1.IN1
out_data2[0] <= out_switch:out_switch.out_data2
out_data2[1] <= out_switch:out_switch.out_data2
out_data2[2] <= out_switch:out_switch.out_data2
out_data2[3] <= out_switch:out_switch.out_data2
out_data2[4] <= out_switch:out_switch.out_data2
out_data2[5] <= out_switch:out_switch.out_data2
out_data2[6] <= out_switch:out_switch.out_data2
out_data2[7] <= out_switch:out_switch.out_data2
out_data2[8] <= out_switch:out_switch.out_data2
out_data2[9] <= out_switch:out_switch.out_data2
out_data2[10] <= out_switch:out_switch.out_data2
out_data2[11] <= out_switch:out_switch.out_data2
out_data2[12] <= out_switch:out_switch.out_data2
out_data2[13] <= out_switch:out_switch.out_data2
out_data2[14] <= out_switch:out_switch.out_data2
out_data2[15] <= out_switch:out_switch.out_data2
out_data2[16] <= out_switch:out_switch.out_data2
out_data2[17] <= out_switch:out_switch.out_data2
out_data2[18] <= out_switch:out_switch.out_data2
out_data2[19] <= out_switch:out_switch.out_data2
out_data2[20] <= out_switch:out_switch.out_data2
out_data2[21] <= out_switch:out_switch.out_data2
out_data2[22] <= out_switch:out_switch.out_data2
out_data2[23] <= out_switch:out_switch.out_data2
out_data2[24] <= out_switch:out_switch.out_data2
out_data2[25] <= out_switch:out_switch.out_data2
out_data2[26] <= out_switch:out_switch.out_data2
out_data2[27] <= out_switch:out_switch.out_data2
out_data2[28] <= out_switch:out_switch.out_data2
out_data2[29] <= out_switch:out_switch.out_data2
out_data2[30] <= out_switch:out_switch.out_data2
out_data2[31] <= out_switch:out_switch.out_data2
out_data2[32] <= out_switch:out_switch.out_data2
out_data2[33] <= out_switch:out_switch.out_data2
out_data2[34] <= out_switch:out_switch.out_data2
out_data2[35] <= out_switch:out_switch.out_data2
out_data2[36] <= out_switch:out_switch.out_data2
out_data2[37] <= out_switch:out_switch.out_data2
out_data2[38] <= out_switch:out_switch.out_data2
out_data2[39] <= out_switch:out_switch.out_data2
out_data2[40] <= out_switch:out_switch.out_data2
out_data2[41] <= out_switch:out_switch.out_data2
out_data2[42] <= out_switch:out_switch.out_data2
out_data2[43] <= out_switch:out_switch.out_data2
out_data2[44] <= out_switch:out_switch.out_data2
out_data2[45] <= out_switch:out_switch.out_data2
out_data2[46] <= out_switch:out_switch.out_data2
out_data2[47] <= out_switch:out_switch.out_data2
out_data2[48] <= out_switch:out_switch.out_data2
out_data2[49] <= out_switch:out_switch.out_data2
out_data2[50] <= out_switch:out_switch.out_data2
out_data2[51] <= out_switch:out_switch.out_data2
out_data2[52] <= out_switch:out_switch.out_data2
out_data2[53] <= out_switch:out_switch.out_data2
out_data2[54] <= out_switch:out_switch.out_data2
out_data2[55] <= out_switch:out_switch.out_data2
out_data2[56] <= out_switch:out_switch.out_data2
out_data2[57] <= out_switch:out_switch.out_data2
out_data2[58] <= out_switch:out_switch.out_data2
out_data2[59] <= out_switch:out_switch.out_data2
out_data2[60] <= out_switch:out_switch.out_data2
out_data2[61] <= out_switch:out_switch.out_data2
out_data2[62] <= out_switch:out_switch.out_data2
out_data2[63] <= out_switch:out_switch.out_data2
out_pkt_route2[0] <= out_switch:out_switch.out_pkt_route2
out_pkt_route2[1] <= out_switch:out_switch.out_pkt_route2
out_pkt_route2[2] <= out_switch:out_switch.out_pkt_route2
out_pkt_route2[3] <= out_switch:out_switch.out_pkt_route2
out_pkt_route2[4] <= out_switch:out_switch.out_pkt_route2
out_pkt_route2[5] <= out_switch:out_switch.out_pkt_route2
out_pkt_route2[6] <= out_switch:out_switch.out_pkt_route2
out_pkt_route2[7] <= out_switch:out_switch.out_pkt_route2
out_pkt_route2[8] <= out_switch:out_switch.out_pkt_route2
out_pkt_route2[9] <= out_switch:out_switch.out_pkt_route2
out_pkt_route2[10] <= out_switch:out_switch.out_pkt_route2
out_pkt_route2[11] <= out_switch:out_switch.out_pkt_route2
out_pkt_route2[12] <= out_switch:out_switch.out_pkt_route2
out_pkt_route2[13] <= out_switch:out_switch.out_pkt_route2
out_pkt_route2[14] <= out_switch:out_switch.out_pkt_route2
out_pkt_route2[15] <= out_switch:out_switch.out_pkt_route2
out_wr2 <= out_switch:out_switch.out_wr2
out_req2 <= out_switch:out_switch.out_req2
out_ack2 => out_ack2.IN1
out_bop2 <= out_switch:out_switch.out_bop2
out_eop2 <= out_switch:out_switch.out_eop2
out_rdy2 => out_rdy2.IN1
out_data3[0] <= out_switch:out_switch.out_data3
out_data3[1] <= out_switch:out_switch.out_data3
out_data3[2] <= out_switch:out_switch.out_data3
out_data3[3] <= out_switch:out_switch.out_data3
out_data3[4] <= out_switch:out_switch.out_data3
out_data3[5] <= out_switch:out_switch.out_data3
out_data3[6] <= out_switch:out_switch.out_data3
out_data3[7] <= out_switch:out_switch.out_data3
out_data3[8] <= out_switch:out_switch.out_data3
out_data3[9] <= out_switch:out_switch.out_data3
out_data3[10] <= out_switch:out_switch.out_data3
out_data3[11] <= out_switch:out_switch.out_data3
out_data3[12] <= out_switch:out_switch.out_data3
out_data3[13] <= out_switch:out_switch.out_data3
out_data3[14] <= out_switch:out_switch.out_data3
out_data3[15] <= out_switch:out_switch.out_data3
out_data3[16] <= out_switch:out_switch.out_data3
out_data3[17] <= out_switch:out_switch.out_data3
out_data3[18] <= out_switch:out_switch.out_data3
out_data3[19] <= out_switch:out_switch.out_data3
out_data3[20] <= out_switch:out_switch.out_data3
out_data3[21] <= out_switch:out_switch.out_data3
out_data3[22] <= out_switch:out_switch.out_data3
out_data3[23] <= out_switch:out_switch.out_data3
out_data3[24] <= out_switch:out_switch.out_data3
out_data3[25] <= out_switch:out_switch.out_data3
out_data3[26] <= out_switch:out_switch.out_data3
out_data3[27] <= out_switch:out_switch.out_data3
out_data3[28] <= out_switch:out_switch.out_data3
out_data3[29] <= out_switch:out_switch.out_data3
out_data3[30] <= out_switch:out_switch.out_data3
out_data3[31] <= out_switch:out_switch.out_data3
out_data3[32] <= out_switch:out_switch.out_data3
out_data3[33] <= out_switch:out_switch.out_data3
out_data3[34] <= out_switch:out_switch.out_data3
out_data3[35] <= out_switch:out_switch.out_data3
out_data3[36] <= out_switch:out_switch.out_data3
out_data3[37] <= out_switch:out_switch.out_data3
out_data3[38] <= out_switch:out_switch.out_data3
out_data3[39] <= out_switch:out_switch.out_data3
out_data3[40] <= out_switch:out_switch.out_data3
out_data3[41] <= out_switch:out_switch.out_data3
out_data3[42] <= out_switch:out_switch.out_data3
out_data3[43] <= out_switch:out_switch.out_data3
out_data3[44] <= out_switch:out_switch.out_data3
out_data3[45] <= out_switch:out_switch.out_data3
out_data3[46] <= out_switch:out_switch.out_data3
out_data3[47] <= out_switch:out_switch.out_data3
out_data3[48] <= out_switch:out_switch.out_data3
out_data3[49] <= out_switch:out_switch.out_data3
out_data3[50] <= out_switch:out_switch.out_data3
out_data3[51] <= out_switch:out_switch.out_data3
out_data3[52] <= out_switch:out_switch.out_data3
out_data3[53] <= out_switch:out_switch.out_data3
out_data3[54] <= out_switch:out_switch.out_data3
out_data3[55] <= out_switch:out_switch.out_data3
out_data3[56] <= out_switch:out_switch.out_data3
out_data3[57] <= out_switch:out_switch.out_data3
out_data3[58] <= out_switch:out_switch.out_data3
out_data3[59] <= out_switch:out_switch.out_data3
out_data3[60] <= out_switch:out_switch.out_data3
out_data3[61] <= out_switch:out_switch.out_data3
out_data3[62] <= out_switch:out_switch.out_data3
out_data3[63] <= out_switch:out_switch.out_data3
out_pkt_route3[0] <= out_switch:out_switch.out_pkt_route3
out_pkt_route3[1] <= out_switch:out_switch.out_pkt_route3
out_pkt_route3[2] <= out_switch:out_switch.out_pkt_route3
out_pkt_route3[3] <= out_switch:out_switch.out_pkt_route3
out_pkt_route3[4] <= out_switch:out_switch.out_pkt_route3
out_pkt_route3[5] <= out_switch:out_switch.out_pkt_route3
out_pkt_route3[6] <= out_switch:out_switch.out_pkt_route3
out_pkt_route3[7] <= out_switch:out_switch.out_pkt_route3
out_pkt_route3[8] <= out_switch:out_switch.out_pkt_route3
out_pkt_route3[9] <= out_switch:out_switch.out_pkt_route3
out_pkt_route3[10] <= out_switch:out_switch.out_pkt_route3
out_pkt_route3[11] <= out_switch:out_switch.out_pkt_route3
out_pkt_route3[12] <= out_switch:out_switch.out_pkt_route3
out_pkt_route3[13] <= out_switch:out_switch.out_pkt_route3
out_pkt_route3[14] <= out_switch:out_switch.out_pkt_route3
out_pkt_route3[15] <= out_switch:out_switch.out_pkt_route3
out_wr3 <= out_switch:out_switch.out_wr3
out_req3 <= out_switch:out_switch.out_req3
out_ack3 => out_ack3.IN1
out_bop3 <= out_switch:out_switch.out_bop3
out_eop3 <= out_switch:out_switch.out_eop3
out_rdy3 => out_rdy3.IN1
pp_mem_addr[0] <= yf32_core:service_processor.ADR_O
pp_mem_addr[1] <= yf32_core:service_processor.ADR_O
pp_mem_addr[2] <= yf32_core:service_processor.ADR_O
pp_mem_addr[3] <= yf32_core:service_processor.ADR_O
pp_mem_addr[4] <= yf32_core:service_processor.ADR_O
pp_mem_addr[5] <= yf32_core:service_processor.ADR_O
pp_mem_addr[6] <= yf32_core:service_processor.ADR_O
pp_mem_addr[7] <= yf32_core:service_processor.ADR_O
pp_mem_addr[8] <= yf32_core:service_processor.ADR_O
pp_mem_addr[9] <= yf32_core:service_processor.ADR_O
pp_mem_addr[10] <= yf32_core:service_processor.ADR_O
pp_mem_addr[11] <= yf32_core:service_processor.ADR_O
pp_mem_addr[12] <= yf32_core:service_processor.ADR_O
pp_mem_addr[13] <= yf32_core:service_processor.ADR_O
pp_mem_addr[14] <= yf32_core:service_processor.ADR_O
pp_mem_addr[15] <= yf32_core:service_processor.ADR_O
pp_mem_addr[16] <= yf32_core:service_processor.ADR_O
pp_mem_addr[17] <= yf32_core:service_processor.ADR_O
pp_mem_addr[18] <= yf32_core:service_processor.ADR_O
pp_mem_addr[19] <= yf32_core:service_processor.ADR_O
pp_mem_addr[20] <= yf32_core:service_processor.ADR_O
pp_mem_addr[21] <= yf32_core:service_processor.ADR_O
pp_mem_addr[22] <= yf32_core:service_processor.ADR_O
pp_mem_addr[23] <= yf32_core:service_processor.ADR_O
pp_mem_addr[24] <= yf32_core:service_processor.ADR_O
pp_mem_addr[25] <= yf32_core:service_processor.ADR_O
pp_mem_addr[26] <= yf32_core:service_processor.ADR_O
pp_mem_addr[27] <= yf32_core:service_processor.ADR_O
pp_mem_addr[28] <= yf32_core:service_processor.ADR_O
pp_mem_addr[29] <= yf32_core:service_processor.ADR_O
pp_mem_addr[30] <= yf32_core:service_processor.ADR_O
pp_mem_addr[31] <= yf32_core:service_processor.ADR_O
pkt_drop => ~NO_FANOUT~


|np_core|ppu:ppu|in_switch:in_switch
clk => pb_in_wr[0].CLK
clk => pb_in_wr[1].CLK
clk => pb_in_wr[2].CLK
clk => pb_in_wr[3].CLK
clk => pb_in_pkt_route[0][0].CLK
clk => pb_in_pkt_route[0][1].CLK
clk => pb_in_pkt_route[0][2].CLK
clk => pb_in_pkt_route[0][3].CLK
clk => pb_in_pkt_route[0][4].CLK
clk => pb_in_pkt_route[0][5].CLK
clk => pb_in_pkt_route[0][6].CLK
clk => pb_in_pkt_route[0][7].CLK
clk => pb_in_pkt_route[0][8].CLK
clk => pb_in_pkt_route[0][9].CLK
clk => pb_in_pkt_route[0][10].CLK
clk => pb_in_pkt_route[0][11].CLK
clk => pb_in_pkt_route[0][12].CLK
clk => pb_in_pkt_route[0][13].CLK
clk => pb_in_pkt_route[0][14].CLK
clk => pb_in_pkt_route[0][15].CLK
clk => pb_in_pkt_route[1][0].CLK
clk => pb_in_pkt_route[1][1].CLK
clk => pb_in_pkt_route[1][2].CLK
clk => pb_in_pkt_route[1][3].CLK
clk => pb_in_pkt_route[1][4].CLK
clk => pb_in_pkt_route[1][5].CLK
clk => pb_in_pkt_route[1][6].CLK
clk => pb_in_pkt_route[1][7].CLK
clk => pb_in_pkt_route[1][8].CLK
clk => pb_in_pkt_route[1][9].CLK
clk => pb_in_pkt_route[1][10].CLK
clk => pb_in_pkt_route[1][11].CLK
clk => pb_in_pkt_route[1][12].CLK
clk => pb_in_pkt_route[1][13].CLK
clk => pb_in_pkt_route[1][14].CLK
clk => pb_in_pkt_route[1][15].CLK
clk => pb_in_pkt_route[2][0].CLK
clk => pb_in_pkt_route[2][1].CLK
clk => pb_in_pkt_route[2][2].CLK
clk => pb_in_pkt_route[2][3].CLK
clk => pb_in_pkt_route[2][4].CLK
clk => pb_in_pkt_route[2][5].CLK
clk => pb_in_pkt_route[2][6].CLK
clk => pb_in_pkt_route[2][7].CLK
clk => pb_in_pkt_route[2][8].CLK
clk => pb_in_pkt_route[2][9].CLK
clk => pb_in_pkt_route[2][10].CLK
clk => pb_in_pkt_route[2][11].CLK
clk => pb_in_pkt_route[2][12].CLK
clk => pb_in_pkt_route[2][13].CLK
clk => pb_in_pkt_route[2][14].CLK
clk => pb_in_pkt_route[2][15].CLK
clk => pb_in_pkt_route[3][0].CLK
clk => pb_in_pkt_route[3][1].CLK
clk => pb_in_pkt_route[3][2].CLK
clk => pb_in_pkt_route[3][3].CLK
clk => pb_in_pkt_route[3][4].CLK
clk => pb_in_pkt_route[3][5].CLK
clk => pb_in_pkt_route[3][6].CLK
clk => pb_in_pkt_route[3][7].CLK
clk => pb_in_pkt_route[3][8].CLK
clk => pb_in_pkt_route[3][9].CLK
clk => pb_in_pkt_route[3][10].CLK
clk => pb_in_pkt_route[3][11].CLK
clk => pb_in_pkt_route[3][12].CLK
clk => pb_in_pkt_route[3][13].CLK
clk => pb_in_pkt_route[3][14].CLK
clk => pb_in_pkt_route[3][15].CLK
clk => pb_in_data[0][0].CLK
clk => pb_in_data[0][1].CLK
clk => pb_in_data[0][2].CLK
clk => pb_in_data[0][3].CLK
clk => pb_in_data[0][4].CLK
clk => pb_in_data[0][5].CLK
clk => pb_in_data[0][6].CLK
clk => pb_in_data[0][7].CLK
clk => pb_in_data[0][8].CLK
clk => pb_in_data[0][9].CLK
clk => pb_in_data[0][10].CLK
clk => pb_in_data[0][11].CLK
clk => pb_in_data[0][12].CLK
clk => pb_in_data[0][13].CLK
clk => pb_in_data[0][14].CLK
clk => pb_in_data[0][15].CLK
clk => pb_in_data[0][16].CLK
clk => pb_in_data[0][17].CLK
clk => pb_in_data[0][18].CLK
clk => pb_in_data[0][19].CLK
clk => pb_in_data[0][20].CLK
clk => pb_in_data[0][21].CLK
clk => pb_in_data[0][22].CLK
clk => pb_in_data[0][23].CLK
clk => pb_in_data[0][24].CLK
clk => pb_in_data[0][25].CLK
clk => pb_in_data[0][26].CLK
clk => pb_in_data[0][27].CLK
clk => pb_in_data[0][28].CLK
clk => pb_in_data[0][29].CLK
clk => pb_in_data[0][30].CLK
clk => pb_in_data[0][31].CLK
clk => pb_in_data[0][32].CLK
clk => pb_in_data[0][33].CLK
clk => pb_in_data[0][34].CLK
clk => pb_in_data[0][35].CLK
clk => pb_in_data[0][36].CLK
clk => pb_in_data[0][37].CLK
clk => pb_in_data[0][38].CLK
clk => pb_in_data[0][39].CLK
clk => pb_in_data[0][40].CLK
clk => pb_in_data[0][41].CLK
clk => pb_in_data[0][42].CLK
clk => pb_in_data[0][43].CLK
clk => pb_in_data[0][44].CLK
clk => pb_in_data[0][45].CLK
clk => pb_in_data[0][46].CLK
clk => pb_in_data[0][47].CLK
clk => pb_in_data[0][48].CLK
clk => pb_in_data[0][49].CLK
clk => pb_in_data[0][50].CLK
clk => pb_in_data[0][51].CLK
clk => pb_in_data[0][52].CLK
clk => pb_in_data[0][53].CLK
clk => pb_in_data[0][54].CLK
clk => pb_in_data[0][55].CLK
clk => pb_in_data[0][56].CLK
clk => pb_in_data[0][57].CLK
clk => pb_in_data[0][58].CLK
clk => pb_in_data[0][59].CLK
clk => pb_in_data[0][60].CLK
clk => pb_in_data[0][61].CLK
clk => pb_in_data[0][62].CLK
clk => pb_in_data[0][63].CLK
clk => pb_in_data[1][0].CLK
clk => pb_in_data[1][1].CLK
clk => pb_in_data[1][2].CLK
clk => pb_in_data[1][3].CLK
clk => pb_in_data[1][4].CLK
clk => pb_in_data[1][5].CLK
clk => pb_in_data[1][6].CLK
clk => pb_in_data[1][7].CLK
clk => pb_in_data[1][8].CLK
clk => pb_in_data[1][9].CLK
clk => pb_in_data[1][10].CLK
clk => pb_in_data[1][11].CLK
clk => pb_in_data[1][12].CLK
clk => pb_in_data[1][13].CLK
clk => pb_in_data[1][14].CLK
clk => pb_in_data[1][15].CLK
clk => pb_in_data[1][16].CLK
clk => pb_in_data[1][17].CLK
clk => pb_in_data[1][18].CLK
clk => pb_in_data[1][19].CLK
clk => pb_in_data[1][20].CLK
clk => pb_in_data[1][21].CLK
clk => pb_in_data[1][22].CLK
clk => pb_in_data[1][23].CLK
clk => pb_in_data[1][24].CLK
clk => pb_in_data[1][25].CLK
clk => pb_in_data[1][26].CLK
clk => pb_in_data[1][27].CLK
clk => pb_in_data[1][28].CLK
clk => pb_in_data[1][29].CLK
clk => pb_in_data[1][30].CLK
clk => pb_in_data[1][31].CLK
clk => pb_in_data[1][32].CLK
clk => pb_in_data[1][33].CLK
clk => pb_in_data[1][34].CLK
clk => pb_in_data[1][35].CLK
clk => pb_in_data[1][36].CLK
clk => pb_in_data[1][37].CLK
clk => pb_in_data[1][38].CLK
clk => pb_in_data[1][39].CLK
clk => pb_in_data[1][40].CLK
clk => pb_in_data[1][41].CLK
clk => pb_in_data[1][42].CLK
clk => pb_in_data[1][43].CLK
clk => pb_in_data[1][44].CLK
clk => pb_in_data[1][45].CLK
clk => pb_in_data[1][46].CLK
clk => pb_in_data[1][47].CLK
clk => pb_in_data[1][48].CLK
clk => pb_in_data[1][49].CLK
clk => pb_in_data[1][50].CLK
clk => pb_in_data[1][51].CLK
clk => pb_in_data[1][52].CLK
clk => pb_in_data[1][53].CLK
clk => pb_in_data[1][54].CLK
clk => pb_in_data[1][55].CLK
clk => pb_in_data[1][56].CLK
clk => pb_in_data[1][57].CLK
clk => pb_in_data[1][58].CLK
clk => pb_in_data[1][59].CLK
clk => pb_in_data[1][60].CLK
clk => pb_in_data[1][61].CLK
clk => pb_in_data[1][62].CLK
clk => pb_in_data[1][63].CLK
clk => pb_in_data[2][0].CLK
clk => pb_in_data[2][1].CLK
clk => pb_in_data[2][2].CLK
clk => pb_in_data[2][3].CLK
clk => pb_in_data[2][4].CLK
clk => pb_in_data[2][5].CLK
clk => pb_in_data[2][6].CLK
clk => pb_in_data[2][7].CLK
clk => pb_in_data[2][8].CLK
clk => pb_in_data[2][9].CLK
clk => pb_in_data[2][10].CLK
clk => pb_in_data[2][11].CLK
clk => pb_in_data[2][12].CLK
clk => pb_in_data[2][13].CLK
clk => pb_in_data[2][14].CLK
clk => pb_in_data[2][15].CLK
clk => pb_in_data[2][16].CLK
clk => pb_in_data[2][17].CLK
clk => pb_in_data[2][18].CLK
clk => pb_in_data[2][19].CLK
clk => pb_in_data[2][20].CLK
clk => pb_in_data[2][21].CLK
clk => pb_in_data[2][22].CLK
clk => pb_in_data[2][23].CLK
clk => pb_in_data[2][24].CLK
clk => pb_in_data[2][25].CLK
clk => pb_in_data[2][26].CLK
clk => pb_in_data[2][27].CLK
clk => pb_in_data[2][28].CLK
clk => pb_in_data[2][29].CLK
clk => pb_in_data[2][30].CLK
clk => pb_in_data[2][31].CLK
clk => pb_in_data[2][32].CLK
clk => pb_in_data[2][33].CLK
clk => pb_in_data[2][34].CLK
clk => pb_in_data[2][35].CLK
clk => pb_in_data[2][36].CLK
clk => pb_in_data[2][37].CLK
clk => pb_in_data[2][38].CLK
clk => pb_in_data[2][39].CLK
clk => pb_in_data[2][40].CLK
clk => pb_in_data[2][41].CLK
clk => pb_in_data[2][42].CLK
clk => pb_in_data[2][43].CLK
clk => pb_in_data[2][44].CLK
clk => pb_in_data[2][45].CLK
clk => pb_in_data[2][46].CLK
clk => pb_in_data[2][47].CLK
clk => pb_in_data[2][48].CLK
clk => pb_in_data[2][49].CLK
clk => pb_in_data[2][50].CLK
clk => pb_in_data[2][51].CLK
clk => pb_in_data[2][52].CLK
clk => pb_in_data[2][53].CLK
clk => pb_in_data[2][54].CLK
clk => pb_in_data[2][55].CLK
clk => pb_in_data[2][56].CLK
clk => pb_in_data[2][57].CLK
clk => pb_in_data[2][58].CLK
clk => pb_in_data[2][59].CLK
clk => pb_in_data[2][60].CLK
clk => pb_in_data[2][61].CLK
clk => pb_in_data[2][62].CLK
clk => pb_in_data[2][63].CLK
clk => pb_in_data[3][0].CLK
clk => pb_in_data[3][1].CLK
clk => pb_in_data[3][2].CLK
clk => pb_in_data[3][3].CLK
clk => pb_in_data[3][4].CLK
clk => pb_in_data[3][5].CLK
clk => pb_in_data[3][6].CLK
clk => pb_in_data[3][7].CLK
clk => pb_in_data[3][8].CLK
clk => pb_in_data[3][9].CLK
clk => pb_in_data[3][10].CLK
clk => pb_in_data[3][11].CLK
clk => pb_in_data[3][12].CLK
clk => pb_in_data[3][13].CLK
clk => pb_in_data[3][14].CLK
clk => pb_in_data[3][15].CLK
clk => pb_in_data[3][16].CLK
clk => pb_in_data[3][17].CLK
clk => pb_in_data[3][18].CLK
clk => pb_in_data[3][19].CLK
clk => pb_in_data[3][20].CLK
clk => pb_in_data[3][21].CLK
clk => pb_in_data[3][22].CLK
clk => pb_in_data[3][23].CLK
clk => pb_in_data[3][24].CLK
clk => pb_in_data[3][25].CLK
clk => pb_in_data[3][26].CLK
clk => pb_in_data[3][27].CLK
clk => pb_in_data[3][28].CLK
clk => pb_in_data[3][29].CLK
clk => pb_in_data[3][30].CLK
clk => pb_in_data[3][31].CLK
clk => pb_in_data[3][32].CLK
clk => pb_in_data[3][33].CLK
clk => pb_in_data[3][34].CLK
clk => pb_in_data[3][35].CLK
clk => pb_in_data[3][36].CLK
clk => pb_in_data[3][37].CLK
clk => pb_in_data[3][38].CLK
clk => pb_in_data[3][39].CLK
clk => pb_in_data[3][40].CLK
clk => pb_in_data[3][41].CLK
clk => pb_in_data[3][42].CLK
clk => pb_in_data[3][43].CLK
clk => pb_in_data[3][44].CLK
clk => pb_in_data[3][45].CLK
clk => pb_in_data[3][46].CLK
clk => pb_in_data[3][47].CLK
clk => pb_in_data[3][48].CLK
clk => pb_in_data[3][49].CLK
clk => pb_in_data[3][50].CLK
clk => pb_in_data[3][51].CLK
clk => pb_in_data[3][52].CLK
clk => pb_in_data[3][53].CLK
clk => pb_in_data[3][54].CLK
clk => pb_in_data[3][55].CLK
clk => pb_in_data[3][56].CLK
clk => pb_in_data[3][57].CLK
clk => pb_in_data[3][58].CLK
clk => pb_in_data[3][59].CLK
clk => pb_in_data[3][60].CLK
clk => pb_in_data[3][61].CLK
clk => pb_in_data[3][62].CLK
clk => pb_in_data[3][63].CLK
clk => pb_in_empty[0].CLK
clk => pb_in_empty[1].CLK
clk => pb_in_empty[2].CLK
clk => pb_in_empty[3].CLK
clk => pb_in_ack[0].CLK
clk => pb_in_ack[1].CLK
clk => pb_in_ack[2].CLK
clk => pb_in_ack[3].CLK
clk => pb_in_req3~reg0.CLK
clk => pb_in_req2~reg0.CLK
clk => pb_in_req1~reg0.CLK
clk => pb_in_req0~reg0.CLK
clk => in_ack3~reg0.CLK
clk => in_ack2~reg0.CLK
clk => in_ack1~reg0.CLK
clk => in_ack0~reg0.CLK
clk => in_req[0].CLK
clk => in_req[1].CLK
clk => in_req[2].CLK
clk => in_req[3].CLK
clk => empty_buff_req[0].CLK
clk => empty_buff_req[1].CLK
clk => empty_buff_req[2].CLK
clk => empty_buff_req[3].CLK
clk => empty_buff_grant3.CLK
clk => empty_buff_grant2.CLK
clk => empty_buff_grant1.CLK
clk => empty_buff_grant0.CLK
clk => curr_port[0].CLK
clk => curr_port[1].CLK
clk => empty_buff_state~1.DATAIN
clk => port_state3~1.DATAIN
clk => port_state2~1.DATAIN
clk => port_state1~1.DATAIN
clk => port_state0~1.DATAIN
reset => port_state0.OUTPUTSELECT
reset => port_state0.OUTPUTSELECT
reset => port_state0.OUTPUTSELECT
reset => port_state0.OUTPUTSELECT
reset => port_state0.OUTPUTSELECT
reset => port_state0.OUTPUTSELECT
reset => port_state1.OUTPUTSELECT
reset => port_state1.OUTPUTSELECT
reset => port_state1.OUTPUTSELECT
reset => port_state1.OUTPUTSELECT
reset => port_state1.OUTPUTSELECT
reset => port_state1.OUTPUTSELECT
reset => port_state2.OUTPUTSELECT
reset => port_state2.OUTPUTSELECT
reset => port_state2.OUTPUTSELECT
reset => port_state2.OUTPUTSELECT
reset => port_state2.OUTPUTSELECT
reset => port_state2.OUTPUTSELECT
reset => port_state3.OUTPUTSELECT
reset => port_state3.OUTPUTSELECT
reset => port_state3.OUTPUTSELECT
reset => port_state3.OUTPUTSELECT
reset => port_state3.OUTPUTSELECT
reset => port_state3.OUTPUTSELECT
reset => empty_buff_state.OUTPUTSELECT
reset => empty_buff_state.OUTPUTSELECT
reset => empty_buff_state.OUTPUTSELECT
reset => empty_buff_state.OUTPUTSELECT
reset => curr_port.OUTPUTSELECT
reset => curr_port.OUTPUTSELECT
reset => pb_in_wr[1].ENA
reset => pb_in_wr[0].ENA
reset => pb_in_wr[2].ENA
reset => pb_in_wr[3].ENA
reset => pb_in_pkt_route[0][0].ENA
reset => pb_in_pkt_route[0][1].ENA
reset => pb_in_pkt_route[0][2].ENA
reset => pb_in_pkt_route[0][3].ENA
reset => pb_in_pkt_route[0][4].ENA
reset => pb_in_pkt_route[0][5].ENA
reset => pb_in_pkt_route[0][6].ENA
reset => pb_in_pkt_route[0][7].ENA
reset => pb_in_pkt_route[0][8].ENA
reset => pb_in_pkt_route[0][9].ENA
reset => pb_in_pkt_route[0][10].ENA
reset => pb_in_pkt_route[0][11].ENA
reset => pb_in_pkt_route[0][12].ENA
reset => pb_in_pkt_route[0][13].ENA
reset => pb_in_pkt_route[0][14].ENA
reset => pb_in_pkt_route[0][15].ENA
reset => pb_in_pkt_route[1][0].ENA
reset => pb_in_pkt_route[1][1].ENA
reset => pb_in_pkt_route[1][2].ENA
reset => pb_in_pkt_route[1][3].ENA
reset => pb_in_pkt_route[1][4].ENA
reset => pb_in_pkt_route[1][5].ENA
reset => pb_in_pkt_route[1][6].ENA
reset => pb_in_pkt_route[1][7].ENA
reset => pb_in_pkt_route[1][8].ENA
reset => pb_in_pkt_route[1][9].ENA
reset => pb_in_pkt_route[1][10].ENA
reset => pb_in_pkt_route[1][11].ENA
reset => pb_in_pkt_route[1][12].ENA
reset => pb_in_pkt_route[1][13].ENA
reset => pb_in_pkt_route[1][14].ENA
reset => pb_in_pkt_route[1][15].ENA
reset => pb_in_pkt_route[2][0].ENA
reset => pb_in_pkt_route[2][1].ENA
reset => pb_in_pkt_route[2][2].ENA
reset => pb_in_pkt_route[2][3].ENA
reset => pb_in_pkt_route[2][4].ENA
reset => pb_in_pkt_route[2][5].ENA
reset => pb_in_pkt_route[2][6].ENA
reset => pb_in_pkt_route[2][7].ENA
reset => pb_in_pkt_route[2][8].ENA
reset => pb_in_pkt_route[2][9].ENA
reset => pb_in_pkt_route[2][10].ENA
reset => pb_in_pkt_route[2][11].ENA
reset => pb_in_pkt_route[2][12].ENA
reset => pb_in_pkt_route[2][13].ENA
reset => pb_in_pkt_route[2][14].ENA
reset => pb_in_pkt_route[2][15].ENA
reset => pb_in_pkt_route[3][0].ENA
reset => pb_in_pkt_route[3][1].ENA
reset => pb_in_pkt_route[3][2].ENA
reset => pb_in_pkt_route[3][3].ENA
reset => pb_in_pkt_route[3][4].ENA
reset => pb_in_pkt_route[3][5].ENA
reset => pb_in_pkt_route[3][6].ENA
reset => pb_in_pkt_route[3][7].ENA
reset => pb_in_pkt_route[3][8].ENA
reset => pb_in_pkt_route[3][9].ENA
reset => pb_in_pkt_route[3][10].ENA
reset => pb_in_pkt_route[3][11].ENA
reset => pb_in_pkt_route[3][12].ENA
reset => pb_in_pkt_route[3][13].ENA
reset => pb_in_pkt_route[3][14].ENA
reset => pb_in_pkt_route[3][15].ENA
reset => pb_in_data[0][0].ENA
reset => pb_in_data[0][1].ENA
reset => pb_in_data[0][2].ENA
reset => pb_in_data[0][3].ENA
reset => pb_in_data[0][4].ENA
reset => pb_in_data[0][5].ENA
reset => pb_in_data[0][6].ENA
reset => pb_in_data[0][7].ENA
reset => pb_in_data[0][8].ENA
reset => pb_in_data[0][9].ENA
reset => pb_in_data[0][10].ENA
reset => pb_in_data[0][11].ENA
reset => pb_in_data[0][12].ENA
reset => pb_in_data[0][13].ENA
reset => pb_in_data[0][14].ENA
reset => pb_in_data[0][15].ENA
reset => pb_in_data[0][16].ENA
reset => pb_in_data[0][17].ENA
reset => pb_in_data[0][18].ENA
reset => pb_in_data[0][19].ENA
reset => pb_in_data[0][20].ENA
reset => pb_in_data[0][21].ENA
reset => pb_in_data[0][22].ENA
reset => pb_in_data[0][23].ENA
reset => pb_in_data[0][24].ENA
reset => pb_in_data[0][25].ENA
reset => pb_in_data[0][26].ENA
reset => pb_in_data[0][27].ENA
reset => pb_in_data[0][28].ENA
reset => pb_in_data[0][29].ENA
reset => pb_in_data[0][30].ENA
reset => pb_in_data[0][31].ENA
reset => pb_in_data[0][32].ENA
reset => pb_in_data[0][33].ENA
reset => pb_in_data[0][34].ENA
reset => pb_in_data[0][35].ENA
reset => pb_in_data[0][36].ENA
reset => pb_in_data[0][37].ENA
reset => pb_in_data[0][38].ENA
reset => pb_in_data[0][39].ENA
reset => pb_in_data[0][40].ENA
reset => pb_in_data[0][41].ENA
reset => pb_in_data[0][42].ENA
reset => pb_in_data[0][43].ENA
reset => pb_in_data[0][44].ENA
reset => pb_in_data[0][45].ENA
reset => pb_in_data[0][46].ENA
reset => pb_in_data[0][47].ENA
reset => pb_in_data[0][48].ENA
reset => pb_in_data[0][49].ENA
reset => pb_in_data[0][50].ENA
reset => pb_in_data[0][51].ENA
reset => pb_in_data[0][52].ENA
reset => pb_in_data[0][53].ENA
reset => pb_in_data[0][54].ENA
reset => pb_in_data[0][55].ENA
reset => pb_in_data[0][56].ENA
reset => pb_in_data[0][57].ENA
reset => pb_in_data[0][58].ENA
reset => pb_in_data[0][59].ENA
reset => pb_in_data[0][60].ENA
reset => pb_in_data[0][61].ENA
reset => pb_in_data[0][62].ENA
reset => pb_in_data[0][63].ENA
reset => pb_in_data[1][0].ENA
reset => pb_in_data[1][1].ENA
reset => pb_in_data[1][2].ENA
reset => pb_in_data[1][3].ENA
reset => pb_in_data[1][4].ENA
reset => pb_in_data[1][5].ENA
reset => pb_in_data[1][6].ENA
reset => pb_in_data[1][7].ENA
reset => pb_in_data[1][8].ENA
reset => pb_in_data[1][9].ENA
reset => pb_in_data[1][10].ENA
reset => pb_in_data[1][11].ENA
reset => pb_in_data[1][12].ENA
reset => pb_in_data[1][13].ENA
reset => pb_in_data[1][14].ENA
reset => pb_in_data[1][15].ENA
reset => pb_in_data[1][16].ENA
reset => pb_in_data[1][17].ENA
reset => pb_in_data[1][18].ENA
reset => pb_in_data[1][19].ENA
reset => pb_in_data[1][20].ENA
reset => pb_in_data[1][21].ENA
reset => pb_in_data[1][22].ENA
reset => pb_in_data[1][23].ENA
reset => pb_in_data[1][24].ENA
reset => pb_in_data[1][25].ENA
reset => pb_in_data[1][26].ENA
reset => pb_in_data[1][27].ENA
reset => pb_in_data[1][28].ENA
reset => pb_in_data[1][29].ENA
reset => pb_in_data[1][30].ENA
reset => pb_in_data[1][31].ENA
reset => pb_in_data[1][32].ENA
reset => pb_in_data[1][33].ENA
reset => pb_in_data[1][34].ENA
reset => pb_in_data[1][35].ENA
reset => pb_in_data[1][36].ENA
reset => pb_in_data[1][37].ENA
reset => pb_in_data[1][38].ENA
reset => pb_in_data[1][39].ENA
reset => pb_in_data[1][40].ENA
reset => pb_in_data[1][41].ENA
reset => pb_in_data[1][42].ENA
reset => pb_in_data[1][43].ENA
reset => pb_in_data[1][44].ENA
reset => pb_in_data[1][45].ENA
reset => pb_in_data[1][46].ENA
reset => pb_in_data[1][47].ENA
reset => pb_in_data[1][48].ENA
reset => pb_in_data[1][49].ENA
reset => pb_in_data[1][50].ENA
reset => pb_in_data[1][51].ENA
reset => pb_in_data[1][52].ENA
reset => pb_in_data[1][53].ENA
reset => pb_in_data[1][54].ENA
reset => pb_in_data[1][55].ENA
reset => pb_in_data[1][56].ENA
reset => pb_in_data[1][57].ENA
reset => pb_in_data[1][58].ENA
reset => pb_in_data[1][59].ENA
reset => pb_in_data[1][60].ENA
reset => pb_in_data[1][61].ENA
reset => pb_in_data[1][62].ENA
reset => pb_in_data[1][63].ENA
reset => pb_in_data[2][0].ENA
reset => pb_in_data[2][1].ENA
reset => pb_in_data[2][2].ENA
reset => pb_in_data[2][3].ENA
reset => pb_in_data[2][4].ENA
reset => pb_in_data[2][5].ENA
reset => pb_in_data[2][6].ENA
reset => pb_in_data[2][7].ENA
reset => pb_in_data[2][8].ENA
reset => pb_in_data[2][9].ENA
reset => pb_in_data[2][10].ENA
reset => pb_in_data[2][11].ENA
reset => pb_in_data[2][12].ENA
reset => pb_in_data[2][13].ENA
reset => pb_in_data[2][14].ENA
reset => pb_in_data[2][15].ENA
reset => pb_in_data[2][16].ENA
reset => pb_in_data[2][17].ENA
reset => pb_in_data[2][18].ENA
reset => pb_in_data[2][19].ENA
reset => pb_in_data[2][20].ENA
reset => pb_in_data[2][21].ENA
reset => pb_in_data[2][22].ENA
reset => pb_in_data[2][23].ENA
reset => pb_in_data[2][24].ENA
reset => pb_in_data[2][25].ENA
reset => pb_in_data[2][26].ENA
reset => pb_in_data[2][27].ENA
reset => pb_in_data[2][28].ENA
reset => pb_in_data[2][29].ENA
reset => pb_in_data[2][30].ENA
reset => pb_in_data[2][31].ENA
reset => pb_in_data[2][32].ENA
reset => pb_in_data[2][33].ENA
reset => pb_in_data[2][34].ENA
reset => pb_in_data[2][35].ENA
reset => pb_in_data[2][36].ENA
reset => pb_in_data[2][37].ENA
reset => pb_in_data[2][38].ENA
reset => pb_in_data[2][39].ENA
reset => pb_in_data[2][40].ENA
reset => pb_in_data[2][41].ENA
reset => pb_in_data[2][42].ENA
reset => pb_in_data[2][43].ENA
reset => pb_in_data[2][44].ENA
reset => pb_in_data[2][45].ENA
reset => pb_in_data[2][46].ENA
reset => pb_in_data[2][47].ENA
reset => pb_in_data[2][48].ENA
reset => pb_in_data[2][49].ENA
reset => pb_in_data[2][50].ENA
reset => pb_in_data[2][51].ENA
reset => pb_in_data[2][52].ENA
reset => pb_in_data[2][53].ENA
reset => pb_in_data[2][54].ENA
reset => pb_in_data[2][55].ENA
reset => pb_in_data[2][56].ENA
reset => pb_in_data[2][57].ENA
reset => pb_in_data[2][58].ENA
reset => pb_in_data[2][59].ENA
reset => pb_in_data[2][60].ENA
reset => pb_in_data[2][61].ENA
reset => pb_in_data[2][62].ENA
reset => pb_in_data[2][63].ENA
reset => pb_in_data[3][0].ENA
reset => pb_in_data[3][1].ENA
reset => pb_in_data[3][2].ENA
reset => pb_in_data[3][3].ENA
reset => pb_in_data[3][4].ENA
reset => pb_in_data[3][5].ENA
reset => pb_in_data[3][6].ENA
reset => pb_in_data[3][7].ENA
reset => pb_in_data[3][8].ENA
reset => pb_in_data[3][9].ENA
reset => pb_in_data[3][10].ENA
reset => pb_in_data[3][11].ENA
reset => pb_in_data[3][12].ENA
reset => pb_in_data[3][13].ENA
reset => pb_in_data[3][14].ENA
reset => pb_in_data[3][15].ENA
reset => pb_in_data[3][16].ENA
reset => pb_in_data[3][17].ENA
reset => pb_in_data[3][18].ENA
reset => pb_in_data[3][19].ENA
reset => pb_in_data[3][20].ENA
reset => pb_in_data[3][21].ENA
reset => pb_in_data[3][22].ENA
reset => pb_in_data[3][23].ENA
reset => pb_in_data[3][24].ENA
reset => pb_in_data[3][25].ENA
reset => pb_in_data[3][26].ENA
reset => pb_in_data[3][27].ENA
reset => pb_in_data[3][28].ENA
reset => pb_in_data[3][29].ENA
reset => pb_in_data[3][30].ENA
reset => pb_in_data[3][31].ENA
reset => pb_in_data[3][32].ENA
reset => pb_in_data[3][33].ENA
reset => pb_in_data[3][34].ENA
reset => pb_in_data[3][35].ENA
reset => pb_in_data[3][36].ENA
reset => pb_in_data[3][37].ENA
reset => pb_in_data[3][38].ENA
reset => pb_in_data[3][39].ENA
reset => pb_in_data[3][40].ENA
reset => pb_in_data[3][41].ENA
reset => pb_in_data[3][42].ENA
reset => pb_in_data[3][43].ENA
reset => pb_in_data[3][44].ENA
reset => pb_in_data[3][45].ENA
reset => pb_in_data[3][46].ENA
reset => pb_in_data[3][47].ENA
reset => pb_in_data[3][48].ENA
reset => pb_in_data[3][49].ENA
reset => pb_in_data[3][50].ENA
reset => pb_in_data[3][51].ENA
reset => pb_in_data[3][52].ENA
reset => pb_in_data[3][53].ENA
reset => pb_in_data[3][54].ENA
reset => pb_in_data[3][55].ENA
reset => pb_in_data[3][56].ENA
reset => pb_in_data[3][57].ENA
reset => pb_in_data[3][58].ENA
reset => pb_in_data[3][59].ENA
reset => pb_in_data[3][60].ENA
reset => pb_in_data[3][61].ENA
reset => pb_in_data[3][62].ENA
reset => pb_in_data[3][63].ENA
reset => pb_in_empty[0].ENA
reset => pb_in_empty[1].ENA
reset => pb_in_empty[2].ENA
reset => pb_in_empty[3].ENA
reset => pb_in_ack[0].ENA
reset => pb_in_ack[1].ENA
reset => pb_in_ack[2].ENA
reset => pb_in_ack[3].ENA
reset => pb_in_req3~reg0.ENA
reset => pb_in_req2~reg0.ENA
reset => pb_in_req1~reg0.ENA
reset => pb_in_req0~reg0.ENA
reset => in_ack3~reg0.ENA
reset => in_ack2~reg0.ENA
reset => in_ack1~reg0.ENA
reset => in_ack0~reg0.ENA
reset => in_req[0].ENA
reset => in_req[1].ENA
reset => in_req[2].ENA
reset => in_req[3].ENA
reset => empty_buff_req[0].ENA
reset => empty_buff_req[1].ENA
reset => empty_buff_req[2].ENA
reset => empty_buff_req[3].ENA
reset => empty_buff_grant3.ENA
reset => empty_buff_grant2.ENA
reset => empty_buff_grant1.ENA
reset => empty_buff_grant0.ENA
TRIG0[0] <= in_data1[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[1] <= in_data1[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[2] <= in_data1[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[3] <= in_data1[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[4] <= in_data1[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[5] <= in_data1[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[6] <= in_data1[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[7] <= in_data1[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[8] <= in_data1[8].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[9] <= in_data1[9].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[10] <= in_data1[10].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[11] <= in_data1[11].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[12] <= in_data1[12].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[13] <= in_data1[13].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[14] <= in_data1[14].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[15] <= in_data1[15].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[16] <= in_data1[16].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[17] <= in_data1[17].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[18] <= in_data1[18].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[19] <= in_data1[19].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[20] <= in_data1[20].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[21] <= in_data1[21].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[22] <= in_data1[22].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[23] <= in_data1[23].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[24] <= in_data1[24].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[25] <= in_data1[25].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[26] <= in_data1[26].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[27] <= in_data1[27].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[28] <= in_data1[28].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[29] <= in_data1[29].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[30] <= in_data1[30].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[31] <= in_data1[31].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[32] <= in_data1[32].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[33] <= in_data1[33].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[34] <= in_data1[34].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[35] <= in_data1[35].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[36] <= in_data1[36].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[37] <= in_data1[37].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[38] <= in_data1[38].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[39] <= in_data1[39].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[40] <= in_data1[40].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[41] <= in_data1[41].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[42] <= in_data1[42].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[43] <= in_data1[43].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[44] <= in_data1[44].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[45] <= in_data1[45].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[46] <= in_data1[46].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[47] <= in_data1[47].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[48] <= in_data1[48].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[49] <= in_data1[49].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[50] <= in_data1[50].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[51] <= in_data1[51].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[52] <= in_data1[52].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[53] <= in_data1[53].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[54] <= in_data1[54].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[55] <= in_data1[55].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[56] <= in_data1[56].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[57] <= in_data1[57].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[58] <= in_data1[58].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[59] <= in_data1[59].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[60] <= in_data1[60].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[61] <= in_data1[61].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[62] <= in_data1[62].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[63] <= in_data1[63].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[64] <= in_pkt_route1[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[65] <= in_pkt_route1[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[66] <= in_pkt_route1[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[67] <= in_pkt_route1[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[68] <= in_pkt_route1[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[69] <= in_pkt_route1[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[70] <= in_pkt_route1[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[71] <= in_pkt_route1[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[72] <= <GND>
TRIG0[73] <= <GND>
TRIG0[74] <= <GND>
TRIG0[75] <= <GND>
TRIG0[76] <= <GND>
TRIG0[77] <= <GND>
TRIG0[78] <= <GND>
TRIG0[79] <= <GND>
TRIG0[80] <= in_wr1.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[81] <= in_req1.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[82] <= in_ack1~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[83] <= <GND>
TRIG0[84] <= <GND>
TRIG0[85] <= <GND>
TRIG0[86] <= <GND>
TRIG0[87] <= <GND>
TRIG0[88] <= <GND>
TRIG0[89] <= <GND>
TRIG0[90] <= pb_in_wr[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[91] <= pb_in_req0~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[92] <= pb_in_ack0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[93] <= pb_in_empty0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[94] <= <GND>
TRIG0[95] <= <GND>
TRIG0[96] <= <GND>
TRIG0[97] <= <GND>
TRIG0[98] <= <GND>
TRIG0[99] <= <GND>
TRIG0[100] <= pb_in_wr[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[101] <= pb_in_req1~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[102] <= pb_in_ack1.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[103] <= pb_in_empty1.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[104] <= <GND>
TRIG0[105] <= <GND>
TRIG0[106] <= <GND>
TRIG0[107] <= <GND>
TRIG0[108] <= <GND>
TRIG0[109] <= <GND>
TRIG0[110] <= pb_in_wr[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[111] <= pb_in_req2~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[112] <= pb_in_ack2.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[113] <= pb_in_empty2.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[114] <= <GND>
TRIG0[115] <= <GND>
TRIG0[116] <= <GND>
TRIG0[117] <= <GND>
TRIG0[118] <= <GND>
TRIG0[119] <= <GND>
TRIG0[120] <= pb_in_wr[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[121] <= pb_in_req3~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[122] <= pb_in_ack3.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[123] <= pb_in_empty3.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[124] <= <GND>
TRIG0[125] <= <GND>
TRIG0[126] <= <GND>
TRIG0[127] <= <GND>
TRIG0[128] <= <GND>
TRIG0[129] <= <GND>
TRIG0[130] <= TRIG0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[131] <= TRIG0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[132] <= empty_buff[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[133] <= empty_buff[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[134] <= <GND>
TRIG0[135] <= empty_buff_req[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[136] <= empty_buff_req[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[137] <= empty_buff_req[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[138] <= empty_buff_req[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[139] <= <GND>
TRIG0[140] <= <GND>
TRIG0[141] <= <GND>
TRIG0[142] <= <GND>
TRIG0[143] <= <GND>
TRIG0[144] <= <GND>
TRIG0[145] <= empty_buff_grant[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[146] <= empty_buff_grant[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[147] <= empty_buff_grant[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[148] <= empty_buff_grant[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[149] <= <GND>
TRIG0[150] <= curr_port[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[151] <= curr_port[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[152] <= <GND>
TRIG0[153] <= <GND>
TRIG0[154] <= <GND>
TRIG0[155] <= <GND>
TRIG0[156] <= <GND>
TRIG0[157] <= <GND>
TRIG0[158] <= <GND>
TRIG0[159] <= <GND>
TRIG0[160] <= rx_in_progress[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[161] <= rx_in_progress[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[162] <= rx_in_progress[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[163] <= rx_in_progress[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[164] <= <GND>
TRIG0[165] <= <GND>
TRIG0[166] <= <GND>
TRIG0[167] <= <GND>
TRIG0[168] <= <GND>
TRIG0[169] <= <GND>
TRIG0[170] <= rx_buff0[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[171] <= rx_buff0[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[172] <= rx_buff1[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[173] <= rx_buff1[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[174] <= rx_buff2[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[175] <= rx_buff2[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[176] <= rx_buff3[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[177] <= rx_buff3[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[178] <= <GND>
TRIG0[179] <= <GND>
TRIG0[180] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[181] <= TRIG0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[182] <= TRIG0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[183] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[184] <= TRIG0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[185] <= TRIG0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[186] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[187] <= TRIG0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[188] <= TRIG0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[189] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[190] <= TRIG0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[191] <= TRIG0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[192] <= <GND>
TRIG0[193] <= <GND>
TRIG0[194] <= <GND>
TRIG0[195] <= <GND>
TRIG0[196] <= <GND>
TRIG0[197] <= <GND>
TRIG0[198] <= <GND>
TRIG0[199] <= <GND>
TRIG0[200] <= <GND>
TRIG0[201] <= <GND>
TRIG0[202] <= <GND>
TRIG0[203] <= <GND>
TRIG0[204] <= <GND>
TRIG0[205] <= <GND>
TRIG0[206] <= <GND>
TRIG0[207] <= <GND>
TRIG0[208] <= <GND>
TRIG0[209] <= <GND>
TRIG0[210] <= <GND>
TRIG0[211] <= <GND>
TRIG0[212] <= <GND>
TRIG0[213] <= <GND>
TRIG0[214] <= <GND>
TRIG0[215] <= <GND>
TRIG0[216] <= <GND>
TRIG0[217] <= <GND>
TRIG0[218] <= <GND>
TRIG0[219] <= <GND>
TRIG0[220] <= <GND>
TRIG0[221] <= <GND>
TRIG0[222] <= <GND>
TRIG0[223] <= <GND>
TRIG0[224] <= <GND>
TRIG0[225] <= <GND>
TRIG0[226] <= <GND>
TRIG0[227] <= <GND>
TRIG0[228] <= <GND>
TRIG0[229] <= <GND>
TRIG0[230] <= <GND>
TRIG0[231] <= <GND>
TRIG0[232] <= <GND>
TRIG0[233] <= <GND>
TRIG0[234] <= <GND>
TRIG0[235] <= <GND>
TRIG0[236] <= <GND>
TRIG0[237] <= <GND>
TRIG0[238] <= <GND>
TRIG0[239] <= <GND>
in_data0[0] => pb_in_data.DATAB
in_data0[0] => pb_in_data.DATAB
in_data0[0] => pb_in_data.DATAB
in_data0[0] => pb_in_data.DATAB
in_data0[1] => pb_in_data.DATAB
in_data0[1] => pb_in_data.DATAB
in_data0[1] => pb_in_data.DATAB
in_data0[1] => pb_in_data.DATAB
in_data0[2] => pb_in_data.DATAB
in_data0[2] => pb_in_data.DATAB
in_data0[2] => pb_in_data.DATAB
in_data0[2] => pb_in_data.DATAB
in_data0[3] => pb_in_data.DATAB
in_data0[3] => pb_in_data.DATAB
in_data0[3] => pb_in_data.DATAB
in_data0[3] => pb_in_data.DATAB
in_data0[4] => pb_in_data.DATAB
in_data0[4] => pb_in_data.DATAB
in_data0[4] => pb_in_data.DATAB
in_data0[4] => pb_in_data.DATAB
in_data0[5] => pb_in_data.DATAB
in_data0[5] => pb_in_data.DATAB
in_data0[5] => pb_in_data.DATAB
in_data0[5] => pb_in_data.DATAB
in_data0[6] => pb_in_data.DATAB
in_data0[6] => pb_in_data.DATAB
in_data0[6] => pb_in_data.DATAB
in_data0[6] => pb_in_data.DATAB
in_data0[7] => pb_in_data.DATAB
in_data0[7] => pb_in_data.DATAB
in_data0[7] => pb_in_data.DATAB
in_data0[7] => pb_in_data.DATAB
in_data0[8] => pb_in_data.DATAB
in_data0[8] => pb_in_data.DATAB
in_data0[8] => pb_in_data.DATAB
in_data0[8] => pb_in_data.DATAB
in_data0[9] => pb_in_data.DATAB
in_data0[9] => pb_in_data.DATAB
in_data0[9] => pb_in_data.DATAB
in_data0[9] => pb_in_data.DATAB
in_data0[10] => pb_in_data.DATAB
in_data0[10] => pb_in_data.DATAB
in_data0[10] => pb_in_data.DATAB
in_data0[10] => pb_in_data.DATAB
in_data0[11] => pb_in_data.DATAB
in_data0[11] => pb_in_data.DATAB
in_data0[11] => pb_in_data.DATAB
in_data0[11] => pb_in_data.DATAB
in_data0[12] => pb_in_data.DATAB
in_data0[12] => pb_in_data.DATAB
in_data0[12] => pb_in_data.DATAB
in_data0[12] => pb_in_data.DATAB
in_data0[13] => pb_in_data.DATAB
in_data0[13] => pb_in_data.DATAB
in_data0[13] => pb_in_data.DATAB
in_data0[13] => pb_in_data.DATAB
in_data0[14] => pb_in_data.DATAB
in_data0[14] => pb_in_data.DATAB
in_data0[14] => pb_in_data.DATAB
in_data0[14] => pb_in_data.DATAB
in_data0[15] => pb_in_data.DATAB
in_data0[15] => pb_in_data.DATAB
in_data0[15] => pb_in_data.DATAB
in_data0[15] => pb_in_data.DATAB
in_data0[16] => pb_in_data.DATAB
in_data0[16] => pb_in_data.DATAB
in_data0[16] => pb_in_data.DATAB
in_data0[16] => pb_in_data.DATAB
in_data0[17] => pb_in_data.DATAB
in_data0[17] => pb_in_data.DATAB
in_data0[17] => pb_in_data.DATAB
in_data0[17] => pb_in_data.DATAB
in_data0[18] => pb_in_data.DATAB
in_data0[18] => pb_in_data.DATAB
in_data0[18] => pb_in_data.DATAB
in_data0[18] => pb_in_data.DATAB
in_data0[19] => pb_in_data.DATAB
in_data0[19] => pb_in_data.DATAB
in_data0[19] => pb_in_data.DATAB
in_data0[19] => pb_in_data.DATAB
in_data0[20] => pb_in_data.DATAB
in_data0[20] => pb_in_data.DATAB
in_data0[20] => pb_in_data.DATAB
in_data0[20] => pb_in_data.DATAB
in_data0[21] => pb_in_data.DATAB
in_data0[21] => pb_in_data.DATAB
in_data0[21] => pb_in_data.DATAB
in_data0[21] => pb_in_data.DATAB
in_data0[22] => pb_in_data.DATAB
in_data0[22] => pb_in_data.DATAB
in_data0[22] => pb_in_data.DATAB
in_data0[22] => pb_in_data.DATAB
in_data0[23] => pb_in_data.DATAB
in_data0[23] => pb_in_data.DATAB
in_data0[23] => pb_in_data.DATAB
in_data0[23] => pb_in_data.DATAB
in_data0[24] => pb_in_data.DATAB
in_data0[24] => pb_in_data.DATAB
in_data0[24] => pb_in_data.DATAB
in_data0[24] => pb_in_data.DATAB
in_data0[25] => pb_in_data.DATAB
in_data0[25] => pb_in_data.DATAB
in_data0[25] => pb_in_data.DATAB
in_data0[25] => pb_in_data.DATAB
in_data0[26] => pb_in_data.DATAB
in_data0[26] => pb_in_data.DATAB
in_data0[26] => pb_in_data.DATAB
in_data0[26] => pb_in_data.DATAB
in_data0[27] => pb_in_data.DATAB
in_data0[27] => pb_in_data.DATAB
in_data0[27] => pb_in_data.DATAB
in_data0[27] => pb_in_data.DATAB
in_data0[28] => pb_in_data.DATAB
in_data0[28] => pb_in_data.DATAB
in_data0[28] => pb_in_data.DATAB
in_data0[28] => pb_in_data.DATAB
in_data0[29] => pb_in_data.DATAB
in_data0[29] => pb_in_data.DATAB
in_data0[29] => pb_in_data.DATAB
in_data0[29] => pb_in_data.DATAB
in_data0[30] => pb_in_data.DATAB
in_data0[30] => pb_in_data.DATAB
in_data0[30] => pb_in_data.DATAB
in_data0[30] => pb_in_data.DATAB
in_data0[31] => pb_in_data.DATAB
in_data0[31] => pb_in_data.DATAB
in_data0[31] => pb_in_data.DATAB
in_data0[31] => pb_in_data.DATAB
in_data0[32] => pb_in_data.DATAB
in_data0[32] => pb_in_data.DATAB
in_data0[32] => pb_in_data.DATAB
in_data0[32] => pb_in_data.DATAB
in_data0[33] => pb_in_data.DATAB
in_data0[33] => pb_in_data.DATAB
in_data0[33] => pb_in_data.DATAB
in_data0[33] => pb_in_data.DATAB
in_data0[34] => pb_in_data.DATAB
in_data0[34] => pb_in_data.DATAB
in_data0[34] => pb_in_data.DATAB
in_data0[34] => pb_in_data.DATAB
in_data0[35] => pb_in_data.DATAB
in_data0[35] => pb_in_data.DATAB
in_data0[35] => pb_in_data.DATAB
in_data0[35] => pb_in_data.DATAB
in_data0[36] => pb_in_data.DATAB
in_data0[36] => pb_in_data.DATAB
in_data0[36] => pb_in_data.DATAB
in_data0[36] => pb_in_data.DATAB
in_data0[37] => pb_in_data.DATAB
in_data0[37] => pb_in_data.DATAB
in_data0[37] => pb_in_data.DATAB
in_data0[37] => pb_in_data.DATAB
in_data0[38] => pb_in_data.DATAB
in_data0[38] => pb_in_data.DATAB
in_data0[38] => pb_in_data.DATAB
in_data0[38] => pb_in_data.DATAB
in_data0[39] => pb_in_data.DATAB
in_data0[39] => pb_in_data.DATAB
in_data0[39] => pb_in_data.DATAB
in_data0[39] => pb_in_data.DATAB
in_data0[40] => pb_in_data.DATAB
in_data0[40] => pb_in_data.DATAB
in_data0[40] => pb_in_data.DATAB
in_data0[40] => pb_in_data.DATAB
in_data0[41] => pb_in_data.DATAB
in_data0[41] => pb_in_data.DATAB
in_data0[41] => pb_in_data.DATAB
in_data0[41] => pb_in_data.DATAB
in_data0[42] => pb_in_data.DATAB
in_data0[42] => pb_in_data.DATAB
in_data0[42] => pb_in_data.DATAB
in_data0[42] => pb_in_data.DATAB
in_data0[43] => pb_in_data.DATAB
in_data0[43] => pb_in_data.DATAB
in_data0[43] => pb_in_data.DATAB
in_data0[43] => pb_in_data.DATAB
in_data0[44] => pb_in_data.DATAB
in_data0[44] => pb_in_data.DATAB
in_data0[44] => pb_in_data.DATAB
in_data0[44] => pb_in_data.DATAB
in_data0[45] => pb_in_data.DATAB
in_data0[45] => pb_in_data.DATAB
in_data0[45] => pb_in_data.DATAB
in_data0[45] => pb_in_data.DATAB
in_data0[46] => pb_in_data.DATAB
in_data0[46] => pb_in_data.DATAB
in_data0[46] => pb_in_data.DATAB
in_data0[46] => pb_in_data.DATAB
in_data0[47] => pb_in_data.DATAB
in_data0[47] => pb_in_data.DATAB
in_data0[47] => pb_in_data.DATAB
in_data0[47] => pb_in_data.DATAB
in_data0[48] => pb_in_data.DATAB
in_data0[48] => pb_in_data.DATAB
in_data0[48] => pb_in_data.DATAB
in_data0[48] => pb_in_data.DATAB
in_data0[49] => pb_in_data.DATAB
in_data0[49] => pb_in_data.DATAB
in_data0[49] => pb_in_data.DATAB
in_data0[49] => pb_in_data.DATAB
in_data0[50] => pb_in_data.DATAB
in_data0[50] => pb_in_data.DATAB
in_data0[50] => pb_in_data.DATAB
in_data0[50] => pb_in_data.DATAB
in_data0[51] => pb_in_data.DATAB
in_data0[51] => pb_in_data.DATAB
in_data0[51] => pb_in_data.DATAB
in_data0[51] => pb_in_data.DATAB
in_data0[52] => pb_in_data.DATAB
in_data0[52] => pb_in_data.DATAB
in_data0[52] => pb_in_data.DATAB
in_data0[52] => pb_in_data.DATAB
in_data0[53] => pb_in_data.DATAB
in_data0[53] => pb_in_data.DATAB
in_data0[53] => pb_in_data.DATAB
in_data0[53] => pb_in_data.DATAB
in_data0[54] => pb_in_data.DATAB
in_data0[54] => pb_in_data.DATAB
in_data0[54] => pb_in_data.DATAB
in_data0[54] => pb_in_data.DATAB
in_data0[55] => pb_in_data.DATAB
in_data0[55] => pb_in_data.DATAB
in_data0[55] => pb_in_data.DATAB
in_data0[55] => pb_in_data.DATAB
in_data0[56] => pb_in_data.DATAB
in_data0[56] => pb_in_data.DATAB
in_data0[56] => pb_in_data.DATAB
in_data0[56] => pb_in_data.DATAB
in_data0[57] => pb_in_data.DATAB
in_data0[57] => pb_in_data.DATAB
in_data0[57] => pb_in_data.DATAB
in_data0[57] => pb_in_data.DATAB
in_data0[58] => pb_in_data.DATAB
in_data0[58] => pb_in_data.DATAB
in_data0[58] => pb_in_data.DATAB
in_data0[58] => pb_in_data.DATAB
in_data0[59] => pb_in_data.DATAB
in_data0[59] => pb_in_data.DATAB
in_data0[59] => pb_in_data.DATAB
in_data0[59] => pb_in_data.DATAB
in_data0[60] => pb_in_data.DATAB
in_data0[60] => pb_in_data.DATAB
in_data0[60] => pb_in_data.DATAB
in_data0[60] => pb_in_data.DATAB
in_data0[61] => pb_in_data.DATAB
in_data0[61] => pb_in_data.DATAB
in_data0[61] => pb_in_data.DATAB
in_data0[61] => pb_in_data.DATAB
in_data0[62] => pb_in_data.DATAB
in_data0[62] => pb_in_data.DATAB
in_data0[62] => pb_in_data.DATAB
in_data0[62] => pb_in_data.DATAB
in_data0[63] => pb_in_data.DATAB
in_data0[63] => pb_in_data.DATAB
in_data0[63] => pb_in_data.DATAB
in_data0[63] => pb_in_data.DATAB
in_pkt_route0[0] => pb_in_pkt_route.DATAB
in_pkt_route0[0] => pb_in_pkt_route.DATAB
in_pkt_route0[0] => pb_in_pkt_route.DATAB
in_pkt_route0[0] => pb_in_pkt_route.DATAB
in_pkt_route0[1] => pb_in_pkt_route.DATAB
in_pkt_route0[1] => pb_in_pkt_route.DATAB
in_pkt_route0[1] => pb_in_pkt_route.DATAB
in_pkt_route0[1] => pb_in_pkt_route.DATAB
in_pkt_route0[2] => pb_in_pkt_route.DATAB
in_pkt_route0[2] => pb_in_pkt_route.DATAB
in_pkt_route0[2] => pb_in_pkt_route.DATAB
in_pkt_route0[2] => pb_in_pkt_route.DATAB
in_pkt_route0[3] => pb_in_pkt_route.DATAB
in_pkt_route0[3] => pb_in_pkt_route.DATAB
in_pkt_route0[3] => pb_in_pkt_route.DATAB
in_pkt_route0[3] => pb_in_pkt_route.DATAB
in_pkt_route0[4] => pb_in_pkt_route.DATAB
in_pkt_route0[4] => pb_in_pkt_route.DATAB
in_pkt_route0[4] => pb_in_pkt_route.DATAB
in_pkt_route0[4] => pb_in_pkt_route.DATAB
in_pkt_route0[5] => pb_in_pkt_route.DATAB
in_pkt_route0[5] => pb_in_pkt_route.DATAB
in_pkt_route0[5] => pb_in_pkt_route.DATAB
in_pkt_route0[5] => pb_in_pkt_route.DATAB
in_pkt_route0[6] => pb_in_pkt_route.DATAB
in_pkt_route0[6] => pb_in_pkt_route.DATAB
in_pkt_route0[6] => pb_in_pkt_route.DATAB
in_pkt_route0[6] => pb_in_pkt_route.DATAB
in_pkt_route0[7] => pb_in_pkt_route.DATAB
in_pkt_route0[7] => pb_in_pkt_route.DATAB
in_pkt_route0[7] => pb_in_pkt_route.DATAB
in_pkt_route0[7] => pb_in_pkt_route.DATAB
in_pkt_route0[8] => pb_in_pkt_route.DATAB
in_pkt_route0[8] => pb_in_pkt_route.DATAB
in_pkt_route0[8] => pb_in_pkt_route.DATAB
in_pkt_route0[8] => pb_in_pkt_route.DATAB
in_pkt_route0[9] => pb_in_pkt_route.DATAB
in_pkt_route0[9] => pb_in_pkt_route.DATAB
in_pkt_route0[9] => pb_in_pkt_route.DATAB
in_pkt_route0[9] => pb_in_pkt_route.DATAB
in_pkt_route0[10] => pb_in_pkt_route.DATAB
in_pkt_route0[10] => pb_in_pkt_route.DATAB
in_pkt_route0[10] => pb_in_pkt_route.DATAB
in_pkt_route0[10] => pb_in_pkt_route.DATAB
in_pkt_route0[11] => pb_in_pkt_route.DATAB
in_pkt_route0[11] => pb_in_pkt_route.DATAB
in_pkt_route0[11] => pb_in_pkt_route.DATAB
in_pkt_route0[11] => pb_in_pkt_route.DATAB
in_pkt_route0[12] => pb_in_pkt_route.DATAB
in_pkt_route0[12] => pb_in_pkt_route.DATAB
in_pkt_route0[12] => pb_in_pkt_route.DATAB
in_pkt_route0[12] => pb_in_pkt_route.DATAB
in_pkt_route0[13] => pb_in_pkt_route.DATAB
in_pkt_route0[13] => pb_in_pkt_route.DATAB
in_pkt_route0[13] => pb_in_pkt_route.DATAB
in_pkt_route0[13] => pb_in_pkt_route.DATAB
in_pkt_route0[14] => pb_in_pkt_route.DATAB
in_pkt_route0[14] => pb_in_pkt_route.DATAB
in_pkt_route0[14] => pb_in_pkt_route.DATAB
in_pkt_route0[14] => pb_in_pkt_route.DATAB
in_pkt_route0[15] => pb_in_pkt_route.DATAB
in_pkt_route0[15] => pb_in_pkt_route.DATAB
in_pkt_route0[15] => pb_in_pkt_route.DATAB
in_pkt_route0[15] => pb_in_pkt_route.DATAB
in_wr0 => pb_in_wr.DATAB
in_wr0 => pb_in_wr.DATAB
in_wr0 => pb_in_wr.DATAB
in_wr0 => pb_in_wr.DATAB
in_req0 => in_req[0].DATAIN
in_ack0 <= in_ack0~reg0.DB_MAX_OUTPUT_PORT_TYPE
in_data1[0] => pb_in_data.DATAB
in_data1[0] => pb_in_data.DATAB
in_data1[0] => pb_in_data.DATAB
in_data1[0] => pb_in_data.DATAB
in_data1[0] => TRIG0[0].DATAIN
in_data1[1] => pb_in_data.DATAB
in_data1[1] => pb_in_data.DATAB
in_data1[1] => pb_in_data.DATAB
in_data1[1] => pb_in_data.DATAB
in_data1[1] => TRIG0[1].DATAIN
in_data1[2] => pb_in_data.DATAB
in_data1[2] => pb_in_data.DATAB
in_data1[2] => pb_in_data.DATAB
in_data1[2] => pb_in_data.DATAB
in_data1[2] => TRIG0[2].DATAIN
in_data1[3] => pb_in_data.DATAB
in_data1[3] => pb_in_data.DATAB
in_data1[3] => pb_in_data.DATAB
in_data1[3] => pb_in_data.DATAB
in_data1[3] => TRIG0[3].DATAIN
in_data1[4] => pb_in_data.DATAB
in_data1[4] => pb_in_data.DATAB
in_data1[4] => pb_in_data.DATAB
in_data1[4] => pb_in_data.DATAB
in_data1[4] => TRIG0[4].DATAIN
in_data1[5] => pb_in_data.DATAB
in_data1[5] => pb_in_data.DATAB
in_data1[5] => pb_in_data.DATAB
in_data1[5] => pb_in_data.DATAB
in_data1[5] => TRIG0[5].DATAIN
in_data1[6] => pb_in_data.DATAB
in_data1[6] => pb_in_data.DATAB
in_data1[6] => pb_in_data.DATAB
in_data1[6] => pb_in_data.DATAB
in_data1[6] => TRIG0[6].DATAIN
in_data1[7] => pb_in_data.DATAB
in_data1[7] => pb_in_data.DATAB
in_data1[7] => pb_in_data.DATAB
in_data1[7] => pb_in_data.DATAB
in_data1[7] => TRIG0[7].DATAIN
in_data1[8] => pb_in_data.DATAB
in_data1[8] => pb_in_data.DATAB
in_data1[8] => pb_in_data.DATAB
in_data1[8] => pb_in_data.DATAB
in_data1[8] => TRIG0[8].DATAIN
in_data1[9] => pb_in_data.DATAB
in_data1[9] => pb_in_data.DATAB
in_data1[9] => pb_in_data.DATAB
in_data1[9] => pb_in_data.DATAB
in_data1[9] => TRIG0[9].DATAIN
in_data1[10] => pb_in_data.DATAB
in_data1[10] => pb_in_data.DATAB
in_data1[10] => pb_in_data.DATAB
in_data1[10] => pb_in_data.DATAB
in_data1[10] => TRIG0[10].DATAIN
in_data1[11] => pb_in_data.DATAB
in_data1[11] => pb_in_data.DATAB
in_data1[11] => pb_in_data.DATAB
in_data1[11] => pb_in_data.DATAB
in_data1[11] => TRIG0[11].DATAIN
in_data1[12] => pb_in_data.DATAB
in_data1[12] => pb_in_data.DATAB
in_data1[12] => pb_in_data.DATAB
in_data1[12] => pb_in_data.DATAB
in_data1[12] => TRIG0[12].DATAIN
in_data1[13] => pb_in_data.DATAB
in_data1[13] => pb_in_data.DATAB
in_data1[13] => pb_in_data.DATAB
in_data1[13] => pb_in_data.DATAB
in_data1[13] => TRIG0[13].DATAIN
in_data1[14] => pb_in_data.DATAB
in_data1[14] => pb_in_data.DATAB
in_data1[14] => pb_in_data.DATAB
in_data1[14] => pb_in_data.DATAB
in_data1[14] => TRIG0[14].DATAIN
in_data1[15] => pb_in_data.DATAB
in_data1[15] => pb_in_data.DATAB
in_data1[15] => pb_in_data.DATAB
in_data1[15] => pb_in_data.DATAB
in_data1[15] => TRIG0[15].DATAIN
in_data1[16] => pb_in_data.DATAB
in_data1[16] => pb_in_data.DATAB
in_data1[16] => pb_in_data.DATAB
in_data1[16] => pb_in_data.DATAB
in_data1[16] => TRIG0[16].DATAIN
in_data1[17] => pb_in_data.DATAB
in_data1[17] => pb_in_data.DATAB
in_data1[17] => pb_in_data.DATAB
in_data1[17] => pb_in_data.DATAB
in_data1[17] => TRIG0[17].DATAIN
in_data1[18] => pb_in_data.DATAB
in_data1[18] => pb_in_data.DATAB
in_data1[18] => pb_in_data.DATAB
in_data1[18] => pb_in_data.DATAB
in_data1[18] => TRIG0[18].DATAIN
in_data1[19] => pb_in_data.DATAB
in_data1[19] => pb_in_data.DATAB
in_data1[19] => pb_in_data.DATAB
in_data1[19] => pb_in_data.DATAB
in_data1[19] => TRIG0[19].DATAIN
in_data1[20] => pb_in_data.DATAB
in_data1[20] => pb_in_data.DATAB
in_data1[20] => pb_in_data.DATAB
in_data1[20] => pb_in_data.DATAB
in_data1[20] => TRIG0[20].DATAIN
in_data1[21] => pb_in_data.DATAB
in_data1[21] => pb_in_data.DATAB
in_data1[21] => pb_in_data.DATAB
in_data1[21] => pb_in_data.DATAB
in_data1[21] => TRIG0[21].DATAIN
in_data1[22] => pb_in_data.DATAB
in_data1[22] => pb_in_data.DATAB
in_data1[22] => pb_in_data.DATAB
in_data1[22] => pb_in_data.DATAB
in_data1[22] => TRIG0[22].DATAIN
in_data1[23] => pb_in_data.DATAB
in_data1[23] => pb_in_data.DATAB
in_data1[23] => pb_in_data.DATAB
in_data1[23] => pb_in_data.DATAB
in_data1[23] => TRIG0[23].DATAIN
in_data1[24] => pb_in_data.DATAB
in_data1[24] => pb_in_data.DATAB
in_data1[24] => pb_in_data.DATAB
in_data1[24] => pb_in_data.DATAB
in_data1[24] => TRIG0[24].DATAIN
in_data1[25] => pb_in_data.DATAB
in_data1[25] => pb_in_data.DATAB
in_data1[25] => pb_in_data.DATAB
in_data1[25] => pb_in_data.DATAB
in_data1[25] => TRIG0[25].DATAIN
in_data1[26] => pb_in_data.DATAB
in_data1[26] => pb_in_data.DATAB
in_data1[26] => pb_in_data.DATAB
in_data1[26] => pb_in_data.DATAB
in_data1[26] => TRIG0[26].DATAIN
in_data1[27] => pb_in_data.DATAB
in_data1[27] => pb_in_data.DATAB
in_data1[27] => pb_in_data.DATAB
in_data1[27] => pb_in_data.DATAB
in_data1[27] => TRIG0[27].DATAIN
in_data1[28] => pb_in_data.DATAB
in_data1[28] => pb_in_data.DATAB
in_data1[28] => pb_in_data.DATAB
in_data1[28] => pb_in_data.DATAB
in_data1[28] => TRIG0[28].DATAIN
in_data1[29] => pb_in_data.DATAB
in_data1[29] => pb_in_data.DATAB
in_data1[29] => pb_in_data.DATAB
in_data1[29] => pb_in_data.DATAB
in_data1[29] => TRIG0[29].DATAIN
in_data1[30] => pb_in_data.DATAB
in_data1[30] => pb_in_data.DATAB
in_data1[30] => pb_in_data.DATAB
in_data1[30] => pb_in_data.DATAB
in_data1[30] => TRIG0[30].DATAIN
in_data1[31] => pb_in_data.DATAB
in_data1[31] => pb_in_data.DATAB
in_data1[31] => pb_in_data.DATAB
in_data1[31] => pb_in_data.DATAB
in_data1[31] => TRIG0[31].DATAIN
in_data1[32] => pb_in_data.DATAB
in_data1[32] => pb_in_data.DATAB
in_data1[32] => pb_in_data.DATAB
in_data1[32] => pb_in_data.DATAB
in_data1[32] => TRIG0[32].DATAIN
in_data1[33] => pb_in_data.DATAB
in_data1[33] => pb_in_data.DATAB
in_data1[33] => pb_in_data.DATAB
in_data1[33] => pb_in_data.DATAB
in_data1[33] => TRIG0[33].DATAIN
in_data1[34] => pb_in_data.DATAB
in_data1[34] => pb_in_data.DATAB
in_data1[34] => pb_in_data.DATAB
in_data1[34] => pb_in_data.DATAB
in_data1[34] => TRIG0[34].DATAIN
in_data1[35] => pb_in_data.DATAB
in_data1[35] => pb_in_data.DATAB
in_data1[35] => pb_in_data.DATAB
in_data1[35] => pb_in_data.DATAB
in_data1[35] => TRIG0[35].DATAIN
in_data1[36] => pb_in_data.DATAB
in_data1[36] => pb_in_data.DATAB
in_data1[36] => pb_in_data.DATAB
in_data1[36] => pb_in_data.DATAB
in_data1[36] => TRIG0[36].DATAIN
in_data1[37] => pb_in_data.DATAB
in_data1[37] => pb_in_data.DATAB
in_data1[37] => pb_in_data.DATAB
in_data1[37] => pb_in_data.DATAB
in_data1[37] => TRIG0[37].DATAIN
in_data1[38] => pb_in_data.DATAB
in_data1[38] => pb_in_data.DATAB
in_data1[38] => pb_in_data.DATAB
in_data1[38] => pb_in_data.DATAB
in_data1[38] => TRIG0[38].DATAIN
in_data1[39] => pb_in_data.DATAB
in_data1[39] => pb_in_data.DATAB
in_data1[39] => pb_in_data.DATAB
in_data1[39] => pb_in_data.DATAB
in_data1[39] => TRIG0[39].DATAIN
in_data1[40] => pb_in_data.DATAB
in_data1[40] => pb_in_data.DATAB
in_data1[40] => pb_in_data.DATAB
in_data1[40] => pb_in_data.DATAB
in_data1[40] => TRIG0[40].DATAIN
in_data1[41] => pb_in_data.DATAB
in_data1[41] => pb_in_data.DATAB
in_data1[41] => pb_in_data.DATAB
in_data1[41] => pb_in_data.DATAB
in_data1[41] => TRIG0[41].DATAIN
in_data1[42] => pb_in_data.DATAB
in_data1[42] => pb_in_data.DATAB
in_data1[42] => pb_in_data.DATAB
in_data1[42] => pb_in_data.DATAB
in_data1[42] => TRIG0[42].DATAIN
in_data1[43] => pb_in_data.DATAB
in_data1[43] => pb_in_data.DATAB
in_data1[43] => pb_in_data.DATAB
in_data1[43] => pb_in_data.DATAB
in_data1[43] => TRIG0[43].DATAIN
in_data1[44] => pb_in_data.DATAB
in_data1[44] => pb_in_data.DATAB
in_data1[44] => pb_in_data.DATAB
in_data1[44] => pb_in_data.DATAB
in_data1[44] => TRIG0[44].DATAIN
in_data1[45] => pb_in_data.DATAB
in_data1[45] => pb_in_data.DATAB
in_data1[45] => pb_in_data.DATAB
in_data1[45] => pb_in_data.DATAB
in_data1[45] => TRIG0[45].DATAIN
in_data1[46] => pb_in_data.DATAB
in_data1[46] => pb_in_data.DATAB
in_data1[46] => pb_in_data.DATAB
in_data1[46] => pb_in_data.DATAB
in_data1[46] => TRIG0[46].DATAIN
in_data1[47] => pb_in_data.DATAB
in_data1[47] => pb_in_data.DATAB
in_data1[47] => pb_in_data.DATAB
in_data1[47] => pb_in_data.DATAB
in_data1[47] => TRIG0[47].DATAIN
in_data1[48] => pb_in_data.DATAB
in_data1[48] => pb_in_data.DATAB
in_data1[48] => pb_in_data.DATAB
in_data1[48] => pb_in_data.DATAB
in_data1[48] => TRIG0[48].DATAIN
in_data1[49] => pb_in_data.DATAB
in_data1[49] => pb_in_data.DATAB
in_data1[49] => pb_in_data.DATAB
in_data1[49] => pb_in_data.DATAB
in_data1[49] => TRIG0[49].DATAIN
in_data1[50] => pb_in_data.DATAB
in_data1[50] => pb_in_data.DATAB
in_data1[50] => pb_in_data.DATAB
in_data1[50] => pb_in_data.DATAB
in_data1[50] => TRIG0[50].DATAIN
in_data1[51] => pb_in_data.DATAB
in_data1[51] => pb_in_data.DATAB
in_data1[51] => pb_in_data.DATAB
in_data1[51] => pb_in_data.DATAB
in_data1[51] => TRIG0[51].DATAIN
in_data1[52] => pb_in_data.DATAB
in_data1[52] => pb_in_data.DATAB
in_data1[52] => pb_in_data.DATAB
in_data1[52] => pb_in_data.DATAB
in_data1[52] => TRIG0[52].DATAIN
in_data1[53] => pb_in_data.DATAB
in_data1[53] => pb_in_data.DATAB
in_data1[53] => pb_in_data.DATAB
in_data1[53] => pb_in_data.DATAB
in_data1[53] => TRIG0[53].DATAIN
in_data1[54] => pb_in_data.DATAB
in_data1[54] => pb_in_data.DATAB
in_data1[54] => pb_in_data.DATAB
in_data1[54] => pb_in_data.DATAB
in_data1[54] => TRIG0[54].DATAIN
in_data1[55] => pb_in_data.DATAB
in_data1[55] => pb_in_data.DATAB
in_data1[55] => pb_in_data.DATAB
in_data1[55] => pb_in_data.DATAB
in_data1[55] => TRIG0[55].DATAIN
in_data1[56] => pb_in_data.DATAB
in_data1[56] => pb_in_data.DATAB
in_data1[56] => pb_in_data.DATAB
in_data1[56] => pb_in_data.DATAB
in_data1[56] => TRIG0[56].DATAIN
in_data1[57] => pb_in_data.DATAB
in_data1[57] => pb_in_data.DATAB
in_data1[57] => pb_in_data.DATAB
in_data1[57] => pb_in_data.DATAB
in_data1[57] => TRIG0[57].DATAIN
in_data1[58] => pb_in_data.DATAB
in_data1[58] => pb_in_data.DATAB
in_data1[58] => pb_in_data.DATAB
in_data1[58] => pb_in_data.DATAB
in_data1[58] => TRIG0[58].DATAIN
in_data1[59] => pb_in_data.DATAB
in_data1[59] => pb_in_data.DATAB
in_data1[59] => pb_in_data.DATAB
in_data1[59] => pb_in_data.DATAB
in_data1[59] => TRIG0[59].DATAIN
in_data1[60] => pb_in_data.DATAB
in_data1[60] => pb_in_data.DATAB
in_data1[60] => pb_in_data.DATAB
in_data1[60] => pb_in_data.DATAB
in_data1[60] => TRIG0[60].DATAIN
in_data1[61] => pb_in_data.DATAB
in_data1[61] => pb_in_data.DATAB
in_data1[61] => pb_in_data.DATAB
in_data1[61] => pb_in_data.DATAB
in_data1[61] => TRIG0[61].DATAIN
in_data1[62] => pb_in_data.DATAB
in_data1[62] => pb_in_data.DATAB
in_data1[62] => pb_in_data.DATAB
in_data1[62] => pb_in_data.DATAB
in_data1[62] => TRIG0[62].DATAIN
in_data1[63] => pb_in_data.DATAB
in_data1[63] => pb_in_data.DATAB
in_data1[63] => pb_in_data.DATAB
in_data1[63] => pb_in_data.DATAB
in_data1[63] => TRIG0[63].DATAIN
in_pkt_route1[0] => pb_in_pkt_route.DATAB
in_pkt_route1[0] => pb_in_pkt_route.DATAB
in_pkt_route1[0] => pb_in_pkt_route.DATAB
in_pkt_route1[0] => pb_in_pkt_route.DATAB
in_pkt_route1[0] => TRIG0[64].DATAIN
in_pkt_route1[1] => pb_in_pkt_route.DATAB
in_pkt_route1[1] => pb_in_pkt_route.DATAB
in_pkt_route1[1] => pb_in_pkt_route.DATAB
in_pkt_route1[1] => pb_in_pkt_route.DATAB
in_pkt_route1[1] => TRIG0[65].DATAIN
in_pkt_route1[2] => pb_in_pkt_route.DATAB
in_pkt_route1[2] => pb_in_pkt_route.DATAB
in_pkt_route1[2] => pb_in_pkt_route.DATAB
in_pkt_route1[2] => pb_in_pkt_route.DATAB
in_pkt_route1[2] => TRIG0[66].DATAIN
in_pkt_route1[3] => pb_in_pkt_route.DATAB
in_pkt_route1[3] => pb_in_pkt_route.DATAB
in_pkt_route1[3] => pb_in_pkt_route.DATAB
in_pkt_route1[3] => pb_in_pkt_route.DATAB
in_pkt_route1[3] => TRIG0[67].DATAIN
in_pkt_route1[4] => pb_in_pkt_route.DATAB
in_pkt_route1[4] => pb_in_pkt_route.DATAB
in_pkt_route1[4] => pb_in_pkt_route.DATAB
in_pkt_route1[4] => pb_in_pkt_route.DATAB
in_pkt_route1[4] => TRIG0[68].DATAIN
in_pkt_route1[5] => pb_in_pkt_route.DATAB
in_pkt_route1[5] => pb_in_pkt_route.DATAB
in_pkt_route1[5] => pb_in_pkt_route.DATAB
in_pkt_route1[5] => pb_in_pkt_route.DATAB
in_pkt_route1[5] => TRIG0[69].DATAIN
in_pkt_route1[6] => pb_in_pkt_route.DATAB
in_pkt_route1[6] => pb_in_pkt_route.DATAB
in_pkt_route1[6] => pb_in_pkt_route.DATAB
in_pkt_route1[6] => pb_in_pkt_route.DATAB
in_pkt_route1[6] => TRIG0[70].DATAIN
in_pkt_route1[7] => pb_in_pkt_route.DATAB
in_pkt_route1[7] => pb_in_pkt_route.DATAB
in_pkt_route1[7] => pb_in_pkt_route.DATAB
in_pkt_route1[7] => pb_in_pkt_route.DATAB
in_pkt_route1[7] => TRIG0[71].DATAIN
in_pkt_route1[8] => pb_in_pkt_route.DATAB
in_pkt_route1[8] => pb_in_pkt_route.DATAB
in_pkt_route1[8] => pb_in_pkt_route.DATAB
in_pkt_route1[8] => pb_in_pkt_route.DATAB
in_pkt_route1[9] => pb_in_pkt_route.DATAB
in_pkt_route1[9] => pb_in_pkt_route.DATAB
in_pkt_route1[9] => pb_in_pkt_route.DATAB
in_pkt_route1[9] => pb_in_pkt_route.DATAB
in_pkt_route1[10] => pb_in_pkt_route.DATAB
in_pkt_route1[10] => pb_in_pkt_route.DATAB
in_pkt_route1[10] => pb_in_pkt_route.DATAB
in_pkt_route1[10] => pb_in_pkt_route.DATAB
in_pkt_route1[11] => pb_in_pkt_route.DATAB
in_pkt_route1[11] => pb_in_pkt_route.DATAB
in_pkt_route1[11] => pb_in_pkt_route.DATAB
in_pkt_route1[11] => pb_in_pkt_route.DATAB
in_pkt_route1[12] => pb_in_pkt_route.DATAB
in_pkt_route1[12] => pb_in_pkt_route.DATAB
in_pkt_route1[12] => pb_in_pkt_route.DATAB
in_pkt_route1[12] => pb_in_pkt_route.DATAB
in_pkt_route1[13] => pb_in_pkt_route.DATAB
in_pkt_route1[13] => pb_in_pkt_route.DATAB
in_pkt_route1[13] => pb_in_pkt_route.DATAB
in_pkt_route1[13] => pb_in_pkt_route.DATAB
in_pkt_route1[14] => pb_in_pkt_route.DATAB
in_pkt_route1[14] => pb_in_pkt_route.DATAB
in_pkt_route1[14] => pb_in_pkt_route.DATAB
in_pkt_route1[14] => pb_in_pkt_route.DATAB
in_pkt_route1[15] => pb_in_pkt_route.DATAB
in_pkt_route1[15] => pb_in_pkt_route.DATAB
in_pkt_route1[15] => pb_in_pkt_route.DATAB
in_pkt_route1[15] => pb_in_pkt_route.DATAB
in_wr1 => pb_in_wr.DATAB
in_wr1 => pb_in_wr.DATAB
in_wr1 => pb_in_wr.DATAB
in_wr1 => pb_in_wr.DATAB
in_wr1 => TRIG0[80].DATAIN
in_req1 => TRIG0[81].DATAIN
in_req1 => in_req[1].DATAIN
in_ack1 <= in_ack1~reg0.DB_MAX_OUTPUT_PORT_TYPE
in_data2[0] => pb_in_data.DATAB
in_data2[0] => pb_in_data.DATAB
in_data2[0] => pb_in_data.DATAB
in_data2[0] => pb_in_data.DATAB
in_data2[1] => pb_in_data.DATAB
in_data2[1] => pb_in_data.DATAB
in_data2[1] => pb_in_data.DATAB
in_data2[1] => pb_in_data.DATAB
in_data2[2] => pb_in_data.DATAB
in_data2[2] => pb_in_data.DATAB
in_data2[2] => pb_in_data.DATAB
in_data2[2] => pb_in_data.DATAB
in_data2[3] => pb_in_data.DATAB
in_data2[3] => pb_in_data.DATAB
in_data2[3] => pb_in_data.DATAB
in_data2[3] => pb_in_data.DATAB
in_data2[4] => pb_in_data.DATAB
in_data2[4] => pb_in_data.DATAB
in_data2[4] => pb_in_data.DATAB
in_data2[4] => pb_in_data.DATAB
in_data2[5] => pb_in_data.DATAB
in_data2[5] => pb_in_data.DATAB
in_data2[5] => pb_in_data.DATAB
in_data2[5] => pb_in_data.DATAB
in_data2[6] => pb_in_data.DATAB
in_data2[6] => pb_in_data.DATAB
in_data2[6] => pb_in_data.DATAB
in_data2[6] => pb_in_data.DATAB
in_data2[7] => pb_in_data.DATAB
in_data2[7] => pb_in_data.DATAB
in_data2[7] => pb_in_data.DATAB
in_data2[7] => pb_in_data.DATAB
in_data2[8] => pb_in_data.DATAB
in_data2[8] => pb_in_data.DATAB
in_data2[8] => pb_in_data.DATAB
in_data2[8] => pb_in_data.DATAB
in_data2[9] => pb_in_data.DATAB
in_data2[9] => pb_in_data.DATAB
in_data2[9] => pb_in_data.DATAB
in_data2[9] => pb_in_data.DATAB
in_data2[10] => pb_in_data.DATAB
in_data2[10] => pb_in_data.DATAB
in_data2[10] => pb_in_data.DATAB
in_data2[10] => pb_in_data.DATAB
in_data2[11] => pb_in_data.DATAB
in_data2[11] => pb_in_data.DATAB
in_data2[11] => pb_in_data.DATAB
in_data2[11] => pb_in_data.DATAB
in_data2[12] => pb_in_data.DATAB
in_data2[12] => pb_in_data.DATAB
in_data2[12] => pb_in_data.DATAB
in_data2[12] => pb_in_data.DATAB
in_data2[13] => pb_in_data.DATAB
in_data2[13] => pb_in_data.DATAB
in_data2[13] => pb_in_data.DATAB
in_data2[13] => pb_in_data.DATAB
in_data2[14] => pb_in_data.DATAB
in_data2[14] => pb_in_data.DATAB
in_data2[14] => pb_in_data.DATAB
in_data2[14] => pb_in_data.DATAB
in_data2[15] => pb_in_data.DATAB
in_data2[15] => pb_in_data.DATAB
in_data2[15] => pb_in_data.DATAB
in_data2[15] => pb_in_data.DATAB
in_data2[16] => pb_in_data.DATAB
in_data2[16] => pb_in_data.DATAB
in_data2[16] => pb_in_data.DATAB
in_data2[16] => pb_in_data.DATAB
in_data2[17] => pb_in_data.DATAB
in_data2[17] => pb_in_data.DATAB
in_data2[17] => pb_in_data.DATAB
in_data2[17] => pb_in_data.DATAB
in_data2[18] => pb_in_data.DATAB
in_data2[18] => pb_in_data.DATAB
in_data2[18] => pb_in_data.DATAB
in_data2[18] => pb_in_data.DATAB
in_data2[19] => pb_in_data.DATAB
in_data2[19] => pb_in_data.DATAB
in_data2[19] => pb_in_data.DATAB
in_data2[19] => pb_in_data.DATAB
in_data2[20] => pb_in_data.DATAB
in_data2[20] => pb_in_data.DATAB
in_data2[20] => pb_in_data.DATAB
in_data2[20] => pb_in_data.DATAB
in_data2[21] => pb_in_data.DATAB
in_data2[21] => pb_in_data.DATAB
in_data2[21] => pb_in_data.DATAB
in_data2[21] => pb_in_data.DATAB
in_data2[22] => pb_in_data.DATAB
in_data2[22] => pb_in_data.DATAB
in_data2[22] => pb_in_data.DATAB
in_data2[22] => pb_in_data.DATAB
in_data2[23] => pb_in_data.DATAB
in_data2[23] => pb_in_data.DATAB
in_data2[23] => pb_in_data.DATAB
in_data2[23] => pb_in_data.DATAB
in_data2[24] => pb_in_data.DATAB
in_data2[24] => pb_in_data.DATAB
in_data2[24] => pb_in_data.DATAB
in_data2[24] => pb_in_data.DATAB
in_data2[25] => pb_in_data.DATAB
in_data2[25] => pb_in_data.DATAB
in_data2[25] => pb_in_data.DATAB
in_data2[25] => pb_in_data.DATAB
in_data2[26] => pb_in_data.DATAB
in_data2[26] => pb_in_data.DATAB
in_data2[26] => pb_in_data.DATAB
in_data2[26] => pb_in_data.DATAB
in_data2[27] => pb_in_data.DATAB
in_data2[27] => pb_in_data.DATAB
in_data2[27] => pb_in_data.DATAB
in_data2[27] => pb_in_data.DATAB
in_data2[28] => pb_in_data.DATAB
in_data2[28] => pb_in_data.DATAB
in_data2[28] => pb_in_data.DATAB
in_data2[28] => pb_in_data.DATAB
in_data2[29] => pb_in_data.DATAB
in_data2[29] => pb_in_data.DATAB
in_data2[29] => pb_in_data.DATAB
in_data2[29] => pb_in_data.DATAB
in_data2[30] => pb_in_data.DATAB
in_data2[30] => pb_in_data.DATAB
in_data2[30] => pb_in_data.DATAB
in_data2[30] => pb_in_data.DATAB
in_data2[31] => pb_in_data.DATAB
in_data2[31] => pb_in_data.DATAB
in_data2[31] => pb_in_data.DATAB
in_data2[31] => pb_in_data.DATAB
in_data2[32] => pb_in_data.DATAB
in_data2[32] => pb_in_data.DATAB
in_data2[32] => pb_in_data.DATAB
in_data2[32] => pb_in_data.DATAB
in_data2[33] => pb_in_data.DATAB
in_data2[33] => pb_in_data.DATAB
in_data2[33] => pb_in_data.DATAB
in_data2[33] => pb_in_data.DATAB
in_data2[34] => pb_in_data.DATAB
in_data2[34] => pb_in_data.DATAB
in_data2[34] => pb_in_data.DATAB
in_data2[34] => pb_in_data.DATAB
in_data2[35] => pb_in_data.DATAB
in_data2[35] => pb_in_data.DATAB
in_data2[35] => pb_in_data.DATAB
in_data2[35] => pb_in_data.DATAB
in_data2[36] => pb_in_data.DATAB
in_data2[36] => pb_in_data.DATAB
in_data2[36] => pb_in_data.DATAB
in_data2[36] => pb_in_data.DATAB
in_data2[37] => pb_in_data.DATAB
in_data2[37] => pb_in_data.DATAB
in_data2[37] => pb_in_data.DATAB
in_data2[37] => pb_in_data.DATAB
in_data2[38] => pb_in_data.DATAB
in_data2[38] => pb_in_data.DATAB
in_data2[38] => pb_in_data.DATAB
in_data2[38] => pb_in_data.DATAB
in_data2[39] => pb_in_data.DATAB
in_data2[39] => pb_in_data.DATAB
in_data2[39] => pb_in_data.DATAB
in_data2[39] => pb_in_data.DATAB
in_data2[40] => pb_in_data.DATAB
in_data2[40] => pb_in_data.DATAB
in_data2[40] => pb_in_data.DATAB
in_data2[40] => pb_in_data.DATAB
in_data2[41] => pb_in_data.DATAB
in_data2[41] => pb_in_data.DATAB
in_data2[41] => pb_in_data.DATAB
in_data2[41] => pb_in_data.DATAB
in_data2[42] => pb_in_data.DATAB
in_data2[42] => pb_in_data.DATAB
in_data2[42] => pb_in_data.DATAB
in_data2[42] => pb_in_data.DATAB
in_data2[43] => pb_in_data.DATAB
in_data2[43] => pb_in_data.DATAB
in_data2[43] => pb_in_data.DATAB
in_data2[43] => pb_in_data.DATAB
in_data2[44] => pb_in_data.DATAB
in_data2[44] => pb_in_data.DATAB
in_data2[44] => pb_in_data.DATAB
in_data2[44] => pb_in_data.DATAB
in_data2[45] => pb_in_data.DATAB
in_data2[45] => pb_in_data.DATAB
in_data2[45] => pb_in_data.DATAB
in_data2[45] => pb_in_data.DATAB
in_data2[46] => pb_in_data.DATAB
in_data2[46] => pb_in_data.DATAB
in_data2[46] => pb_in_data.DATAB
in_data2[46] => pb_in_data.DATAB
in_data2[47] => pb_in_data.DATAB
in_data2[47] => pb_in_data.DATAB
in_data2[47] => pb_in_data.DATAB
in_data2[47] => pb_in_data.DATAB
in_data2[48] => pb_in_data.DATAB
in_data2[48] => pb_in_data.DATAB
in_data2[48] => pb_in_data.DATAB
in_data2[48] => pb_in_data.DATAB
in_data2[49] => pb_in_data.DATAB
in_data2[49] => pb_in_data.DATAB
in_data2[49] => pb_in_data.DATAB
in_data2[49] => pb_in_data.DATAB
in_data2[50] => pb_in_data.DATAB
in_data2[50] => pb_in_data.DATAB
in_data2[50] => pb_in_data.DATAB
in_data2[50] => pb_in_data.DATAB
in_data2[51] => pb_in_data.DATAB
in_data2[51] => pb_in_data.DATAB
in_data2[51] => pb_in_data.DATAB
in_data2[51] => pb_in_data.DATAB
in_data2[52] => pb_in_data.DATAB
in_data2[52] => pb_in_data.DATAB
in_data2[52] => pb_in_data.DATAB
in_data2[52] => pb_in_data.DATAB
in_data2[53] => pb_in_data.DATAB
in_data2[53] => pb_in_data.DATAB
in_data2[53] => pb_in_data.DATAB
in_data2[53] => pb_in_data.DATAB
in_data2[54] => pb_in_data.DATAB
in_data2[54] => pb_in_data.DATAB
in_data2[54] => pb_in_data.DATAB
in_data2[54] => pb_in_data.DATAB
in_data2[55] => pb_in_data.DATAB
in_data2[55] => pb_in_data.DATAB
in_data2[55] => pb_in_data.DATAB
in_data2[55] => pb_in_data.DATAB
in_data2[56] => pb_in_data.DATAB
in_data2[56] => pb_in_data.DATAB
in_data2[56] => pb_in_data.DATAB
in_data2[56] => pb_in_data.DATAB
in_data2[57] => pb_in_data.DATAB
in_data2[57] => pb_in_data.DATAB
in_data2[57] => pb_in_data.DATAB
in_data2[57] => pb_in_data.DATAB
in_data2[58] => pb_in_data.DATAB
in_data2[58] => pb_in_data.DATAB
in_data2[58] => pb_in_data.DATAB
in_data2[58] => pb_in_data.DATAB
in_data2[59] => pb_in_data.DATAB
in_data2[59] => pb_in_data.DATAB
in_data2[59] => pb_in_data.DATAB
in_data2[59] => pb_in_data.DATAB
in_data2[60] => pb_in_data.DATAB
in_data2[60] => pb_in_data.DATAB
in_data2[60] => pb_in_data.DATAB
in_data2[60] => pb_in_data.DATAB
in_data2[61] => pb_in_data.DATAB
in_data2[61] => pb_in_data.DATAB
in_data2[61] => pb_in_data.DATAB
in_data2[61] => pb_in_data.DATAB
in_data2[62] => pb_in_data.DATAB
in_data2[62] => pb_in_data.DATAB
in_data2[62] => pb_in_data.DATAB
in_data2[62] => pb_in_data.DATAB
in_data2[63] => pb_in_data.DATAB
in_data2[63] => pb_in_data.DATAB
in_data2[63] => pb_in_data.DATAB
in_data2[63] => pb_in_data.DATAB
in_pkt_route2[0] => pb_in_pkt_route.DATAB
in_pkt_route2[0] => pb_in_pkt_route.DATAB
in_pkt_route2[0] => pb_in_pkt_route.DATAB
in_pkt_route2[0] => pb_in_pkt_route.DATAB
in_pkt_route2[1] => pb_in_pkt_route.DATAB
in_pkt_route2[1] => pb_in_pkt_route.DATAB
in_pkt_route2[1] => pb_in_pkt_route.DATAB
in_pkt_route2[1] => pb_in_pkt_route.DATAB
in_pkt_route2[2] => pb_in_pkt_route.DATAB
in_pkt_route2[2] => pb_in_pkt_route.DATAB
in_pkt_route2[2] => pb_in_pkt_route.DATAB
in_pkt_route2[2] => pb_in_pkt_route.DATAB
in_pkt_route2[3] => pb_in_pkt_route.DATAB
in_pkt_route2[3] => pb_in_pkt_route.DATAB
in_pkt_route2[3] => pb_in_pkt_route.DATAB
in_pkt_route2[3] => pb_in_pkt_route.DATAB
in_pkt_route2[4] => pb_in_pkt_route.DATAB
in_pkt_route2[4] => pb_in_pkt_route.DATAB
in_pkt_route2[4] => pb_in_pkt_route.DATAB
in_pkt_route2[4] => pb_in_pkt_route.DATAB
in_pkt_route2[5] => pb_in_pkt_route.DATAB
in_pkt_route2[5] => pb_in_pkt_route.DATAB
in_pkt_route2[5] => pb_in_pkt_route.DATAB
in_pkt_route2[5] => pb_in_pkt_route.DATAB
in_pkt_route2[6] => pb_in_pkt_route.DATAB
in_pkt_route2[6] => pb_in_pkt_route.DATAB
in_pkt_route2[6] => pb_in_pkt_route.DATAB
in_pkt_route2[6] => pb_in_pkt_route.DATAB
in_pkt_route2[7] => pb_in_pkt_route.DATAB
in_pkt_route2[7] => pb_in_pkt_route.DATAB
in_pkt_route2[7] => pb_in_pkt_route.DATAB
in_pkt_route2[7] => pb_in_pkt_route.DATAB
in_pkt_route2[8] => pb_in_pkt_route.DATAB
in_pkt_route2[8] => pb_in_pkt_route.DATAB
in_pkt_route2[8] => pb_in_pkt_route.DATAB
in_pkt_route2[8] => pb_in_pkt_route.DATAB
in_pkt_route2[9] => pb_in_pkt_route.DATAB
in_pkt_route2[9] => pb_in_pkt_route.DATAB
in_pkt_route2[9] => pb_in_pkt_route.DATAB
in_pkt_route2[9] => pb_in_pkt_route.DATAB
in_pkt_route2[10] => pb_in_pkt_route.DATAB
in_pkt_route2[10] => pb_in_pkt_route.DATAB
in_pkt_route2[10] => pb_in_pkt_route.DATAB
in_pkt_route2[10] => pb_in_pkt_route.DATAB
in_pkt_route2[11] => pb_in_pkt_route.DATAB
in_pkt_route2[11] => pb_in_pkt_route.DATAB
in_pkt_route2[11] => pb_in_pkt_route.DATAB
in_pkt_route2[11] => pb_in_pkt_route.DATAB
in_pkt_route2[12] => pb_in_pkt_route.DATAB
in_pkt_route2[12] => pb_in_pkt_route.DATAB
in_pkt_route2[12] => pb_in_pkt_route.DATAB
in_pkt_route2[12] => pb_in_pkt_route.DATAB
in_pkt_route2[13] => pb_in_pkt_route.DATAB
in_pkt_route2[13] => pb_in_pkt_route.DATAB
in_pkt_route2[13] => pb_in_pkt_route.DATAB
in_pkt_route2[13] => pb_in_pkt_route.DATAB
in_pkt_route2[14] => pb_in_pkt_route.DATAB
in_pkt_route2[14] => pb_in_pkt_route.DATAB
in_pkt_route2[14] => pb_in_pkt_route.DATAB
in_pkt_route2[14] => pb_in_pkt_route.DATAB
in_pkt_route2[15] => pb_in_pkt_route.DATAB
in_pkt_route2[15] => pb_in_pkt_route.DATAB
in_pkt_route2[15] => pb_in_pkt_route.DATAB
in_pkt_route2[15] => pb_in_pkt_route.DATAB
in_wr2 => pb_in_wr.DATAB
in_wr2 => pb_in_wr.DATAB
in_wr2 => pb_in_wr.DATAB
in_wr2 => pb_in_wr.DATAB
in_req2 => in_req[2].DATAIN
in_ack2 <= in_ack2~reg0.DB_MAX_OUTPUT_PORT_TYPE
in_data3[0] => pb_in_data.DATAB
in_data3[0] => pb_in_data.DATAB
in_data3[0] => pb_in_data.DATAB
in_data3[0] => pb_in_data.DATAB
in_data3[1] => pb_in_data.DATAB
in_data3[1] => pb_in_data.DATAB
in_data3[1] => pb_in_data.DATAB
in_data3[1] => pb_in_data.DATAB
in_data3[2] => pb_in_data.DATAB
in_data3[2] => pb_in_data.DATAB
in_data3[2] => pb_in_data.DATAB
in_data3[2] => pb_in_data.DATAB
in_data3[3] => pb_in_data.DATAB
in_data3[3] => pb_in_data.DATAB
in_data3[3] => pb_in_data.DATAB
in_data3[3] => pb_in_data.DATAB
in_data3[4] => pb_in_data.DATAB
in_data3[4] => pb_in_data.DATAB
in_data3[4] => pb_in_data.DATAB
in_data3[4] => pb_in_data.DATAB
in_data3[5] => pb_in_data.DATAB
in_data3[5] => pb_in_data.DATAB
in_data3[5] => pb_in_data.DATAB
in_data3[5] => pb_in_data.DATAB
in_data3[6] => pb_in_data.DATAB
in_data3[6] => pb_in_data.DATAB
in_data3[6] => pb_in_data.DATAB
in_data3[6] => pb_in_data.DATAB
in_data3[7] => pb_in_data.DATAB
in_data3[7] => pb_in_data.DATAB
in_data3[7] => pb_in_data.DATAB
in_data3[7] => pb_in_data.DATAB
in_data3[8] => pb_in_data.DATAB
in_data3[8] => pb_in_data.DATAB
in_data3[8] => pb_in_data.DATAB
in_data3[8] => pb_in_data.DATAB
in_data3[9] => pb_in_data.DATAB
in_data3[9] => pb_in_data.DATAB
in_data3[9] => pb_in_data.DATAB
in_data3[9] => pb_in_data.DATAB
in_data3[10] => pb_in_data.DATAB
in_data3[10] => pb_in_data.DATAB
in_data3[10] => pb_in_data.DATAB
in_data3[10] => pb_in_data.DATAB
in_data3[11] => pb_in_data.DATAB
in_data3[11] => pb_in_data.DATAB
in_data3[11] => pb_in_data.DATAB
in_data3[11] => pb_in_data.DATAB
in_data3[12] => pb_in_data.DATAB
in_data3[12] => pb_in_data.DATAB
in_data3[12] => pb_in_data.DATAB
in_data3[12] => pb_in_data.DATAB
in_data3[13] => pb_in_data.DATAB
in_data3[13] => pb_in_data.DATAB
in_data3[13] => pb_in_data.DATAB
in_data3[13] => pb_in_data.DATAB
in_data3[14] => pb_in_data.DATAB
in_data3[14] => pb_in_data.DATAB
in_data3[14] => pb_in_data.DATAB
in_data3[14] => pb_in_data.DATAB
in_data3[15] => pb_in_data.DATAB
in_data3[15] => pb_in_data.DATAB
in_data3[15] => pb_in_data.DATAB
in_data3[15] => pb_in_data.DATAB
in_data3[16] => pb_in_data.DATAB
in_data3[16] => pb_in_data.DATAB
in_data3[16] => pb_in_data.DATAB
in_data3[16] => pb_in_data.DATAB
in_data3[17] => pb_in_data.DATAB
in_data3[17] => pb_in_data.DATAB
in_data3[17] => pb_in_data.DATAB
in_data3[17] => pb_in_data.DATAB
in_data3[18] => pb_in_data.DATAB
in_data3[18] => pb_in_data.DATAB
in_data3[18] => pb_in_data.DATAB
in_data3[18] => pb_in_data.DATAB
in_data3[19] => pb_in_data.DATAB
in_data3[19] => pb_in_data.DATAB
in_data3[19] => pb_in_data.DATAB
in_data3[19] => pb_in_data.DATAB
in_data3[20] => pb_in_data.DATAB
in_data3[20] => pb_in_data.DATAB
in_data3[20] => pb_in_data.DATAB
in_data3[20] => pb_in_data.DATAB
in_data3[21] => pb_in_data.DATAB
in_data3[21] => pb_in_data.DATAB
in_data3[21] => pb_in_data.DATAB
in_data3[21] => pb_in_data.DATAB
in_data3[22] => pb_in_data.DATAB
in_data3[22] => pb_in_data.DATAB
in_data3[22] => pb_in_data.DATAB
in_data3[22] => pb_in_data.DATAB
in_data3[23] => pb_in_data.DATAB
in_data3[23] => pb_in_data.DATAB
in_data3[23] => pb_in_data.DATAB
in_data3[23] => pb_in_data.DATAB
in_data3[24] => pb_in_data.DATAB
in_data3[24] => pb_in_data.DATAB
in_data3[24] => pb_in_data.DATAB
in_data3[24] => pb_in_data.DATAB
in_data3[25] => pb_in_data.DATAB
in_data3[25] => pb_in_data.DATAB
in_data3[25] => pb_in_data.DATAB
in_data3[25] => pb_in_data.DATAB
in_data3[26] => pb_in_data.DATAB
in_data3[26] => pb_in_data.DATAB
in_data3[26] => pb_in_data.DATAB
in_data3[26] => pb_in_data.DATAB
in_data3[27] => pb_in_data.DATAB
in_data3[27] => pb_in_data.DATAB
in_data3[27] => pb_in_data.DATAB
in_data3[27] => pb_in_data.DATAB
in_data3[28] => pb_in_data.DATAB
in_data3[28] => pb_in_data.DATAB
in_data3[28] => pb_in_data.DATAB
in_data3[28] => pb_in_data.DATAB
in_data3[29] => pb_in_data.DATAB
in_data3[29] => pb_in_data.DATAB
in_data3[29] => pb_in_data.DATAB
in_data3[29] => pb_in_data.DATAB
in_data3[30] => pb_in_data.DATAB
in_data3[30] => pb_in_data.DATAB
in_data3[30] => pb_in_data.DATAB
in_data3[30] => pb_in_data.DATAB
in_data3[31] => pb_in_data.DATAB
in_data3[31] => pb_in_data.DATAB
in_data3[31] => pb_in_data.DATAB
in_data3[31] => pb_in_data.DATAB
in_data3[32] => pb_in_data.DATAB
in_data3[32] => pb_in_data.DATAB
in_data3[32] => pb_in_data.DATAB
in_data3[32] => pb_in_data.DATAB
in_data3[33] => pb_in_data.DATAB
in_data3[33] => pb_in_data.DATAB
in_data3[33] => pb_in_data.DATAB
in_data3[33] => pb_in_data.DATAB
in_data3[34] => pb_in_data.DATAB
in_data3[34] => pb_in_data.DATAB
in_data3[34] => pb_in_data.DATAB
in_data3[34] => pb_in_data.DATAB
in_data3[35] => pb_in_data.DATAB
in_data3[35] => pb_in_data.DATAB
in_data3[35] => pb_in_data.DATAB
in_data3[35] => pb_in_data.DATAB
in_data3[36] => pb_in_data.DATAB
in_data3[36] => pb_in_data.DATAB
in_data3[36] => pb_in_data.DATAB
in_data3[36] => pb_in_data.DATAB
in_data3[37] => pb_in_data.DATAB
in_data3[37] => pb_in_data.DATAB
in_data3[37] => pb_in_data.DATAB
in_data3[37] => pb_in_data.DATAB
in_data3[38] => pb_in_data.DATAB
in_data3[38] => pb_in_data.DATAB
in_data3[38] => pb_in_data.DATAB
in_data3[38] => pb_in_data.DATAB
in_data3[39] => pb_in_data.DATAB
in_data3[39] => pb_in_data.DATAB
in_data3[39] => pb_in_data.DATAB
in_data3[39] => pb_in_data.DATAB
in_data3[40] => pb_in_data.DATAB
in_data3[40] => pb_in_data.DATAB
in_data3[40] => pb_in_data.DATAB
in_data3[40] => pb_in_data.DATAB
in_data3[41] => pb_in_data.DATAB
in_data3[41] => pb_in_data.DATAB
in_data3[41] => pb_in_data.DATAB
in_data3[41] => pb_in_data.DATAB
in_data3[42] => pb_in_data.DATAB
in_data3[42] => pb_in_data.DATAB
in_data3[42] => pb_in_data.DATAB
in_data3[42] => pb_in_data.DATAB
in_data3[43] => pb_in_data.DATAB
in_data3[43] => pb_in_data.DATAB
in_data3[43] => pb_in_data.DATAB
in_data3[43] => pb_in_data.DATAB
in_data3[44] => pb_in_data.DATAB
in_data3[44] => pb_in_data.DATAB
in_data3[44] => pb_in_data.DATAB
in_data3[44] => pb_in_data.DATAB
in_data3[45] => pb_in_data.DATAB
in_data3[45] => pb_in_data.DATAB
in_data3[45] => pb_in_data.DATAB
in_data3[45] => pb_in_data.DATAB
in_data3[46] => pb_in_data.DATAB
in_data3[46] => pb_in_data.DATAB
in_data3[46] => pb_in_data.DATAB
in_data3[46] => pb_in_data.DATAB
in_data3[47] => pb_in_data.DATAB
in_data3[47] => pb_in_data.DATAB
in_data3[47] => pb_in_data.DATAB
in_data3[47] => pb_in_data.DATAB
in_data3[48] => pb_in_data.DATAB
in_data3[48] => pb_in_data.DATAB
in_data3[48] => pb_in_data.DATAB
in_data3[48] => pb_in_data.DATAB
in_data3[49] => pb_in_data.DATAB
in_data3[49] => pb_in_data.DATAB
in_data3[49] => pb_in_data.DATAB
in_data3[49] => pb_in_data.DATAB
in_data3[50] => pb_in_data.DATAB
in_data3[50] => pb_in_data.DATAB
in_data3[50] => pb_in_data.DATAB
in_data3[50] => pb_in_data.DATAB
in_data3[51] => pb_in_data.DATAB
in_data3[51] => pb_in_data.DATAB
in_data3[51] => pb_in_data.DATAB
in_data3[51] => pb_in_data.DATAB
in_data3[52] => pb_in_data.DATAB
in_data3[52] => pb_in_data.DATAB
in_data3[52] => pb_in_data.DATAB
in_data3[52] => pb_in_data.DATAB
in_data3[53] => pb_in_data.DATAB
in_data3[53] => pb_in_data.DATAB
in_data3[53] => pb_in_data.DATAB
in_data3[53] => pb_in_data.DATAB
in_data3[54] => pb_in_data.DATAB
in_data3[54] => pb_in_data.DATAB
in_data3[54] => pb_in_data.DATAB
in_data3[54] => pb_in_data.DATAB
in_data3[55] => pb_in_data.DATAB
in_data3[55] => pb_in_data.DATAB
in_data3[55] => pb_in_data.DATAB
in_data3[55] => pb_in_data.DATAB
in_data3[56] => pb_in_data.DATAB
in_data3[56] => pb_in_data.DATAB
in_data3[56] => pb_in_data.DATAB
in_data3[56] => pb_in_data.DATAB
in_data3[57] => pb_in_data.DATAB
in_data3[57] => pb_in_data.DATAB
in_data3[57] => pb_in_data.DATAB
in_data3[57] => pb_in_data.DATAB
in_data3[58] => pb_in_data.DATAB
in_data3[58] => pb_in_data.DATAB
in_data3[58] => pb_in_data.DATAB
in_data3[58] => pb_in_data.DATAB
in_data3[59] => pb_in_data.DATAB
in_data3[59] => pb_in_data.DATAB
in_data3[59] => pb_in_data.DATAB
in_data3[59] => pb_in_data.DATAB
in_data3[60] => pb_in_data.DATAB
in_data3[60] => pb_in_data.DATAB
in_data3[60] => pb_in_data.DATAB
in_data3[60] => pb_in_data.DATAB
in_data3[61] => pb_in_data.DATAB
in_data3[61] => pb_in_data.DATAB
in_data3[61] => pb_in_data.DATAB
in_data3[61] => pb_in_data.DATAB
in_data3[62] => pb_in_data.DATAB
in_data3[62] => pb_in_data.DATAB
in_data3[62] => pb_in_data.DATAB
in_data3[62] => pb_in_data.DATAB
in_data3[63] => pb_in_data.DATAB
in_data3[63] => pb_in_data.DATAB
in_data3[63] => pb_in_data.DATAB
in_data3[63] => pb_in_data.DATAB
in_pkt_route3[0] => pb_in_pkt_route.DATAB
in_pkt_route3[0] => pb_in_pkt_route.DATAB
in_pkt_route3[0] => pb_in_pkt_route.DATAB
in_pkt_route3[0] => pb_in_pkt_route.DATAB
in_pkt_route3[1] => pb_in_pkt_route.DATAB
in_pkt_route3[1] => pb_in_pkt_route.DATAB
in_pkt_route3[1] => pb_in_pkt_route.DATAB
in_pkt_route3[1] => pb_in_pkt_route.DATAB
in_pkt_route3[2] => pb_in_pkt_route.DATAB
in_pkt_route3[2] => pb_in_pkt_route.DATAB
in_pkt_route3[2] => pb_in_pkt_route.DATAB
in_pkt_route3[2] => pb_in_pkt_route.DATAB
in_pkt_route3[3] => pb_in_pkt_route.DATAB
in_pkt_route3[3] => pb_in_pkt_route.DATAB
in_pkt_route3[3] => pb_in_pkt_route.DATAB
in_pkt_route3[3] => pb_in_pkt_route.DATAB
in_pkt_route3[4] => pb_in_pkt_route.DATAB
in_pkt_route3[4] => pb_in_pkt_route.DATAB
in_pkt_route3[4] => pb_in_pkt_route.DATAB
in_pkt_route3[4] => pb_in_pkt_route.DATAB
in_pkt_route3[5] => pb_in_pkt_route.DATAB
in_pkt_route3[5] => pb_in_pkt_route.DATAB
in_pkt_route3[5] => pb_in_pkt_route.DATAB
in_pkt_route3[5] => pb_in_pkt_route.DATAB
in_pkt_route3[6] => pb_in_pkt_route.DATAB
in_pkt_route3[6] => pb_in_pkt_route.DATAB
in_pkt_route3[6] => pb_in_pkt_route.DATAB
in_pkt_route3[6] => pb_in_pkt_route.DATAB
in_pkt_route3[7] => pb_in_pkt_route.DATAB
in_pkt_route3[7] => pb_in_pkt_route.DATAB
in_pkt_route3[7] => pb_in_pkt_route.DATAB
in_pkt_route3[7] => pb_in_pkt_route.DATAB
in_pkt_route3[8] => pb_in_pkt_route.DATAB
in_pkt_route3[8] => pb_in_pkt_route.DATAB
in_pkt_route3[8] => pb_in_pkt_route.DATAB
in_pkt_route3[8] => pb_in_pkt_route.DATAB
in_pkt_route3[9] => pb_in_pkt_route.DATAB
in_pkt_route3[9] => pb_in_pkt_route.DATAB
in_pkt_route3[9] => pb_in_pkt_route.DATAB
in_pkt_route3[9] => pb_in_pkt_route.DATAB
in_pkt_route3[10] => pb_in_pkt_route.DATAB
in_pkt_route3[10] => pb_in_pkt_route.DATAB
in_pkt_route3[10] => pb_in_pkt_route.DATAB
in_pkt_route3[10] => pb_in_pkt_route.DATAB
in_pkt_route3[11] => pb_in_pkt_route.DATAB
in_pkt_route3[11] => pb_in_pkt_route.DATAB
in_pkt_route3[11] => pb_in_pkt_route.DATAB
in_pkt_route3[11] => pb_in_pkt_route.DATAB
in_pkt_route3[12] => pb_in_pkt_route.DATAB
in_pkt_route3[12] => pb_in_pkt_route.DATAB
in_pkt_route3[12] => pb_in_pkt_route.DATAB
in_pkt_route3[12] => pb_in_pkt_route.DATAB
in_pkt_route3[13] => pb_in_pkt_route.DATAB
in_pkt_route3[13] => pb_in_pkt_route.DATAB
in_pkt_route3[13] => pb_in_pkt_route.DATAB
in_pkt_route3[13] => pb_in_pkt_route.DATAB
in_pkt_route3[14] => pb_in_pkt_route.DATAB
in_pkt_route3[14] => pb_in_pkt_route.DATAB
in_pkt_route3[14] => pb_in_pkt_route.DATAB
in_pkt_route3[14] => pb_in_pkt_route.DATAB
in_pkt_route3[15] => pb_in_pkt_route.DATAB
in_pkt_route3[15] => pb_in_pkt_route.DATAB
in_pkt_route3[15] => pb_in_pkt_route.DATAB
in_pkt_route3[15] => pb_in_pkt_route.DATAB
in_wr3 => pb_in_wr.DATAB
in_wr3 => pb_in_wr.DATAB
in_wr3 => pb_in_wr.DATAB
in_wr3 => pb_in_wr.DATAB
in_req3 => in_req[3].DATAIN
in_ack3 <= in_ack3~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[0] <= pb_in_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[1] <= pb_in_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[2] <= pb_in_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[3] <= pb_in_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[4] <= pb_in_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[5] <= pb_in_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[6] <= pb_in_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[7] <= pb_in_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[8] <= pb_in_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[9] <= pb_in_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[10] <= pb_in_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[11] <= pb_in_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[12] <= pb_in_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[13] <= pb_in_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[14] <= pb_in_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[15] <= pb_in_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[16] <= pb_in_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[17] <= pb_in_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[18] <= pb_in_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[19] <= pb_in_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[20] <= pb_in_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[21] <= pb_in_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[22] <= pb_in_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[23] <= pb_in_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[24] <= pb_in_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[25] <= pb_in_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[26] <= pb_in_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[27] <= pb_in_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[28] <= pb_in_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[29] <= pb_in_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[30] <= pb_in_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[31] <= pb_in_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[32] <= pb_in_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[33] <= pb_in_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[34] <= pb_in_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[35] <= pb_in_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[36] <= pb_in_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[37] <= pb_in_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[38] <= pb_in_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[39] <= pb_in_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[40] <= pb_in_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[41] <= pb_in_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[42] <= pb_in_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[43] <= pb_in_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[44] <= pb_in_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[45] <= pb_in_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[46] <= pb_in_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[47] <= pb_in_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[48] <= pb_in_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[49] <= pb_in_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[50] <= pb_in_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[51] <= pb_in_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[52] <= pb_in_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[53] <= pb_in_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[54] <= pb_in_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[55] <= pb_in_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[56] <= pb_in_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[57] <= pb_in_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[58] <= pb_in_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[59] <= pb_in_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[60] <= pb_in_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[61] <= pb_in_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[62] <= pb_in_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data0[63] <= pb_in_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route0[0] <= pb_in_pkt_route[0][0].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route0[1] <= pb_in_pkt_route[0][1].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route0[2] <= pb_in_pkt_route[0][2].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route0[3] <= pb_in_pkt_route[0][3].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route0[4] <= pb_in_pkt_route[0][4].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route0[5] <= pb_in_pkt_route[0][5].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route0[6] <= pb_in_pkt_route[0][6].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route0[7] <= pb_in_pkt_route[0][7].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route0[8] <= pb_in_pkt_route[0][8].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route0[9] <= pb_in_pkt_route[0][9].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route0[10] <= pb_in_pkt_route[0][10].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route0[11] <= pb_in_pkt_route[0][11].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route0[12] <= pb_in_pkt_route[0][12].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route0[13] <= pb_in_pkt_route[0][13].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route0[14] <= pb_in_pkt_route[0][14].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route0[15] <= pb_in_pkt_route[0][15].DB_MAX_OUTPUT_PORT_TYPE
pb_in_wr0 <= pb_in_wr[0].DB_MAX_OUTPUT_PORT_TYPE
pb_in_req0 <= pb_in_req0~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_in_ack0 => TRIG0[92].DATAIN
pb_in_ack0 => pb_in_ack[0].DATAIN
pb_in_empty0 => TRIG0[93].DATAIN
pb_in_empty0 => pb_in_empty[0].DATAIN
pb_in_data1[0] <= pb_in_data[1][0].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[1] <= pb_in_data[1][1].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[2] <= pb_in_data[1][2].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[3] <= pb_in_data[1][3].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[4] <= pb_in_data[1][4].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[5] <= pb_in_data[1][5].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[6] <= pb_in_data[1][6].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[7] <= pb_in_data[1][7].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[8] <= pb_in_data[1][8].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[9] <= pb_in_data[1][9].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[10] <= pb_in_data[1][10].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[11] <= pb_in_data[1][11].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[12] <= pb_in_data[1][12].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[13] <= pb_in_data[1][13].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[14] <= pb_in_data[1][14].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[15] <= pb_in_data[1][15].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[16] <= pb_in_data[1][16].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[17] <= pb_in_data[1][17].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[18] <= pb_in_data[1][18].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[19] <= pb_in_data[1][19].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[20] <= pb_in_data[1][20].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[21] <= pb_in_data[1][21].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[22] <= pb_in_data[1][22].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[23] <= pb_in_data[1][23].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[24] <= pb_in_data[1][24].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[25] <= pb_in_data[1][25].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[26] <= pb_in_data[1][26].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[27] <= pb_in_data[1][27].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[28] <= pb_in_data[1][28].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[29] <= pb_in_data[1][29].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[30] <= pb_in_data[1][30].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[31] <= pb_in_data[1][31].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[32] <= pb_in_data[1][32].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[33] <= pb_in_data[1][33].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[34] <= pb_in_data[1][34].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[35] <= pb_in_data[1][35].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[36] <= pb_in_data[1][36].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[37] <= pb_in_data[1][37].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[38] <= pb_in_data[1][38].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[39] <= pb_in_data[1][39].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[40] <= pb_in_data[1][40].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[41] <= pb_in_data[1][41].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[42] <= pb_in_data[1][42].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[43] <= pb_in_data[1][43].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[44] <= pb_in_data[1][44].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[45] <= pb_in_data[1][45].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[46] <= pb_in_data[1][46].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[47] <= pb_in_data[1][47].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[48] <= pb_in_data[1][48].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[49] <= pb_in_data[1][49].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[50] <= pb_in_data[1][50].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[51] <= pb_in_data[1][51].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[52] <= pb_in_data[1][52].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[53] <= pb_in_data[1][53].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[54] <= pb_in_data[1][54].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[55] <= pb_in_data[1][55].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[56] <= pb_in_data[1][56].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[57] <= pb_in_data[1][57].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[58] <= pb_in_data[1][58].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[59] <= pb_in_data[1][59].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[60] <= pb_in_data[1][60].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[61] <= pb_in_data[1][61].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[62] <= pb_in_data[1][62].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data1[63] <= pb_in_data[1][63].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route1[0] <= pb_in_pkt_route[1][0].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route1[1] <= pb_in_pkt_route[1][1].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route1[2] <= pb_in_pkt_route[1][2].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route1[3] <= pb_in_pkt_route[1][3].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route1[4] <= pb_in_pkt_route[1][4].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route1[5] <= pb_in_pkt_route[1][5].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route1[6] <= pb_in_pkt_route[1][6].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route1[7] <= pb_in_pkt_route[1][7].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route1[8] <= pb_in_pkt_route[1][8].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route1[9] <= pb_in_pkt_route[1][9].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route1[10] <= pb_in_pkt_route[1][10].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route1[11] <= pb_in_pkt_route[1][11].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route1[12] <= pb_in_pkt_route[1][12].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route1[13] <= pb_in_pkt_route[1][13].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route1[14] <= pb_in_pkt_route[1][14].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route1[15] <= pb_in_pkt_route[1][15].DB_MAX_OUTPUT_PORT_TYPE
pb_in_wr1 <= pb_in_wr[1].DB_MAX_OUTPUT_PORT_TYPE
pb_in_req1 <= pb_in_req1~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_in_ack1 => TRIG0[102].DATAIN
pb_in_ack1 => pb_in_ack[1].DATAIN
pb_in_empty1 => TRIG0[103].DATAIN
pb_in_empty1 => pb_in_empty[1].DATAIN
pb_in_data2[0] <= pb_in_data[2][0].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[1] <= pb_in_data[2][1].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[2] <= pb_in_data[2][2].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[3] <= pb_in_data[2][3].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[4] <= pb_in_data[2][4].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[5] <= pb_in_data[2][5].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[6] <= pb_in_data[2][6].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[7] <= pb_in_data[2][7].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[8] <= pb_in_data[2][8].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[9] <= pb_in_data[2][9].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[10] <= pb_in_data[2][10].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[11] <= pb_in_data[2][11].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[12] <= pb_in_data[2][12].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[13] <= pb_in_data[2][13].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[14] <= pb_in_data[2][14].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[15] <= pb_in_data[2][15].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[16] <= pb_in_data[2][16].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[17] <= pb_in_data[2][17].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[18] <= pb_in_data[2][18].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[19] <= pb_in_data[2][19].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[20] <= pb_in_data[2][20].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[21] <= pb_in_data[2][21].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[22] <= pb_in_data[2][22].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[23] <= pb_in_data[2][23].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[24] <= pb_in_data[2][24].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[25] <= pb_in_data[2][25].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[26] <= pb_in_data[2][26].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[27] <= pb_in_data[2][27].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[28] <= pb_in_data[2][28].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[29] <= pb_in_data[2][29].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[30] <= pb_in_data[2][30].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[31] <= pb_in_data[2][31].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[32] <= pb_in_data[2][32].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[33] <= pb_in_data[2][33].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[34] <= pb_in_data[2][34].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[35] <= pb_in_data[2][35].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[36] <= pb_in_data[2][36].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[37] <= pb_in_data[2][37].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[38] <= pb_in_data[2][38].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[39] <= pb_in_data[2][39].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[40] <= pb_in_data[2][40].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[41] <= pb_in_data[2][41].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[42] <= pb_in_data[2][42].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[43] <= pb_in_data[2][43].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[44] <= pb_in_data[2][44].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[45] <= pb_in_data[2][45].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[46] <= pb_in_data[2][46].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[47] <= pb_in_data[2][47].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[48] <= pb_in_data[2][48].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[49] <= pb_in_data[2][49].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[50] <= pb_in_data[2][50].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[51] <= pb_in_data[2][51].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[52] <= pb_in_data[2][52].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[53] <= pb_in_data[2][53].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[54] <= pb_in_data[2][54].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[55] <= pb_in_data[2][55].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[56] <= pb_in_data[2][56].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[57] <= pb_in_data[2][57].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[58] <= pb_in_data[2][58].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[59] <= pb_in_data[2][59].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[60] <= pb_in_data[2][60].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[61] <= pb_in_data[2][61].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[62] <= pb_in_data[2][62].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data2[63] <= pb_in_data[2][63].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route2[0] <= pb_in_pkt_route[2][0].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route2[1] <= pb_in_pkt_route[2][1].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route2[2] <= pb_in_pkt_route[2][2].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route2[3] <= pb_in_pkt_route[2][3].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route2[4] <= pb_in_pkt_route[2][4].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route2[5] <= pb_in_pkt_route[2][5].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route2[6] <= pb_in_pkt_route[2][6].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route2[7] <= pb_in_pkt_route[2][7].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route2[8] <= pb_in_pkt_route[2][8].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route2[9] <= pb_in_pkt_route[2][9].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route2[10] <= pb_in_pkt_route[2][10].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route2[11] <= pb_in_pkt_route[2][11].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route2[12] <= pb_in_pkt_route[2][12].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route2[13] <= pb_in_pkt_route[2][13].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route2[14] <= pb_in_pkt_route[2][14].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route2[15] <= pb_in_pkt_route[2][15].DB_MAX_OUTPUT_PORT_TYPE
pb_in_wr2 <= pb_in_wr[2].DB_MAX_OUTPUT_PORT_TYPE
pb_in_req2 <= pb_in_req2~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_in_ack2 => TRIG0[112].DATAIN
pb_in_ack2 => pb_in_ack[2].DATAIN
pb_in_empty2 => TRIG0[113].DATAIN
pb_in_empty2 => pb_in_empty[2].DATAIN
pb_in_data3[0] <= pb_in_data[3][0].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[1] <= pb_in_data[3][1].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[2] <= pb_in_data[3][2].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[3] <= pb_in_data[3][3].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[4] <= pb_in_data[3][4].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[5] <= pb_in_data[3][5].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[6] <= pb_in_data[3][6].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[7] <= pb_in_data[3][7].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[8] <= pb_in_data[3][8].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[9] <= pb_in_data[3][9].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[10] <= pb_in_data[3][10].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[11] <= pb_in_data[3][11].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[12] <= pb_in_data[3][12].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[13] <= pb_in_data[3][13].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[14] <= pb_in_data[3][14].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[15] <= pb_in_data[3][15].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[16] <= pb_in_data[3][16].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[17] <= pb_in_data[3][17].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[18] <= pb_in_data[3][18].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[19] <= pb_in_data[3][19].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[20] <= pb_in_data[3][20].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[21] <= pb_in_data[3][21].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[22] <= pb_in_data[3][22].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[23] <= pb_in_data[3][23].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[24] <= pb_in_data[3][24].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[25] <= pb_in_data[3][25].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[26] <= pb_in_data[3][26].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[27] <= pb_in_data[3][27].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[28] <= pb_in_data[3][28].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[29] <= pb_in_data[3][29].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[30] <= pb_in_data[3][30].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[31] <= pb_in_data[3][31].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[32] <= pb_in_data[3][32].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[33] <= pb_in_data[3][33].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[34] <= pb_in_data[3][34].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[35] <= pb_in_data[3][35].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[36] <= pb_in_data[3][36].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[37] <= pb_in_data[3][37].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[38] <= pb_in_data[3][38].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[39] <= pb_in_data[3][39].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[40] <= pb_in_data[3][40].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[41] <= pb_in_data[3][41].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[42] <= pb_in_data[3][42].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[43] <= pb_in_data[3][43].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[44] <= pb_in_data[3][44].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[45] <= pb_in_data[3][45].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[46] <= pb_in_data[3][46].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[47] <= pb_in_data[3][47].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[48] <= pb_in_data[3][48].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[49] <= pb_in_data[3][49].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[50] <= pb_in_data[3][50].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[51] <= pb_in_data[3][51].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[52] <= pb_in_data[3][52].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[53] <= pb_in_data[3][53].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[54] <= pb_in_data[3][54].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[55] <= pb_in_data[3][55].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[56] <= pb_in_data[3][56].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[57] <= pb_in_data[3][57].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[58] <= pb_in_data[3][58].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[59] <= pb_in_data[3][59].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[60] <= pb_in_data[3][60].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[61] <= pb_in_data[3][61].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[62] <= pb_in_data[3][62].DB_MAX_OUTPUT_PORT_TYPE
pb_in_data3[63] <= pb_in_data[3][63].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route3[0] <= pb_in_pkt_route[3][0].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route3[1] <= pb_in_pkt_route[3][1].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route3[2] <= pb_in_pkt_route[3][2].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route3[3] <= pb_in_pkt_route[3][3].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route3[4] <= pb_in_pkt_route[3][4].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route3[5] <= pb_in_pkt_route[3][5].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route3[6] <= pb_in_pkt_route[3][6].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route3[7] <= pb_in_pkt_route[3][7].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route3[8] <= pb_in_pkt_route[3][8].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route3[9] <= pb_in_pkt_route[3][9].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route3[10] <= pb_in_pkt_route[3][10].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route3[11] <= pb_in_pkt_route[3][11].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route3[12] <= pb_in_pkt_route[3][12].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route3[13] <= pb_in_pkt_route[3][13].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route3[14] <= pb_in_pkt_route[3][14].DB_MAX_OUTPUT_PORT_TYPE
pb_in_pkt_route3[15] <= pb_in_pkt_route[3][15].DB_MAX_OUTPUT_PORT_TYPE
pb_in_wr3 <= pb_in_wr[3].DB_MAX_OUTPUT_PORT_TYPE
pb_in_req3 <= pb_in_req3~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_in_ack3 => TRIG0[122].DATAIN
pb_in_ack3 => pb_in_ack[3].DATAIN
pb_in_empty3 => TRIG0[123].DATAIN
pb_in_empty3 => pb_in_empty[3].DATAIN


|np_core|ppu:ppu|out_switch:out_switch
clk => out_eop3~reg0.CLK
clk => out_bop3~reg0.CLK
clk => out_wr3~reg0.CLK
clk => out_pkt_route3[0]~reg0.CLK
clk => out_pkt_route3[1]~reg0.CLK
clk => out_pkt_route3[2]~reg0.CLK
clk => out_pkt_route3[3]~reg0.CLK
clk => out_pkt_route3[4]~reg0.CLK
clk => out_pkt_route3[5]~reg0.CLK
clk => out_pkt_route3[6]~reg0.CLK
clk => out_pkt_route3[7]~reg0.CLK
clk => out_pkt_route3[8]~reg0.CLK
clk => out_pkt_route3[9]~reg0.CLK
clk => out_pkt_route3[10]~reg0.CLK
clk => out_pkt_route3[11]~reg0.CLK
clk => out_pkt_route3[12]~reg0.CLK
clk => out_pkt_route3[13]~reg0.CLK
clk => out_pkt_route3[14]~reg0.CLK
clk => out_pkt_route3[15]~reg0.CLK
clk => out_data3[0]~reg0.CLK
clk => out_data3[1]~reg0.CLK
clk => out_data3[2]~reg0.CLK
clk => out_data3[3]~reg0.CLK
clk => out_data3[4]~reg0.CLK
clk => out_data3[5]~reg0.CLK
clk => out_data3[6]~reg0.CLK
clk => out_data3[7]~reg0.CLK
clk => out_data3[8]~reg0.CLK
clk => out_data3[9]~reg0.CLK
clk => out_data3[10]~reg0.CLK
clk => out_data3[11]~reg0.CLK
clk => out_data3[12]~reg0.CLK
clk => out_data3[13]~reg0.CLK
clk => out_data3[14]~reg0.CLK
clk => out_data3[15]~reg0.CLK
clk => out_data3[16]~reg0.CLK
clk => out_data3[17]~reg0.CLK
clk => out_data3[18]~reg0.CLK
clk => out_data3[19]~reg0.CLK
clk => out_data3[20]~reg0.CLK
clk => out_data3[21]~reg0.CLK
clk => out_data3[22]~reg0.CLK
clk => out_data3[23]~reg0.CLK
clk => out_data3[24]~reg0.CLK
clk => out_data3[25]~reg0.CLK
clk => out_data3[26]~reg0.CLK
clk => out_data3[27]~reg0.CLK
clk => out_data3[28]~reg0.CLK
clk => out_data3[29]~reg0.CLK
clk => out_data3[30]~reg0.CLK
clk => out_data3[31]~reg0.CLK
clk => out_data3[32]~reg0.CLK
clk => out_data3[33]~reg0.CLK
clk => out_data3[34]~reg0.CLK
clk => out_data3[35]~reg0.CLK
clk => out_data3[36]~reg0.CLK
clk => out_data3[37]~reg0.CLK
clk => out_data3[38]~reg0.CLK
clk => out_data3[39]~reg0.CLK
clk => out_data3[40]~reg0.CLK
clk => out_data3[41]~reg0.CLK
clk => out_data3[42]~reg0.CLK
clk => out_data3[43]~reg0.CLK
clk => out_data3[44]~reg0.CLK
clk => out_data3[45]~reg0.CLK
clk => out_data3[46]~reg0.CLK
clk => out_data3[47]~reg0.CLK
clk => out_data3[48]~reg0.CLK
clk => out_data3[49]~reg0.CLK
clk => out_data3[50]~reg0.CLK
clk => out_data3[51]~reg0.CLK
clk => out_data3[52]~reg0.CLK
clk => out_data3[53]~reg0.CLK
clk => out_data3[54]~reg0.CLK
clk => out_data3[55]~reg0.CLK
clk => out_data3[56]~reg0.CLK
clk => out_data3[57]~reg0.CLK
clk => out_data3[58]~reg0.CLK
clk => out_data3[59]~reg0.CLK
clk => out_data3[60]~reg0.CLK
clk => out_data3[61]~reg0.CLK
clk => out_data3[62]~reg0.CLK
clk => out_data3[63]~reg0.CLK
clk => out_eop2~reg0.CLK
clk => out_bop2~reg0.CLK
clk => out_wr2~reg0.CLK
clk => out_pkt_route2[0]~reg0.CLK
clk => out_pkt_route2[1]~reg0.CLK
clk => out_pkt_route2[2]~reg0.CLK
clk => out_pkt_route2[3]~reg0.CLK
clk => out_pkt_route2[4]~reg0.CLK
clk => out_pkt_route2[5]~reg0.CLK
clk => out_pkt_route2[6]~reg0.CLK
clk => out_pkt_route2[7]~reg0.CLK
clk => out_pkt_route2[8]~reg0.CLK
clk => out_pkt_route2[9]~reg0.CLK
clk => out_pkt_route2[10]~reg0.CLK
clk => out_pkt_route2[11]~reg0.CLK
clk => out_pkt_route2[12]~reg0.CLK
clk => out_pkt_route2[13]~reg0.CLK
clk => out_pkt_route2[14]~reg0.CLK
clk => out_pkt_route2[15]~reg0.CLK
clk => out_data2[0]~reg0.CLK
clk => out_data2[1]~reg0.CLK
clk => out_data2[2]~reg0.CLK
clk => out_data2[3]~reg0.CLK
clk => out_data2[4]~reg0.CLK
clk => out_data2[5]~reg0.CLK
clk => out_data2[6]~reg0.CLK
clk => out_data2[7]~reg0.CLK
clk => out_data2[8]~reg0.CLK
clk => out_data2[9]~reg0.CLK
clk => out_data2[10]~reg0.CLK
clk => out_data2[11]~reg0.CLK
clk => out_data2[12]~reg0.CLK
clk => out_data2[13]~reg0.CLK
clk => out_data2[14]~reg0.CLK
clk => out_data2[15]~reg0.CLK
clk => out_data2[16]~reg0.CLK
clk => out_data2[17]~reg0.CLK
clk => out_data2[18]~reg0.CLK
clk => out_data2[19]~reg0.CLK
clk => out_data2[20]~reg0.CLK
clk => out_data2[21]~reg0.CLK
clk => out_data2[22]~reg0.CLK
clk => out_data2[23]~reg0.CLK
clk => out_data2[24]~reg0.CLK
clk => out_data2[25]~reg0.CLK
clk => out_data2[26]~reg0.CLK
clk => out_data2[27]~reg0.CLK
clk => out_data2[28]~reg0.CLK
clk => out_data2[29]~reg0.CLK
clk => out_data2[30]~reg0.CLK
clk => out_data2[31]~reg0.CLK
clk => out_data2[32]~reg0.CLK
clk => out_data2[33]~reg0.CLK
clk => out_data2[34]~reg0.CLK
clk => out_data2[35]~reg0.CLK
clk => out_data2[36]~reg0.CLK
clk => out_data2[37]~reg0.CLK
clk => out_data2[38]~reg0.CLK
clk => out_data2[39]~reg0.CLK
clk => out_data2[40]~reg0.CLK
clk => out_data2[41]~reg0.CLK
clk => out_data2[42]~reg0.CLK
clk => out_data2[43]~reg0.CLK
clk => out_data2[44]~reg0.CLK
clk => out_data2[45]~reg0.CLK
clk => out_data2[46]~reg0.CLK
clk => out_data2[47]~reg0.CLK
clk => out_data2[48]~reg0.CLK
clk => out_data2[49]~reg0.CLK
clk => out_data2[50]~reg0.CLK
clk => out_data2[51]~reg0.CLK
clk => out_data2[52]~reg0.CLK
clk => out_data2[53]~reg0.CLK
clk => out_data2[54]~reg0.CLK
clk => out_data2[55]~reg0.CLK
clk => out_data2[56]~reg0.CLK
clk => out_data2[57]~reg0.CLK
clk => out_data2[58]~reg0.CLK
clk => out_data2[59]~reg0.CLK
clk => out_data2[60]~reg0.CLK
clk => out_data2[61]~reg0.CLK
clk => out_data2[62]~reg0.CLK
clk => out_data2[63]~reg0.CLK
clk => out_eop1~reg0.CLK
clk => out_bop1~reg0.CLK
clk => out_wr1~reg0.CLK
clk => out_pkt_route1[0]~reg0.CLK
clk => out_pkt_route1[1]~reg0.CLK
clk => out_pkt_route1[2]~reg0.CLK
clk => out_pkt_route1[3]~reg0.CLK
clk => out_pkt_route1[4]~reg0.CLK
clk => out_pkt_route1[5]~reg0.CLK
clk => out_pkt_route1[6]~reg0.CLK
clk => out_pkt_route1[7]~reg0.CLK
clk => out_pkt_route1[8]~reg0.CLK
clk => out_pkt_route1[9]~reg0.CLK
clk => out_pkt_route1[10]~reg0.CLK
clk => out_pkt_route1[11]~reg0.CLK
clk => out_pkt_route1[12]~reg0.CLK
clk => out_pkt_route1[13]~reg0.CLK
clk => out_pkt_route1[14]~reg0.CLK
clk => out_pkt_route1[15]~reg0.CLK
clk => out_data1[0]~reg0.CLK
clk => out_data1[1]~reg0.CLK
clk => out_data1[2]~reg0.CLK
clk => out_data1[3]~reg0.CLK
clk => out_data1[4]~reg0.CLK
clk => out_data1[5]~reg0.CLK
clk => out_data1[6]~reg0.CLK
clk => out_data1[7]~reg0.CLK
clk => out_data1[8]~reg0.CLK
clk => out_data1[9]~reg0.CLK
clk => out_data1[10]~reg0.CLK
clk => out_data1[11]~reg0.CLK
clk => out_data1[12]~reg0.CLK
clk => out_data1[13]~reg0.CLK
clk => out_data1[14]~reg0.CLK
clk => out_data1[15]~reg0.CLK
clk => out_data1[16]~reg0.CLK
clk => out_data1[17]~reg0.CLK
clk => out_data1[18]~reg0.CLK
clk => out_data1[19]~reg0.CLK
clk => out_data1[20]~reg0.CLK
clk => out_data1[21]~reg0.CLK
clk => out_data1[22]~reg0.CLK
clk => out_data1[23]~reg0.CLK
clk => out_data1[24]~reg0.CLK
clk => out_data1[25]~reg0.CLK
clk => out_data1[26]~reg0.CLK
clk => out_data1[27]~reg0.CLK
clk => out_data1[28]~reg0.CLK
clk => out_data1[29]~reg0.CLK
clk => out_data1[30]~reg0.CLK
clk => out_data1[31]~reg0.CLK
clk => out_data1[32]~reg0.CLK
clk => out_data1[33]~reg0.CLK
clk => out_data1[34]~reg0.CLK
clk => out_data1[35]~reg0.CLK
clk => out_data1[36]~reg0.CLK
clk => out_data1[37]~reg0.CLK
clk => out_data1[38]~reg0.CLK
clk => out_data1[39]~reg0.CLK
clk => out_data1[40]~reg0.CLK
clk => out_data1[41]~reg0.CLK
clk => out_data1[42]~reg0.CLK
clk => out_data1[43]~reg0.CLK
clk => out_data1[44]~reg0.CLK
clk => out_data1[45]~reg0.CLK
clk => out_data1[46]~reg0.CLK
clk => out_data1[47]~reg0.CLK
clk => out_data1[48]~reg0.CLK
clk => out_data1[49]~reg0.CLK
clk => out_data1[50]~reg0.CLK
clk => out_data1[51]~reg0.CLK
clk => out_data1[52]~reg0.CLK
clk => out_data1[53]~reg0.CLK
clk => out_data1[54]~reg0.CLK
clk => out_data1[55]~reg0.CLK
clk => out_data1[56]~reg0.CLK
clk => out_data1[57]~reg0.CLK
clk => out_data1[58]~reg0.CLK
clk => out_data1[59]~reg0.CLK
clk => out_data1[60]~reg0.CLK
clk => out_data1[61]~reg0.CLK
clk => out_data1[62]~reg0.CLK
clk => out_data1[63]~reg0.CLK
clk => out_eop0~reg0.CLK
clk => out_bop0~reg0.CLK
clk => out_wr0~reg0.CLK
clk => out_pkt_route0[0]~reg0.CLK
clk => out_pkt_route0[1]~reg0.CLK
clk => out_pkt_route0[2]~reg0.CLK
clk => out_pkt_route0[3]~reg0.CLK
clk => out_pkt_route0[4]~reg0.CLK
clk => out_pkt_route0[5]~reg0.CLK
clk => out_pkt_route0[6]~reg0.CLK
clk => out_pkt_route0[7]~reg0.CLK
clk => out_pkt_route0[8]~reg0.CLK
clk => out_pkt_route0[9]~reg0.CLK
clk => out_pkt_route0[10]~reg0.CLK
clk => out_pkt_route0[11]~reg0.CLK
clk => out_pkt_route0[12]~reg0.CLK
clk => out_pkt_route0[13]~reg0.CLK
clk => out_pkt_route0[14]~reg0.CLK
clk => out_pkt_route0[15]~reg0.CLK
clk => out_data0[0]~reg0.CLK
clk => out_data0[1]~reg0.CLK
clk => out_data0[2]~reg0.CLK
clk => out_data0[3]~reg0.CLK
clk => out_data0[4]~reg0.CLK
clk => out_data0[5]~reg0.CLK
clk => out_data0[6]~reg0.CLK
clk => out_data0[7]~reg0.CLK
clk => out_data0[8]~reg0.CLK
clk => out_data0[9]~reg0.CLK
clk => out_data0[10]~reg0.CLK
clk => out_data0[11]~reg0.CLK
clk => out_data0[12]~reg0.CLK
clk => out_data0[13]~reg0.CLK
clk => out_data0[14]~reg0.CLK
clk => out_data0[15]~reg0.CLK
clk => out_data0[16]~reg0.CLK
clk => out_data0[17]~reg0.CLK
clk => out_data0[18]~reg0.CLK
clk => out_data0[19]~reg0.CLK
clk => out_data0[20]~reg0.CLK
clk => out_data0[21]~reg0.CLK
clk => out_data0[22]~reg0.CLK
clk => out_data0[23]~reg0.CLK
clk => out_data0[24]~reg0.CLK
clk => out_data0[25]~reg0.CLK
clk => out_data0[26]~reg0.CLK
clk => out_data0[27]~reg0.CLK
clk => out_data0[28]~reg0.CLK
clk => out_data0[29]~reg0.CLK
clk => out_data0[30]~reg0.CLK
clk => out_data0[31]~reg0.CLK
clk => out_data0[32]~reg0.CLK
clk => out_data0[33]~reg0.CLK
clk => out_data0[34]~reg0.CLK
clk => out_data0[35]~reg0.CLK
clk => out_data0[36]~reg0.CLK
clk => out_data0[37]~reg0.CLK
clk => out_data0[38]~reg0.CLK
clk => out_data0[39]~reg0.CLK
clk => out_data0[40]~reg0.CLK
clk => out_data0[41]~reg0.CLK
clk => out_data0[42]~reg0.CLK
clk => out_data0[43]~reg0.CLK
clk => out_data0[44]~reg0.CLK
clk => out_data0[45]~reg0.CLK
clk => out_data0[46]~reg0.CLK
clk => out_data0[47]~reg0.CLK
clk => out_data0[48]~reg0.CLK
clk => out_data0[49]~reg0.CLK
clk => out_data0[50]~reg0.CLK
clk => out_data0[51]~reg0.CLK
clk => out_data0[52]~reg0.CLK
clk => out_data0[53]~reg0.CLK
clk => out_data0[54]~reg0.CLK
clk => out_data0[55]~reg0.CLK
clk => out_data0[56]~reg0.CLK
clk => out_data0[57]~reg0.CLK
clk => out_data0[58]~reg0.CLK
clk => out_data0[59]~reg0.CLK
clk => out_data0[60]~reg0.CLK
clk => out_data0[61]~reg0.CLK
clk => out_data0[62]~reg0.CLK
clk => out_data0[63]~reg0.CLK
clk => curr_buff3[0].CLK
clk => curr_buff3[1].CLK
clk => curr_buff2[0].CLK
clk => curr_buff2[1].CLK
clk => curr_buff1[0].CLK
clk => curr_buff1[1].CLK
clk => curr_buff0[0].CLK
clk => curr_buff0[1].CLK
clk => os_state3~1.DATAIN
clk => os_state2~1.DATAIN
clk => os_state1~1.DATAIN
clk => os_state0~1.DATAIN
reset => os_state0.OUTPUTSELECT
reset => os_state0.OUTPUTSELECT
reset => os_state0.OUTPUTSELECT
reset => os_state0.OUTPUTSELECT
reset => os_state0.OUTPUTSELECT
reset => os_state0.OUTPUTSELECT
reset => os_state1.OUTPUTSELECT
reset => os_state1.OUTPUTSELECT
reset => os_state1.OUTPUTSELECT
reset => os_state1.OUTPUTSELECT
reset => os_state1.OUTPUTSELECT
reset => os_state1.OUTPUTSELECT
reset => os_state2.OUTPUTSELECT
reset => os_state2.OUTPUTSELECT
reset => os_state2.OUTPUTSELECT
reset => os_state2.OUTPUTSELECT
reset => os_state2.OUTPUTSELECT
reset => os_state2.OUTPUTSELECT
reset => os_state3.OUTPUTSELECT
reset => os_state3.OUTPUTSELECT
reset => os_state3.OUTPUTSELECT
reset => os_state3.OUTPUTSELECT
reset => os_state3.OUTPUTSELECT
reset => os_state3.OUTPUTSELECT
reset => curr_buff0.OUTPUTSELECT
reset => curr_buff0.OUTPUTSELECT
reset => curr_buff1.OUTPUTSELECT
reset => curr_buff1.OUTPUTSELECT
reset => curr_buff2.OUTPUTSELECT
reset => curr_buff2.OUTPUTSELECT
reset => curr_buff3.OUTPUTSELECT
reset => curr_buff3.OUTPUTSELECT
reset => out_pkt_route3[9]~reg0.ENA
reset => out_pkt_route3[8]~reg0.ENA
reset => out_pkt_route3[7]~reg0.ENA
reset => out_pkt_route3[6]~reg0.ENA
reset => out_pkt_route3[5]~reg0.ENA
reset => out_pkt_route3[4]~reg0.ENA
reset => out_pkt_route3[3]~reg0.ENA
reset => out_pkt_route3[2]~reg0.ENA
reset => out_pkt_route3[1]~reg0.ENA
reset => out_pkt_route3[0]~reg0.ENA
reset => out_wr3~reg0.ENA
reset => out_bop3~reg0.ENA
reset => out_eop3~reg0.ENA
reset => out_pkt_route3[10]~reg0.ENA
reset => out_pkt_route3[11]~reg0.ENA
reset => out_pkt_route3[12]~reg0.ENA
reset => out_pkt_route3[13]~reg0.ENA
reset => out_pkt_route3[14]~reg0.ENA
reset => out_pkt_route3[15]~reg0.ENA
reset => out_data3[0]~reg0.ENA
reset => out_data3[1]~reg0.ENA
reset => out_data3[2]~reg0.ENA
reset => out_data3[3]~reg0.ENA
reset => out_data3[4]~reg0.ENA
reset => out_data3[5]~reg0.ENA
reset => out_data3[6]~reg0.ENA
reset => out_data3[7]~reg0.ENA
reset => out_data3[8]~reg0.ENA
reset => out_data3[9]~reg0.ENA
reset => out_data3[10]~reg0.ENA
reset => out_data3[11]~reg0.ENA
reset => out_data3[12]~reg0.ENA
reset => out_data3[13]~reg0.ENA
reset => out_data3[14]~reg0.ENA
reset => out_data3[15]~reg0.ENA
reset => out_data3[16]~reg0.ENA
reset => out_data3[17]~reg0.ENA
reset => out_data3[18]~reg0.ENA
reset => out_data3[19]~reg0.ENA
reset => out_data3[20]~reg0.ENA
reset => out_data3[21]~reg0.ENA
reset => out_data3[22]~reg0.ENA
reset => out_data3[23]~reg0.ENA
reset => out_data3[24]~reg0.ENA
reset => out_data3[25]~reg0.ENA
reset => out_data3[26]~reg0.ENA
reset => out_data3[27]~reg0.ENA
reset => out_data3[28]~reg0.ENA
reset => out_data3[29]~reg0.ENA
reset => out_data3[30]~reg0.ENA
reset => out_data3[31]~reg0.ENA
reset => out_data3[32]~reg0.ENA
reset => out_data3[33]~reg0.ENA
reset => out_data3[34]~reg0.ENA
reset => out_data3[35]~reg0.ENA
reset => out_data3[36]~reg0.ENA
reset => out_data3[37]~reg0.ENA
reset => out_data3[38]~reg0.ENA
reset => out_data3[39]~reg0.ENA
reset => out_data3[40]~reg0.ENA
reset => out_data3[41]~reg0.ENA
reset => out_data3[42]~reg0.ENA
reset => out_data3[43]~reg0.ENA
reset => out_data3[44]~reg0.ENA
reset => out_data3[45]~reg0.ENA
reset => out_data3[46]~reg0.ENA
reset => out_data3[47]~reg0.ENA
reset => out_data3[48]~reg0.ENA
reset => out_data3[49]~reg0.ENA
reset => out_data3[50]~reg0.ENA
reset => out_data3[51]~reg0.ENA
reset => out_data3[52]~reg0.ENA
reset => out_data3[53]~reg0.ENA
reset => out_data3[54]~reg0.ENA
reset => out_data3[55]~reg0.ENA
reset => out_data3[56]~reg0.ENA
reset => out_data3[57]~reg0.ENA
reset => out_data3[58]~reg0.ENA
reset => out_data3[59]~reg0.ENA
reset => out_data3[60]~reg0.ENA
reset => out_data3[61]~reg0.ENA
reset => out_data3[62]~reg0.ENA
reset => out_data3[63]~reg0.ENA
reset => out_eop2~reg0.ENA
reset => out_bop2~reg0.ENA
reset => out_wr2~reg0.ENA
reset => out_pkt_route2[0]~reg0.ENA
reset => out_pkt_route2[1]~reg0.ENA
reset => out_pkt_route2[2]~reg0.ENA
reset => out_pkt_route2[3]~reg0.ENA
reset => out_pkt_route2[4]~reg0.ENA
reset => out_pkt_route2[5]~reg0.ENA
reset => out_pkt_route2[6]~reg0.ENA
reset => out_pkt_route2[7]~reg0.ENA
reset => out_pkt_route2[8]~reg0.ENA
reset => out_pkt_route2[9]~reg0.ENA
reset => out_pkt_route2[10]~reg0.ENA
reset => out_pkt_route2[11]~reg0.ENA
reset => out_pkt_route2[12]~reg0.ENA
reset => out_pkt_route2[13]~reg0.ENA
reset => out_pkt_route2[14]~reg0.ENA
reset => out_pkt_route2[15]~reg0.ENA
reset => out_data2[0]~reg0.ENA
reset => out_data2[1]~reg0.ENA
reset => out_data2[2]~reg0.ENA
reset => out_data2[3]~reg0.ENA
reset => out_data2[4]~reg0.ENA
reset => out_data2[5]~reg0.ENA
reset => out_data2[6]~reg0.ENA
reset => out_data2[7]~reg0.ENA
reset => out_data2[8]~reg0.ENA
reset => out_data2[9]~reg0.ENA
reset => out_data2[10]~reg0.ENA
reset => out_data2[11]~reg0.ENA
reset => out_data2[12]~reg0.ENA
reset => out_data2[13]~reg0.ENA
reset => out_data2[14]~reg0.ENA
reset => out_data2[15]~reg0.ENA
reset => out_data2[16]~reg0.ENA
reset => out_data2[17]~reg0.ENA
reset => out_data2[18]~reg0.ENA
reset => out_data2[19]~reg0.ENA
reset => out_data2[20]~reg0.ENA
reset => out_data2[21]~reg0.ENA
reset => out_data2[22]~reg0.ENA
reset => out_data2[23]~reg0.ENA
reset => out_data2[24]~reg0.ENA
reset => out_data2[25]~reg0.ENA
reset => out_data2[26]~reg0.ENA
reset => out_data2[27]~reg0.ENA
reset => out_data2[28]~reg0.ENA
reset => out_data2[29]~reg0.ENA
reset => out_data2[30]~reg0.ENA
reset => out_data2[31]~reg0.ENA
reset => out_data2[32]~reg0.ENA
reset => out_data2[33]~reg0.ENA
reset => out_data2[34]~reg0.ENA
reset => out_data2[35]~reg0.ENA
reset => out_data2[36]~reg0.ENA
reset => out_data2[37]~reg0.ENA
reset => out_data2[38]~reg0.ENA
reset => out_data2[39]~reg0.ENA
reset => out_data2[40]~reg0.ENA
reset => out_data2[41]~reg0.ENA
reset => out_data2[42]~reg0.ENA
reset => out_data2[43]~reg0.ENA
reset => out_data2[44]~reg0.ENA
reset => out_data2[45]~reg0.ENA
reset => out_data2[46]~reg0.ENA
reset => out_data2[47]~reg0.ENA
reset => out_data2[48]~reg0.ENA
reset => out_data2[49]~reg0.ENA
reset => out_data2[50]~reg0.ENA
reset => out_data2[51]~reg0.ENA
reset => out_data2[52]~reg0.ENA
reset => out_data2[53]~reg0.ENA
reset => out_data2[54]~reg0.ENA
reset => out_data2[55]~reg0.ENA
reset => out_data2[56]~reg0.ENA
reset => out_data2[57]~reg0.ENA
reset => out_data2[58]~reg0.ENA
reset => out_data2[59]~reg0.ENA
reset => out_data2[60]~reg0.ENA
reset => out_data2[61]~reg0.ENA
reset => out_data2[62]~reg0.ENA
reset => out_data2[63]~reg0.ENA
reset => out_eop1~reg0.ENA
reset => out_bop1~reg0.ENA
reset => out_wr1~reg0.ENA
reset => out_pkt_route1[0]~reg0.ENA
reset => out_pkt_route1[1]~reg0.ENA
reset => out_pkt_route1[2]~reg0.ENA
reset => out_pkt_route1[3]~reg0.ENA
reset => out_pkt_route1[4]~reg0.ENA
reset => out_pkt_route1[5]~reg0.ENA
reset => out_pkt_route1[6]~reg0.ENA
reset => out_pkt_route1[7]~reg0.ENA
reset => out_pkt_route1[8]~reg0.ENA
reset => out_pkt_route1[9]~reg0.ENA
reset => out_pkt_route1[10]~reg0.ENA
reset => out_pkt_route1[11]~reg0.ENA
reset => out_pkt_route1[12]~reg0.ENA
reset => out_pkt_route1[13]~reg0.ENA
reset => out_pkt_route1[14]~reg0.ENA
reset => out_pkt_route1[15]~reg0.ENA
reset => out_data1[0]~reg0.ENA
reset => out_data1[1]~reg0.ENA
reset => out_data1[2]~reg0.ENA
reset => out_data1[3]~reg0.ENA
reset => out_data1[4]~reg0.ENA
reset => out_data1[5]~reg0.ENA
reset => out_data1[6]~reg0.ENA
reset => out_data1[7]~reg0.ENA
reset => out_data1[8]~reg0.ENA
reset => out_data1[9]~reg0.ENA
reset => out_data1[10]~reg0.ENA
reset => out_data1[11]~reg0.ENA
reset => out_data1[12]~reg0.ENA
reset => out_data1[13]~reg0.ENA
reset => out_data1[14]~reg0.ENA
reset => out_data1[15]~reg0.ENA
reset => out_data1[16]~reg0.ENA
reset => out_data1[17]~reg0.ENA
reset => out_data1[18]~reg0.ENA
reset => out_data1[19]~reg0.ENA
reset => out_data1[20]~reg0.ENA
reset => out_data1[21]~reg0.ENA
reset => out_data1[22]~reg0.ENA
reset => out_data1[23]~reg0.ENA
reset => out_data1[24]~reg0.ENA
reset => out_data1[25]~reg0.ENA
reset => out_data1[26]~reg0.ENA
reset => out_data1[27]~reg0.ENA
reset => out_data1[28]~reg0.ENA
reset => out_data1[29]~reg0.ENA
reset => out_data1[30]~reg0.ENA
reset => out_data1[31]~reg0.ENA
reset => out_data1[32]~reg0.ENA
reset => out_data1[33]~reg0.ENA
reset => out_data1[34]~reg0.ENA
reset => out_data1[35]~reg0.ENA
reset => out_data1[36]~reg0.ENA
reset => out_data1[37]~reg0.ENA
reset => out_data1[38]~reg0.ENA
reset => out_data1[39]~reg0.ENA
reset => out_data1[40]~reg0.ENA
reset => out_data1[41]~reg0.ENA
reset => out_data1[42]~reg0.ENA
reset => out_data1[43]~reg0.ENA
reset => out_data1[44]~reg0.ENA
reset => out_data1[45]~reg0.ENA
reset => out_data1[46]~reg0.ENA
reset => out_data1[47]~reg0.ENA
reset => out_data1[48]~reg0.ENA
reset => out_data1[49]~reg0.ENA
reset => out_data1[50]~reg0.ENA
reset => out_data1[51]~reg0.ENA
reset => out_data1[52]~reg0.ENA
reset => out_data1[53]~reg0.ENA
reset => out_data1[54]~reg0.ENA
reset => out_data1[55]~reg0.ENA
reset => out_data1[56]~reg0.ENA
reset => out_data1[57]~reg0.ENA
reset => out_data1[58]~reg0.ENA
reset => out_data1[59]~reg0.ENA
reset => out_data1[60]~reg0.ENA
reset => out_data1[61]~reg0.ENA
reset => out_data1[62]~reg0.ENA
reset => out_data1[63]~reg0.ENA
reset => out_eop0~reg0.ENA
reset => out_bop0~reg0.ENA
reset => out_wr0~reg0.ENA
reset => out_pkt_route0[0]~reg0.ENA
reset => out_pkt_route0[1]~reg0.ENA
reset => out_pkt_route0[2]~reg0.ENA
reset => out_pkt_route0[3]~reg0.ENA
reset => out_pkt_route0[4]~reg0.ENA
reset => out_pkt_route0[5]~reg0.ENA
reset => out_pkt_route0[6]~reg0.ENA
reset => out_pkt_route0[7]~reg0.ENA
reset => out_pkt_route0[8]~reg0.ENA
reset => out_pkt_route0[9]~reg0.ENA
reset => out_pkt_route0[10]~reg0.ENA
reset => out_pkt_route0[11]~reg0.ENA
reset => out_pkt_route0[12]~reg0.ENA
reset => out_pkt_route0[13]~reg0.ENA
reset => out_pkt_route0[14]~reg0.ENA
reset => out_pkt_route0[15]~reg0.ENA
reset => out_data0[0]~reg0.ENA
reset => out_data0[1]~reg0.ENA
reset => out_data0[2]~reg0.ENA
reset => out_data0[3]~reg0.ENA
reset => out_data0[4]~reg0.ENA
reset => out_data0[5]~reg0.ENA
reset => out_data0[6]~reg0.ENA
reset => out_data0[7]~reg0.ENA
reset => out_data0[8]~reg0.ENA
reset => out_data0[9]~reg0.ENA
reset => out_data0[10]~reg0.ENA
reset => out_data0[11]~reg0.ENA
reset => out_data0[12]~reg0.ENA
reset => out_data0[13]~reg0.ENA
reset => out_data0[14]~reg0.ENA
reset => out_data0[15]~reg0.ENA
reset => out_data0[16]~reg0.ENA
reset => out_data0[17]~reg0.ENA
reset => out_data0[18]~reg0.ENA
reset => out_data0[19]~reg0.ENA
reset => out_data0[20]~reg0.ENA
reset => out_data0[21]~reg0.ENA
reset => out_data0[22]~reg0.ENA
reset => out_data0[23]~reg0.ENA
reset => out_data0[24]~reg0.ENA
reset => out_data0[25]~reg0.ENA
reset => out_data0[26]~reg0.ENA
reset => out_data0[27]~reg0.ENA
reset => out_data0[28]~reg0.ENA
reset => out_data0[29]~reg0.ENA
reset => out_data0[30]~reg0.ENA
reset => out_data0[31]~reg0.ENA
reset => out_data0[32]~reg0.ENA
reset => out_data0[33]~reg0.ENA
reset => out_data0[34]~reg0.ENA
reset => out_data0[35]~reg0.ENA
reset => out_data0[36]~reg0.ENA
reset => out_data0[37]~reg0.ENA
reset => out_data0[38]~reg0.ENA
reset => out_data0[39]~reg0.ENA
reset => out_data0[40]~reg0.ENA
reset => out_data0[41]~reg0.ENA
reset => out_data0[42]~reg0.ENA
reset => out_data0[43]~reg0.ENA
reset => out_data0[44]~reg0.ENA
reset => out_data0[45]~reg0.ENA
reset => out_data0[46]~reg0.ENA
reset => out_data0[47]~reg0.ENA
reset => out_data0[48]~reg0.ENA
reset => out_data0[49]~reg0.ENA
reset => out_data0[50]~reg0.ENA
reset => out_data0[51]~reg0.ENA
reset => out_data0[52]~reg0.ENA
reset => out_data0[53]~reg0.ENA
reset => out_data0[54]~reg0.ENA
reset => out_data0[55]~reg0.ENA
reset => out_data0[56]~reg0.ENA
reset => out_data0[57]~reg0.ENA
reset => out_data0[58]~reg0.ENA
reset => out_data0[59]~reg0.ENA
reset => out_data0[60]~reg0.ENA
reset => out_data0[61]~reg0.ENA
reset => out_data0[62]~reg0.ENA
reset => out_data0[63]~reg0.ENA
TRIG0[0] <= pb_out_wr0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[1] <= pb_out_req0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[2] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[3] <= pb_out_bop0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[4] <= pb_out_eop0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[5] <= pb_out_rdy0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[6] <= <GND>
TRIG0[7] <= <GND>
TRIG0[8] <= <GND>
TRIG0[9] <= <GND>
TRIG0[10] <= pb_out_wr1.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[11] <= pb_out_req1.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[12] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[13] <= pb_out_bop1.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[14] <= pb_out_eop1.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[15] <= pb_out_rdy1.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[16] <= <GND>
TRIG0[17] <= <GND>
TRIG0[18] <= <GND>
TRIG0[19] <= <GND>
TRIG0[20] <= pb_out_wr2.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[21] <= pb_out_req2.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[22] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[23] <= pb_out_bop2.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[24] <= pb_out_eop2.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[25] <= pb_out_rdy2.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[26] <= <GND>
TRIG0[27] <= <GND>
TRIG0[28] <= <GND>
TRIG0[29] <= <GND>
TRIG0[30] <= pb_out_wr3.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[31] <= pb_out_req3.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[32] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[33] <= pb_out_bop3.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[34] <= pb_out_eop3.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[35] <= pb_out_rdy3.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[36] <= <GND>
TRIG0[37] <= <GND>
TRIG0[38] <= <GND>
TRIG0[39] <= <GND>
TRIG0[40] <= out_wr3~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[41] <= out_req3.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[42] <= out_ack3.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[43] <= out_bop3~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[44] <= out_eop3~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[45] <= out_rdy3.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[46] <= <GND>
TRIG0[47] <= <GND>
TRIG0[48] <= <GND>
TRIG0[49] <= <GND>
TRIG0[50] <= tx_in_progress0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[51] <= tx_in_progress1.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[52] <= tx_in_progress2.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[53] <= tx_in_progress3.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[54] <= <GND>
TRIG0[55] <= <GND>
TRIG0[56] <= <GND>
TRIG0[57] <= <GND>
TRIG0[58] <= <GND>
TRIG0[59] <= <GND>
TRIG0[60] <= curr_buff0[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[61] <= curr_buff0[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[62] <= curr_buff1[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[63] <= curr_buff1[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[64] <= curr_buff2[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[65] <= curr_buff2[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[66] <= curr_buff3[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[67] <= curr_buff3[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[68] <= <GND>
TRIG0[69] <= <GND>
TRIG0[70] <= <GND>
TRIG0[71] <= <GND>
TRIG0[72] <= <GND>
TRIG0[73] <= <GND>
TRIG0[74] <= <GND>
TRIG0[75] <= <GND>
TRIG0[76] <= <GND>
TRIG0[77] <= <GND>
TRIG0[78] <= <GND>
TRIG0[79] <= <GND>
TRIG0[80] <= <GND>
TRIG0[81] <= <GND>
TRIG0[82] <= <GND>
TRIG0[83] <= <GND>
TRIG0[84] <= <GND>
TRIG0[85] <= <GND>
TRIG0[86] <= <GND>
TRIG0[87] <= <GND>
TRIG0[88] <= <GND>
TRIG0[89] <= <GND>
TRIG0[90] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[91] <= TRIG0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[92] <= TRIG0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[93] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[94] <= TRIG0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[95] <= TRIG0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[96] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[97] <= TRIG0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[98] <= TRIG0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[99] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[100] <= TRIG0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[101] <= TRIG0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[102] <= <GND>
TRIG0[103] <= <GND>
TRIG0[104] <= <GND>
TRIG0[105] <= <GND>
TRIG0[106] <= <GND>
TRIG0[107] <= <GND>
TRIG0[108] <= <GND>
TRIG0[109] <= <GND>
TRIG0[110] <= out_data3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[111] <= out_data3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[112] <= out_data3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[113] <= out_data3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[114] <= out_data3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[115] <= out_data3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[116] <= out_data3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[117] <= out_data3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[118] <= out_data3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[119] <= out_data3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[120] <= out_data3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[121] <= out_data3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[122] <= out_data3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[123] <= out_data3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[124] <= out_data3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[125] <= out_data3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[126] <= out_data3[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[127] <= out_data3[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[128] <= out_data3[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[129] <= out_data3[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[130] <= out_data3[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[131] <= out_data3[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[132] <= out_data3[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[133] <= out_data3[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[134] <= out_data3[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[135] <= out_data3[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[136] <= out_data3[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[137] <= out_data3[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[138] <= out_data3[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[139] <= out_data3[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[140] <= out_data3[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[141] <= out_data3[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[142] <= out_data3[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[143] <= out_data3[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[144] <= out_data3[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[145] <= out_data3[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[146] <= out_data3[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[147] <= out_data3[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[148] <= out_data3[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[149] <= out_data3[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[150] <= out_data3[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[151] <= out_data3[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[152] <= out_data3[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[153] <= out_data3[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[154] <= out_data3[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[155] <= out_data3[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[156] <= out_data3[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[157] <= out_data3[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[158] <= out_data3[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[159] <= out_data3[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[160] <= out_data3[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[161] <= out_data3[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[162] <= out_data3[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[163] <= out_data3[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[164] <= out_data3[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[165] <= out_data3[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[166] <= out_data3[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[167] <= out_data3[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[168] <= out_data3[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[169] <= out_data3[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[170] <= out_data3[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[171] <= out_data3[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[172] <= out_data3[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[173] <= out_data3[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[174] <= <GND>
TRIG0[175] <= <GND>
TRIG0[176] <= <GND>
TRIG0[177] <= <GND>
TRIG0[178] <= <GND>
TRIG0[179] <= <GND>
TRIG0[180] <= <GND>
TRIG0[181] <= <GND>
TRIG0[182] <= <GND>
TRIG0[183] <= <GND>
TRIG0[184] <= <GND>
TRIG0[185] <= <GND>
TRIG0[186] <= <GND>
TRIG0[187] <= <GND>
TRIG0[188] <= <GND>
TRIG0[189] <= <GND>
TRIG0[190] <= <GND>
TRIG0[191] <= <GND>
TRIG0[192] <= <GND>
TRIG0[193] <= <GND>
TRIG0[194] <= <GND>
TRIG0[195] <= <GND>
TRIG0[196] <= <GND>
TRIG0[197] <= <GND>
TRIG0[198] <= <GND>
TRIG0[199] <= <GND>
TRIG0[200] <= <GND>
TRIG0[201] <= <GND>
TRIG0[202] <= <GND>
TRIG0[203] <= <GND>
TRIG0[204] <= <GND>
TRIG0[205] <= <GND>
TRIG0[206] <= <GND>
TRIG0[207] <= <GND>
TRIG0[208] <= <GND>
TRIG0[209] <= <GND>
TRIG0[210] <= <GND>
TRIG0[211] <= <GND>
TRIG0[212] <= <GND>
TRIG0[213] <= <GND>
TRIG0[214] <= <GND>
TRIG0[215] <= <GND>
TRIG0[216] <= <GND>
TRIG0[217] <= <GND>
TRIG0[218] <= <GND>
TRIG0[219] <= <GND>
TRIG0[220] <= <GND>
TRIG0[221] <= <GND>
TRIG0[222] <= <GND>
TRIG0[223] <= <GND>
TRIG0[224] <= <GND>
TRIG0[225] <= <GND>
TRIG0[226] <= <GND>
TRIG0[227] <= <GND>
TRIG0[228] <= <GND>
TRIG0[229] <= <GND>
TRIG0[230] <= <GND>
TRIG0[231] <= <GND>
TRIG0[232] <= <GND>
TRIG0[233] <= <GND>
TRIG0[234] <= <GND>
TRIG0[235] <= <GND>
TRIG0[236] <= <GND>
TRIG0[237] <= <GND>
TRIG0[238] <= <GND>
TRIG0[239] <= <GND>
pb_out_data0[0] => Mux75.IN3
pb_out_data0[0] => Mux158.IN3
pb_out_data0[0] => Mux241.IN3
pb_out_data0[0] => Mux324.IN3
pb_out_data0[1] => Mux74.IN3
pb_out_data0[1] => Mux157.IN3
pb_out_data0[1] => Mux240.IN3
pb_out_data0[1] => Mux323.IN3
pb_out_data0[2] => Mux73.IN3
pb_out_data0[2] => Mux156.IN3
pb_out_data0[2] => Mux239.IN3
pb_out_data0[2] => Mux322.IN3
pb_out_data0[3] => Mux72.IN3
pb_out_data0[3] => Mux155.IN3
pb_out_data0[3] => Mux238.IN3
pb_out_data0[3] => Mux321.IN3
pb_out_data0[4] => Mux71.IN3
pb_out_data0[4] => Mux154.IN3
pb_out_data0[4] => Mux237.IN3
pb_out_data0[4] => Mux320.IN3
pb_out_data0[5] => Mux70.IN3
pb_out_data0[5] => Mux153.IN3
pb_out_data0[5] => Mux236.IN3
pb_out_data0[5] => Mux319.IN3
pb_out_data0[6] => Mux69.IN3
pb_out_data0[6] => Mux152.IN3
pb_out_data0[6] => Mux235.IN3
pb_out_data0[6] => Mux318.IN3
pb_out_data0[7] => Mux68.IN3
pb_out_data0[7] => Mux151.IN3
pb_out_data0[7] => Mux234.IN3
pb_out_data0[7] => Mux317.IN3
pb_out_data0[8] => Mux67.IN3
pb_out_data0[8] => Mux150.IN3
pb_out_data0[8] => Mux233.IN3
pb_out_data0[8] => Mux316.IN3
pb_out_data0[9] => Mux66.IN3
pb_out_data0[9] => Mux149.IN3
pb_out_data0[9] => Mux232.IN3
pb_out_data0[9] => Mux315.IN3
pb_out_data0[10] => Mux65.IN3
pb_out_data0[10] => Mux148.IN3
pb_out_data0[10] => Mux231.IN3
pb_out_data0[10] => Mux314.IN3
pb_out_data0[11] => Mux64.IN3
pb_out_data0[11] => Mux147.IN3
pb_out_data0[11] => Mux230.IN3
pb_out_data0[11] => Mux313.IN3
pb_out_data0[12] => Mux63.IN3
pb_out_data0[12] => Mux146.IN3
pb_out_data0[12] => Mux229.IN3
pb_out_data0[12] => Mux312.IN3
pb_out_data0[13] => Mux62.IN3
pb_out_data0[13] => Mux145.IN3
pb_out_data0[13] => Mux228.IN3
pb_out_data0[13] => Mux311.IN3
pb_out_data0[14] => Mux61.IN3
pb_out_data0[14] => Mux144.IN3
pb_out_data0[14] => Mux227.IN3
pb_out_data0[14] => Mux310.IN3
pb_out_data0[15] => Mux60.IN3
pb_out_data0[15] => Mux143.IN3
pb_out_data0[15] => Mux226.IN3
pb_out_data0[15] => Mux309.IN3
pb_out_data0[16] => Mux59.IN3
pb_out_data0[16] => Mux142.IN3
pb_out_data0[16] => Mux225.IN3
pb_out_data0[16] => Mux308.IN3
pb_out_data0[17] => Mux58.IN3
pb_out_data0[17] => Mux141.IN3
pb_out_data0[17] => Mux224.IN3
pb_out_data0[17] => Mux307.IN3
pb_out_data0[18] => Mux57.IN3
pb_out_data0[18] => Mux140.IN3
pb_out_data0[18] => Mux223.IN3
pb_out_data0[18] => Mux306.IN3
pb_out_data0[19] => Mux56.IN3
pb_out_data0[19] => Mux139.IN3
pb_out_data0[19] => Mux222.IN3
pb_out_data0[19] => Mux305.IN3
pb_out_data0[20] => Mux55.IN3
pb_out_data0[20] => Mux138.IN3
pb_out_data0[20] => Mux221.IN3
pb_out_data0[20] => Mux304.IN3
pb_out_data0[21] => Mux54.IN3
pb_out_data0[21] => Mux137.IN3
pb_out_data0[21] => Mux220.IN3
pb_out_data0[21] => Mux303.IN3
pb_out_data0[22] => Mux53.IN3
pb_out_data0[22] => Mux136.IN3
pb_out_data0[22] => Mux219.IN3
pb_out_data0[22] => Mux302.IN3
pb_out_data0[23] => Mux52.IN3
pb_out_data0[23] => Mux135.IN3
pb_out_data0[23] => Mux218.IN3
pb_out_data0[23] => Mux301.IN3
pb_out_data0[24] => Mux51.IN3
pb_out_data0[24] => Mux134.IN3
pb_out_data0[24] => Mux217.IN3
pb_out_data0[24] => Mux300.IN3
pb_out_data0[25] => Mux50.IN3
pb_out_data0[25] => Mux133.IN3
pb_out_data0[25] => Mux216.IN3
pb_out_data0[25] => Mux299.IN3
pb_out_data0[26] => Mux49.IN3
pb_out_data0[26] => Mux132.IN3
pb_out_data0[26] => Mux215.IN3
pb_out_data0[26] => Mux298.IN3
pb_out_data0[27] => Mux48.IN3
pb_out_data0[27] => Mux131.IN3
pb_out_data0[27] => Mux214.IN3
pb_out_data0[27] => Mux297.IN3
pb_out_data0[28] => Mux47.IN3
pb_out_data0[28] => Mux130.IN3
pb_out_data0[28] => Mux213.IN3
pb_out_data0[28] => Mux296.IN3
pb_out_data0[29] => Mux46.IN3
pb_out_data0[29] => Mux129.IN3
pb_out_data0[29] => Mux212.IN3
pb_out_data0[29] => Mux295.IN3
pb_out_data0[30] => Mux45.IN3
pb_out_data0[30] => Mux128.IN3
pb_out_data0[30] => Mux211.IN3
pb_out_data0[30] => Mux294.IN3
pb_out_data0[31] => Mux44.IN3
pb_out_data0[31] => Mux127.IN3
pb_out_data0[31] => Mux210.IN3
pb_out_data0[31] => Mux293.IN3
pb_out_data0[32] => Mux43.IN3
pb_out_data0[32] => Mux126.IN3
pb_out_data0[32] => Mux209.IN3
pb_out_data0[32] => Mux292.IN3
pb_out_data0[33] => Mux42.IN3
pb_out_data0[33] => Mux125.IN3
pb_out_data0[33] => Mux208.IN3
pb_out_data0[33] => Mux291.IN3
pb_out_data0[34] => Mux41.IN3
pb_out_data0[34] => Mux124.IN3
pb_out_data0[34] => Mux207.IN3
pb_out_data0[34] => Mux290.IN3
pb_out_data0[35] => Mux40.IN3
pb_out_data0[35] => Mux123.IN3
pb_out_data0[35] => Mux206.IN3
pb_out_data0[35] => Mux289.IN3
pb_out_data0[36] => Mux39.IN3
pb_out_data0[36] => Mux122.IN3
pb_out_data0[36] => Mux205.IN3
pb_out_data0[36] => Mux288.IN3
pb_out_data0[37] => Mux38.IN3
pb_out_data0[37] => Mux121.IN3
pb_out_data0[37] => Mux204.IN3
pb_out_data0[37] => Mux287.IN3
pb_out_data0[38] => Mux37.IN3
pb_out_data0[38] => Mux120.IN3
pb_out_data0[38] => Mux203.IN3
pb_out_data0[38] => Mux286.IN3
pb_out_data0[39] => Mux36.IN3
pb_out_data0[39] => Mux119.IN3
pb_out_data0[39] => Mux202.IN3
pb_out_data0[39] => Mux285.IN3
pb_out_data0[40] => Mux35.IN3
pb_out_data0[40] => Mux118.IN3
pb_out_data0[40] => Mux201.IN3
pb_out_data0[40] => Mux284.IN3
pb_out_data0[41] => Mux34.IN3
pb_out_data0[41] => Mux117.IN3
pb_out_data0[41] => Mux200.IN3
pb_out_data0[41] => Mux283.IN3
pb_out_data0[42] => Mux33.IN3
pb_out_data0[42] => Mux116.IN3
pb_out_data0[42] => Mux199.IN3
pb_out_data0[42] => Mux282.IN3
pb_out_data0[43] => Mux32.IN3
pb_out_data0[43] => Mux115.IN3
pb_out_data0[43] => Mux198.IN3
pb_out_data0[43] => Mux281.IN3
pb_out_data0[44] => Mux31.IN3
pb_out_data0[44] => Mux114.IN3
pb_out_data0[44] => Mux197.IN3
pb_out_data0[44] => Mux280.IN3
pb_out_data0[45] => Mux30.IN3
pb_out_data0[45] => Mux113.IN3
pb_out_data0[45] => Mux196.IN3
pb_out_data0[45] => Mux279.IN3
pb_out_data0[46] => Mux29.IN3
pb_out_data0[46] => Mux112.IN3
pb_out_data0[46] => Mux195.IN3
pb_out_data0[46] => Mux278.IN3
pb_out_data0[47] => Mux28.IN3
pb_out_data0[47] => Mux111.IN3
pb_out_data0[47] => Mux194.IN3
pb_out_data0[47] => Mux277.IN3
pb_out_data0[48] => Mux27.IN3
pb_out_data0[48] => Mux110.IN3
pb_out_data0[48] => Mux193.IN3
pb_out_data0[48] => Mux276.IN3
pb_out_data0[49] => Mux26.IN3
pb_out_data0[49] => Mux109.IN3
pb_out_data0[49] => Mux192.IN3
pb_out_data0[49] => Mux275.IN3
pb_out_data0[50] => Mux25.IN3
pb_out_data0[50] => Mux108.IN3
pb_out_data0[50] => Mux191.IN3
pb_out_data0[50] => Mux274.IN3
pb_out_data0[51] => Mux24.IN3
pb_out_data0[51] => Mux107.IN3
pb_out_data0[51] => Mux190.IN3
pb_out_data0[51] => Mux273.IN3
pb_out_data0[52] => Mux23.IN3
pb_out_data0[52] => Mux106.IN3
pb_out_data0[52] => Mux189.IN3
pb_out_data0[52] => Mux272.IN3
pb_out_data0[53] => Mux22.IN3
pb_out_data0[53] => Mux105.IN3
pb_out_data0[53] => Mux188.IN3
pb_out_data0[53] => Mux271.IN3
pb_out_data0[54] => Mux21.IN3
pb_out_data0[54] => Mux104.IN3
pb_out_data0[54] => Mux187.IN3
pb_out_data0[54] => Mux270.IN3
pb_out_data0[55] => Mux20.IN3
pb_out_data0[55] => Mux103.IN3
pb_out_data0[55] => Mux186.IN3
pb_out_data0[55] => Mux269.IN3
pb_out_data0[56] => Mux19.IN3
pb_out_data0[56] => Mux102.IN3
pb_out_data0[56] => Mux185.IN3
pb_out_data0[56] => Mux268.IN3
pb_out_data0[57] => Mux18.IN3
pb_out_data0[57] => Mux101.IN3
pb_out_data0[57] => Mux184.IN3
pb_out_data0[57] => Mux267.IN3
pb_out_data0[58] => Mux17.IN3
pb_out_data0[58] => Mux100.IN3
pb_out_data0[58] => Mux183.IN3
pb_out_data0[58] => Mux266.IN3
pb_out_data0[59] => Mux16.IN3
pb_out_data0[59] => Mux99.IN3
pb_out_data0[59] => Mux182.IN3
pb_out_data0[59] => Mux265.IN3
pb_out_data0[60] => Mux15.IN3
pb_out_data0[60] => Mux98.IN3
pb_out_data0[60] => Mux181.IN3
pb_out_data0[60] => Mux264.IN3
pb_out_data0[61] => Mux14.IN3
pb_out_data0[61] => Mux97.IN3
pb_out_data0[61] => Mux180.IN3
pb_out_data0[61] => Mux263.IN3
pb_out_data0[62] => Mux13.IN3
pb_out_data0[62] => Mux96.IN3
pb_out_data0[62] => Mux179.IN3
pb_out_data0[62] => Mux262.IN3
pb_out_data0[63] => Mux12.IN3
pb_out_data0[63] => Mux95.IN3
pb_out_data0[63] => Mux178.IN3
pb_out_data0[63] => Mux261.IN3
pb_out_pkt_route0[0] => Mux91.IN3
pb_out_pkt_route0[0] => Mux174.IN3
pb_out_pkt_route0[0] => Mux257.IN3
pb_out_pkt_route0[0] => Mux340.IN3
pb_out_pkt_route0[1] => Mux90.IN3
pb_out_pkt_route0[1] => Mux173.IN3
pb_out_pkt_route0[1] => Mux256.IN3
pb_out_pkt_route0[1] => Mux339.IN3
pb_out_pkt_route0[2] => Mux89.IN3
pb_out_pkt_route0[2] => Mux172.IN3
pb_out_pkt_route0[2] => Mux255.IN3
pb_out_pkt_route0[2] => Mux338.IN3
pb_out_pkt_route0[3] => Mux88.IN3
pb_out_pkt_route0[3] => Mux171.IN3
pb_out_pkt_route0[3] => Mux254.IN3
pb_out_pkt_route0[3] => Mux337.IN3
pb_out_pkt_route0[4] => Mux87.IN3
pb_out_pkt_route0[4] => Mux170.IN3
pb_out_pkt_route0[4] => Mux253.IN3
pb_out_pkt_route0[4] => Mux336.IN3
pb_out_pkt_route0[5] => Mux86.IN3
pb_out_pkt_route0[5] => Mux169.IN3
pb_out_pkt_route0[5] => Mux252.IN3
pb_out_pkt_route0[5] => Mux335.IN3
pb_out_pkt_route0[6] => Mux85.IN3
pb_out_pkt_route0[6] => Mux168.IN3
pb_out_pkt_route0[6] => Mux251.IN3
pb_out_pkt_route0[6] => Mux334.IN3
pb_out_pkt_route0[7] => Mux84.IN3
pb_out_pkt_route0[7] => Mux167.IN3
pb_out_pkt_route0[7] => Mux250.IN3
pb_out_pkt_route0[7] => Mux333.IN3
pb_out_pkt_route0[8] => Mux83.IN3
pb_out_pkt_route0[8] => Mux166.IN3
pb_out_pkt_route0[8] => Mux249.IN3
pb_out_pkt_route0[8] => Mux332.IN3
pb_out_pkt_route0[9] => Mux82.IN3
pb_out_pkt_route0[9] => Mux165.IN3
pb_out_pkt_route0[9] => Mux248.IN3
pb_out_pkt_route0[9] => Mux331.IN3
pb_out_pkt_route0[10] => Mux81.IN3
pb_out_pkt_route0[10] => Mux164.IN3
pb_out_pkt_route0[10] => Mux247.IN3
pb_out_pkt_route0[10] => Mux330.IN3
pb_out_pkt_route0[11] => Mux80.IN3
pb_out_pkt_route0[11] => Mux163.IN3
pb_out_pkt_route0[11] => Mux246.IN3
pb_out_pkt_route0[11] => Mux329.IN3
pb_out_pkt_route0[12] => Mux79.IN3
pb_out_pkt_route0[12] => Mux162.IN3
pb_out_pkt_route0[12] => Mux245.IN3
pb_out_pkt_route0[12] => Mux328.IN3
pb_out_pkt_route0[13] => Mux78.IN3
pb_out_pkt_route0[13] => Mux161.IN3
pb_out_pkt_route0[13] => Mux244.IN3
pb_out_pkt_route0[13] => Mux327.IN3
pb_out_pkt_route0[14] => Mux77.IN3
pb_out_pkt_route0[14] => Mux160.IN3
pb_out_pkt_route0[14] => Mux243.IN3
pb_out_pkt_route0[14] => Mux326.IN3
pb_out_pkt_route0[15] => Mux76.IN3
pb_out_pkt_route0[15] => Mux159.IN3
pb_out_pkt_route0[15] => Mux242.IN3
pb_out_pkt_route0[15] => Mux325.IN3
pb_out_wr0 => Mux92.IN3
pb_out_wr0 => Mux175.IN3
pb_out_wr0 => Mux258.IN3
pb_out_wr0 => Mux341.IN3
pb_out_wr0 => TRIG0[0].DATAIN
pb_out_req0 => Mux8.IN3
pb_out_req0 => Mux9.IN3
pb_out_req0 => Mux10.IN3
pb_out_req0 => Mux11.IN3
pb_out_req0 => TRIG0[1].DATAIN
pb_out_ack0 <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
pb_out_neighbor0[0] => Mux1.IN3
pb_out_neighbor0[0] => Mux3.IN3
pb_out_neighbor0[0] => Mux5.IN3
pb_out_neighbor0[0] => Mux7.IN3
pb_out_neighbor0[1] => Mux0.IN3
pb_out_neighbor0[1] => Mux2.IN3
pb_out_neighbor0[1] => Mux4.IN3
pb_out_neighbor0[1] => Mux6.IN3
pb_out_bop0 => Mux93.IN3
pb_out_bop0 => Mux176.IN3
pb_out_bop0 => Mux259.IN3
pb_out_bop0 => Mux342.IN3
pb_out_bop0 => TRIG0[3].DATAIN
pb_out_eop0 => Mux94.IN3
pb_out_eop0 => Mux177.IN3
pb_out_eop0 => Mux260.IN3
pb_out_eop0 => Mux343.IN3
pb_out_eop0 => TRIG0[4].DATAIN
pb_out_rdy0 <= pb_out_rdy0.DB_MAX_OUTPUT_PORT_TYPE
pb_out_data1[0] => Mux75.IN2
pb_out_data1[0] => Mux158.IN2
pb_out_data1[0] => Mux241.IN2
pb_out_data1[0] => Mux324.IN2
pb_out_data1[1] => Mux74.IN2
pb_out_data1[1] => Mux157.IN2
pb_out_data1[1] => Mux240.IN2
pb_out_data1[1] => Mux323.IN2
pb_out_data1[2] => Mux73.IN2
pb_out_data1[2] => Mux156.IN2
pb_out_data1[2] => Mux239.IN2
pb_out_data1[2] => Mux322.IN2
pb_out_data1[3] => Mux72.IN2
pb_out_data1[3] => Mux155.IN2
pb_out_data1[3] => Mux238.IN2
pb_out_data1[3] => Mux321.IN2
pb_out_data1[4] => Mux71.IN2
pb_out_data1[4] => Mux154.IN2
pb_out_data1[4] => Mux237.IN2
pb_out_data1[4] => Mux320.IN2
pb_out_data1[5] => Mux70.IN2
pb_out_data1[5] => Mux153.IN2
pb_out_data1[5] => Mux236.IN2
pb_out_data1[5] => Mux319.IN2
pb_out_data1[6] => Mux69.IN2
pb_out_data1[6] => Mux152.IN2
pb_out_data1[6] => Mux235.IN2
pb_out_data1[6] => Mux318.IN2
pb_out_data1[7] => Mux68.IN2
pb_out_data1[7] => Mux151.IN2
pb_out_data1[7] => Mux234.IN2
pb_out_data1[7] => Mux317.IN2
pb_out_data1[8] => Mux67.IN2
pb_out_data1[8] => Mux150.IN2
pb_out_data1[8] => Mux233.IN2
pb_out_data1[8] => Mux316.IN2
pb_out_data1[9] => Mux66.IN2
pb_out_data1[9] => Mux149.IN2
pb_out_data1[9] => Mux232.IN2
pb_out_data1[9] => Mux315.IN2
pb_out_data1[10] => Mux65.IN2
pb_out_data1[10] => Mux148.IN2
pb_out_data1[10] => Mux231.IN2
pb_out_data1[10] => Mux314.IN2
pb_out_data1[11] => Mux64.IN2
pb_out_data1[11] => Mux147.IN2
pb_out_data1[11] => Mux230.IN2
pb_out_data1[11] => Mux313.IN2
pb_out_data1[12] => Mux63.IN2
pb_out_data1[12] => Mux146.IN2
pb_out_data1[12] => Mux229.IN2
pb_out_data1[12] => Mux312.IN2
pb_out_data1[13] => Mux62.IN2
pb_out_data1[13] => Mux145.IN2
pb_out_data1[13] => Mux228.IN2
pb_out_data1[13] => Mux311.IN2
pb_out_data1[14] => Mux61.IN2
pb_out_data1[14] => Mux144.IN2
pb_out_data1[14] => Mux227.IN2
pb_out_data1[14] => Mux310.IN2
pb_out_data1[15] => Mux60.IN2
pb_out_data1[15] => Mux143.IN2
pb_out_data1[15] => Mux226.IN2
pb_out_data1[15] => Mux309.IN2
pb_out_data1[16] => Mux59.IN2
pb_out_data1[16] => Mux142.IN2
pb_out_data1[16] => Mux225.IN2
pb_out_data1[16] => Mux308.IN2
pb_out_data1[17] => Mux58.IN2
pb_out_data1[17] => Mux141.IN2
pb_out_data1[17] => Mux224.IN2
pb_out_data1[17] => Mux307.IN2
pb_out_data1[18] => Mux57.IN2
pb_out_data1[18] => Mux140.IN2
pb_out_data1[18] => Mux223.IN2
pb_out_data1[18] => Mux306.IN2
pb_out_data1[19] => Mux56.IN2
pb_out_data1[19] => Mux139.IN2
pb_out_data1[19] => Mux222.IN2
pb_out_data1[19] => Mux305.IN2
pb_out_data1[20] => Mux55.IN2
pb_out_data1[20] => Mux138.IN2
pb_out_data1[20] => Mux221.IN2
pb_out_data1[20] => Mux304.IN2
pb_out_data1[21] => Mux54.IN2
pb_out_data1[21] => Mux137.IN2
pb_out_data1[21] => Mux220.IN2
pb_out_data1[21] => Mux303.IN2
pb_out_data1[22] => Mux53.IN2
pb_out_data1[22] => Mux136.IN2
pb_out_data1[22] => Mux219.IN2
pb_out_data1[22] => Mux302.IN2
pb_out_data1[23] => Mux52.IN2
pb_out_data1[23] => Mux135.IN2
pb_out_data1[23] => Mux218.IN2
pb_out_data1[23] => Mux301.IN2
pb_out_data1[24] => Mux51.IN2
pb_out_data1[24] => Mux134.IN2
pb_out_data1[24] => Mux217.IN2
pb_out_data1[24] => Mux300.IN2
pb_out_data1[25] => Mux50.IN2
pb_out_data1[25] => Mux133.IN2
pb_out_data1[25] => Mux216.IN2
pb_out_data1[25] => Mux299.IN2
pb_out_data1[26] => Mux49.IN2
pb_out_data1[26] => Mux132.IN2
pb_out_data1[26] => Mux215.IN2
pb_out_data1[26] => Mux298.IN2
pb_out_data1[27] => Mux48.IN2
pb_out_data1[27] => Mux131.IN2
pb_out_data1[27] => Mux214.IN2
pb_out_data1[27] => Mux297.IN2
pb_out_data1[28] => Mux47.IN2
pb_out_data1[28] => Mux130.IN2
pb_out_data1[28] => Mux213.IN2
pb_out_data1[28] => Mux296.IN2
pb_out_data1[29] => Mux46.IN2
pb_out_data1[29] => Mux129.IN2
pb_out_data1[29] => Mux212.IN2
pb_out_data1[29] => Mux295.IN2
pb_out_data1[30] => Mux45.IN2
pb_out_data1[30] => Mux128.IN2
pb_out_data1[30] => Mux211.IN2
pb_out_data1[30] => Mux294.IN2
pb_out_data1[31] => Mux44.IN2
pb_out_data1[31] => Mux127.IN2
pb_out_data1[31] => Mux210.IN2
pb_out_data1[31] => Mux293.IN2
pb_out_data1[32] => Mux43.IN2
pb_out_data1[32] => Mux126.IN2
pb_out_data1[32] => Mux209.IN2
pb_out_data1[32] => Mux292.IN2
pb_out_data1[33] => Mux42.IN2
pb_out_data1[33] => Mux125.IN2
pb_out_data1[33] => Mux208.IN2
pb_out_data1[33] => Mux291.IN2
pb_out_data1[34] => Mux41.IN2
pb_out_data1[34] => Mux124.IN2
pb_out_data1[34] => Mux207.IN2
pb_out_data1[34] => Mux290.IN2
pb_out_data1[35] => Mux40.IN2
pb_out_data1[35] => Mux123.IN2
pb_out_data1[35] => Mux206.IN2
pb_out_data1[35] => Mux289.IN2
pb_out_data1[36] => Mux39.IN2
pb_out_data1[36] => Mux122.IN2
pb_out_data1[36] => Mux205.IN2
pb_out_data1[36] => Mux288.IN2
pb_out_data1[37] => Mux38.IN2
pb_out_data1[37] => Mux121.IN2
pb_out_data1[37] => Mux204.IN2
pb_out_data1[37] => Mux287.IN2
pb_out_data1[38] => Mux37.IN2
pb_out_data1[38] => Mux120.IN2
pb_out_data1[38] => Mux203.IN2
pb_out_data1[38] => Mux286.IN2
pb_out_data1[39] => Mux36.IN2
pb_out_data1[39] => Mux119.IN2
pb_out_data1[39] => Mux202.IN2
pb_out_data1[39] => Mux285.IN2
pb_out_data1[40] => Mux35.IN2
pb_out_data1[40] => Mux118.IN2
pb_out_data1[40] => Mux201.IN2
pb_out_data1[40] => Mux284.IN2
pb_out_data1[41] => Mux34.IN2
pb_out_data1[41] => Mux117.IN2
pb_out_data1[41] => Mux200.IN2
pb_out_data1[41] => Mux283.IN2
pb_out_data1[42] => Mux33.IN2
pb_out_data1[42] => Mux116.IN2
pb_out_data1[42] => Mux199.IN2
pb_out_data1[42] => Mux282.IN2
pb_out_data1[43] => Mux32.IN2
pb_out_data1[43] => Mux115.IN2
pb_out_data1[43] => Mux198.IN2
pb_out_data1[43] => Mux281.IN2
pb_out_data1[44] => Mux31.IN2
pb_out_data1[44] => Mux114.IN2
pb_out_data1[44] => Mux197.IN2
pb_out_data1[44] => Mux280.IN2
pb_out_data1[45] => Mux30.IN2
pb_out_data1[45] => Mux113.IN2
pb_out_data1[45] => Mux196.IN2
pb_out_data1[45] => Mux279.IN2
pb_out_data1[46] => Mux29.IN2
pb_out_data1[46] => Mux112.IN2
pb_out_data1[46] => Mux195.IN2
pb_out_data1[46] => Mux278.IN2
pb_out_data1[47] => Mux28.IN2
pb_out_data1[47] => Mux111.IN2
pb_out_data1[47] => Mux194.IN2
pb_out_data1[47] => Mux277.IN2
pb_out_data1[48] => Mux27.IN2
pb_out_data1[48] => Mux110.IN2
pb_out_data1[48] => Mux193.IN2
pb_out_data1[48] => Mux276.IN2
pb_out_data1[49] => Mux26.IN2
pb_out_data1[49] => Mux109.IN2
pb_out_data1[49] => Mux192.IN2
pb_out_data1[49] => Mux275.IN2
pb_out_data1[50] => Mux25.IN2
pb_out_data1[50] => Mux108.IN2
pb_out_data1[50] => Mux191.IN2
pb_out_data1[50] => Mux274.IN2
pb_out_data1[51] => Mux24.IN2
pb_out_data1[51] => Mux107.IN2
pb_out_data1[51] => Mux190.IN2
pb_out_data1[51] => Mux273.IN2
pb_out_data1[52] => Mux23.IN2
pb_out_data1[52] => Mux106.IN2
pb_out_data1[52] => Mux189.IN2
pb_out_data1[52] => Mux272.IN2
pb_out_data1[53] => Mux22.IN2
pb_out_data1[53] => Mux105.IN2
pb_out_data1[53] => Mux188.IN2
pb_out_data1[53] => Mux271.IN2
pb_out_data1[54] => Mux21.IN2
pb_out_data1[54] => Mux104.IN2
pb_out_data1[54] => Mux187.IN2
pb_out_data1[54] => Mux270.IN2
pb_out_data1[55] => Mux20.IN2
pb_out_data1[55] => Mux103.IN2
pb_out_data1[55] => Mux186.IN2
pb_out_data1[55] => Mux269.IN2
pb_out_data1[56] => Mux19.IN2
pb_out_data1[56] => Mux102.IN2
pb_out_data1[56] => Mux185.IN2
pb_out_data1[56] => Mux268.IN2
pb_out_data1[57] => Mux18.IN2
pb_out_data1[57] => Mux101.IN2
pb_out_data1[57] => Mux184.IN2
pb_out_data1[57] => Mux267.IN2
pb_out_data1[58] => Mux17.IN2
pb_out_data1[58] => Mux100.IN2
pb_out_data1[58] => Mux183.IN2
pb_out_data1[58] => Mux266.IN2
pb_out_data1[59] => Mux16.IN2
pb_out_data1[59] => Mux99.IN2
pb_out_data1[59] => Mux182.IN2
pb_out_data1[59] => Mux265.IN2
pb_out_data1[60] => Mux15.IN2
pb_out_data1[60] => Mux98.IN2
pb_out_data1[60] => Mux181.IN2
pb_out_data1[60] => Mux264.IN2
pb_out_data1[61] => Mux14.IN2
pb_out_data1[61] => Mux97.IN2
pb_out_data1[61] => Mux180.IN2
pb_out_data1[61] => Mux263.IN2
pb_out_data1[62] => Mux13.IN2
pb_out_data1[62] => Mux96.IN2
pb_out_data1[62] => Mux179.IN2
pb_out_data1[62] => Mux262.IN2
pb_out_data1[63] => Mux12.IN2
pb_out_data1[63] => Mux95.IN2
pb_out_data1[63] => Mux178.IN2
pb_out_data1[63] => Mux261.IN2
pb_out_pkt_route1[0] => Mux91.IN2
pb_out_pkt_route1[0] => Mux174.IN2
pb_out_pkt_route1[0] => Mux257.IN2
pb_out_pkt_route1[0] => Mux340.IN2
pb_out_pkt_route1[1] => Mux90.IN2
pb_out_pkt_route1[1] => Mux173.IN2
pb_out_pkt_route1[1] => Mux256.IN2
pb_out_pkt_route1[1] => Mux339.IN2
pb_out_pkt_route1[2] => Mux89.IN2
pb_out_pkt_route1[2] => Mux172.IN2
pb_out_pkt_route1[2] => Mux255.IN2
pb_out_pkt_route1[2] => Mux338.IN2
pb_out_pkt_route1[3] => Mux88.IN2
pb_out_pkt_route1[3] => Mux171.IN2
pb_out_pkt_route1[3] => Mux254.IN2
pb_out_pkt_route1[3] => Mux337.IN2
pb_out_pkt_route1[4] => Mux87.IN2
pb_out_pkt_route1[4] => Mux170.IN2
pb_out_pkt_route1[4] => Mux253.IN2
pb_out_pkt_route1[4] => Mux336.IN2
pb_out_pkt_route1[5] => Mux86.IN2
pb_out_pkt_route1[5] => Mux169.IN2
pb_out_pkt_route1[5] => Mux252.IN2
pb_out_pkt_route1[5] => Mux335.IN2
pb_out_pkt_route1[6] => Mux85.IN2
pb_out_pkt_route1[6] => Mux168.IN2
pb_out_pkt_route1[6] => Mux251.IN2
pb_out_pkt_route1[6] => Mux334.IN2
pb_out_pkt_route1[7] => Mux84.IN2
pb_out_pkt_route1[7] => Mux167.IN2
pb_out_pkt_route1[7] => Mux250.IN2
pb_out_pkt_route1[7] => Mux333.IN2
pb_out_pkt_route1[8] => Mux83.IN2
pb_out_pkt_route1[8] => Mux166.IN2
pb_out_pkt_route1[8] => Mux249.IN2
pb_out_pkt_route1[8] => Mux332.IN2
pb_out_pkt_route1[9] => Mux82.IN2
pb_out_pkt_route1[9] => Mux165.IN2
pb_out_pkt_route1[9] => Mux248.IN2
pb_out_pkt_route1[9] => Mux331.IN2
pb_out_pkt_route1[10] => Mux81.IN2
pb_out_pkt_route1[10] => Mux164.IN2
pb_out_pkt_route1[10] => Mux247.IN2
pb_out_pkt_route1[10] => Mux330.IN2
pb_out_pkt_route1[11] => Mux80.IN2
pb_out_pkt_route1[11] => Mux163.IN2
pb_out_pkt_route1[11] => Mux246.IN2
pb_out_pkt_route1[11] => Mux329.IN2
pb_out_pkt_route1[12] => Mux79.IN2
pb_out_pkt_route1[12] => Mux162.IN2
pb_out_pkt_route1[12] => Mux245.IN2
pb_out_pkt_route1[12] => Mux328.IN2
pb_out_pkt_route1[13] => Mux78.IN2
pb_out_pkt_route1[13] => Mux161.IN2
pb_out_pkt_route1[13] => Mux244.IN2
pb_out_pkt_route1[13] => Mux327.IN2
pb_out_pkt_route1[14] => Mux77.IN2
pb_out_pkt_route1[14] => Mux160.IN2
pb_out_pkt_route1[14] => Mux243.IN2
pb_out_pkt_route1[14] => Mux326.IN2
pb_out_pkt_route1[15] => Mux76.IN2
pb_out_pkt_route1[15] => Mux159.IN2
pb_out_pkt_route1[15] => Mux242.IN2
pb_out_pkt_route1[15] => Mux325.IN2
pb_out_wr1 => Mux92.IN2
pb_out_wr1 => Mux175.IN2
pb_out_wr1 => Mux258.IN2
pb_out_wr1 => Mux341.IN2
pb_out_wr1 => TRIG0[10].DATAIN
pb_out_req1 => Mux8.IN2
pb_out_req1 => Mux9.IN2
pb_out_req1 => Mux10.IN2
pb_out_req1 => Mux11.IN2
pb_out_req1 => TRIG0[11].DATAIN
pb_out_ack1 <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
pb_out_neighbor1[0] => Mux1.IN2
pb_out_neighbor1[0] => Mux3.IN2
pb_out_neighbor1[0] => Mux5.IN2
pb_out_neighbor1[0] => Mux7.IN2
pb_out_neighbor1[1] => Mux0.IN2
pb_out_neighbor1[1] => Mux2.IN2
pb_out_neighbor1[1] => Mux4.IN2
pb_out_neighbor1[1] => Mux6.IN2
pb_out_bop1 => Mux93.IN2
pb_out_bop1 => Mux176.IN2
pb_out_bop1 => Mux259.IN2
pb_out_bop1 => Mux342.IN2
pb_out_bop1 => TRIG0[13].DATAIN
pb_out_eop1 => Mux94.IN2
pb_out_eop1 => Mux177.IN2
pb_out_eop1 => Mux260.IN2
pb_out_eop1 => Mux343.IN2
pb_out_eop1 => TRIG0[14].DATAIN
pb_out_rdy1 <= pb_out_rdy1.DB_MAX_OUTPUT_PORT_TYPE
pb_out_data2[0] => Mux75.IN1
pb_out_data2[0] => Mux158.IN1
pb_out_data2[0] => Mux241.IN1
pb_out_data2[0] => Mux324.IN1
pb_out_data2[1] => Mux74.IN1
pb_out_data2[1] => Mux157.IN1
pb_out_data2[1] => Mux240.IN1
pb_out_data2[1] => Mux323.IN1
pb_out_data2[2] => Mux73.IN1
pb_out_data2[2] => Mux156.IN1
pb_out_data2[2] => Mux239.IN1
pb_out_data2[2] => Mux322.IN1
pb_out_data2[3] => Mux72.IN1
pb_out_data2[3] => Mux155.IN1
pb_out_data2[3] => Mux238.IN1
pb_out_data2[3] => Mux321.IN1
pb_out_data2[4] => Mux71.IN1
pb_out_data2[4] => Mux154.IN1
pb_out_data2[4] => Mux237.IN1
pb_out_data2[4] => Mux320.IN1
pb_out_data2[5] => Mux70.IN1
pb_out_data2[5] => Mux153.IN1
pb_out_data2[5] => Mux236.IN1
pb_out_data2[5] => Mux319.IN1
pb_out_data2[6] => Mux69.IN1
pb_out_data2[6] => Mux152.IN1
pb_out_data2[6] => Mux235.IN1
pb_out_data2[6] => Mux318.IN1
pb_out_data2[7] => Mux68.IN1
pb_out_data2[7] => Mux151.IN1
pb_out_data2[7] => Mux234.IN1
pb_out_data2[7] => Mux317.IN1
pb_out_data2[8] => Mux67.IN1
pb_out_data2[8] => Mux150.IN1
pb_out_data2[8] => Mux233.IN1
pb_out_data2[8] => Mux316.IN1
pb_out_data2[9] => Mux66.IN1
pb_out_data2[9] => Mux149.IN1
pb_out_data2[9] => Mux232.IN1
pb_out_data2[9] => Mux315.IN1
pb_out_data2[10] => Mux65.IN1
pb_out_data2[10] => Mux148.IN1
pb_out_data2[10] => Mux231.IN1
pb_out_data2[10] => Mux314.IN1
pb_out_data2[11] => Mux64.IN1
pb_out_data2[11] => Mux147.IN1
pb_out_data2[11] => Mux230.IN1
pb_out_data2[11] => Mux313.IN1
pb_out_data2[12] => Mux63.IN1
pb_out_data2[12] => Mux146.IN1
pb_out_data2[12] => Mux229.IN1
pb_out_data2[12] => Mux312.IN1
pb_out_data2[13] => Mux62.IN1
pb_out_data2[13] => Mux145.IN1
pb_out_data2[13] => Mux228.IN1
pb_out_data2[13] => Mux311.IN1
pb_out_data2[14] => Mux61.IN1
pb_out_data2[14] => Mux144.IN1
pb_out_data2[14] => Mux227.IN1
pb_out_data2[14] => Mux310.IN1
pb_out_data2[15] => Mux60.IN1
pb_out_data2[15] => Mux143.IN1
pb_out_data2[15] => Mux226.IN1
pb_out_data2[15] => Mux309.IN1
pb_out_data2[16] => Mux59.IN1
pb_out_data2[16] => Mux142.IN1
pb_out_data2[16] => Mux225.IN1
pb_out_data2[16] => Mux308.IN1
pb_out_data2[17] => Mux58.IN1
pb_out_data2[17] => Mux141.IN1
pb_out_data2[17] => Mux224.IN1
pb_out_data2[17] => Mux307.IN1
pb_out_data2[18] => Mux57.IN1
pb_out_data2[18] => Mux140.IN1
pb_out_data2[18] => Mux223.IN1
pb_out_data2[18] => Mux306.IN1
pb_out_data2[19] => Mux56.IN1
pb_out_data2[19] => Mux139.IN1
pb_out_data2[19] => Mux222.IN1
pb_out_data2[19] => Mux305.IN1
pb_out_data2[20] => Mux55.IN1
pb_out_data2[20] => Mux138.IN1
pb_out_data2[20] => Mux221.IN1
pb_out_data2[20] => Mux304.IN1
pb_out_data2[21] => Mux54.IN1
pb_out_data2[21] => Mux137.IN1
pb_out_data2[21] => Mux220.IN1
pb_out_data2[21] => Mux303.IN1
pb_out_data2[22] => Mux53.IN1
pb_out_data2[22] => Mux136.IN1
pb_out_data2[22] => Mux219.IN1
pb_out_data2[22] => Mux302.IN1
pb_out_data2[23] => Mux52.IN1
pb_out_data2[23] => Mux135.IN1
pb_out_data2[23] => Mux218.IN1
pb_out_data2[23] => Mux301.IN1
pb_out_data2[24] => Mux51.IN1
pb_out_data2[24] => Mux134.IN1
pb_out_data2[24] => Mux217.IN1
pb_out_data2[24] => Mux300.IN1
pb_out_data2[25] => Mux50.IN1
pb_out_data2[25] => Mux133.IN1
pb_out_data2[25] => Mux216.IN1
pb_out_data2[25] => Mux299.IN1
pb_out_data2[26] => Mux49.IN1
pb_out_data2[26] => Mux132.IN1
pb_out_data2[26] => Mux215.IN1
pb_out_data2[26] => Mux298.IN1
pb_out_data2[27] => Mux48.IN1
pb_out_data2[27] => Mux131.IN1
pb_out_data2[27] => Mux214.IN1
pb_out_data2[27] => Mux297.IN1
pb_out_data2[28] => Mux47.IN1
pb_out_data2[28] => Mux130.IN1
pb_out_data2[28] => Mux213.IN1
pb_out_data2[28] => Mux296.IN1
pb_out_data2[29] => Mux46.IN1
pb_out_data2[29] => Mux129.IN1
pb_out_data2[29] => Mux212.IN1
pb_out_data2[29] => Mux295.IN1
pb_out_data2[30] => Mux45.IN1
pb_out_data2[30] => Mux128.IN1
pb_out_data2[30] => Mux211.IN1
pb_out_data2[30] => Mux294.IN1
pb_out_data2[31] => Mux44.IN1
pb_out_data2[31] => Mux127.IN1
pb_out_data2[31] => Mux210.IN1
pb_out_data2[31] => Mux293.IN1
pb_out_data2[32] => Mux43.IN1
pb_out_data2[32] => Mux126.IN1
pb_out_data2[32] => Mux209.IN1
pb_out_data2[32] => Mux292.IN1
pb_out_data2[33] => Mux42.IN1
pb_out_data2[33] => Mux125.IN1
pb_out_data2[33] => Mux208.IN1
pb_out_data2[33] => Mux291.IN1
pb_out_data2[34] => Mux41.IN1
pb_out_data2[34] => Mux124.IN1
pb_out_data2[34] => Mux207.IN1
pb_out_data2[34] => Mux290.IN1
pb_out_data2[35] => Mux40.IN1
pb_out_data2[35] => Mux123.IN1
pb_out_data2[35] => Mux206.IN1
pb_out_data2[35] => Mux289.IN1
pb_out_data2[36] => Mux39.IN1
pb_out_data2[36] => Mux122.IN1
pb_out_data2[36] => Mux205.IN1
pb_out_data2[36] => Mux288.IN1
pb_out_data2[37] => Mux38.IN1
pb_out_data2[37] => Mux121.IN1
pb_out_data2[37] => Mux204.IN1
pb_out_data2[37] => Mux287.IN1
pb_out_data2[38] => Mux37.IN1
pb_out_data2[38] => Mux120.IN1
pb_out_data2[38] => Mux203.IN1
pb_out_data2[38] => Mux286.IN1
pb_out_data2[39] => Mux36.IN1
pb_out_data2[39] => Mux119.IN1
pb_out_data2[39] => Mux202.IN1
pb_out_data2[39] => Mux285.IN1
pb_out_data2[40] => Mux35.IN1
pb_out_data2[40] => Mux118.IN1
pb_out_data2[40] => Mux201.IN1
pb_out_data2[40] => Mux284.IN1
pb_out_data2[41] => Mux34.IN1
pb_out_data2[41] => Mux117.IN1
pb_out_data2[41] => Mux200.IN1
pb_out_data2[41] => Mux283.IN1
pb_out_data2[42] => Mux33.IN1
pb_out_data2[42] => Mux116.IN1
pb_out_data2[42] => Mux199.IN1
pb_out_data2[42] => Mux282.IN1
pb_out_data2[43] => Mux32.IN1
pb_out_data2[43] => Mux115.IN1
pb_out_data2[43] => Mux198.IN1
pb_out_data2[43] => Mux281.IN1
pb_out_data2[44] => Mux31.IN1
pb_out_data2[44] => Mux114.IN1
pb_out_data2[44] => Mux197.IN1
pb_out_data2[44] => Mux280.IN1
pb_out_data2[45] => Mux30.IN1
pb_out_data2[45] => Mux113.IN1
pb_out_data2[45] => Mux196.IN1
pb_out_data2[45] => Mux279.IN1
pb_out_data2[46] => Mux29.IN1
pb_out_data2[46] => Mux112.IN1
pb_out_data2[46] => Mux195.IN1
pb_out_data2[46] => Mux278.IN1
pb_out_data2[47] => Mux28.IN1
pb_out_data2[47] => Mux111.IN1
pb_out_data2[47] => Mux194.IN1
pb_out_data2[47] => Mux277.IN1
pb_out_data2[48] => Mux27.IN1
pb_out_data2[48] => Mux110.IN1
pb_out_data2[48] => Mux193.IN1
pb_out_data2[48] => Mux276.IN1
pb_out_data2[49] => Mux26.IN1
pb_out_data2[49] => Mux109.IN1
pb_out_data2[49] => Mux192.IN1
pb_out_data2[49] => Mux275.IN1
pb_out_data2[50] => Mux25.IN1
pb_out_data2[50] => Mux108.IN1
pb_out_data2[50] => Mux191.IN1
pb_out_data2[50] => Mux274.IN1
pb_out_data2[51] => Mux24.IN1
pb_out_data2[51] => Mux107.IN1
pb_out_data2[51] => Mux190.IN1
pb_out_data2[51] => Mux273.IN1
pb_out_data2[52] => Mux23.IN1
pb_out_data2[52] => Mux106.IN1
pb_out_data2[52] => Mux189.IN1
pb_out_data2[52] => Mux272.IN1
pb_out_data2[53] => Mux22.IN1
pb_out_data2[53] => Mux105.IN1
pb_out_data2[53] => Mux188.IN1
pb_out_data2[53] => Mux271.IN1
pb_out_data2[54] => Mux21.IN1
pb_out_data2[54] => Mux104.IN1
pb_out_data2[54] => Mux187.IN1
pb_out_data2[54] => Mux270.IN1
pb_out_data2[55] => Mux20.IN1
pb_out_data2[55] => Mux103.IN1
pb_out_data2[55] => Mux186.IN1
pb_out_data2[55] => Mux269.IN1
pb_out_data2[56] => Mux19.IN1
pb_out_data2[56] => Mux102.IN1
pb_out_data2[56] => Mux185.IN1
pb_out_data2[56] => Mux268.IN1
pb_out_data2[57] => Mux18.IN1
pb_out_data2[57] => Mux101.IN1
pb_out_data2[57] => Mux184.IN1
pb_out_data2[57] => Mux267.IN1
pb_out_data2[58] => Mux17.IN1
pb_out_data2[58] => Mux100.IN1
pb_out_data2[58] => Mux183.IN1
pb_out_data2[58] => Mux266.IN1
pb_out_data2[59] => Mux16.IN1
pb_out_data2[59] => Mux99.IN1
pb_out_data2[59] => Mux182.IN1
pb_out_data2[59] => Mux265.IN1
pb_out_data2[60] => Mux15.IN1
pb_out_data2[60] => Mux98.IN1
pb_out_data2[60] => Mux181.IN1
pb_out_data2[60] => Mux264.IN1
pb_out_data2[61] => Mux14.IN1
pb_out_data2[61] => Mux97.IN1
pb_out_data2[61] => Mux180.IN1
pb_out_data2[61] => Mux263.IN1
pb_out_data2[62] => Mux13.IN1
pb_out_data2[62] => Mux96.IN1
pb_out_data2[62] => Mux179.IN1
pb_out_data2[62] => Mux262.IN1
pb_out_data2[63] => Mux12.IN1
pb_out_data2[63] => Mux95.IN1
pb_out_data2[63] => Mux178.IN1
pb_out_data2[63] => Mux261.IN1
pb_out_pkt_route2[0] => Mux91.IN1
pb_out_pkt_route2[0] => Mux174.IN1
pb_out_pkt_route2[0] => Mux257.IN1
pb_out_pkt_route2[0] => Mux340.IN1
pb_out_pkt_route2[1] => Mux90.IN1
pb_out_pkt_route2[1] => Mux173.IN1
pb_out_pkt_route2[1] => Mux256.IN1
pb_out_pkt_route2[1] => Mux339.IN1
pb_out_pkt_route2[2] => Mux89.IN1
pb_out_pkt_route2[2] => Mux172.IN1
pb_out_pkt_route2[2] => Mux255.IN1
pb_out_pkt_route2[2] => Mux338.IN1
pb_out_pkt_route2[3] => Mux88.IN1
pb_out_pkt_route2[3] => Mux171.IN1
pb_out_pkt_route2[3] => Mux254.IN1
pb_out_pkt_route2[3] => Mux337.IN1
pb_out_pkt_route2[4] => Mux87.IN1
pb_out_pkt_route2[4] => Mux170.IN1
pb_out_pkt_route2[4] => Mux253.IN1
pb_out_pkt_route2[4] => Mux336.IN1
pb_out_pkt_route2[5] => Mux86.IN1
pb_out_pkt_route2[5] => Mux169.IN1
pb_out_pkt_route2[5] => Mux252.IN1
pb_out_pkt_route2[5] => Mux335.IN1
pb_out_pkt_route2[6] => Mux85.IN1
pb_out_pkt_route2[6] => Mux168.IN1
pb_out_pkt_route2[6] => Mux251.IN1
pb_out_pkt_route2[6] => Mux334.IN1
pb_out_pkt_route2[7] => Mux84.IN1
pb_out_pkt_route2[7] => Mux167.IN1
pb_out_pkt_route2[7] => Mux250.IN1
pb_out_pkt_route2[7] => Mux333.IN1
pb_out_pkt_route2[8] => Mux83.IN1
pb_out_pkt_route2[8] => Mux166.IN1
pb_out_pkt_route2[8] => Mux249.IN1
pb_out_pkt_route2[8] => Mux332.IN1
pb_out_pkt_route2[9] => Mux82.IN1
pb_out_pkt_route2[9] => Mux165.IN1
pb_out_pkt_route2[9] => Mux248.IN1
pb_out_pkt_route2[9] => Mux331.IN1
pb_out_pkt_route2[10] => Mux81.IN1
pb_out_pkt_route2[10] => Mux164.IN1
pb_out_pkt_route2[10] => Mux247.IN1
pb_out_pkt_route2[10] => Mux330.IN1
pb_out_pkt_route2[11] => Mux80.IN1
pb_out_pkt_route2[11] => Mux163.IN1
pb_out_pkt_route2[11] => Mux246.IN1
pb_out_pkt_route2[11] => Mux329.IN1
pb_out_pkt_route2[12] => Mux79.IN1
pb_out_pkt_route2[12] => Mux162.IN1
pb_out_pkt_route2[12] => Mux245.IN1
pb_out_pkt_route2[12] => Mux328.IN1
pb_out_pkt_route2[13] => Mux78.IN1
pb_out_pkt_route2[13] => Mux161.IN1
pb_out_pkt_route2[13] => Mux244.IN1
pb_out_pkt_route2[13] => Mux327.IN1
pb_out_pkt_route2[14] => Mux77.IN1
pb_out_pkt_route2[14] => Mux160.IN1
pb_out_pkt_route2[14] => Mux243.IN1
pb_out_pkt_route2[14] => Mux326.IN1
pb_out_pkt_route2[15] => Mux76.IN1
pb_out_pkt_route2[15] => Mux159.IN1
pb_out_pkt_route2[15] => Mux242.IN1
pb_out_pkt_route2[15] => Mux325.IN1
pb_out_wr2 => Mux92.IN1
pb_out_wr2 => Mux175.IN1
pb_out_wr2 => Mux258.IN1
pb_out_wr2 => Mux341.IN1
pb_out_wr2 => TRIG0[20].DATAIN
pb_out_req2 => Mux8.IN1
pb_out_req2 => Mux9.IN1
pb_out_req2 => Mux10.IN1
pb_out_req2 => Mux11.IN1
pb_out_req2 => TRIG0[21].DATAIN
pb_out_ack2 <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
pb_out_neighbor2[0] => Mux1.IN1
pb_out_neighbor2[0] => Mux3.IN1
pb_out_neighbor2[0] => Mux5.IN1
pb_out_neighbor2[0] => Mux7.IN1
pb_out_neighbor2[1] => Mux0.IN1
pb_out_neighbor2[1] => Mux2.IN1
pb_out_neighbor2[1] => Mux4.IN1
pb_out_neighbor2[1] => Mux6.IN1
pb_out_bop2 => Mux93.IN1
pb_out_bop2 => Mux176.IN1
pb_out_bop2 => Mux259.IN1
pb_out_bop2 => Mux342.IN1
pb_out_bop2 => TRIG0[23].DATAIN
pb_out_eop2 => Mux94.IN1
pb_out_eop2 => Mux177.IN1
pb_out_eop2 => Mux260.IN1
pb_out_eop2 => Mux343.IN1
pb_out_eop2 => TRIG0[24].DATAIN
pb_out_rdy2 <= pb_out_rdy2.DB_MAX_OUTPUT_PORT_TYPE
pb_out_data3[0] => Mux75.IN0
pb_out_data3[0] => Mux158.IN0
pb_out_data3[0] => Mux241.IN0
pb_out_data3[0] => Mux324.IN0
pb_out_data3[1] => Mux74.IN0
pb_out_data3[1] => Mux157.IN0
pb_out_data3[1] => Mux240.IN0
pb_out_data3[1] => Mux323.IN0
pb_out_data3[2] => Mux73.IN0
pb_out_data3[2] => Mux156.IN0
pb_out_data3[2] => Mux239.IN0
pb_out_data3[2] => Mux322.IN0
pb_out_data3[3] => Mux72.IN0
pb_out_data3[3] => Mux155.IN0
pb_out_data3[3] => Mux238.IN0
pb_out_data3[3] => Mux321.IN0
pb_out_data3[4] => Mux71.IN0
pb_out_data3[4] => Mux154.IN0
pb_out_data3[4] => Mux237.IN0
pb_out_data3[4] => Mux320.IN0
pb_out_data3[5] => Mux70.IN0
pb_out_data3[5] => Mux153.IN0
pb_out_data3[5] => Mux236.IN0
pb_out_data3[5] => Mux319.IN0
pb_out_data3[6] => Mux69.IN0
pb_out_data3[6] => Mux152.IN0
pb_out_data3[6] => Mux235.IN0
pb_out_data3[6] => Mux318.IN0
pb_out_data3[7] => Mux68.IN0
pb_out_data3[7] => Mux151.IN0
pb_out_data3[7] => Mux234.IN0
pb_out_data3[7] => Mux317.IN0
pb_out_data3[8] => Mux67.IN0
pb_out_data3[8] => Mux150.IN0
pb_out_data3[8] => Mux233.IN0
pb_out_data3[8] => Mux316.IN0
pb_out_data3[9] => Mux66.IN0
pb_out_data3[9] => Mux149.IN0
pb_out_data3[9] => Mux232.IN0
pb_out_data3[9] => Mux315.IN0
pb_out_data3[10] => Mux65.IN0
pb_out_data3[10] => Mux148.IN0
pb_out_data3[10] => Mux231.IN0
pb_out_data3[10] => Mux314.IN0
pb_out_data3[11] => Mux64.IN0
pb_out_data3[11] => Mux147.IN0
pb_out_data3[11] => Mux230.IN0
pb_out_data3[11] => Mux313.IN0
pb_out_data3[12] => Mux63.IN0
pb_out_data3[12] => Mux146.IN0
pb_out_data3[12] => Mux229.IN0
pb_out_data3[12] => Mux312.IN0
pb_out_data3[13] => Mux62.IN0
pb_out_data3[13] => Mux145.IN0
pb_out_data3[13] => Mux228.IN0
pb_out_data3[13] => Mux311.IN0
pb_out_data3[14] => Mux61.IN0
pb_out_data3[14] => Mux144.IN0
pb_out_data3[14] => Mux227.IN0
pb_out_data3[14] => Mux310.IN0
pb_out_data3[15] => Mux60.IN0
pb_out_data3[15] => Mux143.IN0
pb_out_data3[15] => Mux226.IN0
pb_out_data3[15] => Mux309.IN0
pb_out_data3[16] => Mux59.IN0
pb_out_data3[16] => Mux142.IN0
pb_out_data3[16] => Mux225.IN0
pb_out_data3[16] => Mux308.IN0
pb_out_data3[17] => Mux58.IN0
pb_out_data3[17] => Mux141.IN0
pb_out_data3[17] => Mux224.IN0
pb_out_data3[17] => Mux307.IN0
pb_out_data3[18] => Mux57.IN0
pb_out_data3[18] => Mux140.IN0
pb_out_data3[18] => Mux223.IN0
pb_out_data3[18] => Mux306.IN0
pb_out_data3[19] => Mux56.IN0
pb_out_data3[19] => Mux139.IN0
pb_out_data3[19] => Mux222.IN0
pb_out_data3[19] => Mux305.IN0
pb_out_data3[20] => Mux55.IN0
pb_out_data3[20] => Mux138.IN0
pb_out_data3[20] => Mux221.IN0
pb_out_data3[20] => Mux304.IN0
pb_out_data3[21] => Mux54.IN0
pb_out_data3[21] => Mux137.IN0
pb_out_data3[21] => Mux220.IN0
pb_out_data3[21] => Mux303.IN0
pb_out_data3[22] => Mux53.IN0
pb_out_data3[22] => Mux136.IN0
pb_out_data3[22] => Mux219.IN0
pb_out_data3[22] => Mux302.IN0
pb_out_data3[23] => Mux52.IN0
pb_out_data3[23] => Mux135.IN0
pb_out_data3[23] => Mux218.IN0
pb_out_data3[23] => Mux301.IN0
pb_out_data3[24] => Mux51.IN0
pb_out_data3[24] => Mux134.IN0
pb_out_data3[24] => Mux217.IN0
pb_out_data3[24] => Mux300.IN0
pb_out_data3[25] => Mux50.IN0
pb_out_data3[25] => Mux133.IN0
pb_out_data3[25] => Mux216.IN0
pb_out_data3[25] => Mux299.IN0
pb_out_data3[26] => Mux49.IN0
pb_out_data3[26] => Mux132.IN0
pb_out_data3[26] => Mux215.IN0
pb_out_data3[26] => Mux298.IN0
pb_out_data3[27] => Mux48.IN0
pb_out_data3[27] => Mux131.IN0
pb_out_data3[27] => Mux214.IN0
pb_out_data3[27] => Mux297.IN0
pb_out_data3[28] => Mux47.IN0
pb_out_data3[28] => Mux130.IN0
pb_out_data3[28] => Mux213.IN0
pb_out_data3[28] => Mux296.IN0
pb_out_data3[29] => Mux46.IN0
pb_out_data3[29] => Mux129.IN0
pb_out_data3[29] => Mux212.IN0
pb_out_data3[29] => Mux295.IN0
pb_out_data3[30] => Mux45.IN0
pb_out_data3[30] => Mux128.IN0
pb_out_data3[30] => Mux211.IN0
pb_out_data3[30] => Mux294.IN0
pb_out_data3[31] => Mux44.IN0
pb_out_data3[31] => Mux127.IN0
pb_out_data3[31] => Mux210.IN0
pb_out_data3[31] => Mux293.IN0
pb_out_data3[32] => Mux43.IN0
pb_out_data3[32] => Mux126.IN0
pb_out_data3[32] => Mux209.IN0
pb_out_data3[32] => Mux292.IN0
pb_out_data3[33] => Mux42.IN0
pb_out_data3[33] => Mux125.IN0
pb_out_data3[33] => Mux208.IN0
pb_out_data3[33] => Mux291.IN0
pb_out_data3[34] => Mux41.IN0
pb_out_data3[34] => Mux124.IN0
pb_out_data3[34] => Mux207.IN0
pb_out_data3[34] => Mux290.IN0
pb_out_data3[35] => Mux40.IN0
pb_out_data3[35] => Mux123.IN0
pb_out_data3[35] => Mux206.IN0
pb_out_data3[35] => Mux289.IN0
pb_out_data3[36] => Mux39.IN0
pb_out_data3[36] => Mux122.IN0
pb_out_data3[36] => Mux205.IN0
pb_out_data3[36] => Mux288.IN0
pb_out_data3[37] => Mux38.IN0
pb_out_data3[37] => Mux121.IN0
pb_out_data3[37] => Mux204.IN0
pb_out_data3[37] => Mux287.IN0
pb_out_data3[38] => Mux37.IN0
pb_out_data3[38] => Mux120.IN0
pb_out_data3[38] => Mux203.IN0
pb_out_data3[38] => Mux286.IN0
pb_out_data3[39] => Mux36.IN0
pb_out_data3[39] => Mux119.IN0
pb_out_data3[39] => Mux202.IN0
pb_out_data3[39] => Mux285.IN0
pb_out_data3[40] => Mux35.IN0
pb_out_data3[40] => Mux118.IN0
pb_out_data3[40] => Mux201.IN0
pb_out_data3[40] => Mux284.IN0
pb_out_data3[41] => Mux34.IN0
pb_out_data3[41] => Mux117.IN0
pb_out_data3[41] => Mux200.IN0
pb_out_data3[41] => Mux283.IN0
pb_out_data3[42] => Mux33.IN0
pb_out_data3[42] => Mux116.IN0
pb_out_data3[42] => Mux199.IN0
pb_out_data3[42] => Mux282.IN0
pb_out_data3[43] => Mux32.IN0
pb_out_data3[43] => Mux115.IN0
pb_out_data3[43] => Mux198.IN0
pb_out_data3[43] => Mux281.IN0
pb_out_data3[44] => Mux31.IN0
pb_out_data3[44] => Mux114.IN0
pb_out_data3[44] => Mux197.IN0
pb_out_data3[44] => Mux280.IN0
pb_out_data3[45] => Mux30.IN0
pb_out_data3[45] => Mux113.IN0
pb_out_data3[45] => Mux196.IN0
pb_out_data3[45] => Mux279.IN0
pb_out_data3[46] => Mux29.IN0
pb_out_data3[46] => Mux112.IN0
pb_out_data3[46] => Mux195.IN0
pb_out_data3[46] => Mux278.IN0
pb_out_data3[47] => Mux28.IN0
pb_out_data3[47] => Mux111.IN0
pb_out_data3[47] => Mux194.IN0
pb_out_data3[47] => Mux277.IN0
pb_out_data3[48] => Mux27.IN0
pb_out_data3[48] => Mux110.IN0
pb_out_data3[48] => Mux193.IN0
pb_out_data3[48] => Mux276.IN0
pb_out_data3[49] => Mux26.IN0
pb_out_data3[49] => Mux109.IN0
pb_out_data3[49] => Mux192.IN0
pb_out_data3[49] => Mux275.IN0
pb_out_data3[50] => Mux25.IN0
pb_out_data3[50] => Mux108.IN0
pb_out_data3[50] => Mux191.IN0
pb_out_data3[50] => Mux274.IN0
pb_out_data3[51] => Mux24.IN0
pb_out_data3[51] => Mux107.IN0
pb_out_data3[51] => Mux190.IN0
pb_out_data3[51] => Mux273.IN0
pb_out_data3[52] => Mux23.IN0
pb_out_data3[52] => Mux106.IN0
pb_out_data3[52] => Mux189.IN0
pb_out_data3[52] => Mux272.IN0
pb_out_data3[53] => Mux22.IN0
pb_out_data3[53] => Mux105.IN0
pb_out_data3[53] => Mux188.IN0
pb_out_data3[53] => Mux271.IN0
pb_out_data3[54] => Mux21.IN0
pb_out_data3[54] => Mux104.IN0
pb_out_data3[54] => Mux187.IN0
pb_out_data3[54] => Mux270.IN0
pb_out_data3[55] => Mux20.IN0
pb_out_data3[55] => Mux103.IN0
pb_out_data3[55] => Mux186.IN0
pb_out_data3[55] => Mux269.IN0
pb_out_data3[56] => Mux19.IN0
pb_out_data3[56] => Mux102.IN0
pb_out_data3[56] => Mux185.IN0
pb_out_data3[56] => Mux268.IN0
pb_out_data3[57] => Mux18.IN0
pb_out_data3[57] => Mux101.IN0
pb_out_data3[57] => Mux184.IN0
pb_out_data3[57] => Mux267.IN0
pb_out_data3[58] => Mux17.IN0
pb_out_data3[58] => Mux100.IN0
pb_out_data3[58] => Mux183.IN0
pb_out_data3[58] => Mux266.IN0
pb_out_data3[59] => Mux16.IN0
pb_out_data3[59] => Mux99.IN0
pb_out_data3[59] => Mux182.IN0
pb_out_data3[59] => Mux265.IN0
pb_out_data3[60] => Mux15.IN0
pb_out_data3[60] => Mux98.IN0
pb_out_data3[60] => Mux181.IN0
pb_out_data3[60] => Mux264.IN0
pb_out_data3[61] => Mux14.IN0
pb_out_data3[61] => Mux97.IN0
pb_out_data3[61] => Mux180.IN0
pb_out_data3[61] => Mux263.IN0
pb_out_data3[62] => Mux13.IN0
pb_out_data3[62] => Mux96.IN0
pb_out_data3[62] => Mux179.IN0
pb_out_data3[62] => Mux262.IN0
pb_out_data3[63] => Mux12.IN0
pb_out_data3[63] => Mux95.IN0
pb_out_data3[63] => Mux178.IN0
pb_out_data3[63] => Mux261.IN0
pb_out_pkt_route3[0] => Mux91.IN0
pb_out_pkt_route3[0] => Mux174.IN0
pb_out_pkt_route3[0] => Mux257.IN0
pb_out_pkt_route3[0] => Mux340.IN0
pb_out_pkt_route3[1] => Mux90.IN0
pb_out_pkt_route3[1] => Mux173.IN0
pb_out_pkt_route3[1] => Mux256.IN0
pb_out_pkt_route3[1] => Mux339.IN0
pb_out_pkt_route3[2] => Mux89.IN0
pb_out_pkt_route3[2] => Mux172.IN0
pb_out_pkt_route3[2] => Mux255.IN0
pb_out_pkt_route3[2] => Mux338.IN0
pb_out_pkt_route3[3] => Mux88.IN0
pb_out_pkt_route3[3] => Mux171.IN0
pb_out_pkt_route3[3] => Mux254.IN0
pb_out_pkt_route3[3] => Mux337.IN0
pb_out_pkt_route3[4] => Mux87.IN0
pb_out_pkt_route3[4] => Mux170.IN0
pb_out_pkt_route3[4] => Mux253.IN0
pb_out_pkt_route3[4] => Mux336.IN0
pb_out_pkt_route3[5] => Mux86.IN0
pb_out_pkt_route3[5] => Mux169.IN0
pb_out_pkt_route3[5] => Mux252.IN0
pb_out_pkt_route3[5] => Mux335.IN0
pb_out_pkt_route3[6] => Mux85.IN0
pb_out_pkt_route3[6] => Mux168.IN0
pb_out_pkt_route3[6] => Mux251.IN0
pb_out_pkt_route3[6] => Mux334.IN0
pb_out_pkt_route3[7] => Mux84.IN0
pb_out_pkt_route3[7] => Mux167.IN0
pb_out_pkt_route3[7] => Mux250.IN0
pb_out_pkt_route3[7] => Mux333.IN0
pb_out_pkt_route3[8] => Mux83.IN0
pb_out_pkt_route3[8] => Mux166.IN0
pb_out_pkt_route3[8] => Mux249.IN0
pb_out_pkt_route3[8] => Mux332.IN0
pb_out_pkt_route3[9] => Mux82.IN0
pb_out_pkt_route3[9] => Mux165.IN0
pb_out_pkt_route3[9] => Mux248.IN0
pb_out_pkt_route3[9] => Mux331.IN0
pb_out_pkt_route3[10] => Mux81.IN0
pb_out_pkt_route3[10] => Mux164.IN0
pb_out_pkt_route3[10] => Mux247.IN0
pb_out_pkt_route3[10] => Mux330.IN0
pb_out_pkt_route3[11] => Mux80.IN0
pb_out_pkt_route3[11] => Mux163.IN0
pb_out_pkt_route3[11] => Mux246.IN0
pb_out_pkt_route3[11] => Mux329.IN0
pb_out_pkt_route3[12] => Mux79.IN0
pb_out_pkt_route3[12] => Mux162.IN0
pb_out_pkt_route3[12] => Mux245.IN0
pb_out_pkt_route3[12] => Mux328.IN0
pb_out_pkt_route3[13] => Mux78.IN0
pb_out_pkt_route3[13] => Mux161.IN0
pb_out_pkt_route3[13] => Mux244.IN0
pb_out_pkt_route3[13] => Mux327.IN0
pb_out_pkt_route3[14] => Mux77.IN0
pb_out_pkt_route3[14] => Mux160.IN0
pb_out_pkt_route3[14] => Mux243.IN0
pb_out_pkt_route3[14] => Mux326.IN0
pb_out_pkt_route3[15] => Mux76.IN0
pb_out_pkt_route3[15] => Mux159.IN0
pb_out_pkt_route3[15] => Mux242.IN0
pb_out_pkt_route3[15] => Mux325.IN0
pb_out_wr3 => Mux92.IN0
pb_out_wr3 => Mux175.IN0
pb_out_wr3 => Mux258.IN0
pb_out_wr3 => Mux341.IN0
pb_out_wr3 => TRIG0[30].DATAIN
pb_out_req3 => Mux8.IN0
pb_out_req3 => Mux9.IN0
pb_out_req3 => Mux10.IN0
pb_out_req3 => Mux11.IN0
pb_out_req3 => TRIG0[31].DATAIN
pb_out_ack3 <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
pb_out_neighbor3[0] => Mux1.IN0
pb_out_neighbor3[0] => Mux3.IN0
pb_out_neighbor3[0] => Mux5.IN0
pb_out_neighbor3[0] => Mux7.IN0
pb_out_neighbor3[1] => Mux0.IN0
pb_out_neighbor3[1] => Mux2.IN0
pb_out_neighbor3[1] => Mux4.IN0
pb_out_neighbor3[1] => Mux6.IN0
pb_out_bop3 => Mux93.IN0
pb_out_bop3 => Mux176.IN0
pb_out_bop3 => Mux259.IN0
pb_out_bop3 => Mux342.IN0
pb_out_bop3 => TRIG0[33].DATAIN
pb_out_eop3 => Mux94.IN0
pb_out_eop3 => Mux177.IN0
pb_out_eop3 => Mux260.IN0
pb_out_eop3 => Mux343.IN0
pb_out_eop3 => TRIG0[34].DATAIN
pb_out_rdy3 <= pb_out_rdy3.DB_MAX_OUTPUT_PORT_TYPE
out_data0[0] <= out_data0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[1] <= out_data0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[2] <= out_data0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[3] <= out_data0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[4] <= out_data0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[5] <= out_data0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[6] <= out_data0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[7] <= out_data0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[8] <= out_data0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[9] <= out_data0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[10] <= out_data0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[11] <= out_data0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[12] <= out_data0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[13] <= out_data0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[14] <= out_data0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[15] <= out_data0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[16] <= out_data0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[17] <= out_data0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[18] <= out_data0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[19] <= out_data0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[20] <= out_data0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[21] <= out_data0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[22] <= out_data0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[23] <= out_data0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[24] <= out_data0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[25] <= out_data0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[26] <= out_data0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[27] <= out_data0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[28] <= out_data0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[29] <= out_data0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[30] <= out_data0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[31] <= out_data0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[32] <= out_data0[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[33] <= out_data0[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[34] <= out_data0[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[35] <= out_data0[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[36] <= out_data0[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[37] <= out_data0[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[38] <= out_data0[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[39] <= out_data0[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[40] <= out_data0[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[41] <= out_data0[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[42] <= out_data0[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[43] <= out_data0[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[44] <= out_data0[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[45] <= out_data0[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[46] <= out_data0[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[47] <= out_data0[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[48] <= out_data0[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[49] <= out_data0[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[50] <= out_data0[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[51] <= out_data0[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[52] <= out_data0[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[53] <= out_data0[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[54] <= out_data0[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[55] <= out_data0[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[56] <= out_data0[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[57] <= out_data0[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[58] <= out_data0[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[59] <= out_data0[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[60] <= out_data0[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[61] <= out_data0[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[62] <= out_data0[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data0[63] <= out_data0[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route0[0] <= out_pkt_route0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route0[1] <= out_pkt_route0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route0[2] <= out_pkt_route0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route0[3] <= out_pkt_route0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route0[4] <= out_pkt_route0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route0[5] <= out_pkt_route0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route0[6] <= out_pkt_route0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route0[7] <= out_pkt_route0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route0[8] <= out_pkt_route0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route0[9] <= out_pkt_route0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route0[10] <= out_pkt_route0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route0[11] <= out_pkt_route0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route0[12] <= out_pkt_route0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route0[13] <= out_pkt_route0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route0[14] <= out_pkt_route0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route0[15] <= out_pkt_route0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_wr0 <= out_wr0~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_req0 <= out_req0.DB_MAX_OUTPUT_PORT_TYPE
out_ack0 => os_state_next0.OUTPUTSELECT
out_ack0 => os_state_next0.OUTPUTSELECT
out_ack0 => os_state_next0.OUTPUTSELECT
out_ack0 => os_state_next0.OUTPUTSELECT
out_ack0 => os_state_next0.OUTPUTSELECT
out_ack0 => os_state_next0.OUTPUTSELECT
out_ack0 => os_state_next0.OUTPUTSELECT
out_ack0 => os_state_next0.OUTPUTSELECT
out_ack0 => os_state_next0.OUTPUTSELECT
out_ack0 => os_state_next0.OUTPUTSELECT
out_ack0 => os_state_next0.OUTPUTSELECT
out_ack0 => os_state_next0.OUTPUTSELECT
out_bop0 <= out_bop0~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop0 <= out_eop0~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_rdy0 => pb_out_rdy0.DATAB
out_rdy0 => pb_out_rdy1.DATAB
out_rdy0 => pb_out_rdy2.DATAB
out_rdy0 => pb_out_rdy3.DATAB
out_data1[0] <= out_data1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[1] <= out_data1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[2] <= out_data1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[3] <= out_data1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[4] <= out_data1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[5] <= out_data1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[6] <= out_data1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[7] <= out_data1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[8] <= out_data1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[9] <= out_data1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[10] <= out_data1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[11] <= out_data1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[12] <= out_data1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[13] <= out_data1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[14] <= out_data1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[15] <= out_data1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[16] <= out_data1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[17] <= out_data1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[18] <= out_data1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[19] <= out_data1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[20] <= out_data1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[21] <= out_data1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[22] <= out_data1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[23] <= out_data1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[24] <= out_data1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[25] <= out_data1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[26] <= out_data1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[27] <= out_data1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[28] <= out_data1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[29] <= out_data1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[30] <= out_data1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[31] <= out_data1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[32] <= out_data1[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[33] <= out_data1[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[34] <= out_data1[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[35] <= out_data1[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[36] <= out_data1[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[37] <= out_data1[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[38] <= out_data1[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[39] <= out_data1[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[40] <= out_data1[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[41] <= out_data1[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[42] <= out_data1[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[43] <= out_data1[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[44] <= out_data1[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[45] <= out_data1[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[46] <= out_data1[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[47] <= out_data1[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[48] <= out_data1[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[49] <= out_data1[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[50] <= out_data1[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[51] <= out_data1[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[52] <= out_data1[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[53] <= out_data1[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[54] <= out_data1[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[55] <= out_data1[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[56] <= out_data1[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[57] <= out_data1[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[58] <= out_data1[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[59] <= out_data1[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[60] <= out_data1[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[61] <= out_data1[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[62] <= out_data1[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data1[63] <= out_data1[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route1[0] <= out_pkt_route1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route1[1] <= out_pkt_route1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route1[2] <= out_pkt_route1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route1[3] <= out_pkt_route1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route1[4] <= out_pkt_route1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route1[5] <= out_pkt_route1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route1[6] <= out_pkt_route1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route1[7] <= out_pkt_route1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route1[8] <= out_pkt_route1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route1[9] <= out_pkt_route1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route1[10] <= out_pkt_route1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route1[11] <= out_pkt_route1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route1[12] <= out_pkt_route1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route1[13] <= out_pkt_route1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route1[14] <= out_pkt_route1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route1[15] <= out_pkt_route1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_wr1 <= out_wr1~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_req1 <= out_req1.DB_MAX_OUTPUT_PORT_TYPE
out_ack1 => os_state_next1.OUTPUTSELECT
out_ack1 => os_state_next1.OUTPUTSELECT
out_ack1 => os_state_next1.OUTPUTSELECT
out_ack1 => os_state_next1.OUTPUTSELECT
out_ack1 => os_state_next1.OUTPUTSELECT
out_ack1 => os_state_next1.OUTPUTSELECT
out_ack1 => pb_out_ack.OUTPUTSELECT
out_ack1 => pb_out_ack.OUTPUTSELECT
out_ack1 => pb_out_ack.OUTPUTSELECT
out_ack1 => pb_out_ack.OUTPUTSELECT
out_ack1 => os_state_next1.OUTPUTSELECT
out_ack1 => os_state_next1.OUTPUTSELECT
out_ack1 => os_state_next1.OUTPUTSELECT
out_ack1 => os_state_next1.OUTPUTSELECT
out_ack1 => os_state_next1.OUTPUTSELECT
out_ack1 => os_state_next1.OUTPUTSELECT
out_bop1 <= out_bop1~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop1 <= out_eop1~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_rdy1 => pb_out_rdy0.DATAB
out_rdy1 => pb_out_rdy1.DATAB
out_rdy1 => pb_out_rdy2.DATAB
out_rdy1 => pb_out_rdy3.DATAB
out_data2[0] <= out_data2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[1] <= out_data2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[2] <= out_data2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[3] <= out_data2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[4] <= out_data2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[5] <= out_data2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[6] <= out_data2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[7] <= out_data2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[8] <= out_data2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[9] <= out_data2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[10] <= out_data2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[11] <= out_data2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[12] <= out_data2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[13] <= out_data2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[14] <= out_data2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[15] <= out_data2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[16] <= out_data2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[17] <= out_data2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[18] <= out_data2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[19] <= out_data2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[20] <= out_data2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[21] <= out_data2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[22] <= out_data2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[23] <= out_data2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[24] <= out_data2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[25] <= out_data2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[26] <= out_data2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[27] <= out_data2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[28] <= out_data2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[29] <= out_data2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[30] <= out_data2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[31] <= out_data2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[32] <= out_data2[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[33] <= out_data2[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[34] <= out_data2[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[35] <= out_data2[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[36] <= out_data2[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[37] <= out_data2[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[38] <= out_data2[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[39] <= out_data2[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[40] <= out_data2[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[41] <= out_data2[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[42] <= out_data2[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[43] <= out_data2[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[44] <= out_data2[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[45] <= out_data2[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[46] <= out_data2[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[47] <= out_data2[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[48] <= out_data2[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[49] <= out_data2[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[50] <= out_data2[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[51] <= out_data2[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[52] <= out_data2[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[53] <= out_data2[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[54] <= out_data2[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[55] <= out_data2[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[56] <= out_data2[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[57] <= out_data2[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[58] <= out_data2[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[59] <= out_data2[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[60] <= out_data2[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[61] <= out_data2[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[62] <= out_data2[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data2[63] <= out_data2[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route2[0] <= out_pkt_route2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route2[1] <= out_pkt_route2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route2[2] <= out_pkt_route2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route2[3] <= out_pkt_route2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route2[4] <= out_pkt_route2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route2[5] <= out_pkt_route2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route2[6] <= out_pkt_route2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route2[7] <= out_pkt_route2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route2[8] <= out_pkt_route2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route2[9] <= out_pkt_route2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route2[10] <= out_pkt_route2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route2[11] <= out_pkt_route2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route2[12] <= out_pkt_route2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route2[13] <= out_pkt_route2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route2[14] <= out_pkt_route2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route2[15] <= out_pkt_route2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_wr2 <= out_wr2~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_req2 <= out_req2.DB_MAX_OUTPUT_PORT_TYPE
out_ack2 => os_state_next2.OUTPUTSELECT
out_ack2 => os_state_next2.OUTPUTSELECT
out_ack2 => os_state_next2.OUTPUTSELECT
out_ack2 => os_state_next2.OUTPUTSELECT
out_ack2 => os_state_next2.OUTPUTSELECT
out_ack2 => os_state_next2.OUTPUTSELECT
out_ack2 => pb_out_ack.OUTPUTSELECT
out_ack2 => pb_out_ack.OUTPUTSELECT
out_ack2 => pb_out_ack.OUTPUTSELECT
out_ack2 => pb_out_ack.OUTPUTSELECT
out_ack2 => os_state_next2.OUTPUTSELECT
out_ack2 => os_state_next2.OUTPUTSELECT
out_ack2 => os_state_next2.OUTPUTSELECT
out_ack2 => os_state_next2.OUTPUTSELECT
out_ack2 => os_state_next2.OUTPUTSELECT
out_ack2 => os_state_next2.OUTPUTSELECT
out_bop2 <= out_bop2~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop2 <= out_eop2~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_rdy2 => pb_out_rdy0.DATAB
out_rdy2 => pb_out_rdy1.DATAB
out_rdy2 => pb_out_rdy2.DATAB
out_rdy2 => pb_out_rdy3.DATAB
out_data3[0] <= out_data3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[1] <= out_data3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[2] <= out_data3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[3] <= out_data3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[4] <= out_data3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[5] <= out_data3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[6] <= out_data3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[7] <= out_data3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[8] <= out_data3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[9] <= out_data3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[10] <= out_data3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[11] <= out_data3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[12] <= out_data3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[13] <= out_data3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[14] <= out_data3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[15] <= out_data3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[16] <= out_data3[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[17] <= out_data3[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[18] <= out_data3[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[19] <= out_data3[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[20] <= out_data3[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[21] <= out_data3[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[22] <= out_data3[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[23] <= out_data3[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[24] <= out_data3[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[25] <= out_data3[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[26] <= out_data3[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[27] <= out_data3[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[28] <= out_data3[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[29] <= out_data3[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[30] <= out_data3[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[31] <= out_data3[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[32] <= out_data3[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[33] <= out_data3[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[34] <= out_data3[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[35] <= out_data3[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[36] <= out_data3[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[37] <= out_data3[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[38] <= out_data3[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[39] <= out_data3[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[40] <= out_data3[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[41] <= out_data3[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[42] <= out_data3[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[43] <= out_data3[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[44] <= out_data3[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[45] <= out_data3[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[46] <= out_data3[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[47] <= out_data3[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[48] <= out_data3[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[49] <= out_data3[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[50] <= out_data3[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[51] <= out_data3[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[52] <= out_data3[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[53] <= out_data3[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[54] <= out_data3[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[55] <= out_data3[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[56] <= out_data3[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[57] <= out_data3[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[58] <= out_data3[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[59] <= out_data3[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[60] <= out_data3[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[61] <= out_data3[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[62] <= out_data3[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data3[63] <= out_data3[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route3[0] <= out_pkt_route3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route3[1] <= out_pkt_route3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route3[2] <= out_pkt_route3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route3[3] <= out_pkt_route3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route3[4] <= out_pkt_route3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route3[5] <= out_pkt_route3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route3[6] <= out_pkt_route3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route3[7] <= out_pkt_route3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route3[8] <= out_pkt_route3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route3[9] <= out_pkt_route3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route3[10] <= out_pkt_route3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route3[11] <= out_pkt_route3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route3[12] <= out_pkt_route3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route3[13] <= out_pkt_route3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route3[14] <= out_pkt_route3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route3[15] <= out_pkt_route3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_wr3 <= out_wr3~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_req3 <= out_req3.DB_MAX_OUTPUT_PORT_TYPE
out_ack3 => os_state_next3.OUTPUTSELECT
out_ack3 => os_state_next3.OUTPUTSELECT
out_ack3 => os_state_next3.OUTPUTSELECT
out_ack3 => os_state_next3.OUTPUTSELECT
out_ack3 => os_state_next3.OUTPUTSELECT
out_ack3 => os_state_next3.OUTPUTSELECT
out_ack3 => TRIG0[42].DATAIN
out_ack3 => pb_out_ack.OUTPUTSELECT
out_ack3 => pb_out_ack.OUTPUTSELECT
out_ack3 => pb_out_ack.OUTPUTSELECT
out_ack3 => pb_out_ack.OUTPUTSELECT
out_ack3 => os_state_next3.OUTPUTSELECT
out_ack3 => os_state_next3.OUTPUTSELECT
out_ack3 => os_state_next3.OUTPUTSELECT
out_ack3 => os_state_next3.OUTPUTSELECT
out_ack3 => os_state_next3.OUTPUTSELECT
out_ack3 => os_state_next3.OUTPUTSELECT
out_bop3 <= out_bop3~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop3 <= out_eop3~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_rdy3 => pb_out_rdy0.DATAB
out_rdy3 => pb_out_rdy1.DATAB
out_rdy3 => pb_out_rdy2.DATAB
out_rdy3 => pb_out_rdy3.DATAB
out_rdy3 => TRIG0[45].DATAIN


|np_core|ppu:ppu|packet_buffer:pb0
clk => clk.IN2
reset => reset.IN2
TRIG0[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[34] <= in_data[34].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[35] <= in_data[35].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[36] <= in_data[36].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[37] <= in_data[37].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[38] <= in_data[38].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[39] <= in_data[39].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[40] <= in_data[40].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[41] <= in_data[41].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[42] <= in_data[42].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[43] <= in_data[43].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[44] <= in_data[44].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[45] <= in_data[45].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[46] <= in_data[46].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[47] <= in_data[47].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[48] <= in_data[48].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[49] <= in_data[49].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[50] <= in_data[50].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[51] <= in_data[51].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[52] <= in_data[52].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[53] <= in_data[53].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[54] <= in_data[54].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[55] <= in_data[55].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[56] <= in_data[56].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[57] <= in_data[57].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[58] <= in_data[58].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[59] <= in_data[59].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[60] <= in_data[60].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[61] <= in_data[61].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[62] <= in_data[62].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[63] <= in_data[63].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[64] <= in_pkt_route[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[65] <= in_pkt_route[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[66] <= in_pkt_route[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[67] <= in_pkt_route[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[68] <= in_pkt_route[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[69] <= in_pkt_route[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[70] <= in_pkt_route[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[71] <= in_pkt_route[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[72] <= in_pkt_route[8].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[73] <= in_pkt_route[9].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[74] <= in_pkt_route[10].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[75] <= in_pkt_route[11].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[76] <= in_pkt_route[12].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[77] <= in_pkt_route[13].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[78] <= in_pkt_route[14].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[79] <= in_pkt_route[15].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[80] <= TRIG0[80].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[81] <= in_empty.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[82] <= in_req.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[83] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[84] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[85] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[86] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[87] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[88] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[89] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[90] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[91] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[92] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[93] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[94] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[95] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[96] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[97] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[98] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[99] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[100] <= out_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[101] <= out_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[102] <= out_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[103] <= out_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[104] <= out_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[105] <= out_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[106] <= out_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[107] <= out_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[108] <= out_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[109] <= out_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[110] <= out_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[111] <= out_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[112] <= out_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[113] <= out_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[114] <= out_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[115] <= out_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[116] <= out_data[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[117] <= out_data[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[118] <= out_data[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[119] <= out_data[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[120] <= out_data[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[121] <= out_data[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[122] <= out_data[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[123] <= out_data[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[124] <= out_data[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[125] <= out_data[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[126] <= out_data[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[127] <= out_data[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[128] <= out_data[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[129] <= out_data[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[130] <= out_data[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[131] <= out_data[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[132] <= out_data[48]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[133] <= out_data[49]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[134] <= out_data[50]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[135] <= out_data[51]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[136] <= out_data[52]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[137] <= out_data[53]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[138] <= out_data[54]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[139] <= out_data[55]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[140] <= out_data[56]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[141] <= out_data[57]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[142] <= out_data[58]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[143] <= out_data[59]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[144] <= out_data[60]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[145] <= out_data[61]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[146] <= out_data[62]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[147] <= out_data[63]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[148] <= out_pkt_route[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[149] <= out_pkt_route[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[150] <= out_pkt_route[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[151] <= out_pkt_route[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[152] <= out_pkt_route[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[153] <= out_pkt_route[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[154] <= out_pkt_route[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[155] <= out_pkt_route[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[156] <= out_pkt_route[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[157] <= out_pkt_route[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[158] <= out_pkt_route[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[159] <= out_pkt_route[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[160] <= out_pkt_route[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[161] <= out_pkt_route[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[162] <= out_pkt_route[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[163] <= out_pkt_route[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[164] <= out_wr.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[165] <= out_req.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[166] <= out_ack.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[167] <= out_neighbor[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[168] <= out_neighbor[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[169] <= out_bop$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[170] <= out_eop$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[171] <= out_rdy.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[172] <= dia[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[173] <= dia[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[174] <= dia[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[175] <= dia[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[176] <= RAM16_s36_s36_altera:pm.q_a
TRIG0[177] <= RAM16_s36_s36_altera:pm.q_a
TRIG0[178] <= RAM16_s36_s36_altera:pm.q_a
TRIG0[179] <= RAM16_s36_s36_altera:pm.q_a
TRIG0[180] <= proc_addr[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[181] <= proc_addr[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[182] <= proc_addr[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[183] <= proc_addr[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[184] <= proc_addr[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[185] <= proc_addr[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[186] <= proc_addr[8].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[187] <= proc_addr[9].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[188] <= proc_addr[10].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[189] <= proc_we.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[190] <= proc_req.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[191] <= proc_done.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[192] <= <GND>
TRIG0[193] <= <GND>
TRIG0[194] <= <GND>
TRIG0[195] <= <GND>
TRIG0[196] <= <GND>
TRIG0[197] <= <GND>
TRIG0[198] <= <GND>
TRIG0[199] <= <GND>
TRIG0[200] <= pkt_len[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[201] <= pkt_len[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[202] <= pkt_len[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[203] <= pkt_len[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[204] <= pkt_len[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[205] <= pkt_len[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[206] <= pkt_len[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[207] <= pkt_len[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[208] <= <GND>
TRIG0[209] <= <GND>
TRIG0[210] <= send_len[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[211] <= send_len[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[212] <= send_len[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[213] <= send_len[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[214] <= send_len[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[215] <= send_len[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[216] <= send_len[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[217] <= send_len[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[218] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[219] <= TRIG0[219].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[220] <= TRIG0[220].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[221] <= <GND>
TRIG0[222] <= <GND>
TRIG0[223] <= <GND>
TRIG0[224] <= <GND>
TRIG0[225] <= <GND>
TRIG0[226] <= <GND>
TRIG0[227] <= <GND>
TRIG0[228] <= <GND>
TRIG0[229] <= <GND>
TRIG0[230] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[231] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[232] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[233] <= <GND>
TRIG0[234] <= <GND>
TRIG0[235] <= <GND>
TRIG0[236] <= <GND>
TRIG0[237] <= <GND>
TRIG0[238] <= <GND>
TRIG0[239] <= <GND>
in_data[0] => dib.DATAB
in_data[0] => TRIG0[0].DATAIN
in_data[1] => dib.DATAB
in_data[1] => TRIG0[1].DATAIN
in_data[2] => dib.DATAB
in_data[2] => TRIG0[2].DATAIN
in_data[3] => dib.DATAB
in_data[3] => TRIG0[3].DATAIN
in_data[4] => dib.DATAB
in_data[4] => TRIG0[4].DATAIN
in_data[5] => dib.DATAB
in_data[5] => TRIG0[5].DATAIN
in_data[6] => dib.DATAB
in_data[6] => TRIG0[6].DATAIN
in_data[7] => dib.DATAB
in_data[7] => TRIG0[7].DATAIN
in_data[8] => dib.DATAB
in_data[8] => TRIG0[8].DATAIN
in_data[9] => dib.DATAB
in_data[9] => TRIG0[9].DATAIN
in_data[10] => dib.DATAB
in_data[10] => TRIG0[10].DATAIN
in_data[11] => dib.DATAB
in_data[11] => TRIG0[11].DATAIN
in_data[12] => dib.DATAB
in_data[12] => TRIG0[12].DATAIN
in_data[13] => dib.DATAB
in_data[13] => TRIG0[13].DATAIN
in_data[14] => dib.DATAB
in_data[14] => TRIG0[14].DATAIN
in_data[15] => dib.DATAB
in_data[15] => TRIG0[15].DATAIN
in_data[16] => dib.DATAB
in_data[16] => TRIG0[16].DATAIN
in_data[17] => dib.DATAB
in_data[17] => TRIG0[17].DATAIN
in_data[18] => dib.DATAB
in_data[18] => TRIG0[18].DATAIN
in_data[19] => dib.DATAB
in_data[19] => TRIG0[19].DATAIN
in_data[20] => dib.DATAB
in_data[20] => TRIG0[20].DATAIN
in_data[21] => dib.DATAB
in_data[21] => TRIG0[21].DATAIN
in_data[22] => dib.DATAB
in_data[22] => TRIG0[22].DATAIN
in_data[23] => dib.DATAB
in_data[23] => TRIG0[23].DATAIN
in_data[24] => dib.DATAB
in_data[24] => TRIG0[24].DATAIN
in_data[25] => dib.DATAB
in_data[25] => TRIG0[25].DATAIN
in_data[26] => dib.DATAB
in_data[26] => TRIG0[26].DATAIN
in_data[27] => dib.DATAB
in_data[27] => TRIG0[27].DATAIN
in_data[28] => dib.DATAB
in_data[28] => TRIG0[28].DATAIN
in_data[29] => dib.DATAB
in_data[29] => TRIG0[29].DATAIN
in_data[30] => dib.DATAB
in_data[30] => TRIG0[30].DATAIN
in_data[31] => dib.DATAB
in_data[31] => TRIG0[31].DATAIN
in_data[32] => dia.DATAB
in_data[32] => TRIG0[32].DATAIN
in_data[33] => dia.DATAB
in_data[33] => TRIG0[33].DATAIN
in_data[34] => dia.DATAB
in_data[34] => TRIG0[34].DATAIN
in_data[35] => dia.DATAB
in_data[35] => TRIG0[35].DATAIN
in_data[36] => dia.DATAB
in_data[36] => TRIG0[36].DATAIN
in_data[37] => dia.DATAB
in_data[37] => TRIG0[37].DATAIN
in_data[38] => dia.DATAB
in_data[38] => TRIG0[38].DATAIN
in_data[39] => dia.DATAB
in_data[39] => TRIG0[39].DATAIN
in_data[40] => dia.DATAB
in_data[40] => TRIG0[40].DATAIN
in_data[41] => dia.DATAB
in_data[41] => TRIG0[41].DATAIN
in_data[42] => dia.DATAB
in_data[42] => TRIG0[42].DATAIN
in_data[43] => dia.DATAB
in_data[43] => TRIG0[43].DATAIN
in_data[44] => dia.DATAB
in_data[44] => TRIG0[44].DATAIN
in_data[45] => dia.DATAB
in_data[45] => TRIG0[45].DATAIN
in_data[46] => dia.DATAB
in_data[46] => TRIG0[46].DATAIN
in_data[47] => dia.DATAB
in_data[47] => TRIG0[47].DATAIN
in_data[48] => dia.DATAB
in_data[48] => TRIG0[48].DATAIN
in_data[49] => dia.DATAB
in_data[49] => TRIG0[49].DATAIN
in_data[50] => dia.DATAB
in_data[50] => TRIG0[50].DATAIN
in_data[51] => dia.DATAB
in_data[51] => TRIG0[51].DATAIN
in_data[52] => dia.DATAB
in_data[52] => TRIG0[52].DATAIN
in_data[53] => dia.DATAB
in_data[53] => TRIG0[53].DATAIN
in_data[54] => dia.DATAB
in_data[54] => TRIG0[54].DATAIN
in_data[55] => dia.DATAB
in_data[55] => TRIG0[55].DATAIN
in_data[56] => dia.DATAB
in_data[56] => TRIG0[56].DATAIN
in_data[57] => dia.DATAB
in_data[57] => TRIG0[57].DATAIN
in_data[58] => dia.DATAB
in_data[58] => TRIG0[58].DATAIN
in_data[59] => dia.DATAB
in_data[59] => TRIG0[59].DATAIN
in_data[60] => dia.DATAB
in_data[60] => TRIG0[60].DATAIN
in_data[61] => dia.DATAB
in_data[61] => TRIG0[61].DATAIN
in_data[62] => dia.DATAB
in_data[62] => TRIG0[62].DATAIN
in_data[63] => dia.DATAB
in_data[63] => TRIG0[63].DATAIN
in_pkt_route[0] => out_neighbor[0]$latch.DATAIN
in_pkt_route[0] => TRIG0[64].DATAIN
in_pkt_route[1] => out_neighbor[1]$latch.DATAIN
in_pkt_route[1] => TRIG0[65].DATAIN
in_pkt_route[2] => TRIG0[66].DATAIN
in_pkt_route[3] => out_pkt_route[0]$latch.DATAIN
in_pkt_route[3] => TRIG0[67].DATAIN
in_pkt_route[4] => out_pkt_route[1]$latch.DATAIN
in_pkt_route[4] => TRIG0[68].DATAIN
in_pkt_route[5] => out_pkt_route[2]$latch.DATAIN
in_pkt_route[5] => out_bypass$latch.DATAIN
in_pkt_route[5] => TRIG0[69].DATAIN
in_pkt_route[6] => out_pkt_route[3]$latch.DATAIN
in_pkt_route[6] => TRIG0[70].DATAIN
in_pkt_route[7] => out_pkt_route[4]$latch.DATAIN
in_pkt_route[7] => TRIG0[71].DATAIN
in_pkt_route[8] => out_pkt_route[5]$latch.DATAIN
in_pkt_route[8] => TRIG0[72].DATAIN
in_pkt_route[9] => out_pkt_route[6]$latch.DATAIN
in_pkt_route[9] => TRIG0[73].DATAIN
in_pkt_route[10] => out_pkt_route[7]$latch.DATAIN
in_pkt_route[10] => TRIG0[74].DATAIN
in_pkt_route[11] => out_pkt_route[8]$latch.DATAIN
in_pkt_route[11] => TRIG0[75].DATAIN
in_pkt_route[12] => out_pkt_route[9]$latch.DATAIN
in_pkt_route[12] => TRIG0[76].DATAIN
in_pkt_route[13] => out_pkt_route[10]$latch.DATAIN
in_pkt_route[13] => TRIG0[77].DATAIN
in_pkt_route[14] => out_pkt_route[11]$latch.DATAIN
in_pkt_route[14] => TRIG0[78].DATAIN
in_pkt_route[15] => out_pkt_route[12]$latch.DATAIN
in_pkt_route[15] => TRIG0[79].DATAIN
in_pkt_route[16] => out_pkt_route[13]$latch.DATAIN
in_pkt_route[17] => out_pkt_route[14]$latch.DATAIN
in_pkt_route[18] => out_pkt_route[15]$latch.DATAIN
in_pkt_route[19] => out_pkt_route[16]$latch.DATAIN
in_pkt_route[20] => out_pkt_route[17]$latch.DATAIN
in_pkt_route[21] => out_pkt_route[18]$latch.DATAIN
in_pkt_route[22] => out_pkt_route[19]$latch.DATAIN
in_pkt_route[23] => out_pkt_route[20]$latch.DATAIN
in_wr => TRIG0[80].IN1
in_empty <= in_empty.DB_MAX_OUTPUT_PORT_TYPE
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => Selector0.IN3
in_req => TRIG0[82].DATAIN
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => in_empty.DATAB
in_ack <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_data[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_data[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_data[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_data[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_data[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_data[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_data[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_data[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_data[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_data[48]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_data[49]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= out_data[50]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= out_data[51]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= out_data[52]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= out_data[53]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= out_data[54]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_data[55]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_data[56]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_data[57]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_data[58]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= out_data[59]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_data[60]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_data[61]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_data[62]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_data[63]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[0] <= out_pkt_route[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[1] <= out_pkt_route[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[2] <= out_pkt_route[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[3] <= out_pkt_route[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[4] <= out_pkt_route[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[5] <= out_pkt_route[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[6] <= out_pkt_route[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[7] <= out_pkt_route[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[8] <= out_pkt_route[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[9] <= out_pkt_route[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[10] <= out_pkt_route[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[11] <= out_pkt_route[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[12] <= out_pkt_route[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[13] <= out_pkt_route[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[14] <= out_pkt_route[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[15] <= out_pkt_route[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[16] <= out_pkt_route[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[17] <= out_pkt_route[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[18] <= out_pkt_route[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[19] <= out_pkt_route[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[20] <= out_pkt_route[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[21] <= <GND>
out_pkt_route[22] <= <GND>
out_pkt_route[23] <= <GND>
out_wr <= out_wr.DB_MAX_OUTPUT_PORT_TYPE
out_req <= out_req.DB_MAX_OUTPUT_PORT_TYPE
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => TRIG0[166].DATAIN
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_neighbor[0] <= out_neighbor[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_neighbor[1] <= out_neighbor[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_bop <= out_bop$latch.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop$latch.DB_MAX_OUTPUT_PORT_TYPE
out_rdy => out_wr.OUTPUTSELECT
out_rdy => always3.IN0
out_rdy => out_eop.IN1
out_rdy => TRIG0[171].DATAIN
out_bypass <= out_bypass$latch.DB_MAX_OUTPUT_PORT_TYPE
proc_addr[2] => addra.DATAB
proc_addr[2] => TRIG0[180].DATAIN
proc_addr[3] => addra.DATAB
proc_addr[3] => TRIG0[181].DATAIN
proc_addr[4] => addra.DATAB
proc_addr[4] => TRIG0[182].DATAIN
proc_addr[5] => addra.DATAB
proc_addr[5] => TRIG0[183].DATAIN
proc_addr[6] => addra.DATAB
proc_addr[6] => TRIG0[184].DATAIN
proc_addr[7] => addra.DATAB
proc_addr[7] => TRIG0[185].DATAIN
proc_addr[8] => addra.DATAB
proc_addr[8] => TRIG0[186].DATAIN
proc_addr[9] => addra.DATAB
proc_addr[9] => TRIG0[187].DATAIN
proc_addr[10] => addra.DATAB
proc_addr[10] => TRIG0[188].DATAIN
proc_data_in[0] => dia.DATAB
proc_data_in[1] => dia.DATAB
proc_data_in[2] => dia.DATAB
proc_data_in[3] => dia.DATAB
proc_data_in[4] => dia.DATAB
proc_data_in[5] => dia.DATAB
proc_data_in[6] => dia.DATAB
proc_data_in[7] => dia.DATAB
proc_data_in[8] => dia.DATAB
proc_data_in[9] => dia.DATAB
proc_data_in[10] => dia.DATAB
proc_data_in[11] => dia.DATAB
proc_data_in[12] => dia.DATAB
proc_data_in[13] => dia.DATAB
proc_data_in[14] => dia.DATAB
proc_data_in[15] => dia.DATAB
proc_data_in[16] => dia.DATAB
proc_data_in[17] => dia.DATAB
proc_data_in[18] => dia.DATAB
proc_data_in[19] => dia.DATAB
proc_data_in[20] => dia.DATAB
proc_data_in[21] => dia.DATAB
proc_data_in[22] => dia.DATAB
proc_data_in[23] => dia.DATAB
proc_data_in[24] => dia.DATAB
proc_data_in[25] => dia.DATAB
proc_data_in[26] => dia.DATAB
proc_data_in[27] => dia.DATAB
proc_data_in[28] => dia.DATAB
proc_data_in[29] => dia.DATAB
proc_data_in[30] => dia.DATAB
proc_data_in[31] => dia.DATAB
proc_data_out[0] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[1] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[2] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[3] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[4] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[5] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[6] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[7] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[8] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[9] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[10] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[11] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[12] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[13] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[14] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[15] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[16] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[17] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[18] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[19] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[20] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[21] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[22] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[23] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[24] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[25] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[26] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[27] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[28] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[29] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[30] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[31] <= RAM16_s36_s36_altera:pm.q_a
proc_we => wea.DATAB
proc_we => TRIG0[189].DATAIN
proc_req <= proc_req.DB_MAX_OUTPUT_PORT_TYPE
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => TRIG0[191].DATAIN
proc_done => proc_req.DATAB
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_pkt_len[0] => pkt_len.DATAB
proc_pkt_len[1] => pkt_len.DATAB
proc_pkt_len[2] => pkt_len.DATAB
proc_pkt_len[3] => pkt_len.DATAB
proc_pkt_len[4] => pkt_len.DATAB
proc_pkt_len[5] => pkt_len.DATAB
proc_pkt_len[6] => pkt_len.DATAB
proc_pkt_len[7] => pkt_len.DATAB


|np_core|ppu:ppu|packet_buffer:pb0|RAM16_s36_s36_altera:pm
aclr_a => aclr_a.IN1
aclr_b => aclr_b.IN1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|np_core|ppu:ppu|packet_buffer:pb0|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component
wren_a => altsyncram_3g62:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_3g62:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3g62:auto_generated.data_a[0]
data_a[1] => altsyncram_3g62:auto_generated.data_a[1]
data_a[2] => altsyncram_3g62:auto_generated.data_a[2]
data_a[3] => altsyncram_3g62:auto_generated.data_a[3]
data_a[4] => altsyncram_3g62:auto_generated.data_a[4]
data_a[5] => altsyncram_3g62:auto_generated.data_a[5]
data_a[6] => altsyncram_3g62:auto_generated.data_a[6]
data_a[7] => altsyncram_3g62:auto_generated.data_a[7]
data_a[8] => altsyncram_3g62:auto_generated.data_a[8]
data_a[9] => altsyncram_3g62:auto_generated.data_a[9]
data_a[10] => altsyncram_3g62:auto_generated.data_a[10]
data_a[11] => altsyncram_3g62:auto_generated.data_a[11]
data_a[12] => altsyncram_3g62:auto_generated.data_a[12]
data_a[13] => altsyncram_3g62:auto_generated.data_a[13]
data_a[14] => altsyncram_3g62:auto_generated.data_a[14]
data_a[15] => altsyncram_3g62:auto_generated.data_a[15]
data_a[16] => altsyncram_3g62:auto_generated.data_a[16]
data_a[17] => altsyncram_3g62:auto_generated.data_a[17]
data_a[18] => altsyncram_3g62:auto_generated.data_a[18]
data_a[19] => altsyncram_3g62:auto_generated.data_a[19]
data_a[20] => altsyncram_3g62:auto_generated.data_a[20]
data_a[21] => altsyncram_3g62:auto_generated.data_a[21]
data_a[22] => altsyncram_3g62:auto_generated.data_a[22]
data_a[23] => altsyncram_3g62:auto_generated.data_a[23]
data_a[24] => altsyncram_3g62:auto_generated.data_a[24]
data_a[25] => altsyncram_3g62:auto_generated.data_a[25]
data_a[26] => altsyncram_3g62:auto_generated.data_a[26]
data_a[27] => altsyncram_3g62:auto_generated.data_a[27]
data_a[28] => altsyncram_3g62:auto_generated.data_a[28]
data_a[29] => altsyncram_3g62:auto_generated.data_a[29]
data_a[30] => altsyncram_3g62:auto_generated.data_a[30]
data_a[31] => altsyncram_3g62:auto_generated.data_a[31]
data_b[0] => altsyncram_3g62:auto_generated.data_b[0]
data_b[1] => altsyncram_3g62:auto_generated.data_b[1]
data_b[2] => altsyncram_3g62:auto_generated.data_b[2]
data_b[3] => altsyncram_3g62:auto_generated.data_b[3]
data_b[4] => altsyncram_3g62:auto_generated.data_b[4]
data_b[5] => altsyncram_3g62:auto_generated.data_b[5]
data_b[6] => altsyncram_3g62:auto_generated.data_b[6]
data_b[7] => altsyncram_3g62:auto_generated.data_b[7]
data_b[8] => altsyncram_3g62:auto_generated.data_b[8]
data_b[9] => altsyncram_3g62:auto_generated.data_b[9]
data_b[10] => altsyncram_3g62:auto_generated.data_b[10]
data_b[11] => altsyncram_3g62:auto_generated.data_b[11]
data_b[12] => altsyncram_3g62:auto_generated.data_b[12]
data_b[13] => altsyncram_3g62:auto_generated.data_b[13]
data_b[14] => altsyncram_3g62:auto_generated.data_b[14]
data_b[15] => altsyncram_3g62:auto_generated.data_b[15]
data_b[16] => altsyncram_3g62:auto_generated.data_b[16]
data_b[17] => altsyncram_3g62:auto_generated.data_b[17]
data_b[18] => altsyncram_3g62:auto_generated.data_b[18]
data_b[19] => altsyncram_3g62:auto_generated.data_b[19]
data_b[20] => altsyncram_3g62:auto_generated.data_b[20]
data_b[21] => altsyncram_3g62:auto_generated.data_b[21]
data_b[22] => altsyncram_3g62:auto_generated.data_b[22]
data_b[23] => altsyncram_3g62:auto_generated.data_b[23]
data_b[24] => altsyncram_3g62:auto_generated.data_b[24]
data_b[25] => altsyncram_3g62:auto_generated.data_b[25]
data_b[26] => altsyncram_3g62:auto_generated.data_b[26]
data_b[27] => altsyncram_3g62:auto_generated.data_b[27]
data_b[28] => altsyncram_3g62:auto_generated.data_b[28]
data_b[29] => altsyncram_3g62:auto_generated.data_b[29]
data_b[30] => altsyncram_3g62:auto_generated.data_b[30]
data_b[31] => altsyncram_3g62:auto_generated.data_b[31]
address_a[0] => altsyncram_3g62:auto_generated.address_a[0]
address_a[1] => altsyncram_3g62:auto_generated.address_a[1]
address_a[2] => altsyncram_3g62:auto_generated.address_a[2]
address_a[3] => altsyncram_3g62:auto_generated.address_a[3]
address_a[4] => altsyncram_3g62:auto_generated.address_a[4]
address_a[5] => altsyncram_3g62:auto_generated.address_a[5]
address_a[6] => altsyncram_3g62:auto_generated.address_a[6]
address_a[7] => altsyncram_3g62:auto_generated.address_a[7]
address_a[8] => altsyncram_3g62:auto_generated.address_a[8]
address_b[0] => altsyncram_3g62:auto_generated.address_b[0]
address_b[1] => altsyncram_3g62:auto_generated.address_b[1]
address_b[2] => altsyncram_3g62:auto_generated.address_b[2]
address_b[3] => altsyncram_3g62:auto_generated.address_b[3]
address_b[4] => altsyncram_3g62:auto_generated.address_b[4]
address_b[5] => altsyncram_3g62:auto_generated.address_b[5]
address_b[6] => altsyncram_3g62:auto_generated.address_b[6]
address_b[7] => altsyncram_3g62:auto_generated.address_b[7]
address_b[8] => altsyncram_3g62:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3g62:auto_generated.clock0
clock1 => altsyncram_3g62:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_3g62:auto_generated.aclr0
aclr1 => altsyncram_3g62:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3g62:auto_generated.q_a[0]
q_a[1] <= altsyncram_3g62:auto_generated.q_a[1]
q_a[2] <= altsyncram_3g62:auto_generated.q_a[2]
q_a[3] <= altsyncram_3g62:auto_generated.q_a[3]
q_a[4] <= altsyncram_3g62:auto_generated.q_a[4]
q_a[5] <= altsyncram_3g62:auto_generated.q_a[5]
q_a[6] <= altsyncram_3g62:auto_generated.q_a[6]
q_a[7] <= altsyncram_3g62:auto_generated.q_a[7]
q_a[8] <= altsyncram_3g62:auto_generated.q_a[8]
q_a[9] <= altsyncram_3g62:auto_generated.q_a[9]
q_a[10] <= altsyncram_3g62:auto_generated.q_a[10]
q_a[11] <= altsyncram_3g62:auto_generated.q_a[11]
q_a[12] <= altsyncram_3g62:auto_generated.q_a[12]
q_a[13] <= altsyncram_3g62:auto_generated.q_a[13]
q_a[14] <= altsyncram_3g62:auto_generated.q_a[14]
q_a[15] <= altsyncram_3g62:auto_generated.q_a[15]
q_a[16] <= altsyncram_3g62:auto_generated.q_a[16]
q_a[17] <= altsyncram_3g62:auto_generated.q_a[17]
q_a[18] <= altsyncram_3g62:auto_generated.q_a[18]
q_a[19] <= altsyncram_3g62:auto_generated.q_a[19]
q_a[20] <= altsyncram_3g62:auto_generated.q_a[20]
q_a[21] <= altsyncram_3g62:auto_generated.q_a[21]
q_a[22] <= altsyncram_3g62:auto_generated.q_a[22]
q_a[23] <= altsyncram_3g62:auto_generated.q_a[23]
q_a[24] <= altsyncram_3g62:auto_generated.q_a[24]
q_a[25] <= altsyncram_3g62:auto_generated.q_a[25]
q_a[26] <= altsyncram_3g62:auto_generated.q_a[26]
q_a[27] <= altsyncram_3g62:auto_generated.q_a[27]
q_a[28] <= altsyncram_3g62:auto_generated.q_a[28]
q_a[29] <= altsyncram_3g62:auto_generated.q_a[29]
q_a[30] <= altsyncram_3g62:auto_generated.q_a[30]
q_a[31] <= altsyncram_3g62:auto_generated.q_a[31]
q_b[0] <= altsyncram_3g62:auto_generated.q_b[0]
q_b[1] <= altsyncram_3g62:auto_generated.q_b[1]
q_b[2] <= altsyncram_3g62:auto_generated.q_b[2]
q_b[3] <= altsyncram_3g62:auto_generated.q_b[3]
q_b[4] <= altsyncram_3g62:auto_generated.q_b[4]
q_b[5] <= altsyncram_3g62:auto_generated.q_b[5]
q_b[6] <= altsyncram_3g62:auto_generated.q_b[6]
q_b[7] <= altsyncram_3g62:auto_generated.q_b[7]
q_b[8] <= altsyncram_3g62:auto_generated.q_b[8]
q_b[9] <= altsyncram_3g62:auto_generated.q_b[9]
q_b[10] <= altsyncram_3g62:auto_generated.q_b[10]
q_b[11] <= altsyncram_3g62:auto_generated.q_b[11]
q_b[12] <= altsyncram_3g62:auto_generated.q_b[12]
q_b[13] <= altsyncram_3g62:auto_generated.q_b[13]
q_b[14] <= altsyncram_3g62:auto_generated.q_b[14]
q_b[15] <= altsyncram_3g62:auto_generated.q_b[15]
q_b[16] <= altsyncram_3g62:auto_generated.q_b[16]
q_b[17] <= altsyncram_3g62:auto_generated.q_b[17]
q_b[18] <= altsyncram_3g62:auto_generated.q_b[18]
q_b[19] <= altsyncram_3g62:auto_generated.q_b[19]
q_b[20] <= altsyncram_3g62:auto_generated.q_b[20]
q_b[21] <= altsyncram_3g62:auto_generated.q_b[21]
q_b[22] <= altsyncram_3g62:auto_generated.q_b[22]
q_b[23] <= altsyncram_3g62:auto_generated.q_b[23]
q_b[24] <= altsyncram_3g62:auto_generated.q_b[24]
q_b[25] <= altsyncram_3g62:auto_generated.q_b[25]
q_b[26] <= altsyncram_3g62:auto_generated.q_b[26]
q_b[27] <= altsyncram_3g62:auto_generated.q_b[27]
q_b[28] <= altsyncram_3g62:auto_generated.q_b[28]
q_b[29] <= altsyncram_3g62:auto_generated.q_b[29]
q_b[30] <= altsyncram_3g62:auto_generated.q_b[30]
q_b[31] <= altsyncram_3g62:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|np_core|ppu:ppu|packet_buffer:pb0|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|np_core|ppu:ppu|packet_buffer:pb1
clk => clk.IN2
reset => reset.IN2
TRIG0[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[34] <= in_data[34].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[35] <= in_data[35].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[36] <= in_data[36].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[37] <= in_data[37].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[38] <= in_data[38].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[39] <= in_data[39].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[40] <= in_data[40].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[41] <= in_data[41].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[42] <= in_data[42].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[43] <= in_data[43].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[44] <= in_data[44].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[45] <= in_data[45].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[46] <= in_data[46].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[47] <= in_data[47].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[48] <= in_data[48].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[49] <= in_data[49].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[50] <= in_data[50].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[51] <= in_data[51].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[52] <= in_data[52].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[53] <= in_data[53].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[54] <= in_data[54].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[55] <= in_data[55].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[56] <= in_data[56].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[57] <= in_data[57].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[58] <= in_data[58].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[59] <= in_data[59].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[60] <= in_data[60].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[61] <= in_data[61].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[62] <= in_data[62].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[63] <= in_data[63].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[64] <= in_pkt_route[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[65] <= in_pkt_route[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[66] <= in_pkt_route[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[67] <= in_pkt_route[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[68] <= in_pkt_route[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[69] <= in_pkt_route[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[70] <= in_pkt_route[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[71] <= in_pkt_route[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[72] <= in_pkt_route[8].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[73] <= in_pkt_route[9].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[74] <= in_pkt_route[10].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[75] <= in_pkt_route[11].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[76] <= in_pkt_route[12].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[77] <= in_pkt_route[13].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[78] <= in_pkt_route[14].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[79] <= in_pkt_route[15].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[80] <= TRIG0[80].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[81] <= in_empty.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[82] <= in_req.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[83] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[84] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[85] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[86] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[87] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[88] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[89] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[90] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[91] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[92] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[93] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[94] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[95] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[96] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[97] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[98] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[99] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[100] <= out_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[101] <= out_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[102] <= out_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[103] <= out_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[104] <= out_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[105] <= out_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[106] <= out_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[107] <= out_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[108] <= out_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[109] <= out_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[110] <= out_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[111] <= out_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[112] <= out_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[113] <= out_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[114] <= out_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[115] <= out_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[116] <= out_data[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[117] <= out_data[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[118] <= out_data[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[119] <= out_data[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[120] <= out_data[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[121] <= out_data[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[122] <= out_data[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[123] <= out_data[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[124] <= out_data[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[125] <= out_data[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[126] <= out_data[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[127] <= out_data[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[128] <= out_data[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[129] <= out_data[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[130] <= out_data[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[131] <= out_data[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[132] <= out_data[48]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[133] <= out_data[49]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[134] <= out_data[50]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[135] <= out_data[51]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[136] <= out_data[52]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[137] <= out_data[53]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[138] <= out_data[54]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[139] <= out_data[55]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[140] <= out_data[56]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[141] <= out_data[57]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[142] <= out_data[58]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[143] <= out_data[59]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[144] <= out_data[60]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[145] <= out_data[61]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[146] <= out_data[62]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[147] <= out_data[63]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[148] <= out_pkt_route[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[149] <= out_pkt_route[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[150] <= out_pkt_route[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[151] <= out_pkt_route[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[152] <= out_pkt_route[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[153] <= out_pkt_route[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[154] <= out_pkt_route[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[155] <= out_pkt_route[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[156] <= out_pkt_route[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[157] <= out_pkt_route[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[158] <= out_pkt_route[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[159] <= out_pkt_route[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[160] <= out_pkt_route[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[161] <= out_pkt_route[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[162] <= out_pkt_route[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[163] <= out_pkt_route[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[164] <= out_wr.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[165] <= out_req.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[166] <= out_ack.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[167] <= out_neighbor[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[168] <= out_neighbor[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[169] <= out_bop$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[170] <= out_eop$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[171] <= out_rdy.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[172] <= dia[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[173] <= dia[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[174] <= dia[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[175] <= dia[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[176] <= RAM16_s36_s36_altera:pm.q_a
TRIG0[177] <= RAM16_s36_s36_altera:pm.q_a
TRIG0[178] <= RAM16_s36_s36_altera:pm.q_a
TRIG0[179] <= RAM16_s36_s36_altera:pm.q_a
TRIG0[180] <= proc_addr[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[181] <= proc_addr[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[182] <= proc_addr[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[183] <= proc_addr[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[184] <= proc_addr[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[185] <= proc_addr[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[186] <= proc_addr[8].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[187] <= proc_addr[9].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[188] <= proc_addr[10].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[189] <= proc_we.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[190] <= proc_req.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[191] <= proc_done.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[192] <= <GND>
TRIG0[193] <= <GND>
TRIG0[194] <= <GND>
TRIG0[195] <= <GND>
TRIG0[196] <= <GND>
TRIG0[197] <= <GND>
TRIG0[198] <= <GND>
TRIG0[199] <= <GND>
TRIG0[200] <= pkt_len[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[201] <= pkt_len[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[202] <= pkt_len[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[203] <= pkt_len[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[204] <= pkt_len[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[205] <= pkt_len[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[206] <= pkt_len[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[207] <= pkt_len[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[208] <= <GND>
TRIG0[209] <= <GND>
TRIG0[210] <= send_len[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[211] <= send_len[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[212] <= send_len[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[213] <= send_len[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[214] <= send_len[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[215] <= send_len[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[216] <= send_len[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[217] <= send_len[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[218] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[219] <= TRIG0[219].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[220] <= TRIG0[220].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[221] <= <GND>
TRIG0[222] <= <GND>
TRIG0[223] <= <GND>
TRIG0[224] <= <GND>
TRIG0[225] <= <GND>
TRIG0[226] <= <GND>
TRIG0[227] <= <GND>
TRIG0[228] <= <GND>
TRIG0[229] <= <GND>
TRIG0[230] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[231] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[232] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[233] <= <GND>
TRIG0[234] <= <GND>
TRIG0[235] <= <GND>
TRIG0[236] <= <GND>
TRIG0[237] <= <GND>
TRIG0[238] <= <GND>
TRIG0[239] <= <GND>
in_data[0] => dib.DATAB
in_data[0] => TRIG0[0].DATAIN
in_data[1] => dib.DATAB
in_data[1] => TRIG0[1].DATAIN
in_data[2] => dib.DATAB
in_data[2] => TRIG0[2].DATAIN
in_data[3] => dib.DATAB
in_data[3] => TRIG0[3].DATAIN
in_data[4] => dib.DATAB
in_data[4] => TRIG0[4].DATAIN
in_data[5] => dib.DATAB
in_data[5] => TRIG0[5].DATAIN
in_data[6] => dib.DATAB
in_data[6] => TRIG0[6].DATAIN
in_data[7] => dib.DATAB
in_data[7] => TRIG0[7].DATAIN
in_data[8] => dib.DATAB
in_data[8] => TRIG0[8].DATAIN
in_data[9] => dib.DATAB
in_data[9] => TRIG0[9].DATAIN
in_data[10] => dib.DATAB
in_data[10] => TRIG0[10].DATAIN
in_data[11] => dib.DATAB
in_data[11] => TRIG0[11].DATAIN
in_data[12] => dib.DATAB
in_data[12] => TRIG0[12].DATAIN
in_data[13] => dib.DATAB
in_data[13] => TRIG0[13].DATAIN
in_data[14] => dib.DATAB
in_data[14] => TRIG0[14].DATAIN
in_data[15] => dib.DATAB
in_data[15] => TRIG0[15].DATAIN
in_data[16] => dib.DATAB
in_data[16] => TRIG0[16].DATAIN
in_data[17] => dib.DATAB
in_data[17] => TRIG0[17].DATAIN
in_data[18] => dib.DATAB
in_data[18] => TRIG0[18].DATAIN
in_data[19] => dib.DATAB
in_data[19] => TRIG0[19].DATAIN
in_data[20] => dib.DATAB
in_data[20] => TRIG0[20].DATAIN
in_data[21] => dib.DATAB
in_data[21] => TRIG0[21].DATAIN
in_data[22] => dib.DATAB
in_data[22] => TRIG0[22].DATAIN
in_data[23] => dib.DATAB
in_data[23] => TRIG0[23].DATAIN
in_data[24] => dib.DATAB
in_data[24] => TRIG0[24].DATAIN
in_data[25] => dib.DATAB
in_data[25] => TRIG0[25].DATAIN
in_data[26] => dib.DATAB
in_data[26] => TRIG0[26].DATAIN
in_data[27] => dib.DATAB
in_data[27] => TRIG0[27].DATAIN
in_data[28] => dib.DATAB
in_data[28] => TRIG0[28].DATAIN
in_data[29] => dib.DATAB
in_data[29] => TRIG0[29].DATAIN
in_data[30] => dib.DATAB
in_data[30] => TRIG0[30].DATAIN
in_data[31] => dib.DATAB
in_data[31] => TRIG0[31].DATAIN
in_data[32] => dia.DATAB
in_data[32] => TRIG0[32].DATAIN
in_data[33] => dia.DATAB
in_data[33] => TRIG0[33].DATAIN
in_data[34] => dia.DATAB
in_data[34] => TRIG0[34].DATAIN
in_data[35] => dia.DATAB
in_data[35] => TRIG0[35].DATAIN
in_data[36] => dia.DATAB
in_data[36] => TRIG0[36].DATAIN
in_data[37] => dia.DATAB
in_data[37] => TRIG0[37].DATAIN
in_data[38] => dia.DATAB
in_data[38] => TRIG0[38].DATAIN
in_data[39] => dia.DATAB
in_data[39] => TRIG0[39].DATAIN
in_data[40] => dia.DATAB
in_data[40] => TRIG0[40].DATAIN
in_data[41] => dia.DATAB
in_data[41] => TRIG0[41].DATAIN
in_data[42] => dia.DATAB
in_data[42] => TRIG0[42].DATAIN
in_data[43] => dia.DATAB
in_data[43] => TRIG0[43].DATAIN
in_data[44] => dia.DATAB
in_data[44] => TRIG0[44].DATAIN
in_data[45] => dia.DATAB
in_data[45] => TRIG0[45].DATAIN
in_data[46] => dia.DATAB
in_data[46] => TRIG0[46].DATAIN
in_data[47] => dia.DATAB
in_data[47] => TRIG0[47].DATAIN
in_data[48] => dia.DATAB
in_data[48] => TRIG0[48].DATAIN
in_data[49] => dia.DATAB
in_data[49] => TRIG0[49].DATAIN
in_data[50] => dia.DATAB
in_data[50] => TRIG0[50].DATAIN
in_data[51] => dia.DATAB
in_data[51] => TRIG0[51].DATAIN
in_data[52] => dia.DATAB
in_data[52] => TRIG0[52].DATAIN
in_data[53] => dia.DATAB
in_data[53] => TRIG0[53].DATAIN
in_data[54] => dia.DATAB
in_data[54] => TRIG0[54].DATAIN
in_data[55] => dia.DATAB
in_data[55] => TRIG0[55].DATAIN
in_data[56] => dia.DATAB
in_data[56] => TRIG0[56].DATAIN
in_data[57] => dia.DATAB
in_data[57] => TRIG0[57].DATAIN
in_data[58] => dia.DATAB
in_data[58] => TRIG0[58].DATAIN
in_data[59] => dia.DATAB
in_data[59] => TRIG0[59].DATAIN
in_data[60] => dia.DATAB
in_data[60] => TRIG0[60].DATAIN
in_data[61] => dia.DATAB
in_data[61] => TRIG0[61].DATAIN
in_data[62] => dia.DATAB
in_data[62] => TRIG0[62].DATAIN
in_data[63] => dia.DATAB
in_data[63] => TRIG0[63].DATAIN
in_pkt_route[0] => out_neighbor[0]$latch.DATAIN
in_pkt_route[0] => TRIG0[64].DATAIN
in_pkt_route[1] => out_neighbor[1]$latch.DATAIN
in_pkt_route[1] => TRIG0[65].DATAIN
in_pkt_route[2] => TRIG0[66].DATAIN
in_pkt_route[3] => out_pkt_route[0]$latch.DATAIN
in_pkt_route[3] => TRIG0[67].DATAIN
in_pkt_route[4] => out_pkt_route[1]$latch.DATAIN
in_pkt_route[4] => TRIG0[68].DATAIN
in_pkt_route[5] => out_pkt_route[2]$latch.DATAIN
in_pkt_route[5] => out_bypass$latch.DATAIN
in_pkt_route[5] => TRIG0[69].DATAIN
in_pkt_route[6] => out_pkt_route[3]$latch.DATAIN
in_pkt_route[6] => TRIG0[70].DATAIN
in_pkt_route[7] => out_pkt_route[4]$latch.DATAIN
in_pkt_route[7] => TRIG0[71].DATAIN
in_pkt_route[8] => out_pkt_route[5]$latch.DATAIN
in_pkt_route[8] => TRIG0[72].DATAIN
in_pkt_route[9] => out_pkt_route[6]$latch.DATAIN
in_pkt_route[9] => TRIG0[73].DATAIN
in_pkt_route[10] => out_pkt_route[7]$latch.DATAIN
in_pkt_route[10] => TRIG0[74].DATAIN
in_pkt_route[11] => out_pkt_route[8]$latch.DATAIN
in_pkt_route[11] => TRIG0[75].DATAIN
in_pkt_route[12] => out_pkt_route[9]$latch.DATAIN
in_pkt_route[12] => TRIG0[76].DATAIN
in_pkt_route[13] => out_pkt_route[10]$latch.DATAIN
in_pkt_route[13] => TRIG0[77].DATAIN
in_pkt_route[14] => out_pkt_route[11]$latch.DATAIN
in_pkt_route[14] => TRIG0[78].DATAIN
in_pkt_route[15] => out_pkt_route[12]$latch.DATAIN
in_pkt_route[15] => TRIG0[79].DATAIN
in_pkt_route[16] => out_pkt_route[13]$latch.DATAIN
in_pkt_route[17] => out_pkt_route[14]$latch.DATAIN
in_pkt_route[18] => out_pkt_route[15]$latch.DATAIN
in_pkt_route[19] => out_pkt_route[16]$latch.DATAIN
in_pkt_route[20] => out_pkt_route[17]$latch.DATAIN
in_pkt_route[21] => out_pkt_route[18]$latch.DATAIN
in_pkt_route[22] => out_pkt_route[19]$latch.DATAIN
in_pkt_route[23] => out_pkt_route[20]$latch.DATAIN
in_wr => TRIG0[80].IN1
in_empty <= in_empty.DB_MAX_OUTPUT_PORT_TYPE
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => Selector0.IN3
in_req => TRIG0[82].DATAIN
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => in_empty.DATAB
in_ack <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_data[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_data[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_data[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_data[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_data[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_data[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_data[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_data[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_data[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_data[48]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_data[49]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= out_data[50]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= out_data[51]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= out_data[52]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= out_data[53]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= out_data[54]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_data[55]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_data[56]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_data[57]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_data[58]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= out_data[59]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_data[60]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_data[61]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_data[62]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_data[63]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[0] <= out_pkt_route[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[1] <= out_pkt_route[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[2] <= out_pkt_route[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[3] <= out_pkt_route[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[4] <= out_pkt_route[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[5] <= out_pkt_route[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[6] <= out_pkt_route[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[7] <= out_pkt_route[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[8] <= out_pkt_route[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[9] <= out_pkt_route[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[10] <= out_pkt_route[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[11] <= out_pkt_route[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[12] <= out_pkt_route[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[13] <= out_pkt_route[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[14] <= out_pkt_route[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[15] <= out_pkt_route[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[16] <= out_pkt_route[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[17] <= out_pkt_route[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[18] <= out_pkt_route[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[19] <= out_pkt_route[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[20] <= out_pkt_route[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[21] <= <GND>
out_pkt_route[22] <= <GND>
out_pkt_route[23] <= <GND>
out_wr <= out_wr.DB_MAX_OUTPUT_PORT_TYPE
out_req <= out_req.DB_MAX_OUTPUT_PORT_TYPE
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => TRIG0[166].DATAIN
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_neighbor[0] <= out_neighbor[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_neighbor[1] <= out_neighbor[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_bop <= out_bop$latch.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop$latch.DB_MAX_OUTPUT_PORT_TYPE
out_rdy => out_wr.OUTPUTSELECT
out_rdy => always3.IN0
out_rdy => out_eop.IN1
out_rdy => TRIG0[171].DATAIN
out_bypass <= out_bypass$latch.DB_MAX_OUTPUT_PORT_TYPE
proc_addr[2] => addra.DATAB
proc_addr[2] => TRIG0[180].DATAIN
proc_addr[3] => addra.DATAB
proc_addr[3] => TRIG0[181].DATAIN
proc_addr[4] => addra.DATAB
proc_addr[4] => TRIG0[182].DATAIN
proc_addr[5] => addra.DATAB
proc_addr[5] => TRIG0[183].DATAIN
proc_addr[6] => addra.DATAB
proc_addr[6] => TRIG0[184].DATAIN
proc_addr[7] => addra.DATAB
proc_addr[7] => TRIG0[185].DATAIN
proc_addr[8] => addra.DATAB
proc_addr[8] => TRIG0[186].DATAIN
proc_addr[9] => addra.DATAB
proc_addr[9] => TRIG0[187].DATAIN
proc_addr[10] => addra.DATAB
proc_addr[10] => TRIG0[188].DATAIN
proc_data_in[0] => dia.DATAB
proc_data_in[1] => dia.DATAB
proc_data_in[2] => dia.DATAB
proc_data_in[3] => dia.DATAB
proc_data_in[4] => dia.DATAB
proc_data_in[5] => dia.DATAB
proc_data_in[6] => dia.DATAB
proc_data_in[7] => dia.DATAB
proc_data_in[8] => dia.DATAB
proc_data_in[9] => dia.DATAB
proc_data_in[10] => dia.DATAB
proc_data_in[11] => dia.DATAB
proc_data_in[12] => dia.DATAB
proc_data_in[13] => dia.DATAB
proc_data_in[14] => dia.DATAB
proc_data_in[15] => dia.DATAB
proc_data_in[16] => dia.DATAB
proc_data_in[17] => dia.DATAB
proc_data_in[18] => dia.DATAB
proc_data_in[19] => dia.DATAB
proc_data_in[20] => dia.DATAB
proc_data_in[21] => dia.DATAB
proc_data_in[22] => dia.DATAB
proc_data_in[23] => dia.DATAB
proc_data_in[24] => dia.DATAB
proc_data_in[25] => dia.DATAB
proc_data_in[26] => dia.DATAB
proc_data_in[27] => dia.DATAB
proc_data_in[28] => dia.DATAB
proc_data_in[29] => dia.DATAB
proc_data_in[30] => dia.DATAB
proc_data_in[31] => dia.DATAB
proc_data_out[0] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[1] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[2] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[3] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[4] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[5] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[6] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[7] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[8] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[9] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[10] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[11] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[12] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[13] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[14] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[15] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[16] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[17] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[18] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[19] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[20] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[21] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[22] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[23] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[24] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[25] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[26] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[27] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[28] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[29] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[30] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[31] <= RAM16_s36_s36_altera:pm.q_a
proc_we => wea.DATAB
proc_we => TRIG0[189].DATAIN
proc_req <= proc_req.DB_MAX_OUTPUT_PORT_TYPE
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => TRIG0[191].DATAIN
proc_done => proc_req.DATAB
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_pkt_len[0] => pkt_len.DATAB
proc_pkt_len[1] => pkt_len.DATAB
proc_pkt_len[2] => pkt_len.DATAB
proc_pkt_len[3] => pkt_len.DATAB
proc_pkt_len[4] => pkt_len.DATAB
proc_pkt_len[5] => pkt_len.DATAB
proc_pkt_len[6] => pkt_len.DATAB
proc_pkt_len[7] => pkt_len.DATAB


|np_core|ppu:ppu|packet_buffer:pb1|RAM16_s36_s36_altera:pm
aclr_a => aclr_a.IN1
aclr_b => aclr_b.IN1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|np_core|ppu:ppu|packet_buffer:pb1|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component
wren_a => altsyncram_3g62:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_3g62:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3g62:auto_generated.data_a[0]
data_a[1] => altsyncram_3g62:auto_generated.data_a[1]
data_a[2] => altsyncram_3g62:auto_generated.data_a[2]
data_a[3] => altsyncram_3g62:auto_generated.data_a[3]
data_a[4] => altsyncram_3g62:auto_generated.data_a[4]
data_a[5] => altsyncram_3g62:auto_generated.data_a[5]
data_a[6] => altsyncram_3g62:auto_generated.data_a[6]
data_a[7] => altsyncram_3g62:auto_generated.data_a[7]
data_a[8] => altsyncram_3g62:auto_generated.data_a[8]
data_a[9] => altsyncram_3g62:auto_generated.data_a[9]
data_a[10] => altsyncram_3g62:auto_generated.data_a[10]
data_a[11] => altsyncram_3g62:auto_generated.data_a[11]
data_a[12] => altsyncram_3g62:auto_generated.data_a[12]
data_a[13] => altsyncram_3g62:auto_generated.data_a[13]
data_a[14] => altsyncram_3g62:auto_generated.data_a[14]
data_a[15] => altsyncram_3g62:auto_generated.data_a[15]
data_a[16] => altsyncram_3g62:auto_generated.data_a[16]
data_a[17] => altsyncram_3g62:auto_generated.data_a[17]
data_a[18] => altsyncram_3g62:auto_generated.data_a[18]
data_a[19] => altsyncram_3g62:auto_generated.data_a[19]
data_a[20] => altsyncram_3g62:auto_generated.data_a[20]
data_a[21] => altsyncram_3g62:auto_generated.data_a[21]
data_a[22] => altsyncram_3g62:auto_generated.data_a[22]
data_a[23] => altsyncram_3g62:auto_generated.data_a[23]
data_a[24] => altsyncram_3g62:auto_generated.data_a[24]
data_a[25] => altsyncram_3g62:auto_generated.data_a[25]
data_a[26] => altsyncram_3g62:auto_generated.data_a[26]
data_a[27] => altsyncram_3g62:auto_generated.data_a[27]
data_a[28] => altsyncram_3g62:auto_generated.data_a[28]
data_a[29] => altsyncram_3g62:auto_generated.data_a[29]
data_a[30] => altsyncram_3g62:auto_generated.data_a[30]
data_a[31] => altsyncram_3g62:auto_generated.data_a[31]
data_b[0] => altsyncram_3g62:auto_generated.data_b[0]
data_b[1] => altsyncram_3g62:auto_generated.data_b[1]
data_b[2] => altsyncram_3g62:auto_generated.data_b[2]
data_b[3] => altsyncram_3g62:auto_generated.data_b[3]
data_b[4] => altsyncram_3g62:auto_generated.data_b[4]
data_b[5] => altsyncram_3g62:auto_generated.data_b[5]
data_b[6] => altsyncram_3g62:auto_generated.data_b[6]
data_b[7] => altsyncram_3g62:auto_generated.data_b[7]
data_b[8] => altsyncram_3g62:auto_generated.data_b[8]
data_b[9] => altsyncram_3g62:auto_generated.data_b[9]
data_b[10] => altsyncram_3g62:auto_generated.data_b[10]
data_b[11] => altsyncram_3g62:auto_generated.data_b[11]
data_b[12] => altsyncram_3g62:auto_generated.data_b[12]
data_b[13] => altsyncram_3g62:auto_generated.data_b[13]
data_b[14] => altsyncram_3g62:auto_generated.data_b[14]
data_b[15] => altsyncram_3g62:auto_generated.data_b[15]
data_b[16] => altsyncram_3g62:auto_generated.data_b[16]
data_b[17] => altsyncram_3g62:auto_generated.data_b[17]
data_b[18] => altsyncram_3g62:auto_generated.data_b[18]
data_b[19] => altsyncram_3g62:auto_generated.data_b[19]
data_b[20] => altsyncram_3g62:auto_generated.data_b[20]
data_b[21] => altsyncram_3g62:auto_generated.data_b[21]
data_b[22] => altsyncram_3g62:auto_generated.data_b[22]
data_b[23] => altsyncram_3g62:auto_generated.data_b[23]
data_b[24] => altsyncram_3g62:auto_generated.data_b[24]
data_b[25] => altsyncram_3g62:auto_generated.data_b[25]
data_b[26] => altsyncram_3g62:auto_generated.data_b[26]
data_b[27] => altsyncram_3g62:auto_generated.data_b[27]
data_b[28] => altsyncram_3g62:auto_generated.data_b[28]
data_b[29] => altsyncram_3g62:auto_generated.data_b[29]
data_b[30] => altsyncram_3g62:auto_generated.data_b[30]
data_b[31] => altsyncram_3g62:auto_generated.data_b[31]
address_a[0] => altsyncram_3g62:auto_generated.address_a[0]
address_a[1] => altsyncram_3g62:auto_generated.address_a[1]
address_a[2] => altsyncram_3g62:auto_generated.address_a[2]
address_a[3] => altsyncram_3g62:auto_generated.address_a[3]
address_a[4] => altsyncram_3g62:auto_generated.address_a[4]
address_a[5] => altsyncram_3g62:auto_generated.address_a[5]
address_a[6] => altsyncram_3g62:auto_generated.address_a[6]
address_a[7] => altsyncram_3g62:auto_generated.address_a[7]
address_a[8] => altsyncram_3g62:auto_generated.address_a[8]
address_b[0] => altsyncram_3g62:auto_generated.address_b[0]
address_b[1] => altsyncram_3g62:auto_generated.address_b[1]
address_b[2] => altsyncram_3g62:auto_generated.address_b[2]
address_b[3] => altsyncram_3g62:auto_generated.address_b[3]
address_b[4] => altsyncram_3g62:auto_generated.address_b[4]
address_b[5] => altsyncram_3g62:auto_generated.address_b[5]
address_b[6] => altsyncram_3g62:auto_generated.address_b[6]
address_b[7] => altsyncram_3g62:auto_generated.address_b[7]
address_b[8] => altsyncram_3g62:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3g62:auto_generated.clock0
clock1 => altsyncram_3g62:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_3g62:auto_generated.aclr0
aclr1 => altsyncram_3g62:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3g62:auto_generated.q_a[0]
q_a[1] <= altsyncram_3g62:auto_generated.q_a[1]
q_a[2] <= altsyncram_3g62:auto_generated.q_a[2]
q_a[3] <= altsyncram_3g62:auto_generated.q_a[3]
q_a[4] <= altsyncram_3g62:auto_generated.q_a[4]
q_a[5] <= altsyncram_3g62:auto_generated.q_a[5]
q_a[6] <= altsyncram_3g62:auto_generated.q_a[6]
q_a[7] <= altsyncram_3g62:auto_generated.q_a[7]
q_a[8] <= altsyncram_3g62:auto_generated.q_a[8]
q_a[9] <= altsyncram_3g62:auto_generated.q_a[9]
q_a[10] <= altsyncram_3g62:auto_generated.q_a[10]
q_a[11] <= altsyncram_3g62:auto_generated.q_a[11]
q_a[12] <= altsyncram_3g62:auto_generated.q_a[12]
q_a[13] <= altsyncram_3g62:auto_generated.q_a[13]
q_a[14] <= altsyncram_3g62:auto_generated.q_a[14]
q_a[15] <= altsyncram_3g62:auto_generated.q_a[15]
q_a[16] <= altsyncram_3g62:auto_generated.q_a[16]
q_a[17] <= altsyncram_3g62:auto_generated.q_a[17]
q_a[18] <= altsyncram_3g62:auto_generated.q_a[18]
q_a[19] <= altsyncram_3g62:auto_generated.q_a[19]
q_a[20] <= altsyncram_3g62:auto_generated.q_a[20]
q_a[21] <= altsyncram_3g62:auto_generated.q_a[21]
q_a[22] <= altsyncram_3g62:auto_generated.q_a[22]
q_a[23] <= altsyncram_3g62:auto_generated.q_a[23]
q_a[24] <= altsyncram_3g62:auto_generated.q_a[24]
q_a[25] <= altsyncram_3g62:auto_generated.q_a[25]
q_a[26] <= altsyncram_3g62:auto_generated.q_a[26]
q_a[27] <= altsyncram_3g62:auto_generated.q_a[27]
q_a[28] <= altsyncram_3g62:auto_generated.q_a[28]
q_a[29] <= altsyncram_3g62:auto_generated.q_a[29]
q_a[30] <= altsyncram_3g62:auto_generated.q_a[30]
q_a[31] <= altsyncram_3g62:auto_generated.q_a[31]
q_b[0] <= altsyncram_3g62:auto_generated.q_b[0]
q_b[1] <= altsyncram_3g62:auto_generated.q_b[1]
q_b[2] <= altsyncram_3g62:auto_generated.q_b[2]
q_b[3] <= altsyncram_3g62:auto_generated.q_b[3]
q_b[4] <= altsyncram_3g62:auto_generated.q_b[4]
q_b[5] <= altsyncram_3g62:auto_generated.q_b[5]
q_b[6] <= altsyncram_3g62:auto_generated.q_b[6]
q_b[7] <= altsyncram_3g62:auto_generated.q_b[7]
q_b[8] <= altsyncram_3g62:auto_generated.q_b[8]
q_b[9] <= altsyncram_3g62:auto_generated.q_b[9]
q_b[10] <= altsyncram_3g62:auto_generated.q_b[10]
q_b[11] <= altsyncram_3g62:auto_generated.q_b[11]
q_b[12] <= altsyncram_3g62:auto_generated.q_b[12]
q_b[13] <= altsyncram_3g62:auto_generated.q_b[13]
q_b[14] <= altsyncram_3g62:auto_generated.q_b[14]
q_b[15] <= altsyncram_3g62:auto_generated.q_b[15]
q_b[16] <= altsyncram_3g62:auto_generated.q_b[16]
q_b[17] <= altsyncram_3g62:auto_generated.q_b[17]
q_b[18] <= altsyncram_3g62:auto_generated.q_b[18]
q_b[19] <= altsyncram_3g62:auto_generated.q_b[19]
q_b[20] <= altsyncram_3g62:auto_generated.q_b[20]
q_b[21] <= altsyncram_3g62:auto_generated.q_b[21]
q_b[22] <= altsyncram_3g62:auto_generated.q_b[22]
q_b[23] <= altsyncram_3g62:auto_generated.q_b[23]
q_b[24] <= altsyncram_3g62:auto_generated.q_b[24]
q_b[25] <= altsyncram_3g62:auto_generated.q_b[25]
q_b[26] <= altsyncram_3g62:auto_generated.q_b[26]
q_b[27] <= altsyncram_3g62:auto_generated.q_b[27]
q_b[28] <= altsyncram_3g62:auto_generated.q_b[28]
q_b[29] <= altsyncram_3g62:auto_generated.q_b[29]
q_b[30] <= altsyncram_3g62:auto_generated.q_b[30]
q_b[31] <= altsyncram_3g62:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|np_core|ppu:ppu|packet_buffer:pb1|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|np_core|ppu:ppu|packet_buffer:pb2
clk => clk.IN2
reset => reset.IN2
TRIG0[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[34] <= in_data[34].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[35] <= in_data[35].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[36] <= in_data[36].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[37] <= in_data[37].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[38] <= in_data[38].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[39] <= in_data[39].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[40] <= in_data[40].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[41] <= in_data[41].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[42] <= in_data[42].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[43] <= in_data[43].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[44] <= in_data[44].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[45] <= in_data[45].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[46] <= in_data[46].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[47] <= in_data[47].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[48] <= in_data[48].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[49] <= in_data[49].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[50] <= in_data[50].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[51] <= in_data[51].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[52] <= in_data[52].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[53] <= in_data[53].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[54] <= in_data[54].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[55] <= in_data[55].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[56] <= in_data[56].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[57] <= in_data[57].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[58] <= in_data[58].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[59] <= in_data[59].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[60] <= in_data[60].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[61] <= in_data[61].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[62] <= in_data[62].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[63] <= in_data[63].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[64] <= in_pkt_route[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[65] <= in_pkt_route[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[66] <= in_pkt_route[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[67] <= in_pkt_route[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[68] <= in_pkt_route[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[69] <= in_pkt_route[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[70] <= in_pkt_route[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[71] <= in_pkt_route[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[72] <= in_pkt_route[8].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[73] <= in_pkt_route[9].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[74] <= in_pkt_route[10].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[75] <= in_pkt_route[11].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[76] <= in_pkt_route[12].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[77] <= in_pkt_route[13].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[78] <= in_pkt_route[14].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[79] <= in_pkt_route[15].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[80] <= TRIG0[80].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[81] <= in_empty.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[82] <= in_req.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[83] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[84] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[85] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[86] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[87] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[88] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[89] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[90] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[91] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[92] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[93] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[94] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[95] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[96] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[97] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[98] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[99] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[100] <= out_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[101] <= out_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[102] <= out_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[103] <= out_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[104] <= out_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[105] <= out_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[106] <= out_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[107] <= out_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[108] <= out_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[109] <= out_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[110] <= out_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[111] <= out_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[112] <= out_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[113] <= out_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[114] <= out_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[115] <= out_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[116] <= out_data[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[117] <= out_data[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[118] <= out_data[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[119] <= out_data[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[120] <= out_data[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[121] <= out_data[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[122] <= out_data[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[123] <= out_data[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[124] <= out_data[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[125] <= out_data[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[126] <= out_data[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[127] <= out_data[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[128] <= out_data[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[129] <= out_data[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[130] <= out_data[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[131] <= out_data[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[132] <= out_data[48]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[133] <= out_data[49]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[134] <= out_data[50]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[135] <= out_data[51]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[136] <= out_data[52]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[137] <= out_data[53]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[138] <= out_data[54]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[139] <= out_data[55]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[140] <= out_data[56]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[141] <= out_data[57]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[142] <= out_data[58]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[143] <= out_data[59]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[144] <= out_data[60]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[145] <= out_data[61]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[146] <= out_data[62]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[147] <= out_data[63]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[148] <= out_pkt_route[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[149] <= out_pkt_route[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[150] <= out_pkt_route[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[151] <= out_pkt_route[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[152] <= out_pkt_route[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[153] <= out_pkt_route[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[154] <= out_pkt_route[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[155] <= out_pkt_route[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[156] <= out_pkt_route[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[157] <= out_pkt_route[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[158] <= out_pkt_route[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[159] <= out_pkt_route[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[160] <= out_pkt_route[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[161] <= out_pkt_route[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[162] <= out_pkt_route[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[163] <= out_pkt_route[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[164] <= out_wr.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[165] <= out_req.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[166] <= out_ack.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[167] <= out_neighbor[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[168] <= out_neighbor[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[169] <= out_bop$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[170] <= out_eop$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[171] <= out_rdy.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[172] <= dia[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[173] <= dia[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[174] <= dia[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[175] <= dia[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[176] <= RAM16_s36_s36_altera:pm.q_a
TRIG0[177] <= RAM16_s36_s36_altera:pm.q_a
TRIG0[178] <= RAM16_s36_s36_altera:pm.q_a
TRIG0[179] <= RAM16_s36_s36_altera:pm.q_a
TRIG0[180] <= proc_addr[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[181] <= proc_addr[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[182] <= proc_addr[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[183] <= proc_addr[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[184] <= proc_addr[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[185] <= proc_addr[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[186] <= proc_addr[8].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[187] <= proc_addr[9].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[188] <= proc_addr[10].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[189] <= proc_we.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[190] <= proc_req.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[191] <= proc_done.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[192] <= <GND>
TRIG0[193] <= <GND>
TRIG0[194] <= <GND>
TRIG0[195] <= <GND>
TRIG0[196] <= <GND>
TRIG0[197] <= <GND>
TRIG0[198] <= <GND>
TRIG0[199] <= <GND>
TRIG0[200] <= pkt_len[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[201] <= pkt_len[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[202] <= pkt_len[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[203] <= pkt_len[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[204] <= pkt_len[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[205] <= pkt_len[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[206] <= pkt_len[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[207] <= pkt_len[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[208] <= <GND>
TRIG0[209] <= <GND>
TRIG0[210] <= send_len[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[211] <= send_len[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[212] <= send_len[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[213] <= send_len[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[214] <= send_len[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[215] <= send_len[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[216] <= send_len[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[217] <= send_len[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[218] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[219] <= TRIG0[219].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[220] <= TRIG0[220].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[221] <= <GND>
TRIG0[222] <= <GND>
TRIG0[223] <= <GND>
TRIG0[224] <= <GND>
TRIG0[225] <= <GND>
TRIG0[226] <= <GND>
TRIG0[227] <= <GND>
TRIG0[228] <= <GND>
TRIG0[229] <= <GND>
TRIG0[230] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[231] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[232] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[233] <= <GND>
TRIG0[234] <= <GND>
TRIG0[235] <= <GND>
TRIG0[236] <= <GND>
TRIG0[237] <= <GND>
TRIG0[238] <= <GND>
TRIG0[239] <= <GND>
in_data[0] => dib.DATAB
in_data[0] => TRIG0[0].DATAIN
in_data[1] => dib.DATAB
in_data[1] => TRIG0[1].DATAIN
in_data[2] => dib.DATAB
in_data[2] => TRIG0[2].DATAIN
in_data[3] => dib.DATAB
in_data[3] => TRIG0[3].DATAIN
in_data[4] => dib.DATAB
in_data[4] => TRIG0[4].DATAIN
in_data[5] => dib.DATAB
in_data[5] => TRIG0[5].DATAIN
in_data[6] => dib.DATAB
in_data[6] => TRIG0[6].DATAIN
in_data[7] => dib.DATAB
in_data[7] => TRIG0[7].DATAIN
in_data[8] => dib.DATAB
in_data[8] => TRIG0[8].DATAIN
in_data[9] => dib.DATAB
in_data[9] => TRIG0[9].DATAIN
in_data[10] => dib.DATAB
in_data[10] => TRIG0[10].DATAIN
in_data[11] => dib.DATAB
in_data[11] => TRIG0[11].DATAIN
in_data[12] => dib.DATAB
in_data[12] => TRIG0[12].DATAIN
in_data[13] => dib.DATAB
in_data[13] => TRIG0[13].DATAIN
in_data[14] => dib.DATAB
in_data[14] => TRIG0[14].DATAIN
in_data[15] => dib.DATAB
in_data[15] => TRIG0[15].DATAIN
in_data[16] => dib.DATAB
in_data[16] => TRIG0[16].DATAIN
in_data[17] => dib.DATAB
in_data[17] => TRIG0[17].DATAIN
in_data[18] => dib.DATAB
in_data[18] => TRIG0[18].DATAIN
in_data[19] => dib.DATAB
in_data[19] => TRIG0[19].DATAIN
in_data[20] => dib.DATAB
in_data[20] => TRIG0[20].DATAIN
in_data[21] => dib.DATAB
in_data[21] => TRIG0[21].DATAIN
in_data[22] => dib.DATAB
in_data[22] => TRIG0[22].DATAIN
in_data[23] => dib.DATAB
in_data[23] => TRIG0[23].DATAIN
in_data[24] => dib.DATAB
in_data[24] => TRIG0[24].DATAIN
in_data[25] => dib.DATAB
in_data[25] => TRIG0[25].DATAIN
in_data[26] => dib.DATAB
in_data[26] => TRIG0[26].DATAIN
in_data[27] => dib.DATAB
in_data[27] => TRIG0[27].DATAIN
in_data[28] => dib.DATAB
in_data[28] => TRIG0[28].DATAIN
in_data[29] => dib.DATAB
in_data[29] => TRIG0[29].DATAIN
in_data[30] => dib.DATAB
in_data[30] => TRIG0[30].DATAIN
in_data[31] => dib.DATAB
in_data[31] => TRIG0[31].DATAIN
in_data[32] => dia.DATAB
in_data[32] => TRIG0[32].DATAIN
in_data[33] => dia.DATAB
in_data[33] => TRIG0[33].DATAIN
in_data[34] => dia.DATAB
in_data[34] => TRIG0[34].DATAIN
in_data[35] => dia.DATAB
in_data[35] => TRIG0[35].DATAIN
in_data[36] => dia.DATAB
in_data[36] => TRIG0[36].DATAIN
in_data[37] => dia.DATAB
in_data[37] => TRIG0[37].DATAIN
in_data[38] => dia.DATAB
in_data[38] => TRIG0[38].DATAIN
in_data[39] => dia.DATAB
in_data[39] => TRIG0[39].DATAIN
in_data[40] => dia.DATAB
in_data[40] => TRIG0[40].DATAIN
in_data[41] => dia.DATAB
in_data[41] => TRIG0[41].DATAIN
in_data[42] => dia.DATAB
in_data[42] => TRIG0[42].DATAIN
in_data[43] => dia.DATAB
in_data[43] => TRIG0[43].DATAIN
in_data[44] => dia.DATAB
in_data[44] => TRIG0[44].DATAIN
in_data[45] => dia.DATAB
in_data[45] => TRIG0[45].DATAIN
in_data[46] => dia.DATAB
in_data[46] => TRIG0[46].DATAIN
in_data[47] => dia.DATAB
in_data[47] => TRIG0[47].DATAIN
in_data[48] => dia.DATAB
in_data[48] => TRIG0[48].DATAIN
in_data[49] => dia.DATAB
in_data[49] => TRIG0[49].DATAIN
in_data[50] => dia.DATAB
in_data[50] => TRIG0[50].DATAIN
in_data[51] => dia.DATAB
in_data[51] => TRIG0[51].DATAIN
in_data[52] => dia.DATAB
in_data[52] => TRIG0[52].DATAIN
in_data[53] => dia.DATAB
in_data[53] => TRIG0[53].DATAIN
in_data[54] => dia.DATAB
in_data[54] => TRIG0[54].DATAIN
in_data[55] => dia.DATAB
in_data[55] => TRIG0[55].DATAIN
in_data[56] => dia.DATAB
in_data[56] => TRIG0[56].DATAIN
in_data[57] => dia.DATAB
in_data[57] => TRIG0[57].DATAIN
in_data[58] => dia.DATAB
in_data[58] => TRIG0[58].DATAIN
in_data[59] => dia.DATAB
in_data[59] => TRIG0[59].DATAIN
in_data[60] => dia.DATAB
in_data[60] => TRIG0[60].DATAIN
in_data[61] => dia.DATAB
in_data[61] => TRIG0[61].DATAIN
in_data[62] => dia.DATAB
in_data[62] => TRIG0[62].DATAIN
in_data[63] => dia.DATAB
in_data[63] => TRIG0[63].DATAIN
in_pkt_route[0] => out_neighbor[0]$latch.DATAIN
in_pkt_route[0] => TRIG0[64].DATAIN
in_pkt_route[1] => out_neighbor[1]$latch.DATAIN
in_pkt_route[1] => TRIG0[65].DATAIN
in_pkt_route[2] => TRIG0[66].DATAIN
in_pkt_route[3] => out_pkt_route[0]$latch.DATAIN
in_pkt_route[3] => TRIG0[67].DATAIN
in_pkt_route[4] => out_pkt_route[1]$latch.DATAIN
in_pkt_route[4] => TRIG0[68].DATAIN
in_pkt_route[5] => out_pkt_route[2]$latch.DATAIN
in_pkt_route[5] => out_bypass$latch.DATAIN
in_pkt_route[5] => TRIG0[69].DATAIN
in_pkt_route[6] => out_pkt_route[3]$latch.DATAIN
in_pkt_route[6] => TRIG0[70].DATAIN
in_pkt_route[7] => out_pkt_route[4]$latch.DATAIN
in_pkt_route[7] => TRIG0[71].DATAIN
in_pkt_route[8] => out_pkt_route[5]$latch.DATAIN
in_pkt_route[8] => TRIG0[72].DATAIN
in_pkt_route[9] => out_pkt_route[6]$latch.DATAIN
in_pkt_route[9] => TRIG0[73].DATAIN
in_pkt_route[10] => out_pkt_route[7]$latch.DATAIN
in_pkt_route[10] => TRIG0[74].DATAIN
in_pkt_route[11] => out_pkt_route[8]$latch.DATAIN
in_pkt_route[11] => TRIG0[75].DATAIN
in_pkt_route[12] => out_pkt_route[9]$latch.DATAIN
in_pkt_route[12] => TRIG0[76].DATAIN
in_pkt_route[13] => out_pkt_route[10]$latch.DATAIN
in_pkt_route[13] => TRIG0[77].DATAIN
in_pkt_route[14] => out_pkt_route[11]$latch.DATAIN
in_pkt_route[14] => TRIG0[78].DATAIN
in_pkt_route[15] => out_pkt_route[12]$latch.DATAIN
in_pkt_route[15] => TRIG0[79].DATAIN
in_pkt_route[16] => out_pkt_route[13]$latch.DATAIN
in_pkt_route[17] => out_pkt_route[14]$latch.DATAIN
in_pkt_route[18] => out_pkt_route[15]$latch.DATAIN
in_pkt_route[19] => out_pkt_route[16]$latch.DATAIN
in_pkt_route[20] => out_pkt_route[17]$latch.DATAIN
in_pkt_route[21] => out_pkt_route[18]$latch.DATAIN
in_pkt_route[22] => out_pkt_route[19]$latch.DATAIN
in_pkt_route[23] => out_pkt_route[20]$latch.DATAIN
in_wr => TRIG0[80].IN1
in_empty <= in_empty.DB_MAX_OUTPUT_PORT_TYPE
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => Selector0.IN3
in_req => TRIG0[82].DATAIN
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => in_empty.DATAB
in_ack <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_data[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_data[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_data[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_data[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_data[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_data[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_data[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_data[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_data[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_data[48]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_data[49]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= out_data[50]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= out_data[51]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= out_data[52]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= out_data[53]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= out_data[54]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_data[55]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_data[56]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_data[57]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_data[58]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= out_data[59]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_data[60]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_data[61]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_data[62]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_data[63]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[0] <= out_pkt_route[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[1] <= out_pkt_route[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[2] <= out_pkt_route[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[3] <= out_pkt_route[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[4] <= out_pkt_route[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[5] <= out_pkt_route[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[6] <= out_pkt_route[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[7] <= out_pkt_route[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[8] <= out_pkt_route[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[9] <= out_pkt_route[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[10] <= out_pkt_route[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[11] <= out_pkt_route[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[12] <= out_pkt_route[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[13] <= out_pkt_route[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[14] <= out_pkt_route[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[15] <= out_pkt_route[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[16] <= out_pkt_route[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[17] <= out_pkt_route[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[18] <= out_pkt_route[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[19] <= out_pkt_route[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[20] <= out_pkt_route[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[21] <= <GND>
out_pkt_route[22] <= <GND>
out_pkt_route[23] <= <GND>
out_wr <= out_wr.DB_MAX_OUTPUT_PORT_TYPE
out_req <= out_req.DB_MAX_OUTPUT_PORT_TYPE
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => TRIG0[166].DATAIN
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_neighbor[0] <= out_neighbor[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_neighbor[1] <= out_neighbor[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_bop <= out_bop$latch.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop$latch.DB_MAX_OUTPUT_PORT_TYPE
out_rdy => out_wr.OUTPUTSELECT
out_rdy => always3.IN0
out_rdy => out_eop.IN1
out_rdy => TRIG0[171].DATAIN
out_bypass <= out_bypass$latch.DB_MAX_OUTPUT_PORT_TYPE
proc_addr[2] => addra.DATAB
proc_addr[2] => TRIG0[180].DATAIN
proc_addr[3] => addra.DATAB
proc_addr[3] => TRIG0[181].DATAIN
proc_addr[4] => addra.DATAB
proc_addr[4] => TRIG0[182].DATAIN
proc_addr[5] => addra.DATAB
proc_addr[5] => TRIG0[183].DATAIN
proc_addr[6] => addra.DATAB
proc_addr[6] => TRIG0[184].DATAIN
proc_addr[7] => addra.DATAB
proc_addr[7] => TRIG0[185].DATAIN
proc_addr[8] => addra.DATAB
proc_addr[8] => TRIG0[186].DATAIN
proc_addr[9] => addra.DATAB
proc_addr[9] => TRIG0[187].DATAIN
proc_addr[10] => addra.DATAB
proc_addr[10] => TRIG0[188].DATAIN
proc_data_in[0] => dia.DATAB
proc_data_in[1] => dia.DATAB
proc_data_in[2] => dia.DATAB
proc_data_in[3] => dia.DATAB
proc_data_in[4] => dia.DATAB
proc_data_in[5] => dia.DATAB
proc_data_in[6] => dia.DATAB
proc_data_in[7] => dia.DATAB
proc_data_in[8] => dia.DATAB
proc_data_in[9] => dia.DATAB
proc_data_in[10] => dia.DATAB
proc_data_in[11] => dia.DATAB
proc_data_in[12] => dia.DATAB
proc_data_in[13] => dia.DATAB
proc_data_in[14] => dia.DATAB
proc_data_in[15] => dia.DATAB
proc_data_in[16] => dia.DATAB
proc_data_in[17] => dia.DATAB
proc_data_in[18] => dia.DATAB
proc_data_in[19] => dia.DATAB
proc_data_in[20] => dia.DATAB
proc_data_in[21] => dia.DATAB
proc_data_in[22] => dia.DATAB
proc_data_in[23] => dia.DATAB
proc_data_in[24] => dia.DATAB
proc_data_in[25] => dia.DATAB
proc_data_in[26] => dia.DATAB
proc_data_in[27] => dia.DATAB
proc_data_in[28] => dia.DATAB
proc_data_in[29] => dia.DATAB
proc_data_in[30] => dia.DATAB
proc_data_in[31] => dia.DATAB
proc_data_out[0] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[1] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[2] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[3] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[4] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[5] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[6] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[7] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[8] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[9] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[10] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[11] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[12] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[13] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[14] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[15] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[16] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[17] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[18] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[19] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[20] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[21] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[22] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[23] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[24] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[25] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[26] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[27] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[28] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[29] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[30] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[31] <= RAM16_s36_s36_altera:pm.q_a
proc_we => wea.DATAB
proc_we => TRIG0[189].DATAIN
proc_req <= proc_req.DB_MAX_OUTPUT_PORT_TYPE
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => TRIG0[191].DATAIN
proc_done => proc_req.DATAB
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_pkt_len[0] => pkt_len.DATAB
proc_pkt_len[1] => pkt_len.DATAB
proc_pkt_len[2] => pkt_len.DATAB
proc_pkt_len[3] => pkt_len.DATAB
proc_pkt_len[4] => pkt_len.DATAB
proc_pkt_len[5] => pkt_len.DATAB
proc_pkt_len[6] => pkt_len.DATAB
proc_pkt_len[7] => pkt_len.DATAB


|np_core|ppu:ppu|packet_buffer:pb2|RAM16_s36_s36_altera:pm
aclr_a => aclr_a.IN1
aclr_b => aclr_b.IN1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|np_core|ppu:ppu|packet_buffer:pb2|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component
wren_a => altsyncram_3g62:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_3g62:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3g62:auto_generated.data_a[0]
data_a[1] => altsyncram_3g62:auto_generated.data_a[1]
data_a[2] => altsyncram_3g62:auto_generated.data_a[2]
data_a[3] => altsyncram_3g62:auto_generated.data_a[3]
data_a[4] => altsyncram_3g62:auto_generated.data_a[4]
data_a[5] => altsyncram_3g62:auto_generated.data_a[5]
data_a[6] => altsyncram_3g62:auto_generated.data_a[6]
data_a[7] => altsyncram_3g62:auto_generated.data_a[7]
data_a[8] => altsyncram_3g62:auto_generated.data_a[8]
data_a[9] => altsyncram_3g62:auto_generated.data_a[9]
data_a[10] => altsyncram_3g62:auto_generated.data_a[10]
data_a[11] => altsyncram_3g62:auto_generated.data_a[11]
data_a[12] => altsyncram_3g62:auto_generated.data_a[12]
data_a[13] => altsyncram_3g62:auto_generated.data_a[13]
data_a[14] => altsyncram_3g62:auto_generated.data_a[14]
data_a[15] => altsyncram_3g62:auto_generated.data_a[15]
data_a[16] => altsyncram_3g62:auto_generated.data_a[16]
data_a[17] => altsyncram_3g62:auto_generated.data_a[17]
data_a[18] => altsyncram_3g62:auto_generated.data_a[18]
data_a[19] => altsyncram_3g62:auto_generated.data_a[19]
data_a[20] => altsyncram_3g62:auto_generated.data_a[20]
data_a[21] => altsyncram_3g62:auto_generated.data_a[21]
data_a[22] => altsyncram_3g62:auto_generated.data_a[22]
data_a[23] => altsyncram_3g62:auto_generated.data_a[23]
data_a[24] => altsyncram_3g62:auto_generated.data_a[24]
data_a[25] => altsyncram_3g62:auto_generated.data_a[25]
data_a[26] => altsyncram_3g62:auto_generated.data_a[26]
data_a[27] => altsyncram_3g62:auto_generated.data_a[27]
data_a[28] => altsyncram_3g62:auto_generated.data_a[28]
data_a[29] => altsyncram_3g62:auto_generated.data_a[29]
data_a[30] => altsyncram_3g62:auto_generated.data_a[30]
data_a[31] => altsyncram_3g62:auto_generated.data_a[31]
data_b[0] => altsyncram_3g62:auto_generated.data_b[0]
data_b[1] => altsyncram_3g62:auto_generated.data_b[1]
data_b[2] => altsyncram_3g62:auto_generated.data_b[2]
data_b[3] => altsyncram_3g62:auto_generated.data_b[3]
data_b[4] => altsyncram_3g62:auto_generated.data_b[4]
data_b[5] => altsyncram_3g62:auto_generated.data_b[5]
data_b[6] => altsyncram_3g62:auto_generated.data_b[6]
data_b[7] => altsyncram_3g62:auto_generated.data_b[7]
data_b[8] => altsyncram_3g62:auto_generated.data_b[8]
data_b[9] => altsyncram_3g62:auto_generated.data_b[9]
data_b[10] => altsyncram_3g62:auto_generated.data_b[10]
data_b[11] => altsyncram_3g62:auto_generated.data_b[11]
data_b[12] => altsyncram_3g62:auto_generated.data_b[12]
data_b[13] => altsyncram_3g62:auto_generated.data_b[13]
data_b[14] => altsyncram_3g62:auto_generated.data_b[14]
data_b[15] => altsyncram_3g62:auto_generated.data_b[15]
data_b[16] => altsyncram_3g62:auto_generated.data_b[16]
data_b[17] => altsyncram_3g62:auto_generated.data_b[17]
data_b[18] => altsyncram_3g62:auto_generated.data_b[18]
data_b[19] => altsyncram_3g62:auto_generated.data_b[19]
data_b[20] => altsyncram_3g62:auto_generated.data_b[20]
data_b[21] => altsyncram_3g62:auto_generated.data_b[21]
data_b[22] => altsyncram_3g62:auto_generated.data_b[22]
data_b[23] => altsyncram_3g62:auto_generated.data_b[23]
data_b[24] => altsyncram_3g62:auto_generated.data_b[24]
data_b[25] => altsyncram_3g62:auto_generated.data_b[25]
data_b[26] => altsyncram_3g62:auto_generated.data_b[26]
data_b[27] => altsyncram_3g62:auto_generated.data_b[27]
data_b[28] => altsyncram_3g62:auto_generated.data_b[28]
data_b[29] => altsyncram_3g62:auto_generated.data_b[29]
data_b[30] => altsyncram_3g62:auto_generated.data_b[30]
data_b[31] => altsyncram_3g62:auto_generated.data_b[31]
address_a[0] => altsyncram_3g62:auto_generated.address_a[0]
address_a[1] => altsyncram_3g62:auto_generated.address_a[1]
address_a[2] => altsyncram_3g62:auto_generated.address_a[2]
address_a[3] => altsyncram_3g62:auto_generated.address_a[3]
address_a[4] => altsyncram_3g62:auto_generated.address_a[4]
address_a[5] => altsyncram_3g62:auto_generated.address_a[5]
address_a[6] => altsyncram_3g62:auto_generated.address_a[6]
address_a[7] => altsyncram_3g62:auto_generated.address_a[7]
address_a[8] => altsyncram_3g62:auto_generated.address_a[8]
address_b[0] => altsyncram_3g62:auto_generated.address_b[0]
address_b[1] => altsyncram_3g62:auto_generated.address_b[1]
address_b[2] => altsyncram_3g62:auto_generated.address_b[2]
address_b[3] => altsyncram_3g62:auto_generated.address_b[3]
address_b[4] => altsyncram_3g62:auto_generated.address_b[4]
address_b[5] => altsyncram_3g62:auto_generated.address_b[5]
address_b[6] => altsyncram_3g62:auto_generated.address_b[6]
address_b[7] => altsyncram_3g62:auto_generated.address_b[7]
address_b[8] => altsyncram_3g62:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3g62:auto_generated.clock0
clock1 => altsyncram_3g62:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_3g62:auto_generated.aclr0
aclr1 => altsyncram_3g62:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3g62:auto_generated.q_a[0]
q_a[1] <= altsyncram_3g62:auto_generated.q_a[1]
q_a[2] <= altsyncram_3g62:auto_generated.q_a[2]
q_a[3] <= altsyncram_3g62:auto_generated.q_a[3]
q_a[4] <= altsyncram_3g62:auto_generated.q_a[4]
q_a[5] <= altsyncram_3g62:auto_generated.q_a[5]
q_a[6] <= altsyncram_3g62:auto_generated.q_a[6]
q_a[7] <= altsyncram_3g62:auto_generated.q_a[7]
q_a[8] <= altsyncram_3g62:auto_generated.q_a[8]
q_a[9] <= altsyncram_3g62:auto_generated.q_a[9]
q_a[10] <= altsyncram_3g62:auto_generated.q_a[10]
q_a[11] <= altsyncram_3g62:auto_generated.q_a[11]
q_a[12] <= altsyncram_3g62:auto_generated.q_a[12]
q_a[13] <= altsyncram_3g62:auto_generated.q_a[13]
q_a[14] <= altsyncram_3g62:auto_generated.q_a[14]
q_a[15] <= altsyncram_3g62:auto_generated.q_a[15]
q_a[16] <= altsyncram_3g62:auto_generated.q_a[16]
q_a[17] <= altsyncram_3g62:auto_generated.q_a[17]
q_a[18] <= altsyncram_3g62:auto_generated.q_a[18]
q_a[19] <= altsyncram_3g62:auto_generated.q_a[19]
q_a[20] <= altsyncram_3g62:auto_generated.q_a[20]
q_a[21] <= altsyncram_3g62:auto_generated.q_a[21]
q_a[22] <= altsyncram_3g62:auto_generated.q_a[22]
q_a[23] <= altsyncram_3g62:auto_generated.q_a[23]
q_a[24] <= altsyncram_3g62:auto_generated.q_a[24]
q_a[25] <= altsyncram_3g62:auto_generated.q_a[25]
q_a[26] <= altsyncram_3g62:auto_generated.q_a[26]
q_a[27] <= altsyncram_3g62:auto_generated.q_a[27]
q_a[28] <= altsyncram_3g62:auto_generated.q_a[28]
q_a[29] <= altsyncram_3g62:auto_generated.q_a[29]
q_a[30] <= altsyncram_3g62:auto_generated.q_a[30]
q_a[31] <= altsyncram_3g62:auto_generated.q_a[31]
q_b[0] <= altsyncram_3g62:auto_generated.q_b[0]
q_b[1] <= altsyncram_3g62:auto_generated.q_b[1]
q_b[2] <= altsyncram_3g62:auto_generated.q_b[2]
q_b[3] <= altsyncram_3g62:auto_generated.q_b[3]
q_b[4] <= altsyncram_3g62:auto_generated.q_b[4]
q_b[5] <= altsyncram_3g62:auto_generated.q_b[5]
q_b[6] <= altsyncram_3g62:auto_generated.q_b[6]
q_b[7] <= altsyncram_3g62:auto_generated.q_b[7]
q_b[8] <= altsyncram_3g62:auto_generated.q_b[8]
q_b[9] <= altsyncram_3g62:auto_generated.q_b[9]
q_b[10] <= altsyncram_3g62:auto_generated.q_b[10]
q_b[11] <= altsyncram_3g62:auto_generated.q_b[11]
q_b[12] <= altsyncram_3g62:auto_generated.q_b[12]
q_b[13] <= altsyncram_3g62:auto_generated.q_b[13]
q_b[14] <= altsyncram_3g62:auto_generated.q_b[14]
q_b[15] <= altsyncram_3g62:auto_generated.q_b[15]
q_b[16] <= altsyncram_3g62:auto_generated.q_b[16]
q_b[17] <= altsyncram_3g62:auto_generated.q_b[17]
q_b[18] <= altsyncram_3g62:auto_generated.q_b[18]
q_b[19] <= altsyncram_3g62:auto_generated.q_b[19]
q_b[20] <= altsyncram_3g62:auto_generated.q_b[20]
q_b[21] <= altsyncram_3g62:auto_generated.q_b[21]
q_b[22] <= altsyncram_3g62:auto_generated.q_b[22]
q_b[23] <= altsyncram_3g62:auto_generated.q_b[23]
q_b[24] <= altsyncram_3g62:auto_generated.q_b[24]
q_b[25] <= altsyncram_3g62:auto_generated.q_b[25]
q_b[26] <= altsyncram_3g62:auto_generated.q_b[26]
q_b[27] <= altsyncram_3g62:auto_generated.q_b[27]
q_b[28] <= altsyncram_3g62:auto_generated.q_b[28]
q_b[29] <= altsyncram_3g62:auto_generated.q_b[29]
q_b[30] <= altsyncram_3g62:auto_generated.q_b[30]
q_b[31] <= altsyncram_3g62:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|np_core|ppu:ppu|packet_buffer:pb2|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|np_core|ppu:ppu|packet_buffer:pb3
clk => clk.IN2
reset => reset.IN2
TRIG0[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[34] <= in_data[34].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[35] <= in_data[35].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[36] <= in_data[36].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[37] <= in_data[37].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[38] <= in_data[38].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[39] <= in_data[39].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[40] <= in_data[40].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[41] <= in_data[41].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[42] <= in_data[42].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[43] <= in_data[43].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[44] <= in_data[44].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[45] <= in_data[45].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[46] <= in_data[46].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[47] <= in_data[47].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[48] <= in_data[48].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[49] <= in_data[49].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[50] <= in_data[50].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[51] <= in_data[51].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[52] <= in_data[52].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[53] <= in_data[53].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[54] <= in_data[54].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[55] <= in_data[55].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[56] <= in_data[56].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[57] <= in_data[57].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[58] <= in_data[58].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[59] <= in_data[59].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[60] <= in_data[60].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[61] <= in_data[61].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[62] <= in_data[62].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[63] <= in_data[63].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[64] <= in_pkt_route[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[65] <= in_pkt_route[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[66] <= in_pkt_route[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[67] <= in_pkt_route[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[68] <= in_pkt_route[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[69] <= in_pkt_route[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[70] <= in_pkt_route[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[71] <= in_pkt_route[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[72] <= in_pkt_route[8].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[73] <= in_pkt_route[9].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[74] <= in_pkt_route[10].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[75] <= in_pkt_route[11].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[76] <= in_pkt_route[12].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[77] <= in_pkt_route[13].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[78] <= in_pkt_route[14].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[79] <= in_pkt_route[15].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[80] <= TRIG0[80].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[81] <= in_empty.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[82] <= in_req.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[83] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[84] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[85] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[86] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[87] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[88] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[89] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[90] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[91] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[92] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[93] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[94] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[95] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[96] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[97] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[98] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[99] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[100] <= out_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[101] <= out_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[102] <= out_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[103] <= out_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[104] <= out_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[105] <= out_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[106] <= out_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[107] <= out_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[108] <= out_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[109] <= out_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[110] <= out_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[111] <= out_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[112] <= out_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[113] <= out_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[114] <= out_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[115] <= out_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[116] <= out_data[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[117] <= out_data[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[118] <= out_data[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[119] <= out_data[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[120] <= out_data[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[121] <= out_data[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[122] <= out_data[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[123] <= out_data[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[124] <= out_data[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[125] <= out_data[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[126] <= out_data[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[127] <= out_data[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[128] <= out_data[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[129] <= out_data[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[130] <= out_data[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[131] <= out_data[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[132] <= out_data[48]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[133] <= out_data[49]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[134] <= out_data[50]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[135] <= out_data[51]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[136] <= out_data[52]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[137] <= out_data[53]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[138] <= out_data[54]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[139] <= out_data[55]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[140] <= out_data[56]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[141] <= out_data[57]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[142] <= out_data[58]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[143] <= out_data[59]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[144] <= out_data[60]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[145] <= out_data[61]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[146] <= out_data[62]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[147] <= out_data[63]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[148] <= out_pkt_route[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[149] <= out_pkt_route[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[150] <= out_pkt_route[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[151] <= out_pkt_route[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[152] <= out_pkt_route[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[153] <= out_pkt_route[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[154] <= out_pkt_route[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[155] <= out_pkt_route[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[156] <= out_pkt_route[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[157] <= out_pkt_route[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[158] <= out_pkt_route[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[159] <= out_pkt_route[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[160] <= out_pkt_route[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[161] <= out_pkt_route[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[162] <= out_pkt_route[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[163] <= out_pkt_route[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[164] <= out_wr.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[165] <= out_req.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[166] <= out_ack.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[167] <= out_neighbor[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[168] <= out_neighbor[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[169] <= out_bop$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[170] <= out_eop$latch.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[171] <= out_rdy.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[172] <= dia[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[173] <= dia[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[174] <= dia[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[175] <= dia[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[176] <= RAM16_s36_s36_altera:pm.q_a
TRIG0[177] <= RAM16_s36_s36_altera:pm.q_a
TRIG0[178] <= RAM16_s36_s36_altera:pm.q_a
TRIG0[179] <= RAM16_s36_s36_altera:pm.q_a
TRIG0[180] <= proc_addr[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[181] <= proc_addr[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[182] <= proc_addr[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[183] <= proc_addr[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[184] <= proc_addr[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[185] <= proc_addr[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[186] <= proc_addr[8].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[187] <= proc_addr[9].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[188] <= proc_addr[10].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[189] <= proc_we.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[190] <= proc_req.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[191] <= proc_done.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[192] <= <GND>
TRIG0[193] <= <GND>
TRIG0[194] <= <GND>
TRIG0[195] <= <GND>
TRIG0[196] <= <GND>
TRIG0[197] <= <GND>
TRIG0[198] <= <GND>
TRIG0[199] <= <GND>
TRIG0[200] <= pkt_len[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[201] <= pkt_len[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[202] <= pkt_len[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[203] <= pkt_len[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[204] <= pkt_len[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[205] <= pkt_len[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[206] <= pkt_len[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[207] <= pkt_len[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[208] <= <GND>
TRIG0[209] <= <GND>
TRIG0[210] <= send_len[0].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[211] <= send_len[1].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[212] <= send_len[2].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[213] <= send_len[3].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[214] <= send_len[4].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[215] <= send_len[5].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[216] <= send_len[6].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[217] <= send_len[7].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[218] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[219] <= TRIG0[219].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[220] <= TRIG0[220].DB_MAX_OUTPUT_PORT_TYPE
TRIG0[221] <= <GND>
TRIG0[222] <= <GND>
TRIG0[223] <= <GND>
TRIG0[224] <= <GND>
TRIG0[225] <= <GND>
TRIG0[226] <= <GND>
TRIG0[227] <= <GND>
TRIG0[228] <= <GND>
TRIG0[229] <= <GND>
TRIG0[230] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[231] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[232] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
TRIG0[233] <= <GND>
TRIG0[234] <= <GND>
TRIG0[235] <= <GND>
TRIG0[236] <= <GND>
TRIG0[237] <= <GND>
TRIG0[238] <= <GND>
TRIG0[239] <= <GND>
in_data[0] => dib.DATAB
in_data[0] => TRIG0[0].DATAIN
in_data[1] => dib.DATAB
in_data[1] => TRIG0[1].DATAIN
in_data[2] => dib.DATAB
in_data[2] => TRIG0[2].DATAIN
in_data[3] => dib.DATAB
in_data[3] => TRIG0[3].DATAIN
in_data[4] => dib.DATAB
in_data[4] => TRIG0[4].DATAIN
in_data[5] => dib.DATAB
in_data[5] => TRIG0[5].DATAIN
in_data[6] => dib.DATAB
in_data[6] => TRIG0[6].DATAIN
in_data[7] => dib.DATAB
in_data[7] => TRIG0[7].DATAIN
in_data[8] => dib.DATAB
in_data[8] => TRIG0[8].DATAIN
in_data[9] => dib.DATAB
in_data[9] => TRIG0[9].DATAIN
in_data[10] => dib.DATAB
in_data[10] => TRIG0[10].DATAIN
in_data[11] => dib.DATAB
in_data[11] => TRIG0[11].DATAIN
in_data[12] => dib.DATAB
in_data[12] => TRIG0[12].DATAIN
in_data[13] => dib.DATAB
in_data[13] => TRIG0[13].DATAIN
in_data[14] => dib.DATAB
in_data[14] => TRIG0[14].DATAIN
in_data[15] => dib.DATAB
in_data[15] => TRIG0[15].DATAIN
in_data[16] => dib.DATAB
in_data[16] => TRIG0[16].DATAIN
in_data[17] => dib.DATAB
in_data[17] => TRIG0[17].DATAIN
in_data[18] => dib.DATAB
in_data[18] => TRIG0[18].DATAIN
in_data[19] => dib.DATAB
in_data[19] => TRIG0[19].DATAIN
in_data[20] => dib.DATAB
in_data[20] => TRIG0[20].DATAIN
in_data[21] => dib.DATAB
in_data[21] => TRIG0[21].DATAIN
in_data[22] => dib.DATAB
in_data[22] => TRIG0[22].DATAIN
in_data[23] => dib.DATAB
in_data[23] => TRIG0[23].DATAIN
in_data[24] => dib.DATAB
in_data[24] => TRIG0[24].DATAIN
in_data[25] => dib.DATAB
in_data[25] => TRIG0[25].DATAIN
in_data[26] => dib.DATAB
in_data[26] => TRIG0[26].DATAIN
in_data[27] => dib.DATAB
in_data[27] => TRIG0[27].DATAIN
in_data[28] => dib.DATAB
in_data[28] => TRIG0[28].DATAIN
in_data[29] => dib.DATAB
in_data[29] => TRIG0[29].DATAIN
in_data[30] => dib.DATAB
in_data[30] => TRIG0[30].DATAIN
in_data[31] => dib.DATAB
in_data[31] => TRIG0[31].DATAIN
in_data[32] => dia.DATAB
in_data[32] => TRIG0[32].DATAIN
in_data[33] => dia.DATAB
in_data[33] => TRIG0[33].DATAIN
in_data[34] => dia.DATAB
in_data[34] => TRIG0[34].DATAIN
in_data[35] => dia.DATAB
in_data[35] => TRIG0[35].DATAIN
in_data[36] => dia.DATAB
in_data[36] => TRIG0[36].DATAIN
in_data[37] => dia.DATAB
in_data[37] => TRIG0[37].DATAIN
in_data[38] => dia.DATAB
in_data[38] => TRIG0[38].DATAIN
in_data[39] => dia.DATAB
in_data[39] => TRIG0[39].DATAIN
in_data[40] => dia.DATAB
in_data[40] => TRIG0[40].DATAIN
in_data[41] => dia.DATAB
in_data[41] => TRIG0[41].DATAIN
in_data[42] => dia.DATAB
in_data[42] => TRIG0[42].DATAIN
in_data[43] => dia.DATAB
in_data[43] => TRIG0[43].DATAIN
in_data[44] => dia.DATAB
in_data[44] => TRIG0[44].DATAIN
in_data[45] => dia.DATAB
in_data[45] => TRIG0[45].DATAIN
in_data[46] => dia.DATAB
in_data[46] => TRIG0[46].DATAIN
in_data[47] => dia.DATAB
in_data[47] => TRIG0[47].DATAIN
in_data[48] => dia.DATAB
in_data[48] => TRIG0[48].DATAIN
in_data[49] => dia.DATAB
in_data[49] => TRIG0[49].DATAIN
in_data[50] => dia.DATAB
in_data[50] => TRIG0[50].DATAIN
in_data[51] => dia.DATAB
in_data[51] => TRIG0[51].DATAIN
in_data[52] => dia.DATAB
in_data[52] => TRIG0[52].DATAIN
in_data[53] => dia.DATAB
in_data[53] => TRIG0[53].DATAIN
in_data[54] => dia.DATAB
in_data[54] => TRIG0[54].DATAIN
in_data[55] => dia.DATAB
in_data[55] => TRIG0[55].DATAIN
in_data[56] => dia.DATAB
in_data[56] => TRIG0[56].DATAIN
in_data[57] => dia.DATAB
in_data[57] => TRIG0[57].DATAIN
in_data[58] => dia.DATAB
in_data[58] => TRIG0[58].DATAIN
in_data[59] => dia.DATAB
in_data[59] => TRIG0[59].DATAIN
in_data[60] => dia.DATAB
in_data[60] => TRIG0[60].DATAIN
in_data[61] => dia.DATAB
in_data[61] => TRIG0[61].DATAIN
in_data[62] => dia.DATAB
in_data[62] => TRIG0[62].DATAIN
in_data[63] => dia.DATAB
in_data[63] => TRIG0[63].DATAIN
in_pkt_route[0] => out_neighbor[0]$latch.DATAIN
in_pkt_route[0] => TRIG0[64].DATAIN
in_pkt_route[1] => out_neighbor[1]$latch.DATAIN
in_pkt_route[1] => TRIG0[65].DATAIN
in_pkt_route[2] => TRIG0[66].DATAIN
in_pkt_route[3] => out_pkt_route[0]$latch.DATAIN
in_pkt_route[3] => TRIG0[67].DATAIN
in_pkt_route[4] => out_pkt_route[1]$latch.DATAIN
in_pkt_route[4] => TRIG0[68].DATAIN
in_pkt_route[5] => out_pkt_route[2]$latch.DATAIN
in_pkt_route[5] => out_bypass$latch.DATAIN
in_pkt_route[5] => TRIG0[69].DATAIN
in_pkt_route[6] => out_pkt_route[3]$latch.DATAIN
in_pkt_route[6] => TRIG0[70].DATAIN
in_pkt_route[7] => out_pkt_route[4]$latch.DATAIN
in_pkt_route[7] => TRIG0[71].DATAIN
in_pkt_route[8] => out_pkt_route[5]$latch.DATAIN
in_pkt_route[8] => TRIG0[72].DATAIN
in_pkt_route[9] => out_pkt_route[6]$latch.DATAIN
in_pkt_route[9] => TRIG0[73].DATAIN
in_pkt_route[10] => out_pkt_route[7]$latch.DATAIN
in_pkt_route[10] => TRIG0[74].DATAIN
in_pkt_route[11] => out_pkt_route[8]$latch.DATAIN
in_pkt_route[11] => TRIG0[75].DATAIN
in_pkt_route[12] => out_pkt_route[9]$latch.DATAIN
in_pkt_route[12] => TRIG0[76].DATAIN
in_pkt_route[13] => out_pkt_route[10]$latch.DATAIN
in_pkt_route[13] => TRIG0[77].DATAIN
in_pkt_route[14] => out_pkt_route[11]$latch.DATAIN
in_pkt_route[14] => TRIG0[78].DATAIN
in_pkt_route[15] => out_pkt_route[12]$latch.DATAIN
in_pkt_route[15] => TRIG0[79].DATAIN
in_pkt_route[16] => out_pkt_route[13]$latch.DATAIN
in_pkt_route[17] => out_pkt_route[14]$latch.DATAIN
in_pkt_route[18] => out_pkt_route[15]$latch.DATAIN
in_pkt_route[19] => out_pkt_route[16]$latch.DATAIN
in_pkt_route[20] => out_pkt_route[17]$latch.DATAIN
in_pkt_route[21] => out_pkt_route[18]$latch.DATAIN
in_pkt_route[22] => out_pkt_route[19]$latch.DATAIN
in_pkt_route[23] => out_pkt_route[20]$latch.DATAIN
in_wr => TRIG0[80].IN1
in_empty <= in_empty.DB_MAX_OUTPUT_PORT_TYPE
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => Selector0.IN3
in_req => TRIG0[82].DATAIN
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => buff_state_next.OUTPUTSELECT
in_req => in_empty.DATAB
in_ack <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_data[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_data[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_data[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_data[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_data[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_data[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_data[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_data[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_data[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_data[48]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_data[49]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= out_data[50]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= out_data[51]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= out_data[52]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= out_data[53]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= out_data[54]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_data[55]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_data[56]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_data[57]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_data[58]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= out_data[59]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_data[60]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_data[61]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_data[62]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_data[63]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[0] <= out_pkt_route[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[1] <= out_pkt_route[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[2] <= out_pkt_route[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[3] <= out_pkt_route[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[4] <= out_pkt_route[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[5] <= out_pkt_route[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[6] <= out_pkt_route[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[7] <= out_pkt_route[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[8] <= out_pkt_route[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[9] <= out_pkt_route[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[10] <= out_pkt_route[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[11] <= out_pkt_route[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[12] <= out_pkt_route[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[13] <= out_pkt_route[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[14] <= out_pkt_route[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[15] <= out_pkt_route[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[16] <= out_pkt_route[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[17] <= out_pkt_route[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[18] <= out_pkt_route[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[19] <= out_pkt_route[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[20] <= out_pkt_route[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_pkt_route[21] <= <GND>
out_pkt_route[22] <= <GND>
out_pkt_route[23] <= <GND>
out_wr <= out_wr.DB_MAX_OUTPUT_PORT_TYPE
out_req <= out_req.DB_MAX_OUTPUT_PORT_TYPE
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => TRIG0[166].DATAIN
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_ack => buff_state_next.OUTPUTSELECT
out_neighbor[0] <= out_neighbor[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_neighbor[1] <= out_neighbor[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_bop <= out_bop$latch.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop$latch.DB_MAX_OUTPUT_PORT_TYPE
out_rdy => out_wr.OUTPUTSELECT
out_rdy => always3.IN0
out_rdy => out_eop.IN1
out_rdy => TRIG0[171].DATAIN
out_bypass <= out_bypass$latch.DB_MAX_OUTPUT_PORT_TYPE
proc_addr[2] => addra.DATAB
proc_addr[2] => TRIG0[180].DATAIN
proc_addr[3] => addra.DATAB
proc_addr[3] => TRIG0[181].DATAIN
proc_addr[4] => addra.DATAB
proc_addr[4] => TRIG0[182].DATAIN
proc_addr[5] => addra.DATAB
proc_addr[5] => TRIG0[183].DATAIN
proc_addr[6] => addra.DATAB
proc_addr[6] => TRIG0[184].DATAIN
proc_addr[7] => addra.DATAB
proc_addr[7] => TRIG0[185].DATAIN
proc_addr[8] => addra.DATAB
proc_addr[8] => TRIG0[186].DATAIN
proc_addr[9] => addra.DATAB
proc_addr[9] => TRIG0[187].DATAIN
proc_addr[10] => addra.DATAB
proc_addr[10] => TRIG0[188].DATAIN
proc_data_in[0] => dia.DATAB
proc_data_in[1] => dia.DATAB
proc_data_in[2] => dia.DATAB
proc_data_in[3] => dia.DATAB
proc_data_in[4] => dia.DATAB
proc_data_in[5] => dia.DATAB
proc_data_in[6] => dia.DATAB
proc_data_in[7] => dia.DATAB
proc_data_in[8] => dia.DATAB
proc_data_in[9] => dia.DATAB
proc_data_in[10] => dia.DATAB
proc_data_in[11] => dia.DATAB
proc_data_in[12] => dia.DATAB
proc_data_in[13] => dia.DATAB
proc_data_in[14] => dia.DATAB
proc_data_in[15] => dia.DATAB
proc_data_in[16] => dia.DATAB
proc_data_in[17] => dia.DATAB
proc_data_in[18] => dia.DATAB
proc_data_in[19] => dia.DATAB
proc_data_in[20] => dia.DATAB
proc_data_in[21] => dia.DATAB
proc_data_in[22] => dia.DATAB
proc_data_in[23] => dia.DATAB
proc_data_in[24] => dia.DATAB
proc_data_in[25] => dia.DATAB
proc_data_in[26] => dia.DATAB
proc_data_in[27] => dia.DATAB
proc_data_in[28] => dia.DATAB
proc_data_in[29] => dia.DATAB
proc_data_in[30] => dia.DATAB
proc_data_in[31] => dia.DATAB
proc_data_out[0] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[1] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[2] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[3] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[4] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[5] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[6] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[7] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[8] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[9] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[10] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[11] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[12] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[13] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[14] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[15] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[16] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[17] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[18] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[19] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[20] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[21] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[22] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[23] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[24] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[25] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[26] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[27] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[28] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[29] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[30] <= RAM16_s36_s36_altera:pm.q_a
proc_data_out[31] <= RAM16_s36_s36_altera:pm.q_a
proc_we => wea.DATAB
proc_we => TRIG0[189].DATAIN
proc_req <= proc_req.DB_MAX_OUTPUT_PORT_TYPE
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => buff_state_next.OUTPUTSELECT
proc_done => TRIG0[191].DATAIN
proc_done => proc_req.DATAB
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_done_repeat => repeat_count.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_wr_pkt_len => pkt_len.OUTPUTSELECT
proc_pkt_len[0] => pkt_len.DATAB
proc_pkt_len[1] => pkt_len.DATAB
proc_pkt_len[2] => pkt_len.DATAB
proc_pkt_len[3] => pkt_len.DATAB
proc_pkt_len[4] => pkt_len.DATAB
proc_pkt_len[5] => pkt_len.DATAB
proc_pkt_len[6] => pkt_len.DATAB
proc_pkt_len[7] => pkt_len.DATAB


|np_core|ppu:ppu|packet_buffer:pb3|RAM16_s36_s36_altera:pm
aclr_a => aclr_a.IN1
aclr_b => aclr_b.IN1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|np_core|ppu:ppu|packet_buffer:pb3|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component
wren_a => altsyncram_3g62:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_3g62:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3g62:auto_generated.data_a[0]
data_a[1] => altsyncram_3g62:auto_generated.data_a[1]
data_a[2] => altsyncram_3g62:auto_generated.data_a[2]
data_a[3] => altsyncram_3g62:auto_generated.data_a[3]
data_a[4] => altsyncram_3g62:auto_generated.data_a[4]
data_a[5] => altsyncram_3g62:auto_generated.data_a[5]
data_a[6] => altsyncram_3g62:auto_generated.data_a[6]
data_a[7] => altsyncram_3g62:auto_generated.data_a[7]
data_a[8] => altsyncram_3g62:auto_generated.data_a[8]
data_a[9] => altsyncram_3g62:auto_generated.data_a[9]
data_a[10] => altsyncram_3g62:auto_generated.data_a[10]
data_a[11] => altsyncram_3g62:auto_generated.data_a[11]
data_a[12] => altsyncram_3g62:auto_generated.data_a[12]
data_a[13] => altsyncram_3g62:auto_generated.data_a[13]
data_a[14] => altsyncram_3g62:auto_generated.data_a[14]
data_a[15] => altsyncram_3g62:auto_generated.data_a[15]
data_a[16] => altsyncram_3g62:auto_generated.data_a[16]
data_a[17] => altsyncram_3g62:auto_generated.data_a[17]
data_a[18] => altsyncram_3g62:auto_generated.data_a[18]
data_a[19] => altsyncram_3g62:auto_generated.data_a[19]
data_a[20] => altsyncram_3g62:auto_generated.data_a[20]
data_a[21] => altsyncram_3g62:auto_generated.data_a[21]
data_a[22] => altsyncram_3g62:auto_generated.data_a[22]
data_a[23] => altsyncram_3g62:auto_generated.data_a[23]
data_a[24] => altsyncram_3g62:auto_generated.data_a[24]
data_a[25] => altsyncram_3g62:auto_generated.data_a[25]
data_a[26] => altsyncram_3g62:auto_generated.data_a[26]
data_a[27] => altsyncram_3g62:auto_generated.data_a[27]
data_a[28] => altsyncram_3g62:auto_generated.data_a[28]
data_a[29] => altsyncram_3g62:auto_generated.data_a[29]
data_a[30] => altsyncram_3g62:auto_generated.data_a[30]
data_a[31] => altsyncram_3g62:auto_generated.data_a[31]
data_b[0] => altsyncram_3g62:auto_generated.data_b[0]
data_b[1] => altsyncram_3g62:auto_generated.data_b[1]
data_b[2] => altsyncram_3g62:auto_generated.data_b[2]
data_b[3] => altsyncram_3g62:auto_generated.data_b[3]
data_b[4] => altsyncram_3g62:auto_generated.data_b[4]
data_b[5] => altsyncram_3g62:auto_generated.data_b[5]
data_b[6] => altsyncram_3g62:auto_generated.data_b[6]
data_b[7] => altsyncram_3g62:auto_generated.data_b[7]
data_b[8] => altsyncram_3g62:auto_generated.data_b[8]
data_b[9] => altsyncram_3g62:auto_generated.data_b[9]
data_b[10] => altsyncram_3g62:auto_generated.data_b[10]
data_b[11] => altsyncram_3g62:auto_generated.data_b[11]
data_b[12] => altsyncram_3g62:auto_generated.data_b[12]
data_b[13] => altsyncram_3g62:auto_generated.data_b[13]
data_b[14] => altsyncram_3g62:auto_generated.data_b[14]
data_b[15] => altsyncram_3g62:auto_generated.data_b[15]
data_b[16] => altsyncram_3g62:auto_generated.data_b[16]
data_b[17] => altsyncram_3g62:auto_generated.data_b[17]
data_b[18] => altsyncram_3g62:auto_generated.data_b[18]
data_b[19] => altsyncram_3g62:auto_generated.data_b[19]
data_b[20] => altsyncram_3g62:auto_generated.data_b[20]
data_b[21] => altsyncram_3g62:auto_generated.data_b[21]
data_b[22] => altsyncram_3g62:auto_generated.data_b[22]
data_b[23] => altsyncram_3g62:auto_generated.data_b[23]
data_b[24] => altsyncram_3g62:auto_generated.data_b[24]
data_b[25] => altsyncram_3g62:auto_generated.data_b[25]
data_b[26] => altsyncram_3g62:auto_generated.data_b[26]
data_b[27] => altsyncram_3g62:auto_generated.data_b[27]
data_b[28] => altsyncram_3g62:auto_generated.data_b[28]
data_b[29] => altsyncram_3g62:auto_generated.data_b[29]
data_b[30] => altsyncram_3g62:auto_generated.data_b[30]
data_b[31] => altsyncram_3g62:auto_generated.data_b[31]
address_a[0] => altsyncram_3g62:auto_generated.address_a[0]
address_a[1] => altsyncram_3g62:auto_generated.address_a[1]
address_a[2] => altsyncram_3g62:auto_generated.address_a[2]
address_a[3] => altsyncram_3g62:auto_generated.address_a[3]
address_a[4] => altsyncram_3g62:auto_generated.address_a[4]
address_a[5] => altsyncram_3g62:auto_generated.address_a[5]
address_a[6] => altsyncram_3g62:auto_generated.address_a[6]
address_a[7] => altsyncram_3g62:auto_generated.address_a[7]
address_a[8] => altsyncram_3g62:auto_generated.address_a[8]
address_b[0] => altsyncram_3g62:auto_generated.address_b[0]
address_b[1] => altsyncram_3g62:auto_generated.address_b[1]
address_b[2] => altsyncram_3g62:auto_generated.address_b[2]
address_b[3] => altsyncram_3g62:auto_generated.address_b[3]
address_b[4] => altsyncram_3g62:auto_generated.address_b[4]
address_b[5] => altsyncram_3g62:auto_generated.address_b[5]
address_b[6] => altsyncram_3g62:auto_generated.address_b[6]
address_b[7] => altsyncram_3g62:auto_generated.address_b[7]
address_b[8] => altsyncram_3g62:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3g62:auto_generated.clock0
clock1 => altsyncram_3g62:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_3g62:auto_generated.aclr0
aclr1 => altsyncram_3g62:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3g62:auto_generated.q_a[0]
q_a[1] <= altsyncram_3g62:auto_generated.q_a[1]
q_a[2] <= altsyncram_3g62:auto_generated.q_a[2]
q_a[3] <= altsyncram_3g62:auto_generated.q_a[3]
q_a[4] <= altsyncram_3g62:auto_generated.q_a[4]
q_a[5] <= altsyncram_3g62:auto_generated.q_a[5]
q_a[6] <= altsyncram_3g62:auto_generated.q_a[6]
q_a[7] <= altsyncram_3g62:auto_generated.q_a[7]
q_a[8] <= altsyncram_3g62:auto_generated.q_a[8]
q_a[9] <= altsyncram_3g62:auto_generated.q_a[9]
q_a[10] <= altsyncram_3g62:auto_generated.q_a[10]
q_a[11] <= altsyncram_3g62:auto_generated.q_a[11]
q_a[12] <= altsyncram_3g62:auto_generated.q_a[12]
q_a[13] <= altsyncram_3g62:auto_generated.q_a[13]
q_a[14] <= altsyncram_3g62:auto_generated.q_a[14]
q_a[15] <= altsyncram_3g62:auto_generated.q_a[15]
q_a[16] <= altsyncram_3g62:auto_generated.q_a[16]
q_a[17] <= altsyncram_3g62:auto_generated.q_a[17]
q_a[18] <= altsyncram_3g62:auto_generated.q_a[18]
q_a[19] <= altsyncram_3g62:auto_generated.q_a[19]
q_a[20] <= altsyncram_3g62:auto_generated.q_a[20]
q_a[21] <= altsyncram_3g62:auto_generated.q_a[21]
q_a[22] <= altsyncram_3g62:auto_generated.q_a[22]
q_a[23] <= altsyncram_3g62:auto_generated.q_a[23]
q_a[24] <= altsyncram_3g62:auto_generated.q_a[24]
q_a[25] <= altsyncram_3g62:auto_generated.q_a[25]
q_a[26] <= altsyncram_3g62:auto_generated.q_a[26]
q_a[27] <= altsyncram_3g62:auto_generated.q_a[27]
q_a[28] <= altsyncram_3g62:auto_generated.q_a[28]
q_a[29] <= altsyncram_3g62:auto_generated.q_a[29]
q_a[30] <= altsyncram_3g62:auto_generated.q_a[30]
q_a[31] <= altsyncram_3g62:auto_generated.q_a[31]
q_b[0] <= altsyncram_3g62:auto_generated.q_b[0]
q_b[1] <= altsyncram_3g62:auto_generated.q_b[1]
q_b[2] <= altsyncram_3g62:auto_generated.q_b[2]
q_b[3] <= altsyncram_3g62:auto_generated.q_b[3]
q_b[4] <= altsyncram_3g62:auto_generated.q_b[4]
q_b[5] <= altsyncram_3g62:auto_generated.q_b[5]
q_b[6] <= altsyncram_3g62:auto_generated.q_b[6]
q_b[7] <= altsyncram_3g62:auto_generated.q_b[7]
q_b[8] <= altsyncram_3g62:auto_generated.q_b[8]
q_b[9] <= altsyncram_3g62:auto_generated.q_b[9]
q_b[10] <= altsyncram_3g62:auto_generated.q_b[10]
q_b[11] <= altsyncram_3g62:auto_generated.q_b[11]
q_b[12] <= altsyncram_3g62:auto_generated.q_b[12]
q_b[13] <= altsyncram_3g62:auto_generated.q_b[13]
q_b[14] <= altsyncram_3g62:auto_generated.q_b[14]
q_b[15] <= altsyncram_3g62:auto_generated.q_b[15]
q_b[16] <= altsyncram_3g62:auto_generated.q_b[16]
q_b[17] <= altsyncram_3g62:auto_generated.q_b[17]
q_b[18] <= altsyncram_3g62:auto_generated.q_b[18]
q_b[19] <= altsyncram_3g62:auto_generated.q_b[19]
q_b[20] <= altsyncram_3g62:auto_generated.q_b[20]
q_b[21] <= altsyncram_3g62:auto_generated.q_b[21]
q_b[22] <= altsyncram_3g62:auto_generated.q_b[22]
q_b[23] <= altsyncram_3g62:auto_generated.q_b[23]
q_b[24] <= altsyncram_3g62:auto_generated.q_b[24]
q_b[25] <= altsyncram_3g62:auto_generated.q_b[25]
q_b[26] <= altsyncram_3g62:auto_generated.q_b[26]
q_b[27] <= altsyncram_3g62:auto_generated.q_b[27]
q_b[28] <= altsyncram_3g62:auto_generated.q_b[28]
q_b[29] <= altsyncram_3g62:auto_generated.q_b[29]
q_b[30] <= altsyncram_3g62:auto_generated.q_b[30]
q_b[31] <= altsyncram_3g62:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|np_core|ppu:ppu|packet_buffer:pb3|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|np_core|ppu:ppu|lr0:lr0
clk => clk.IN8
addr[2] => addr[2].IN8
addr[3] => addr[3].IN8
addr[4] => addr[4].IN8
addr[5] => addr[5].IN8
addr[6] => addr[6].IN8
addr[7] => addr[7].IN8
addr[8] => addr[8].IN8
addr[9] => addr[9].IN8
addr[10] => addr[10].IN8
addr[11] => addr[11].IN8
addr[12] => addr[12].IN8
addr[13] => addr[13].IN8
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= RAMB16_S4_altera:localram0.q
data_out[1] <= RAMB16_S4_altera:localram0.q
data_out[2] <= RAMB16_S4_altera:localram0.q
data_out[3] <= RAMB16_S4_altera:localram0.q
data_out[4] <= RAMB16_S4_altera:localram1.q
data_out[5] <= RAMB16_S4_altera:localram1.q
data_out[6] <= RAMB16_S4_altera:localram1.q
data_out[7] <= RAMB16_S4_altera:localram1.q
data_out[8] <= RAMB16_S4_altera:localram2.q
data_out[9] <= RAMB16_S4_altera:localram2.q
data_out[10] <= RAMB16_S4_altera:localram2.q
data_out[11] <= RAMB16_S4_altera:localram2.q
data_out[12] <= RAMB16_S4_altera:localram3.q
data_out[13] <= RAMB16_S4_altera:localram3.q
data_out[14] <= RAMB16_S4_altera:localram3.q
data_out[15] <= RAMB16_S4_altera:localram3.q
data_out[16] <= RAMB16_S4_altera:localram4.q
data_out[17] <= RAMB16_S4_altera:localram4.q
data_out[18] <= RAMB16_S4_altera:localram4.q
data_out[19] <= RAMB16_S4_altera:localram4.q
data_out[20] <= RAMB16_S4_altera:localram5.q
data_out[21] <= RAMB16_S4_altera:localram5.q
data_out[22] <= RAMB16_S4_altera:localram5.q
data_out[23] <= RAMB16_S4_altera:localram5.q
data_out[24] <= RAMB16_S4_altera:localram6.q
data_out[25] <= RAMB16_S4_altera:localram6.q
data_out[26] <= RAMB16_S4_altera:localram6.q
data_out[27] <= RAMB16_S4_altera:localram6.q
data_out[28] <= RAMB16_S4_altera:localram7.q
data_out[29] <= RAMB16_S4_altera:localram7.q
data_out[30] <= RAMB16_S4_altera:localram7.q
data_out[31] <= RAMB16_S4_altera:localram7.q
we[0] => we[0].IN2
we[1] => we[1].IN2
we[2] => we[2].IN2
we[3] => we[3].IN2
en => en.IN8
reset => reset.IN8


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram0
aclr => aclr.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram0|altsyncram:altsyncram_component
wren_a => altsyncram_tlo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tlo1:auto_generated.data_a[0]
data_a[1] => altsyncram_tlo1:auto_generated.data_a[1]
data_a[2] => altsyncram_tlo1:auto_generated.data_a[2]
data_a[3] => altsyncram_tlo1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tlo1:auto_generated.address_a[0]
address_a[1] => altsyncram_tlo1:auto_generated.address_a[1]
address_a[2] => altsyncram_tlo1:auto_generated.address_a[2]
address_a[3] => altsyncram_tlo1:auto_generated.address_a[3]
address_a[4] => altsyncram_tlo1:auto_generated.address_a[4]
address_a[5] => altsyncram_tlo1:auto_generated.address_a[5]
address_a[6] => altsyncram_tlo1:auto_generated.address_a[6]
address_a[7] => altsyncram_tlo1:auto_generated.address_a[7]
address_a[8] => altsyncram_tlo1:auto_generated.address_a[8]
address_a[9] => altsyncram_tlo1:auto_generated.address_a[9]
address_a[10] => altsyncram_tlo1:auto_generated.address_a[10]
address_a[11] => altsyncram_tlo1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tlo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_tlo1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_tlo1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tlo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tlo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tlo1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tlo1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram0|altsyncram:altsyncram_component|altsyncram_tlo1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram1
aclr => aclr.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram1|altsyncram:altsyncram_component
wren_a => altsyncram_tlo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tlo1:auto_generated.data_a[0]
data_a[1] => altsyncram_tlo1:auto_generated.data_a[1]
data_a[2] => altsyncram_tlo1:auto_generated.data_a[2]
data_a[3] => altsyncram_tlo1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tlo1:auto_generated.address_a[0]
address_a[1] => altsyncram_tlo1:auto_generated.address_a[1]
address_a[2] => altsyncram_tlo1:auto_generated.address_a[2]
address_a[3] => altsyncram_tlo1:auto_generated.address_a[3]
address_a[4] => altsyncram_tlo1:auto_generated.address_a[4]
address_a[5] => altsyncram_tlo1:auto_generated.address_a[5]
address_a[6] => altsyncram_tlo1:auto_generated.address_a[6]
address_a[7] => altsyncram_tlo1:auto_generated.address_a[7]
address_a[8] => altsyncram_tlo1:auto_generated.address_a[8]
address_a[9] => altsyncram_tlo1:auto_generated.address_a[9]
address_a[10] => altsyncram_tlo1:auto_generated.address_a[10]
address_a[11] => altsyncram_tlo1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tlo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_tlo1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_tlo1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tlo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tlo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tlo1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tlo1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram1|altsyncram:altsyncram_component|altsyncram_tlo1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram2
aclr => aclr.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram2|altsyncram:altsyncram_component
wren_a => altsyncram_tlo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tlo1:auto_generated.data_a[0]
data_a[1] => altsyncram_tlo1:auto_generated.data_a[1]
data_a[2] => altsyncram_tlo1:auto_generated.data_a[2]
data_a[3] => altsyncram_tlo1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tlo1:auto_generated.address_a[0]
address_a[1] => altsyncram_tlo1:auto_generated.address_a[1]
address_a[2] => altsyncram_tlo1:auto_generated.address_a[2]
address_a[3] => altsyncram_tlo1:auto_generated.address_a[3]
address_a[4] => altsyncram_tlo1:auto_generated.address_a[4]
address_a[5] => altsyncram_tlo1:auto_generated.address_a[5]
address_a[6] => altsyncram_tlo1:auto_generated.address_a[6]
address_a[7] => altsyncram_tlo1:auto_generated.address_a[7]
address_a[8] => altsyncram_tlo1:auto_generated.address_a[8]
address_a[9] => altsyncram_tlo1:auto_generated.address_a[9]
address_a[10] => altsyncram_tlo1:auto_generated.address_a[10]
address_a[11] => altsyncram_tlo1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tlo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_tlo1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_tlo1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tlo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tlo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tlo1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tlo1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram2|altsyncram:altsyncram_component|altsyncram_tlo1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram3
aclr => aclr.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram3|altsyncram:altsyncram_component
wren_a => altsyncram_tlo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tlo1:auto_generated.data_a[0]
data_a[1] => altsyncram_tlo1:auto_generated.data_a[1]
data_a[2] => altsyncram_tlo1:auto_generated.data_a[2]
data_a[3] => altsyncram_tlo1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tlo1:auto_generated.address_a[0]
address_a[1] => altsyncram_tlo1:auto_generated.address_a[1]
address_a[2] => altsyncram_tlo1:auto_generated.address_a[2]
address_a[3] => altsyncram_tlo1:auto_generated.address_a[3]
address_a[4] => altsyncram_tlo1:auto_generated.address_a[4]
address_a[5] => altsyncram_tlo1:auto_generated.address_a[5]
address_a[6] => altsyncram_tlo1:auto_generated.address_a[6]
address_a[7] => altsyncram_tlo1:auto_generated.address_a[7]
address_a[8] => altsyncram_tlo1:auto_generated.address_a[8]
address_a[9] => altsyncram_tlo1:auto_generated.address_a[9]
address_a[10] => altsyncram_tlo1:auto_generated.address_a[10]
address_a[11] => altsyncram_tlo1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tlo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_tlo1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_tlo1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tlo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tlo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tlo1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tlo1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram3|altsyncram:altsyncram_component|altsyncram_tlo1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram4
aclr => aclr.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram4|altsyncram:altsyncram_component
wren_a => altsyncram_tlo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tlo1:auto_generated.data_a[0]
data_a[1] => altsyncram_tlo1:auto_generated.data_a[1]
data_a[2] => altsyncram_tlo1:auto_generated.data_a[2]
data_a[3] => altsyncram_tlo1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tlo1:auto_generated.address_a[0]
address_a[1] => altsyncram_tlo1:auto_generated.address_a[1]
address_a[2] => altsyncram_tlo1:auto_generated.address_a[2]
address_a[3] => altsyncram_tlo1:auto_generated.address_a[3]
address_a[4] => altsyncram_tlo1:auto_generated.address_a[4]
address_a[5] => altsyncram_tlo1:auto_generated.address_a[5]
address_a[6] => altsyncram_tlo1:auto_generated.address_a[6]
address_a[7] => altsyncram_tlo1:auto_generated.address_a[7]
address_a[8] => altsyncram_tlo1:auto_generated.address_a[8]
address_a[9] => altsyncram_tlo1:auto_generated.address_a[9]
address_a[10] => altsyncram_tlo1:auto_generated.address_a[10]
address_a[11] => altsyncram_tlo1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tlo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_tlo1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_tlo1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tlo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tlo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tlo1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tlo1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram4|altsyncram:altsyncram_component|altsyncram_tlo1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram5
aclr => aclr.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram5|altsyncram:altsyncram_component
wren_a => altsyncram_tlo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tlo1:auto_generated.data_a[0]
data_a[1] => altsyncram_tlo1:auto_generated.data_a[1]
data_a[2] => altsyncram_tlo1:auto_generated.data_a[2]
data_a[3] => altsyncram_tlo1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tlo1:auto_generated.address_a[0]
address_a[1] => altsyncram_tlo1:auto_generated.address_a[1]
address_a[2] => altsyncram_tlo1:auto_generated.address_a[2]
address_a[3] => altsyncram_tlo1:auto_generated.address_a[3]
address_a[4] => altsyncram_tlo1:auto_generated.address_a[4]
address_a[5] => altsyncram_tlo1:auto_generated.address_a[5]
address_a[6] => altsyncram_tlo1:auto_generated.address_a[6]
address_a[7] => altsyncram_tlo1:auto_generated.address_a[7]
address_a[8] => altsyncram_tlo1:auto_generated.address_a[8]
address_a[9] => altsyncram_tlo1:auto_generated.address_a[9]
address_a[10] => altsyncram_tlo1:auto_generated.address_a[10]
address_a[11] => altsyncram_tlo1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tlo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_tlo1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_tlo1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tlo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tlo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tlo1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tlo1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram5|altsyncram:altsyncram_component|altsyncram_tlo1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram6
aclr => aclr.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram6|altsyncram:altsyncram_component
wren_a => altsyncram_tlo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tlo1:auto_generated.data_a[0]
data_a[1] => altsyncram_tlo1:auto_generated.data_a[1]
data_a[2] => altsyncram_tlo1:auto_generated.data_a[2]
data_a[3] => altsyncram_tlo1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tlo1:auto_generated.address_a[0]
address_a[1] => altsyncram_tlo1:auto_generated.address_a[1]
address_a[2] => altsyncram_tlo1:auto_generated.address_a[2]
address_a[3] => altsyncram_tlo1:auto_generated.address_a[3]
address_a[4] => altsyncram_tlo1:auto_generated.address_a[4]
address_a[5] => altsyncram_tlo1:auto_generated.address_a[5]
address_a[6] => altsyncram_tlo1:auto_generated.address_a[6]
address_a[7] => altsyncram_tlo1:auto_generated.address_a[7]
address_a[8] => altsyncram_tlo1:auto_generated.address_a[8]
address_a[9] => altsyncram_tlo1:auto_generated.address_a[9]
address_a[10] => altsyncram_tlo1:auto_generated.address_a[10]
address_a[11] => altsyncram_tlo1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tlo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_tlo1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_tlo1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tlo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tlo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tlo1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tlo1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram6|altsyncram:altsyncram_component|altsyncram_tlo1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram7
aclr => aclr.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram7|altsyncram:altsyncram_component
wren_a => altsyncram_tlo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tlo1:auto_generated.data_a[0]
data_a[1] => altsyncram_tlo1:auto_generated.data_a[1]
data_a[2] => altsyncram_tlo1:auto_generated.data_a[2]
data_a[3] => altsyncram_tlo1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tlo1:auto_generated.address_a[0]
address_a[1] => altsyncram_tlo1:auto_generated.address_a[1]
address_a[2] => altsyncram_tlo1:auto_generated.address_a[2]
address_a[3] => altsyncram_tlo1:auto_generated.address_a[3]
address_a[4] => altsyncram_tlo1:auto_generated.address_a[4]
address_a[5] => altsyncram_tlo1:auto_generated.address_a[5]
address_a[6] => altsyncram_tlo1:auto_generated.address_a[6]
address_a[7] => altsyncram_tlo1:auto_generated.address_a[7]
address_a[8] => altsyncram_tlo1:auto_generated.address_a[8]
address_a[9] => altsyncram_tlo1:auto_generated.address_a[9]
address_a[10] => altsyncram_tlo1:auto_generated.address_a[10]
address_a[11] => altsyncram_tlo1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tlo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_tlo1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_tlo1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tlo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tlo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tlo1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tlo1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|np_core|ppu:ppu|lr0:lr0|RAMB16_S4_altera:localram7|altsyncram:altsyncram_component|altsyncram_tlo1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|np_core|ppu:ppu|yf32_core:service_processor
CLK_I => CLK_I.IN1
RST_I => RST_I.IN1
ADR_O[0] <= mlite_cpu:u1_cpu.mem_address
ADR_O[1] <= mlite_cpu:u1_cpu.mem_address
ADR_O[2] <= mlite_cpu:u1_cpu.mem_address
ADR_O[3] <= mlite_cpu:u1_cpu.mem_address
ADR_O[4] <= mlite_cpu:u1_cpu.mem_address
ADR_O[5] <= mlite_cpu:u1_cpu.mem_address
ADR_O[6] <= mlite_cpu:u1_cpu.mem_address
ADR_O[7] <= mlite_cpu:u1_cpu.mem_address
ADR_O[8] <= mlite_cpu:u1_cpu.mem_address
ADR_O[9] <= mlite_cpu:u1_cpu.mem_address
ADR_O[10] <= mlite_cpu:u1_cpu.mem_address
ADR_O[11] <= mlite_cpu:u1_cpu.mem_address
ADR_O[12] <= mlite_cpu:u1_cpu.mem_address
ADR_O[13] <= mlite_cpu:u1_cpu.mem_address
ADR_O[14] <= mlite_cpu:u1_cpu.mem_address
ADR_O[15] <= mlite_cpu:u1_cpu.mem_address
ADR_O[16] <= mlite_cpu:u1_cpu.mem_address
ADR_O[17] <= mlite_cpu:u1_cpu.mem_address
ADR_O[18] <= mlite_cpu:u1_cpu.mem_address
ADR_O[19] <= mlite_cpu:u1_cpu.mem_address
ADR_O[20] <= mlite_cpu:u1_cpu.mem_address
ADR_O[21] <= mlite_cpu:u1_cpu.mem_address
ADR_O[22] <= mlite_cpu:u1_cpu.mem_address
ADR_O[23] <= mlite_cpu:u1_cpu.mem_address
ADR_O[24] <= mlite_cpu:u1_cpu.mem_address
ADR_O[25] <= mlite_cpu:u1_cpu.mem_address
ADR_O[26] <= mlite_cpu:u1_cpu.mem_address
ADR_O[27] <= mlite_cpu:u1_cpu.mem_address
ADR_O[28] <= mlite_cpu:u1_cpu.mem_address
ADR_O[29] <= mlite_cpu:u1_cpu.mem_address
ADR_O[30] <= mlite_cpu:u1_cpu.mem_address
ADR_O[31] <= mlite_cpu:u1_cpu.mem_address
DAT_I[0] => DAT_I[0].IN1
DAT_I[1] => DAT_I[1].IN1
DAT_I[2] => DAT_I[2].IN1
DAT_I[3] => DAT_I[3].IN1
DAT_I[4] => DAT_I[4].IN1
DAT_I[5] => DAT_I[5].IN1
DAT_I[6] => DAT_I[6].IN1
DAT_I[7] => DAT_I[7].IN1
DAT_I[8] => DAT_I[8].IN1
DAT_I[9] => DAT_I[9].IN1
DAT_I[10] => DAT_I[10].IN1
DAT_I[11] => DAT_I[11].IN1
DAT_I[12] => DAT_I[12].IN1
DAT_I[13] => DAT_I[13].IN1
DAT_I[14] => DAT_I[14].IN1
DAT_I[15] => DAT_I[15].IN1
DAT_I[16] => DAT_I[16].IN1
DAT_I[17] => DAT_I[17].IN1
DAT_I[18] => DAT_I[18].IN1
DAT_I[19] => DAT_I[19].IN1
DAT_I[20] => DAT_I[20].IN1
DAT_I[21] => DAT_I[21].IN1
DAT_I[22] => DAT_I[22].IN1
DAT_I[23] => DAT_I[23].IN1
DAT_I[24] => DAT_I[24].IN1
DAT_I[25] => DAT_I[25].IN1
DAT_I[26] => DAT_I[26].IN1
DAT_I[27] => DAT_I[27].IN1
DAT_I[28] => DAT_I[28].IN1
DAT_I[29] => DAT_I[29].IN1
DAT_I[30] => DAT_I[30].IN1
DAT_I[31] => DAT_I[31].IN1
DAT_O[0] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[1] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[2] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[3] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[4] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[5] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[6] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[7] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[8] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[9] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[10] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[11] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[12] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[13] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[14] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[15] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[16] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[17] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[18] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[19] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[20] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[21] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[22] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[23] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[24] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[25] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[26] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[27] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[28] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[29] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[30] <= mlite_cpu:u1_cpu.mem_data_w
DAT_O[31] <= mlite_cpu:u1_cpu.mem_data_w
WE_O <= mlite_cpu:u1_cpu.mem_write
SEL_O[0] <= mlite_cpu:u1_cpu.mem_byte_sel
SEL_O[1] <= mlite_cpu:u1_cpu.mem_byte_sel
SEL_O[2] <= mlite_cpu:u1_cpu.mem_byte_sel
SEL_O[3] <= mlite_cpu:u1_cpu.mem_byte_sel
STB_O <= RST_I.DB_MAX_OUTPUT_PORT_TYPE
ACK_I => _.IN1
CYC_O <= RST_I.DB_MAX_OUTPUT_PORT_TYPE
INT_I => INT_I.IN1


|np_core|ppu:ppu|yf32_core:service_processor|mlite_cpu:u1_cpu
clk => clk.IN5
reset_in => reset.IN1
reset_in => intr_signal_s2.ACLR
reset_in => intr_signal_s1.ACLR
reset_in => reset_reg[0].ACLR
reset_in => reset_reg[1].ACLR
reset_in => reset_reg[2].ACLR
reset_in => reset_reg[3].ACLR
intr_in => always1.IN1
mem_address[0] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[1] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[2] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[3] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[4] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[5] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[6] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[7] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[8] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[9] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[10] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[11] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[12] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[13] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[14] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[15] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[16] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[17] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[18] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[19] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[20] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[21] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[22] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[23] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[24] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[25] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[26] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[27] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[28] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[29] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[30] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_address[31] <= mem_ctrl:u2_mem_ctrl.mem_address
mem_data_w[0] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[1] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[2] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[3] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[4] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[5] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[6] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[7] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[8] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[9] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[10] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[11] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[12] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[13] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[14] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[15] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[16] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[17] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[18] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[19] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[20] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[21] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[22] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[23] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[24] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[25] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[26] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[27] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[28] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[29] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[30] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_w[31] <= mem_ctrl:u2_mem_ctrl.mem_data_w
mem_data_r[0] => mem_data_r[0].IN1
mem_data_r[1] => mem_data_r[1].IN1
mem_data_r[2] => mem_data_r[2].IN1
mem_data_r[3] => mem_data_r[3].IN1
mem_data_r[4] => mem_data_r[4].IN1
mem_data_r[5] => mem_data_r[5].IN1
mem_data_r[6] => mem_data_r[6].IN1
mem_data_r[7] => mem_data_r[7].IN1
mem_data_r[8] => mem_data_r[8].IN1
mem_data_r[9] => mem_data_r[9].IN1
mem_data_r[10] => mem_data_r[10].IN1
mem_data_r[11] => mem_data_r[11].IN1
mem_data_r[12] => mem_data_r[12].IN1
mem_data_r[13] => mem_data_r[13].IN1
mem_data_r[14] => mem_data_r[14].IN1
mem_data_r[15] => mem_data_r[15].IN1
mem_data_r[16] => mem_data_r[16].IN1
mem_data_r[17] => mem_data_r[17].IN1
mem_data_r[18] => mem_data_r[18].IN1
mem_data_r[19] => mem_data_r[19].IN1
mem_data_r[20] => mem_data_r[20].IN1
mem_data_r[21] => mem_data_r[21].IN1
mem_data_r[22] => mem_data_r[22].IN1
mem_data_r[23] => mem_data_r[23].IN1
mem_data_r[24] => mem_data_r[24].IN1
mem_data_r[25] => mem_data_r[25].IN1
mem_data_r[26] => mem_data_r[26].IN1
mem_data_r[27] => mem_data_r[27].IN1
mem_data_r[28] => mem_data_r[28].IN1
mem_data_r[29] => mem_data_r[29].IN1
mem_data_r[30] => mem_data_r[30].IN1
mem_data_r[31] => mem_data_r[31].IN1
mem_byte_sel[0] <= mem_ctrl:u2_mem_ctrl.mem_byte_sel
mem_byte_sel[1] <= mem_ctrl:u2_mem_ctrl.mem_byte_sel
mem_byte_sel[2] <= mem_ctrl:u2_mem_ctrl.mem_byte_sel
mem_byte_sel[3] <= mem_ctrl:u2_mem_ctrl.mem_byte_sel
mem_write <= mem_ctrl:u2_mem_ctrl.mem_write
mem_pause => pause_any.IN1
mem_pause => pause_non_ctrl.IN1
mem_pause => pause_bank.IN1


|np_core|ppu:ppu|yf32_core:service_processor|mlite_cpu:u1_cpu|pc_next:u1_pc_next
clk => pc_reg[2].CLK
clk => pc_reg[3].CLK
clk => pc_reg[4].CLK
clk => pc_reg[5].CLK
clk => pc_reg[6].CLK
clk => pc_reg[7].CLK
clk => pc_reg[8].CLK
clk => pc_reg[9].CLK
clk => pc_reg[10].CLK
clk => pc_reg[11].CLK
clk => pc_reg[12].CLK
clk => pc_reg[13].CLK
clk => pc_reg[14].CLK
clk => pc_reg[15].CLK
clk => pc_reg[16].CLK
clk => pc_reg[17].CLK
clk => pc_reg[18].CLK
clk => pc_reg[19].CLK
clk => pc_reg[20].CLK
clk => pc_reg[21].CLK
clk => pc_reg[22].CLK
clk => pc_reg[23].CLK
clk => pc_reg[24].CLK
clk => pc_reg[25].CLK
clk => pc_reg[26].CLK
clk => pc_reg[27].CLK
clk => pc_reg[28].CLK
clk => pc_reg[29].CLK
clk => pc_reg[30].CLK
clk => pc_reg[31].CLK
reset => pc_reg[2].ACLR
reset => pc_reg[3].ACLR
reset => pc_reg[4].ACLR
reset => pc_reg[5].ACLR
reset => pc_reg[6].ACLR
reset => pc_reg[7].ACLR
reset => pc_reg[8].ACLR
reset => pc_reg[9].ACLR
reset => pc_reg[10].ACLR
reset => pc_reg[11].ACLR
reset => pc_reg[12].ACLR
reset => pc_reg[13].ACLR
reset => pc_reg[14].ACLR
reset => pc_reg[15].ACLR
reset => pc_reg[16].ACLR
reset => pc_reg[17].ACLR
reset => pc_reg[18].ACLR
reset => pc_reg[19].ACLR
reset => pc_reg[20].ACLR
reset => pc_reg[21].ACLR
reset => pc_reg[22].ACLR
reset => pc_reg[23].ACLR
reset => pc_reg[24].ACLR
reset => pc_reg[25].ACLR
reset => pc_reg[26].ACLR
reset => pc_reg[27].ACLR
reset => pc_reg[28].ACLR
reset => pc_reg[29].ACLR
reset => pc_reg[30].ACLR
reset => pc_reg[31].ACLR
pc_new[2] => pc_next.DATAB
pc_new[3] => pc_next.DATAB
pc_new[4] => pc_next.DATAB
pc_new[5] => pc_next.DATAB
pc_new[6] => pc_next.DATAB
pc_new[7] => pc_next.DATAB
pc_new[8] => pc_next.DATAB
pc_new[9] => pc_next.DATAB
pc_new[10] => pc_next.DATAB
pc_new[11] => pc_next.DATAB
pc_new[12] => pc_next.DATAB
pc_new[13] => pc_next.DATAB
pc_new[14] => pc_next.DATAB
pc_new[15] => pc_next.DATAB
pc_new[16] => pc_next.DATAB
pc_new[17] => pc_next.DATAB
pc_new[18] => pc_next.DATAB
pc_new[19] => pc_next.DATAB
pc_new[20] => pc_next.DATAB
pc_new[21] => pc_next.DATAB
pc_new[22] => pc_next.DATAB
pc_new[23] => pc_next.DATAB
pc_new[24] => pc_next.DATAB
pc_new[25] => pc_next.DATAB
pc_new[26] => pc_next.DATAB
pc_new[27] => pc_next.DATAB
pc_new[28] => pc_next.DATAB
pc_new[29] => pc_next.DATAB
pc_new[30] => pc_next.DATAB
pc_new[31] => pc_next.DATAB
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
take_branch => pc_next.OUTPUTSELECT
pause_in => pc_reg[2].ENA
pause_in => pc_reg[31].ENA
pause_in => pc_reg[30].ENA
pause_in => pc_reg[29].ENA
pause_in => pc_reg[28].ENA
pause_in => pc_reg[27].ENA
pause_in => pc_reg[26].ENA
pause_in => pc_reg[25].ENA
pause_in => pc_reg[24].ENA
pause_in => pc_reg[23].ENA
pause_in => pc_reg[22].ENA
pause_in => pc_reg[21].ENA
pause_in => pc_reg[20].ENA
pause_in => pc_reg[19].ENA
pause_in => pc_reg[18].ENA
pause_in => pc_reg[17].ENA
pause_in => pc_reg[16].ENA
pause_in => pc_reg[15].ENA
pause_in => pc_reg[14].ENA
pause_in => pc_reg[13].ENA
pause_in => pc_reg[12].ENA
pause_in => pc_reg[11].ENA
pause_in => pc_reg[10].ENA
pause_in => pc_reg[9].ENA
pause_in => pc_reg[8].ENA
pause_in => pc_reg[7].ENA
pause_in => pc_reg[6].ENA
pause_in => pc_reg[5].ENA
pause_in => pc_reg[4].ENA
pause_in => pc_reg[3].ENA
opcode25_0[0] => Selector29.IN4
opcode25_0[1] => Selector28.IN4
opcode25_0[2] => Selector27.IN4
opcode25_0[3] => Selector26.IN4
opcode25_0[4] => Selector25.IN4
opcode25_0[5] => Selector24.IN4
opcode25_0[6] => Selector23.IN4
opcode25_0[7] => Selector22.IN4
opcode25_0[8] => Selector21.IN4
opcode25_0[9] => Selector20.IN4
opcode25_0[10] => Selector19.IN4
opcode25_0[11] => Selector18.IN4
opcode25_0[12] => Selector17.IN4
opcode25_0[13] => Selector16.IN4
opcode25_0[14] => Selector15.IN4
opcode25_0[15] => Selector14.IN4
opcode25_0[16] => Selector13.IN4
opcode25_0[17] => Selector12.IN4
opcode25_0[18] => Selector11.IN4
opcode25_0[19] => Selector10.IN4
opcode25_0[20] => Selector9.IN4
opcode25_0[21] => Selector8.IN4
opcode25_0[22] => Selector7.IN4
opcode25_0[23] => Selector6.IN4
opcode25_0[24] => Selector5.IN4
opcode25_0[25] => Selector4.IN4
pc_source[0] => Equal0.IN3
pc_source[0] => Equal1.IN3
pc_source[1] => Equal0.IN2
pc_source[1] => Equal1.IN2
pc_out[0] <= <GND>
pc_out[1] <= <GND>
pc_out[2] <= pc_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_reg[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_reg[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_reg[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_reg[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_reg[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_reg[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_reg[15].DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_reg[16].DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_reg[17].DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_reg[18].DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_reg[19].DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_reg[20].DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_reg[21].DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_reg[22].DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_reg[23].DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_reg[24].DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_reg[25].DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_reg[26].DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_reg[27].DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_reg[28].DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_reg[29].DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_reg[30].DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_reg[31].DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[0] <= <GND>
pc_out_plus4[1] <= <GND>
pc_out_plus4[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_plus4[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|np_core|ppu:ppu|yf32_core:service_processor|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl
clk => next_opcode_reg[0].CLK
clk => next_opcode_reg[1].CLK
clk => next_opcode_reg[2].CLK
clk => next_opcode_reg[3].CLK
clk => next_opcode_reg[4].CLK
clk => next_opcode_reg[5].CLK
clk => next_opcode_reg[6].CLK
clk => next_opcode_reg[7].CLK
clk => next_opcode_reg[8].CLK
clk => next_opcode_reg[9].CLK
clk => next_opcode_reg[10].CLK
clk => next_opcode_reg[11].CLK
clk => next_opcode_reg[12].CLK
clk => next_opcode_reg[13].CLK
clk => next_opcode_reg[14].CLK
clk => next_opcode_reg[15].CLK
clk => next_opcode_reg[16].CLK
clk => next_opcode_reg[17].CLK
clk => next_opcode_reg[18].CLK
clk => next_opcode_reg[19].CLK
clk => next_opcode_reg[20].CLK
clk => next_opcode_reg[21].CLK
clk => next_opcode_reg[22].CLK
clk => next_opcode_reg[23].CLK
clk => next_opcode_reg[24].CLK
clk => next_opcode_reg[25].CLK
clk => next_opcode_reg[26].CLK
clk => next_opcode_reg[27].CLK
clk => next_opcode_reg[28].CLK
clk => next_opcode_reg[29].CLK
clk => next_opcode_reg[30].CLK
clk => next_opcode_reg[31].CLK
clk => opcode_reg[0].CLK
clk => opcode_reg[1].CLK
clk => opcode_reg[2].CLK
clk => opcode_reg[3].CLK
clk => opcode_reg[4].CLK
clk => opcode_reg[5].CLK
clk => opcode_reg[6].CLK
clk => opcode_reg[7].CLK
clk => opcode_reg[8].CLK
clk => opcode_reg[9].CLK
clk => opcode_reg[10].CLK
clk => opcode_reg[11].CLK
clk => opcode_reg[12].CLK
clk => opcode_reg[13].CLK
clk => opcode_reg[14].CLK
clk => opcode_reg[15].CLK
clk => opcode_reg[16].CLK
clk => opcode_reg[17].CLK
clk => opcode_reg[18].CLK
clk => opcode_reg[19].CLK
clk => opcode_reg[20].CLK
clk => opcode_reg[21].CLK
clk => opcode_reg[22].CLK
clk => opcode_reg[23].CLK
clk => opcode_reg[24].CLK
clk => opcode_reg[25].CLK
clk => opcode_reg[26].CLK
clk => opcode_reg[27].CLK
clk => opcode_reg[28].CLK
clk => opcode_reg[29].CLK
clk => opcode_reg[30].CLK
clk => opcode_reg[31].CLK
clk => mem_state_reg~1.DATAIN
reset => write_line.OUTPUTSELECT
reset => next_opcode_reg[0].ACLR
reset => next_opcode_reg[1].ACLR
reset => next_opcode_reg[2].ACLR
reset => next_opcode_reg[3].ACLR
reset => next_opcode_reg[4].ACLR
reset => next_opcode_reg[5].ACLR
reset => next_opcode_reg[6].ACLR
reset => next_opcode_reg[7].ACLR
reset => next_opcode_reg[8].ACLR
reset => next_opcode_reg[9].ACLR
reset => next_opcode_reg[10].ACLR
reset => next_opcode_reg[11].ACLR
reset => next_opcode_reg[12].ACLR
reset => next_opcode_reg[13].ACLR
reset => next_opcode_reg[14].ACLR
reset => next_opcode_reg[15].ACLR
reset => next_opcode_reg[16].ACLR
reset => next_opcode_reg[17].ACLR
reset => next_opcode_reg[18].ACLR
reset => next_opcode_reg[19].ACLR
reset => next_opcode_reg[20].ACLR
reset => next_opcode_reg[21].ACLR
reset => next_opcode_reg[22].ACLR
reset => next_opcode_reg[23].ACLR
reset => next_opcode_reg[24].ACLR
reset => next_opcode_reg[25].ACLR
reset => next_opcode_reg[26].ACLR
reset => next_opcode_reg[27].ACLR
reset => next_opcode_reg[28].ACLR
reset => next_opcode_reg[29].ACLR
reset => next_opcode_reg[30].ACLR
reset => next_opcode_reg[31].ACLR
reset => opcode_reg[0].ACLR
reset => opcode_reg[1].ACLR
reset => opcode_reg[2].ACLR
reset => opcode_reg[3].ACLR
reset => opcode_reg[4].ACLR
reset => opcode_reg[5].ACLR
reset => opcode_reg[6].ACLR
reset => opcode_reg[7].ACLR
reset => opcode_reg[8].ACLR
reset => opcode_reg[9].ACLR
reset => opcode_reg[10].ACLR
reset => opcode_reg[11].ACLR
reset => opcode_reg[12].ACLR
reset => opcode_reg[13].ACLR
reset => opcode_reg[14].ACLR
reset => opcode_reg[15].ACLR
reset => opcode_reg[16].ACLR
reset => opcode_reg[17].ACLR
reset => opcode_reg[18].ACLR
reset => opcode_reg[19].ACLR
reset => opcode_reg[20].ACLR
reset => opcode_reg[21].ACLR
reset => opcode_reg[22].ACLR
reset => opcode_reg[23].ACLR
reset => opcode_reg[24].ACLR
reset => opcode_reg[25].ACLR
reset => opcode_reg[26].ACLR
reset => opcode_reg[27].ACLR
reset => opcode_reg[28].ACLR
reset => opcode_reg[29].ACLR
reset => opcode_reg[30].ACLR
reset => opcode_reg[31].ACLR
reset => mem_state_reg~3.DATAIN
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => mem_state_next.OUTPUTSELECT
pause_in => mem_state_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => opcode_next.OUTPUTSELECT
pause_in => always2.IN0
pause_in => mem_state_next.OUTPUTSELECT
pause_in => mem_state_next.OUTPUTSELECT
pause_in => mem_state_next.OUTPUTSELECT
pause_in => mem_state_next.OUTPUTSELECT
pause_in => mem_state_next.OUTPUTSELECT
pause_in => mem_state_next.OUTPUTSELECT
nullify_op => always2.IN1
address_pc[0] => address.DATAB
address_pc[1] => address.DATAB
address_pc[2] => address.DATAB
address_pc[3] => address.DATAB
address_pc[4] => address.DATAB
address_pc[5] => address.DATAB
address_pc[6] => address.DATAB
address_pc[7] => address.DATAB
address_pc[8] => address.DATAB
address_pc[9] => address.DATAB
address_pc[10] => address.DATAB
address_pc[11] => address.DATAB
address_pc[12] => address.DATAB
address_pc[13] => address.DATAB
address_pc[14] => address.DATAB
address_pc[15] => address.DATAB
address_pc[16] => address.DATAB
address_pc[17] => address.DATAB
address_pc[18] => address.DATAB
address_pc[19] => address.DATAB
address_pc[20] => address.DATAB
address_pc[21] => address.DATAB
address_pc[22] => address.DATAB
address_pc[23] => address.DATAB
address_pc[24] => address.DATAB
address_pc[25] => address.DATAB
address_pc[26] => address.DATAB
address_pc[27] => address.DATAB
address_pc[28] => address.DATAB
address_pc[29] => address.DATAB
address_pc[30] => address.DATAB
address_pc[31] => address.DATAB
opcode_out[0] <= opcode_reg[0].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[1] <= opcode_reg[1].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[2] <= opcode_reg[2].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[3] <= opcode_reg[3].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[4] <= opcode_reg[4].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[5] <= opcode_reg[5].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[6] <= opcode_reg[6].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[7] <= opcode_reg[7].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[8] <= opcode_reg[8].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[9] <= opcode_reg[9].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[10] <= opcode_reg[10].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[11] <= opcode_reg[11].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[12] <= opcode_reg[12].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[13] <= opcode_reg[13].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[14] <= opcode_reg[14].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[15] <= opcode_reg[15].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[16] <= opcode_reg[16].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[17] <= opcode_reg[17].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[18] <= opcode_reg[18].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[19] <= opcode_reg[19].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[20] <= opcode_reg[20].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[21] <= opcode_reg[21].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[22] <= opcode_reg[22].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[23] <= opcode_reg[23].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[24] <= opcode_reg[24].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[25] <= opcode_reg[25].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[26] <= opcode_reg[26].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[27] <= opcode_reg[27].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[28] <= opcode_reg[28].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[29] <= opcode_reg[29].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[30] <= opcode_reg[30].DB_MAX_OUTPUT_PORT_TYPE
opcode_out[31] <= opcode_reg[31].DB_MAX_OUTPUT_PORT_TYPE
address_data[0] => address.DATAA
address_data[0] => Mux0.IN5
address_data[0] => Mux1.IN5
address_data[0] => Mux2.IN5
address_data[0] => Mux3.IN5
address_data[0] => Mux4.IN5
address_data[0] => Mux5.IN5
address_data[0] => Mux6.IN5
address_data[0] => Mux7.IN5
address_data[0] => Decoder0.IN1
address_data[1] => address.DATAA
address_data[1] => Mux42.IN17
address_data[1] => Mux42.IN18
address_data[1] => Mux43.IN17
address_data[1] => Mux43.IN18
address_data[1] => Mux0.IN4
address_data[1] => Mux1.IN4
address_data[1] => Mux2.IN4
address_data[1] => Mux3.IN4
address_data[1] => Mux4.IN4
address_data[1] => Mux5.IN4
address_data[1] => Mux6.IN4
address_data[1] => Mux7.IN4
address_data[1] => Decoder0.IN0
address_data[1] => Mux42.IN19
address_data[1] => Mux43.IN19
address_data[1] => data.OUTPUTSELECT
address_data[1] => data.OUTPUTSELECT
address_data[1] => data.OUTPUTSELECT
address_data[1] => data.OUTPUTSELECT
address_data[1] => data.OUTPUTSELECT
address_data[1] => data.OUTPUTSELECT
address_data[1] => data.OUTPUTSELECT
address_data[1] => data.OUTPUTSELECT
address_data[1] => data.OUTPUTSELECT
address_data[1] => data.OUTPUTSELECT
address_data[1] => data.OUTPUTSELECT
address_data[1] => data.OUTPUTSELECT
address_data[1] => data.OUTPUTSELECT
address_data[1] => data.OUTPUTSELECT
address_data[1] => data.OUTPUTSELECT
address_data[1] => data.OUTPUTSELECT
address_data[1] => Mux40.IN10
address_data[1] => Mux40.IN11
address_data[1] => Mux41.IN10
address_data[1] => Mux41.IN11
address_data[1] => Mux40.IN12
address_data[1] => Mux41.IN12
address_data[2] => address.DATAA
address_data[3] => address.DATAA
address_data[4] => address.DATAA
address_data[5] => address.DATAA
address_data[6] => address.DATAA
address_data[7] => address.DATAA
address_data[8] => address.DATAA
address_data[9] => address.DATAA
address_data[10] => address.DATAA
address_data[11] => address.DATAA
address_data[12] => address.DATAA
address_data[13] => address.DATAA
address_data[14] => address.DATAA
address_data[15] => address.DATAA
address_data[16] => address.DATAA
address_data[17] => address.DATAA
address_data[18] => address.DATAA
address_data[19] => address.DATAA
address_data[20] => address.DATAA
address_data[21] => address.DATAA
address_data[22] => address.DATAA
address_data[23] => address.DATAA
address_data[24] => address.DATAA
address_data[25] => address.DATAA
address_data[26] => address.DATAA
address_data[27] => address.DATAA
address_data[28] => address.DATAA
address_data[29] => address.DATAA
address_data[30] => address.DATAA
address_data[31] => always2.IN1
address_data[31] => address.DATAA
mem_source[0] => Mux8.IN18
mem_source[0] => Mux9.IN18
mem_source[0] => Mux10.IN18
mem_source[0] => Mux11.IN18
mem_source[0] => Mux12.IN18
mem_source[0] => Mux13.IN18
mem_source[0] => Mux14.IN18
mem_source[0] => Mux15.IN18
mem_source[0] => Mux16.IN18
mem_source[0] => Mux17.IN18
mem_source[0] => Mux18.IN18
mem_source[0] => Mux19.IN18
mem_source[0] => Mux20.IN18
mem_source[0] => Mux21.IN18
mem_source[0] => Mux22.IN18
mem_source[0] => Mux23.IN18
mem_source[0] => Mux24.IN18
mem_source[0] => Mux25.IN18
mem_source[0] => Mux26.IN18
mem_source[0] => Mux27.IN18
mem_source[0] => Mux28.IN18
mem_source[0] => Mux29.IN18
mem_source[0] => Mux30.IN18
mem_source[0] => Mux31.IN18
mem_source[0] => Mux32.IN18
mem_source[0] => Mux33.IN18
mem_source[0] => Mux34.IN18
mem_source[0] => Mux35.IN18
mem_source[0] => Mux36.IN18
mem_source[0] => Mux37.IN18
mem_source[0] => Mux38.IN18
mem_source[0] => Mux39.IN18
mem_source[0] => Mux40.IN19
mem_source[0] => Mux41.IN19
mem_source[0] => Mux42.IN16
mem_source[0] => Mux43.IN16
mem_source[0] => Decoder1.IN3
mem_source[0] => Mux44.IN16
mem_source[0] => Mux45.IN16
mem_source[0] => Mux46.IN16
mem_source[0] => Mux47.IN16
mem_source[0] => Mux48.IN16
mem_source[0] => Mux49.IN16
mem_source[0] => Mux50.IN16
mem_source[0] => Mux51.IN16
mem_source[0] => Mux52.IN16
mem_source[0] => Mux53.IN16
mem_source[0] => Mux54.IN16
mem_source[0] => Mux55.IN16
mem_source[0] => Mux56.IN16
mem_source[0] => Mux57.IN16
mem_source[0] => Mux58.IN16
mem_source[0] => Mux59.IN16
mem_source[0] => Mux60.IN16
mem_source[0] => Mux61.IN16
mem_source[0] => Mux62.IN16
mem_source[0] => Mux63.IN16
mem_source[0] => Mux64.IN16
mem_source[0] => Mux65.IN16
mem_source[0] => Mux66.IN16
mem_source[0] => Mux67.IN16
mem_source[0] => Equal0.IN3
mem_source[0] => Equal1.IN3
mem_source[0] => Equal2.IN3
mem_source[1] => Mux8.IN17
mem_source[1] => Mux9.IN17
mem_source[1] => Mux10.IN17
mem_source[1] => Mux11.IN17
mem_source[1] => Mux12.IN17
mem_source[1] => Mux13.IN17
mem_source[1] => Mux14.IN17
mem_source[1] => Mux15.IN17
mem_source[1] => Mux16.IN17
mem_source[1] => Mux17.IN17
mem_source[1] => Mux18.IN17
mem_source[1] => Mux19.IN17
mem_source[1] => Mux20.IN17
mem_source[1] => Mux21.IN17
mem_source[1] => Mux22.IN17
mem_source[1] => Mux23.IN17
mem_source[1] => Mux24.IN17
mem_source[1] => Mux25.IN17
mem_source[1] => Mux26.IN17
mem_source[1] => Mux27.IN17
mem_source[1] => Mux28.IN17
mem_source[1] => Mux29.IN17
mem_source[1] => Mux30.IN17
mem_source[1] => Mux31.IN17
mem_source[1] => Mux32.IN17
mem_source[1] => Mux33.IN17
mem_source[1] => Mux34.IN17
mem_source[1] => Mux35.IN17
mem_source[1] => Mux36.IN17
mem_source[1] => Mux37.IN17
mem_source[1] => Mux38.IN17
mem_source[1] => Mux39.IN17
mem_source[1] => Mux40.IN18
mem_source[1] => Mux41.IN18
mem_source[1] => Mux42.IN15
mem_source[1] => Mux43.IN15
mem_source[1] => Decoder1.IN2
mem_source[1] => Mux44.IN15
mem_source[1] => Mux45.IN15
mem_source[1] => Mux46.IN15
mem_source[1] => Mux47.IN15
mem_source[1] => Mux48.IN15
mem_source[1] => Mux49.IN15
mem_source[1] => Mux50.IN15
mem_source[1] => Mux51.IN15
mem_source[1] => Mux52.IN15
mem_source[1] => Mux53.IN15
mem_source[1] => Mux54.IN15
mem_source[1] => Mux55.IN15
mem_source[1] => Mux56.IN15
mem_source[1] => Mux57.IN15
mem_source[1] => Mux58.IN15
mem_source[1] => Mux59.IN15
mem_source[1] => Mux60.IN15
mem_source[1] => Mux61.IN15
mem_source[1] => Mux62.IN15
mem_source[1] => Mux63.IN15
mem_source[1] => Mux64.IN15
mem_source[1] => Mux65.IN15
mem_source[1] => Mux66.IN15
mem_source[1] => Mux67.IN15
mem_source[1] => Equal0.IN2
mem_source[1] => Equal1.IN2
mem_source[1] => Equal2.IN2
mem_source[2] => Mux8.IN16
mem_source[2] => Mux9.IN16
mem_source[2] => Mux10.IN16
mem_source[2] => Mux11.IN16
mem_source[2] => Mux12.IN16
mem_source[2] => Mux13.IN16
mem_source[2] => Mux14.IN16
mem_source[2] => Mux15.IN16
mem_source[2] => Mux16.IN16
mem_source[2] => Mux17.IN16
mem_source[2] => Mux18.IN16
mem_source[2] => Mux19.IN16
mem_source[2] => Mux20.IN16
mem_source[2] => Mux21.IN16
mem_source[2] => Mux22.IN16
mem_source[2] => Mux23.IN16
mem_source[2] => Mux24.IN16
mem_source[2] => Mux25.IN16
mem_source[2] => Mux26.IN16
mem_source[2] => Mux27.IN16
mem_source[2] => Mux28.IN16
mem_source[2] => Mux29.IN16
mem_source[2] => Mux30.IN16
mem_source[2] => Mux31.IN16
mem_source[2] => Mux32.IN16
mem_source[2] => Mux33.IN16
mem_source[2] => Mux34.IN16
mem_source[2] => Mux35.IN16
mem_source[2] => Mux36.IN16
mem_source[2] => Mux37.IN16
mem_source[2] => Mux38.IN16
mem_source[2] => Mux39.IN16
mem_source[2] => Mux40.IN17
mem_source[2] => Mux41.IN17
mem_source[2] => Mux42.IN14
mem_source[2] => Mux43.IN14
mem_source[2] => Decoder1.IN1
mem_source[2] => Mux44.IN14
mem_source[2] => Mux45.IN14
mem_source[2] => Mux46.IN14
mem_source[2] => Mux47.IN14
mem_source[2] => Mux48.IN14
mem_source[2] => Mux49.IN14
mem_source[2] => Mux50.IN14
mem_source[2] => Mux51.IN14
mem_source[2] => Mux52.IN14
mem_source[2] => Mux53.IN14
mem_source[2] => Mux54.IN14
mem_source[2] => Mux55.IN14
mem_source[2] => Mux56.IN14
mem_source[2] => Mux57.IN14
mem_source[2] => Mux58.IN14
mem_source[2] => Mux59.IN14
mem_source[2] => Mux60.IN14
mem_source[2] => Mux61.IN14
mem_source[2] => Mux62.IN14
mem_source[2] => Mux63.IN14
mem_source[2] => Mux64.IN14
mem_source[2] => Mux65.IN14
mem_source[2] => Mux66.IN14
mem_source[2] => Mux67.IN14
mem_source[2] => Equal0.IN1
mem_source[2] => Equal1.IN1
mem_source[2] => Equal2.IN1
mem_source[3] => Mux8.IN15
mem_source[3] => Mux9.IN15
mem_source[3] => Mux10.IN15
mem_source[3] => Mux11.IN15
mem_source[3] => Mux12.IN15
mem_source[3] => Mux13.IN15
mem_source[3] => Mux14.IN15
mem_source[3] => Mux15.IN15
mem_source[3] => Mux16.IN15
mem_source[3] => Mux17.IN15
mem_source[3] => Mux18.IN15
mem_source[3] => Mux19.IN15
mem_source[3] => Mux20.IN15
mem_source[3] => Mux21.IN15
mem_source[3] => Mux22.IN15
mem_source[3] => Mux23.IN15
mem_source[3] => Mux24.IN15
mem_source[3] => Mux25.IN15
mem_source[3] => Mux26.IN15
mem_source[3] => Mux27.IN15
mem_source[3] => Mux28.IN15
mem_source[3] => Mux29.IN15
mem_source[3] => Mux30.IN15
mem_source[3] => Mux31.IN15
mem_source[3] => Mux32.IN15
mem_source[3] => Mux33.IN15
mem_source[3] => Mux34.IN15
mem_source[3] => Mux35.IN15
mem_source[3] => Mux36.IN15
mem_source[3] => Mux37.IN15
mem_source[3] => Mux38.IN15
mem_source[3] => Mux39.IN15
mem_source[3] => Mux40.IN16
mem_source[3] => Mux41.IN16
mem_source[3] => Mux42.IN13
mem_source[3] => Mux43.IN13
mem_source[3] => Decoder1.IN0
mem_source[3] => Mux44.IN13
mem_source[3] => Mux45.IN13
mem_source[3] => Mux46.IN13
mem_source[3] => Mux47.IN13
mem_source[3] => Mux48.IN13
mem_source[3] => Mux49.IN13
mem_source[3] => Mux50.IN13
mem_source[3] => Mux51.IN13
mem_source[3] => Mux52.IN13
mem_source[3] => Mux53.IN13
mem_source[3] => Mux54.IN13
mem_source[3] => Mux55.IN13
mem_source[3] => Mux56.IN13
mem_source[3] => Mux57.IN13
mem_source[3] => Mux58.IN13
mem_source[3] => Mux59.IN13
mem_source[3] => Mux60.IN13
mem_source[3] => Mux61.IN13
mem_source[3] => Mux62.IN13
mem_source[3] => Mux63.IN13
mem_source[3] => Mux64.IN13
mem_source[3] => Mux65.IN13
mem_source[3] => Mux66.IN13
mem_source[3] => Mux67.IN13
mem_source[3] => Equal0.IN0
mem_source[3] => Equal1.IN0
mem_source[3] => Equal2.IN0
data_write[0] => Mux51.IN19
data_write[0] => Mux59.IN18
data_write[0] => Mux59.IN19
data_write[0] => Mux67.IN19
data_write[0] => mem_data_w_v.DATAB
data_write[1] => Mux50.IN19
data_write[1] => Mux58.IN18
data_write[1] => Mux58.IN19
data_write[1] => Mux66.IN19
data_write[1] => mem_data_w_v.DATAB
data_write[2] => Mux49.IN19
data_write[2] => Mux57.IN18
data_write[2] => Mux57.IN19
data_write[2] => Mux65.IN19
data_write[2] => mem_data_w_v.DATAB
data_write[3] => Mux48.IN19
data_write[3] => Mux56.IN18
data_write[3] => Mux56.IN19
data_write[3] => Mux64.IN19
data_write[3] => mem_data_w_v.DATAB
data_write[4] => Mux47.IN19
data_write[4] => Mux55.IN18
data_write[4] => Mux55.IN19
data_write[4] => Mux63.IN19
data_write[4] => mem_data_w_v.DATAB
data_write[5] => Mux46.IN19
data_write[5] => Mux54.IN18
data_write[5] => Mux54.IN19
data_write[5] => Mux62.IN19
data_write[5] => mem_data_w_v.DATAB
data_write[6] => Mux45.IN19
data_write[6] => Mux53.IN18
data_write[6] => Mux53.IN19
data_write[6] => Mux61.IN19
data_write[6] => mem_data_w_v.DATAB
data_write[7] => Mux44.IN19
data_write[7] => Mux52.IN18
data_write[7] => Mux52.IN19
data_write[7] => Mux60.IN19
data_write[7] => mem_data_w_v.DATAB
data_write[8] => Mux51.IN18
data_write[8] => Mux67.IN17
data_write[8] => Mux67.IN18
data_write[9] => Mux50.IN18
data_write[9] => Mux66.IN17
data_write[9] => Mux66.IN18
data_write[10] => Mux49.IN18
data_write[10] => Mux65.IN17
data_write[10] => Mux65.IN18
data_write[11] => Mux48.IN18
data_write[11] => Mux64.IN17
data_write[11] => Mux64.IN18
data_write[12] => Mux47.IN18
data_write[12] => Mux63.IN17
data_write[12] => Mux63.IN18
data_write[13] => Mux46.IN18
data_write[13] => Mux62.IN17
data_write[13] => Mux62.IN18
data_write[14] => Mux45.IN18
data_write[14] => Mux61.IN17
data_write[14] => Mux61.IN18
data_write[15] => Mux44.IN18
data_write[15] => Mux60.IN17
data_write[15] => Mux60.IN18
data_write[16] => Mux59.IN17
data_write[17] => Mux58.IN17
data_write[18] => Mux57.IN17
data_write[19] => Mux56.IN17
data_write[20] => Mux55.IN17
data_write[21] => Mux54.IN17
data_write[22] => Mux53.IN17
data_write[23] => Mux52.IN17
data_write[24] => Mux51.IN17
data_write[25] => Mux50.IN17
data_write[26] => Mux49.IN17
data_write[27] => Mux48.IN17
data_write[28] => Mux47.IN17
data_write[29] => Mux46.IN17
data_write[30] => Mux45.IN17
data_write[31] => Mux44.IN17
data_read[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
data_read[1] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
data_read[2] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
data_read[3] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
data_read[4] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
data_read[5] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
data_read[6] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
data_read[7] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
data_read[8] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
data_read[9] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
data_read[10] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
data_read[11] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
data_read[12] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
data_read[13] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
data_read[14] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
data_read[15] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
data_read[16] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
data_read[17] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
data_read[18] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
data_read[19] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
data_read[20] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data_read[21] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data_read[22] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data_read[23] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
data_read[24] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_read[25] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_read[26] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_read[27] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_read[28] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_read[29] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_read[30] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_read[31] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
pause_out <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
mem_address[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[17] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[18] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[19] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[20] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[21] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[22] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[23] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[24] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[25] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[26] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[27] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[28] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[29] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[30] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[31] <= address.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[0] <= mem_data_w_v.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[1] <= mem_data_w_v.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[2] <= mem_data_w_v.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[3] <= mem_data_w_v.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[4] <= mem_data_w_v.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[5] <= mem_data_w_v.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[6] <= mem_data_w_v.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[7] <= mem_data_w_v.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[8] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[9] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[10] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[11] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[12] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[13] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[14] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[15] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[16] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[17] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[18] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[19] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[20] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[21] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[22] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[23] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[24] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[25] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[26] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[27] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[28] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[29] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[30] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
mem_data_w[31] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
mem_data_r[0] => data.DATAA
mem_data_r[0] => Mux7.IN3
mem_data_r[0] => Mux39.IN19
mem_data_r[0] => opcode_next.DATAB
mem_data_r[0] => next_opcode_reg[0].DATAIN
mem_data_r[1] => data.DATAA
mem_data_r[1] => Mux6.IN3
mem_data_r[1] => Mux38.IN19
mem_data_r[1] => opcode_next.DATAB
mem_data_r[1] => next_opcode_reg[1].DATAIN
mem_data_r[2] => data.DATAA
mem_data_r[2] => Mux5.IN3
mem_data_r[2] => Mux37.IN19
mem_data_r[2] => opcode_next.DATAB
mem_data_r[2] => next_opcode_reg[2].DATAIN
mem_data_r[3] => data.DATAA
mem_data_r[3] => Mux4.IN3
mem_data_r[3] => Mux36.IN19
mem_data_r[3] => opcode_next.DATAB
mem_data_r[3] => next_opcode_reg[3].DATAIN
mem_data_r[4] => data.DATAA
mem_data_r[4] => Mux3.IN3
mem_data_r[4] => Mux35.IN19
mem_data_r[4] => opcode_next.DATAB
mem_data_r[4] => next_opcode_reg[4].DATAIN
mem_data_r[5] => data.DATAA
mem_data_r[5] => Mux2.IN3
mem_data_r[5] => Mux34.IN19
mem_data_r[5] => opcode_next.DATAB
mem_data_r[5] => next_opcode_reg[5].DATAIN
mem_data_r[6] => data.DATAA
mem_data_r[6] => Mux1.IN3
mem_data_r[6] => Mux33.IN19
mem_data_r[6] => opcode_next.DATAB
mem_data_r[6] => next_opcode_reg[6].DATAIN
mem_data_r[7] => data.DATAA
mem_data_r[7] => Mux0.IN3
mem_data_r[7] => Mux32.IN19
mem_data_r[7] => opcode_next.DATAB
mem_data_r[7] => next_opcode_reg[7].DATAIN
mem_data_r[8] => data.DATAA
mem_data_r[8] => Mux7.IN2
mem_data_r[8] => Mux31.IN19
mem_data_r[8] => opcode_next.DATAB
mem_data_r[8] => next_opcode_reg[8].DATAIN
mem_data_r[9] => data.DATAA
mem_data_r[9] => Mux6.IN2
mem_data_r[9] => Mux30.IN19
mem_data_r[9] => opcode_next.DATAB
mem_data_r[9] => next_opcode_reg[9].DATAIN
mem_data_r[10] => data.DATAA
mem_data_r[10] => Mux5.IN2
mem_data_r[10] => Mux29.IN19
mem_data_r[10] => opcode_next.DATAB
mem_data_r[10] => next_opcode_reg[10].DATAIN
mem_data_r[11] => data.DATAA
mem_data_r[11] => Mux4.IN2
mem_data_r[11] => Mux28.IN19
mem_data_r[11] => opcode_next.DATAB
mem_data_r[11] => next_opcode_reg[11].DATAIN
mem_data_r[12] => data.DATAA
mem_data_r[12] => Mux3.IN2
mem_data_r[12] => Mux27.IN19
mem_data_r[12] => opcode_next.DATAB
mem_data_r[12] => next_opcode_reg[12].DATAIN
mem_data_r[13] => data.DATAA
mem_data_r[13] => Mux2.IN2
mem_data_r[13] => Mux26.IN19
mem_data_r[13] => opcode_next.DATAB
mem_data_r[13] => next_opcode_reg[13].DATAIN
mem_data_r[14] => data.DATAA
mem_data_r[14] => Mux1.IN2
mem_data_r[14] => Mux25.IN19
mem_data_r[14] => opcode_next.DATAB
mem_data_r[14] => next_opcode_reg[14].DATAIN
mem_data_r[15] => data.DATAA
mem_data_r[15] => Mux0.IN2
mem_data_r[15] => Mux24.IN19
mem_data_r[15] => opcode_next.DATAB
mem_data_r[15] => next_opcode_reg[15].DATAIN
mem_data_r[16] => data.DATAB
mem_data_r[16] => Mux7.IN1
mem_data_r[16] => Mux23.IN19
mem_data_r[16] => opcode_next.DATAB
mem_data_r[16] => next_opcode_reg[16].DATAIN
mem_data_r[17] => data.DATAB
mem_data_r[17] => Mux6.IN1
mem_data_r[17] => Mux22.IN19
mem_data_r[17] => opcode_next.DATAB
mem_data_r[17] => next_opcode_reg[17].DATAIN
mem_data_r[18] => data.DATAB
mem_data_r[18] => Mux5.IN1
mem_data_r[18] => Mux21.IN19
mem_data_r[18] => opcode_next.DATAB
mem_data_r[18] => next_opcode_reg[18].DATAIN
mem_data_r[19] => data.DATAB
mem_data_r[19] => Mux4.IN1
mem_data_r[19] => Mux20.IN19
mem_data_r[19] => opcode_next.DATAB
mem_data_r[19] => next_opcode_reg[19].DATAIN
mem_data_r[20] => data.DATAB
mem_data_r[20] => Mux3.IN1
mem_data_r[20] => Mux19.IN19
mem_data_r[20] => opcode_next.DATAB
mem_data_r[20] => next_opcode_reg[20].DATAIN
mem_data_r[21] => data.DATAB
mem_data_r[21] => Mux2.IN1
mem_data_r[21] => Mux18.IN19
mem_data_r[21] => opcode_next.DATAB
mem_data_r[21] => next_opcode_reg[21].DATAIN
mem_data_r[22] => data.DATAB
mem_data_r[22] => Mux1.IN1
mem_data_r[22] => Mux17.IN19
mem_data_r[22] => opcode_next.DATAB
mem_data_r[22] => next_opcode_reg[22].DATAIN
mem_data_r[23] => data.DATAB
mem_data_r[23] => Mux0.IN1
mem_data_r[23] => Mux16.IN19
mem_data_r[23] => opcode_next.DATAB
mem_data_r[23] => next_opcode_reg[23].DATAIN
mem_data_r[24] => data.DATAB
mem_data_r[24] => Mux7.IN0
mem_data_r[24] => Mux15.IN19
mem_data_r[24] => opcode_next.DATAB
mem_data_r[24] => next_opcode_reg[24].DATAIN
mem_data_r[25] => data.DATAB
mem_data_r[25] => Mux6.IN0
mem_data_r[25] => Mux14.IN19
mem_data_r[25] => opcode_next.DATAB
mem_data_r[25] => next_opcode_reg[25].DATAIN
mem_data_r[26] => data.DATAB
mem_data_r[26] => Mux5.IN0
mem_data_r[26] => Mux13.IN19
mem_data_r[26] => opcode_next.DATAB
mem_data_r[26] => next_opcode_reg[26].DATAIN
mem_data_r[27] => data.DATAB
mem_data_r[27] => Mux4.IN0
mem_data_r[27] => Mux12.IN19
mem_data_r[27] => opcode_next.DATAB
mem_data_r[27] => next_opcode_reg[27].DATAIN
mem_data_r[28] => data.DATAB
mem_data_r[28] => Mux3.IN0
mem_data_r[28] => Mux11.IN19
mem_data_r[28] => opcode_next.DATAB
mem_data_r[28] => next_opcode_reg[28].DATAIN
mem_data_r[29] => data.DATAB
mem_data_r[29] => Mux2.IN0
mem_data_r[29] => Mux10.IN19
mem_data_r[29] => opcode_next.DATAB
mem_data_r[29] => next_opcode_reg[29].DATAIN
mem_data_r[30] => data.DATAB
mem_data_r[30] => Mux1.IN0
mem_data_r[30] => Mux9.IN19
mem_data_r[30] => opcode_next.DATAB
mem_data_r[30] => next_opcode_reg[30].DATAIN
mem_data_r[31] => data.DATAB
mem_data_r[31] => Mux0.IN0
mem_data_r[31] => Mux8.IN19
mem_data_r[31] => opcode_next.DATAB
mem_data_r[31] => next_opcode_reg[31].DATAIN
mem_byte_sel[0] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
mem_byte_sel[1] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
mem_byte_sel[2] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
mem_byte_sel[3] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
mem_write <= write_line.DB_MAX_OUTPUT_PORT_TYPE


|np_core|ppu:ppu|yf32_core:service_processor|mlite_cpu:u1_cpu|control:u3_control
opcode[0] => Decoder0.IN5
opcode[0] => imm_out[0].DATAIN
opcode[1] => Decoder0.IN4
opcode[1] => imm_out[1].DATAIN
opcode[2] => Decoder0.IN3
opcode[2] => imm_out[2].DATAIN
opcode[3] => Decoder0.IN2
opcode[3] => imm_out[3].DATAIN
opcode[4] => Decoder0.IN1
opcode[4] => imm_out[4].DATAIN
opcode[5] => Decoder0.IN0
opcode[5] => imm_out[5].DATAIN
opcode[6] => imm_out[6].DATAIN
opcode[7] => imm_out[7].DATAIN
opcode[8] => imm_out[8].DATAIN
opcode[9] => imm_out[9].DATAIN
opcode[10] => imm_out[10].DATAIN
opcode[11] => rs.DATAB
opcode[11] => rd.DATAA
opcode[11] => Selector7.IN7
opcode[11] => imm_out[11].DATAIN
opcode[12] => rs.DATAB
opcode[12] => rd.DATAA
opcode[12] => Selector6.IN7
opcode[12] => imm_out[12].DATAIN
opcode[13] => rs.DATAB
opcode[13] => rd.DATAA
opcode[13] => Selector5.IN7
opcode[13] => imm_out[13].DATAIN
opcode[14] => rs.DATAB
opcode[14] => rd.DATAA
opcode[14] => Selector4.IN7
opcode[14] => imm_out[14].DATAIN
opcode[15] => rs.DATAB
opcode[15] => rd.DATAA
opcode[15] => Selector3.IN7
opcode[15] => imm_out[15].DATAIN
opcode[16] => Decoder1.IN4
opcode[16] => rt.DATAA
opcode[16] => rd.DATAB
opcode[16] => Selector7.IN6
opcode[16] => Selector19.IN5
opcode[17] => Decoder1.IN3
opcode[17] => rt.DATAA
opcode[17] => rd.DATAB
opcode[17] => Selector6.IN6
opcode[17] => Selector18.IN5
opcode[18] => Decoder1.IN2
opcode[18] => rt.DATAA
opcode[18] => rd.DATAB
opcode[18] => Selector5.IN6
opcode[18] => Selector17.IN5
opcode[19] => Decoder1.IN1
opcode[19] => rt.DATAA
opcode[19] => rd.DATAB
opcode[19] => Selector4.IN6
opcode[19] => Selector16.IN5
opcode[20] => Decoder1.IN0
opcode[20] => rt.DATAA
opcode[20] => rd.DATAB
opcode[20] => Selector3.IN6
opcode[20] => Selector15.IN5
opcode[21] => rs.DATAA
opcode[22] => rs.DATAA
opcode[23] => rs.DATAA
opcode[23] => rd.DATAB
opcode[23] => rs.OUTPUTSELECT
opcode[23] => rs.OUTPUTSELECT
opcode[23] => rs.OUTPUTSELECT
opcode[23] => rs.OUTPUTSELECT
opcode[23] => rs.OUTPUTSELECT
opcode[23] => rt.OUTPUTSELECT
opcode[23] => rt.OUTPUTSELECT
opcode[23] => rt.OUTPUTSELECT
opcode[23] => rt.OUTPUTSELECT
opcode[23] => rt.OUTPUTSELECT
opcode[23] => rd.OUTPUTSELECT
opcode[23] => rd.OUTPUTSELECT
opcode[23] => rd.OUTPUTSELECT
opcode[23] => rd.OUTPUTSELECT
opcode[23] => rd.OUTPUTSELECT
opcode[23] => rs.DATAB
opcode[24] => rs.DATAA
opcode[25] => rs.DATAA
opcode[26] => Decoder2.IN5
opcode[27] => Decoder2.IN4
opcode[28] => Decoder2.IN3
opcode[29] => Decoder2.IN2
opcode[30] => Decoder2.IN1
opcode[31] => Decoder2.IN0
intr_signal => rs.OUTPUTSELECT
intr_signal => rs.OUTPUTSELECT
intr_signal => rs.OUTPUTSELECT
intr_signal => rs.OUTPUTSELECT
intr_signal => rs.OUTPUTSELECT
intr_signal => rs.OUTPUTSELECT
intr_signal => rt.OUTPUTSELECT
intr_signal => rt.OUTPUTSELECT
intr_signal => rt.OUTPUTSELECT
intr_signal => rt.OUTPUTSELECT
intr_signal => rt.OUTPUTSELECT
intr_signal => rd.OUTPUTSELECT
intr_signal => rd.OUTPUTSELECT
intr_signal => rd.OUTPUTSELECT
intr_signal => rd.OUTPUTSELECT
intr_signal => rd.OUTPUTSELECT
intr_signal => rd.OUTPUTSELECT
intr_signal => alu_function.OUTPUTSELECT
intr_signal => alu_function.OUTPUTSELECT
intr_signal => alu_function.OUTPUTSELECT
intr_signal => alu_function.OUTPUTSELECT
intr_signal => shift_function.OUTPUTSELECT
intr_signal => shift_function.OUTPUTSELECT
intr_signal => mult_function.OUTPUTSELECT
intr_signal => mult_function.OUTPUTSELECT
intr_signal => mult_function.OUTPUTSELECT
intr_signal => mult_function.OUTPUTSELECT
intr_signal => branch_function.OUTPUTSELECT
intr_signal => branch_function.OUTPUTSELECT
intr_signal => branch_function.OUTPUTSELECT
intr_signal => a_source.OUTPUTSELECT
intr_signal => a_source.OUTPUTSELECT
intr_signal => b_source.OUTPUTSELECT
intr_signal => b_source.OUTPUTSELECT
intr_signal => c_source.000.OUTPUTSELECT
intr_signal => c_source.010.OUTPUTSELECT
intr_signal => c_source.100.OUTPUTSELECT
intr_signal => c_source.101.OUTPUTSELECT
intr_signal => pc_source.OUTPUTSELECT
intr_signal => pc_source.OUTPUTSELECT
intr_signal => mem_source.OUTPUTSELECT
intr_signal => mem_source.OUTPUTSELECT
intr_signal => mem_source.OUTPUTSELECT
intr_signal => mem_source.OUTPUTSELECT
intr_signal => c_source_out.IN1
rs_index[0] <= rs.DB_MAX_OUTPUT_PORT_TYPE
rs_index[1] <= rs.DB_MAX_OUTPUT_PORT_TYPE
rs_index[2] <= rs.DB_MAX_OUTPUT_PORT_TYPE
rs_index[3] <= rs.DB_MAX_OUTPUT_PORT_TYPE
rs_index[4] <= rs.DB_MAX_OUTPUT_PORT_TYPE
rs_index[5] <= rs.DB_MAX_OUTPUT_PORT_TYPE
rt_index[0] <= rt.DB_MAX_OUTPUT_PORT_TYPE
rt_index[1] <= rt.DB_MAX_OUTPUT_PORT_TYPE
rt_index[2] <= rt.DB_MAX_OUTPUT_PORT_TYPE
rt_index[3] <= rt.DB_MAX_OUTPUT_PORT_TYPE
rt_index[4] <= rt.DB_MAX_OUTPUT_PORT_TYPE
rt_index[5] <= <GND>
rd_index[0] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd_index[1] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd_index[2] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd_index[3] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd_index[4] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd_index[5] <= rd.DB_MAX_OUTPUT_PORT_TYPE
imm_out[0] <= opcode[0].DB_MAX_OUTPUT_PORT_TYPE
imm_out[1] <= opcode[1].DB_MAX_OUTPUT_PORT_TYPE
imm_out[2] <= opcode[2].DB_MAX_OUTPUT_PORT_TYPE
imm_out[3] <= opcode[3].DB_MAX_OUTPUT_PORT_TYPE
imm_out[4] <= opcode[4].DB_MAX_OUTPUT_PORT_TYPE
imm_out[5] <= opcode[5].DB_MAX_OUTPUT_PORT_TYPE
imm_out[6] <= opcode[6].DB_MAX_OUTPUT_PORT_TYPE
imm_out[7] <= opcode[7].DB_MAX_OUTPUT_PORT_TYPE
imm_out[8] <= opcode[8].DB_MAX_OUTPUT_PORT_TYPE
imm_out[9] <= opcode[9].DB_MAX_OUTPUT_PORT_TYPE
imm_out[10] <= opcode[10].DB_MAX_OUTPUT_PORT_TYPE
imm_out[11] <= opcode[11].DB_MAX_OUTPUT_PORT_TYPE
imm_out[12] <= opcode[12].DB_MAX_OUTPUT_PORT_TYPE
imm_out[13] <= opcode[13].DB_MAX_OUTPUT_PORT_TYPE
imm_out[14] <= opcode[14].DB_MAX_OUTPUT_PORT_TYPE
imm_out[15] <= opcode[15].DB_MAX_OUTPUT_PORT_TYPE
alu_func[0] <= alu_function.DB_MAX_OUTPUT_PORT_TYPE
alu_func[1] <= alu_function.DB_MAX_OUTPUT_PORT_TYPE
alu_func[2] <= alu_function.DB_MAX_OUTPUT_PORT_TYPE
alu_func[3] <= alu_function.DB_MAX_OUTPUT_PORT_TYPE
shift_func[0] <= shift_function.DB_MAX_OUTPUT_PORT_TYPE
shift_func[1] <= shift_function.DB_MAX_OUTPUT_PORT_TYPE
mult_func[0] <= mult_function.DB_MAX_OUTPUT_PORT_TYPE
mult_func[1] <= mult_function.DB_MAX_OUTPUT_PORT_TYPE
mult_func[2] <= mult_function.DB_MAX_OUTPUT_PORT_TYPE
mult_func[3] <= mult_function.DB_MAX_OUTPUT_PORT_TYPE
branch_func[0] <= branch_function.DB_MAX_OUTPUT_PORT_TYPE
branch_func[1] <= branch_function.DB_MAX_OUTPUT_PORT_TYPE
branch_func[2] <= branch_function.DB_MAX_OUTPUT_PORT_TYPE
a_source_out[0] <= a_source.DB_MAX_OUTPUT_PORT_TYPE
a_source_out[1] <= a_source.DB_MAX_OUTPUT_PORT_TYPE
b_source_out[0] <= b_source.DB_MAX_OUTPUT_PORT_TYPE
b_source_out[1] <= b_source.DB_MAX_OUTPUT_PORT_TYPE
c_source_out[0] <= WideOr43.DB_MAX_OUTPUT_PORT_TYPE
c_source_out[1] <= c_source_out.DB_MAX_OUTPUT_PORT_TYPE
c_source_out[2] <= c_source_out.DB_MAX_OUTPUT_PORT_TYPE
pc_source_out[0] <= pc_source.DB_MAX_OUTPUT_PORT_TYPE
pc_source_out[1] <= pc_source.DB_MAX_OUTPUT_PORT_TYPE
mem_source_out[0] <= mem_source.DB_MAX_OUTPUT_PORT_TYPE
mem_source_out[1] <= mem_source.DB_MAX_OUTPUT_PORT_TYPE
mem_source_out[2] <= mem_source.DB_MAX_OUTPUT_PORT_TYPE
mem_source_out[3] <= mem_source.DB_MAX_OUTPUT_PORT_TYPE


|np_core|ppu:ppu|yf32_core:service_processor|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank
clk => tri_port_ram.we_a.CLK
clk => tri_port_ram.waddr_a[4].CLK
clk => tri_port_ram.waddr_a[3].CLK
clk => tri_port_ram.waddr_a[2].CLK
clk => tri_port_ram.waddr_a[1].CLK
clk => tri_port_ram.waddr_a[0].CLK
clk => tri_port_ram.data_a[31].CLK
clk => tri_port_ram.data_a[30].CLK
clk => tri_port_ram.data_a[29].CLK
clk => tri_port_ram.data_a[28].CLK
clk => tri_port_ram.data_a[27].CLK
clk => tri_port_ram.data_a[26].CLK
clk => tri_port_ram.data_a[25].CLK
clk => tri_port_ram.data_a[24].CLK
clk => tri_port_ram.data_a[23].CLK
clk => tri_port_ram.data_a[22].CLK
clk => tri_port_ram.data_a[21].CLK
clk => tri_port_ram.data_a[20].CLK
clk => tri_port_ram.data_a[19].CLK
clk => tri_port_ram.data_a[18].CLK
clk => tri_port_ram.data_a[17].CLK
clk => tri_port_ram.data_a[16].CLK
clk => tri_port_ram.data_a[15].CLK
clk => tri_port_ram.data_a[14].CLK
clk => tri_port_ram.data_a[13].CLK
clk => tri_port_ram.data_a[12].CLK
clk => tri_port_ram.data_a[11].CLK
clk => tri_port_ram.data_a[10].CLK
clk => tri_port_ram.data_a[9].CLK
clk => tri_port_ram.data_a[8].CLK
clk => tri_port_ram.data_a[7].CLK
clk => tri_port_ram.data_a[6].CLK
clk => tri_port_ram.data_a[5].CLK
clk => tri_port_ram.data_a[4].CLK
clk => tri_port_ram.data_a[3].CLK
clk => tri_port_ram.data_a[2].CLK
clk => tri_port_ram.data_a[1].CLK
clk => tri_port_ram.data_a[0].CLK
clk => intr_enable_reg.CLK
clk => tri_port_ram.CLK0
reset => intr_enable_reg.ACLR
pause => always1.IN1
rs_index[0] => addr_a1[0].DATAA
rs_index[0] => Decoder0.IN5
rs_index[0] => Equal2.IN5
rs_index[1] => addr_a1[1].DATAA
rs_index[1] => Decoder0.IN4
rs_index[1] => Equal2.IN3
rs_index[2] => addr_a1[2].DATAA
rs_index[2] => Decoder0.IN3
rs_index[2] => Equal2.IN2
rs_index[3] => addr_a1[3].DATAA
rs_index[3] => Decoder0.IN2
rs_index[3] => Equal2.IN1
rs_index[4] => addr_a1[4].DATAA
rs_index[4] => Decoder0.IN1
rs_index[4] => Equal2.IN4
rs_index[5] => Decoder0.IN0
rs_index[5] => Equal2.IN0
rt_index[0] => Equal3.IN11
rt_index[0] => tri_port_ram.PORTBRADDR
rt_index[1] => Equal3.IN10
rt_index[1] => tri_port_ram.PORTBRADDR1
rt_index[2] => Equal3.IN9
rt_index[2] => tri_port_ram.PORTBRADDR2
rt_index[3] => Equal3.IN8
rt_index[3] => tri_port_ram.PORTBRADDR3
rt_index[4] => Equal3.IN7
rt_index[4] => tri_port_ram.PORTBRADDR4
rt_index[5] => Equal3.IN6
rd_index[0] => addr_b[0].DATAA
rd_index[0] => Equal0.IN5
rd_index[0] => Equal1.IN5
rd_index[0] => Equal4.IN5
rd_index[1] => addr_b[1].DATAA
rd_index[1] => Equal0.IN3
rd_index[1] => Equal1.IN4
rd_index[1] => Equal4.IN4
rd_index[2] => addr_b[2].DATAA
rd_index[2] => Equal0.IN2
rd_index[2] => Equal1.IN2
rd_index[2] => Equal4.IN3
rd_index[3] => addr_b[3].DATAA
rd_index[3] => Equal0.IN1
rd_index[3] => Equal1.IN1
rd_index[3] => Equal4.IN2
rd_index[4] => addr_b[4].DATAA
rd_index[4] => Equal0.IN4
rd_index[4] => Equal1.IN3
rd_index[4] => Equal4.IN1
rd_index[5] => Equal0.IN0
rd_index[5] => Equal1.IN0
rd_index[5] => Equal4.IN0
reg_source_out[0] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[1] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[2] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[3] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[4] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[5] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[6] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[7] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[8] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[9] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[10] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[11] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[12] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[13] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[14] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[15] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[16] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[17] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[18] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[19] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[20] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[21] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[22] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[23] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[24] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[25] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[26] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[27] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[28] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[29] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[30] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_source_out[31] <= reg_source_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[0] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[1] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[2] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[3] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[4] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[5] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[6] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[7] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[8] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[9] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[10] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[11] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[12] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[13] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[14] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[15] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[16] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[17] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[18] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[19] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[20] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[21] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[22] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[23] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[24] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[25] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[26] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[27] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[28] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[29] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[30] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_target_out[31] <= reg_target_out.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_new[0] => intr_enable_reg.DATAB
reg_dest_new[0] => tri_port_ram.data_a[0].DATAIN
reg_dest_new[0] => tri_port_ram.DATAIN
reg_dest_new[1] => tri_port_ram.data_a[1].DATAIN
reg_dest_new[1] => tri_port_ram.DATAIN1
reg_dest_new[2] => tri_port_ram.data_a[2].DATAIN
reg_dest_new[2] => tri_port_ram.DATAIN2
reg_dest_new[3] => tri_port_ram.data_a[3].DATAIN
reg_dest_new[3] => tri_port_ram.DATAIN3
reg_dest_new[4] => tri_port_ram.data_a[4].DATAIN
reg_dest_new[4] => tri_port_ram.DATAIN4
reg_dest_new[5] => tri_port_ram.data_a[5].DATAIN
reg_dest_new[5] => tri_port_ram.DATAIN5
reg_dest_new[6] => tri_port_ram.data_a[6].DATAIN
reg_dest_new[6] => tri_port_ram.DATAIN6
reg_dest_new[7] => tri_port_ram.data_a[7].DATAIN
reg_dest_new[7] => tri_port_ram.DATAIN7
reg_dest_new[8] => tri_port_ram.data_a[8].DATAIN
reg_dest_new[8] => tri_port_ram.DATAIN8
reg_dest_new[9] => tri_port_ram.data_a[9].DATAIN
reg_dest_new[9] => tri_port_ram.DATAIN9
reg_dest_new[10] => tri_port_ram.data_a[10].DATAIN
reg_dest_new[10] => tri_port_ram.DATAIN10
reg_dest_new[11] => tri_port_ram.data_a[11].DATAIN
reg_dest_new[11] => tri_port_ram.DATAIN11
reg_dest_new[12] => tri_port_ram.data_a[12].DATAIN
reg_dest_new[12] => tri_port_ram.DATAIN12
reg_dest_new[13] => tri_port_ram.data_a[13].DATAIN
reg_dest_new[13] => tri_port_ram.DATAIN13
reg_dest_new[14] => tri_port_ram.data_a[14].DATAIN
reg_dest_new[14] => tri_port_ram.DATAIN14
reg_dest_new[15] => tri_port_ram.data_a[15].DATAIN
reg_dest_new[15] => tri_port_ram.DATAIN15
reg_dest_new[16] => tri_port_ram.data_a[16].DATAIN
reg_dest_new[16] => tri_port_ram.DATAIN16
reg_dest_new[17] => tri_port_ram.data_a[17].DATAIN
reg_dest_new[17] => tri_port_ram.DATAIN17
reg_dest_new[18] => tri_port_ram.data_a[18].DATAIN
reg_dest_new[18] => tri_port_ram.DATAIN18
reg_dest_new[19] => tri_port_ram.data_a[19].DATAIN
reg_dest_new[19] => tri_port_ram.DATAIN19
reg_dest_new[20] => tri_port_ram.data_a[20].DATAIN
reg_dest_new[20] => tri_port_ram.DATAIN20
reg_dest_new[21] => tri_port_ram.data_a[21].DATAIN
reg_dest_new[21] => tri_port_ram.DATAIN21
reg_dest_new[22] => tri_port_ram.data_a[22].DATAIN
reg_dest_new[22] => tri_port_ram.DATAIN22
reg_dest_new[23] => tri_port_ram.data_a[23].DATAIN
reg_dest_new[23] => tri_port_ram.DATAIN23
reg_dest_new[24] => tri_port_ram.data_a[24].DATAIN
reg_dest_new[24] => tri_port_ram.DATAIN24
reg_dest_new[25] => tri_port_ram.data_a[25].DATAIN
reg_dest_new[25] => tri_port_ram.DATAIN25
reg_dest_new[26] => tri_port_ram.data_a[26].DATAIN
reg_dest_new[26] => tri_port_ram.DATAIN26
reg_dest_new[27] => tri_port_ram.data_a[27].DATAIN
reg_dest_new[27] => tri_port_ram.DATAIN27
reg_dest_new[28] => tri_port_ram.data_a[28].DATAIN
reg_dest_new[28] => tri_port_ram.DATAIN28
reg_dest_new[29] => tri_port_ram.data_a[29].DATAIN
reg_dest_new[29] => tri_port_ram.DATAIN29
reg_dest_new[30] => tri_port_ram.data_a[30].DATAIN
reg_dest_new[30] => tri_port_ram.DATAIN30
reg_dest_new[31] => tri_port_ram.data_a[31].DATAIN
reg_dest_new[31] => tri_port_ram.DATAIN31
intr_enable <= intr_enable_reg.DB_MAX_OUTPUT_PORT_TYPE


|np_core|ppu:ppu|yf32_core:service_processor|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux
imm_in[0] => Mux29.IN2
imm_in[0] => Mux31.IN1
imm_in[0] => Mux31.IN2
imm_in[0] => Mux47.IN0
imm_in[1] => Mux28.IN2
imm_in[1] => Mux30.IN1
imm_in[1] => Mux30.IN2
imm_in[1] => Mux46.IN0
imm_in[2] => Mux27.IN2
imm_in[2] => Mux29.IN0
imm_in[2] => Mux29.IN1
imm_in[2] => Mux45.IN0
imm_in[3] => Mux26.IN2
imm_in[3] => Mux28.IN0
imm_in[3] => Mux28.IN1
imm_in[3] => Mux44.IN0
imm_in[4] => Mux25.IN2
imm_in[4] => Mux27.IN0
imm_in[4] => Mux27.IN1
imm_in[4] => Mux43.IN0
imm_in[5] => Mux24.IN2
imm_in[5] => Mux26.IN0
imm_in[5] => Mux26.IN1
imm_in[5] => Mux42.IN0
imm_in[6] => Selector31.IN3
imm_in[6] => Mux23.IN2
imm_in[6] => Mux25.IN0
imm_in[6] => Mux25.IN1
imm_in[6] => Mux41.IN0
imm_in[7] => Selector30.IN3
imm_in[7] => Mux22.IN2
imm_in[7] => Mux24.IN0
imm_in[7] => Mux24.IN1
imm_in[7] => Mux40.IN0
imm_in[8] => Selector29.IN3
imm_in[8] => Mux21.IN2
imm_in[8] => Mux23.IN0
imm_in[8] => Mux23.IN1
imm_in[8] => Mux39.IN0
imm_in[9] => Selector28.IN3
imm_in[9] => Mux20.IN2
imm_in[9] => Mux22.IN0
imm_in[9] => Mux22.IN1
imm_in[9] => Mux38.IN0
imm_in[10] => Selector27.IN3
imm_in[10] => Mux19.IN2
imm_in[10] => Mux21.IN0
imm_in[10] => Mux21.IN1
imm_in[10] => Mux37.IN0
imm_in[11] => Mux18.IN2
imm_in[11] => Mux20.IN0
imm_in[11] => Mux20.IN1
imm_in[11] => Mux36.IN0
imm_in[12] => Mux17.IN2
imm_in[12] => Mux19.IN0
imm_in[12] => Mux19.IN1
imm_in[12] => Mux35.IN0
imm_in[13] => Mux16.IN2
imm_in[13] => Mux18.IN0
imm_in[13] => Mux18.IN1
imm_in[13] => Mux34.IN0
imm_in[14] => Mux15.IN2
imm_in[14] => Mux17.IN0
imm_in[14] => Mux17.IN1
imm_in[14] => Mux33.IN0
imm_in[15] => Mux14.IN1
imm_in[15] => Mux16.IN0
imm_in[15] => Mux16.IN1
imm_in[15] => Mux32.IN0
imm_in[15] => Mux0.IN1
imm_in[15] => Mux1.IN1
imm_in[15] => Mux2.IN1
imm_in[15] => Mux3.IN1
imm_in[15] => Mux4.IN1
imm_in[15] => Mux5.IN1
imm_in[15] => Mux6.IN1
imm_in[15] => Mux7.IN1
imm_in[15] => Mux8.IN1
imm_in[15] => Mux9.IN1
imm_in[15] => Mux10.IN1
imm_in[15] => Mux11.IN1
imm_in[15] => Mux12.IN1
imm_in[15] => Mux13.IN1
imm_in[15] => Mux14.IN2
imm_in[15] => Mux15.IN1
imm_in[15] => Mux0.IN2
imm_in[15] => Mux1.IN2
imm_in[15] => Mux2.IN2
imm_in[15] => Mux3.IN2
imm_in[15] => Mux4.IN2
imm_in[15] => Mux5.IN2
imm_in[15] => Mux6.IN2
imm_in[15] => Mux7.IN2
imm_in[15] => Mux8.IN2
imm_in[15] => Mux9.IN2
imm_in[15] => Mux10.IN2
imm_in[15] => Mux11.IN2
imm_in[15] => Mux12.IN2
imm_in[15] => Mux13.IN2
reg_source[0] => Equal0.IN31
reg_source[0] => Selector31.IN4
reg_source[1] => Equal0.IN30
reg_source[1] => Selector30.IN4
reg_source[2] => Equal0.IN29
reg_source[2] => Selector29.IN4
reg_source[3] => Equal0.IN28
reg_source[3] => Selector28.IN4
reg_source[4] => Equal0.IN27
reg_source[4] => Selector27.IN4
reg_source[5] => Equal0.IN26
reg_source[5] => Selector26.IN4
reg_source[6] => Equal0.IN25
reg_source[6] => Selector25.IN4
reg_source[7] => Equal0.IN24
reg_source[7] => Selector24.IN4
reg_source[8] => Equal0.IN23
reg_source[8] => Selector23.IN4
reg_source[9] => Equal0.IN22
reg_source[9] => Selector22.IN4
reg_source[10] => Equal0.IN21
reg_source[10] => Selector21.IN4
reg_source[11] => Equal0.IN20
reg_source[11] => Selector20.IN4
reg_source[12] => Equal0.IN19
reg_source[12] => Selector19.IN4
reg_source[13] => Equal0.IN18
reg_source[13] => Selector18.IN4
reg_source[14] => Equal0.IN17
reg_source[14] => Selector17.IN4
reg_source[15] => Equal0.IN16
reg_source[15] => Selector16.IN4
reg_source[16] => Equal0.IN15
reg_source[16] => Selector15.IN4
reg_source[17] => Equal0.IN14
reg_source[17] => Selector14.IN4
reg_source[18] => Equal0.IN13
reg_source[18] => Selector13.IN4
reg_source[19] => Equal0.IN12
reg_source[19] => Selector12.IN4
reg_source[20] => Equal0.IN11
reg_source[20] => Selector11.IN4
reg_source[21] => Equal0.IN10
reg_source[21] => Selector10.IN4
reg_source[22] => Equal0.IN9
reg_source[22] => Selector9.IN4
reg_source[23] => Equal0.IN8
reg_source[23] => Selector8.IN4
reg_source[24] => Equal0.IN7
reg_source[24] => Selector7.IN4
reg_source[25] => Equal0.IN6
reg_source[25] => Selector6.IN4
reg_source[26] => Equal0.IN5
reg_source[26] => Selector5.IN4
reg_source[27] => Equal0.IN4
reg_source[27] => Selector4.IN4
reg_source[28] => Equal0.IN3
reg_source[28] => Selector3.IN4
reg_source[29] => Equal0.IN2
reg_source[29] => Selector2.IN4
reg_source[30] => Equal0.IN1
reg_source[30] => Selector1.IN4
reg_source[31] => Equal0.IN0
reg_source[31] => Selector0.IN4
reg_source[31] => take_branch.IN1
reg_source[31] => Mux64.IN6
reg_source[31] => take_branch.IN1
reg_source[31] => Mux64.IN3
a_mux[0] => Equal1.IN3
a_mux[0] => Equal2.IN3
a_mux[1] => Equal1.IN2
a_mux[1] => Equal2.IN2
a_out[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
a_out[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
a_out[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
a_out[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
a_out[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
a_out[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
a_out[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
a_out[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
a_out[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
a_out[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
a_out[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
a_out[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
a_out[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
a_out[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
a_out[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
a_out[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
a_out[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
a_out[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
a_out[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
a_out[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
a_out[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
a_out[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
a_out[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
a_out[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
a_out[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
a_out[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
a_out[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
a_out[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
a_out[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
a_out[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
a_out[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
a_out[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
reg_target[0] => Equal0.IN63
reg_target[0] => Mux31.IN3
reg_target[1] => Equal0.IN62
reg_target[1] => Mux30.IN3
reg_target[2] => Equal0.IN61
reg_target[2] => Mux29.IN3
reg_target[3] => Equal0.IN60
reg_target[3] => Mux28.IN3
reg_target[4] => Equal0.IN59
reg_target[4] => Mux27.IN3
reg_target[5] => Equal0.IN58
reg_target[5] => Mux26.IN3
reg_target[6] => Equal0.IN57
reg_target[6] => Mux25.IN3
reg_target[7] => Equal0.IN56
reg_target[7] => Mux24.IN3
reg_target[8] => Equal0.IN55
reg_target[8] => Mux23.IN3
reg_target[9] => Equal0.IN54
reg_target[9] => Mux22.IN3
reg_target[10] => Equal0.IN53
reg_target[10] => Mux21.IN3
reg_target[11] => Equal0.IN52
reg_target[11] => Mux20.IN3
reg_target[12] => Equal0.IN51
reg_target[12] => Mux19.IN3
reg_target[13] => Equal0.IN50
reg_target[13] => Mux18.IN3
reg_target[14] => Equal0.IN49
reg_target[14] => Mux17.IN3
reg_target[15] => Equal0.IN48
reg_target[15] => Mux16.IN3
reg_target[16] => Equal0.IN47
reg_target[16] => Mux15.IN3
reg_target[17] => Equal0.IN46
reg_target[17] => Mux14.IN3
reg_target[18] => Equal0.IN45
reg_target[18] => Mux13.IN3
reg_target[19] => Equal0.IN44
reg_target[19] => Mux12.IN3
reg_target[20] => Equal0.IN43
reg_target[20] => Mux11.IN3
reg_target[21] => Equal0.IN42
reg_target[21] => Mux10.IN3
reg_target[22] => Equal0.IN41
reg_target[22] => Mux9.IN3
reg_target[23] => Equal0.IN40
reg_target[23] => Mux8.IN3
reg_target[24] => Equal0.IN39
reg_target[24] => Mux7.IN3
reg_target[25] => Equal0.IN38
reg_target[25] => Mux6.IN3
reg_target[26] => Equal0.IN37
reg_target[26] => Mux5.IN3
reg_target[27] => Equal0.IN36
reg_target[27] => Mux4.IN3
reg_target[28] => Equal0.IN35
reg_target[28] => Mux3.IN3
reg_target[29] => Equal0.IN34
reg_target[29] => Mux2.IN3
reg_target[30] => Equal0.IN33
reg_target[30] => Mux1.IN3
reg_target[31] => Equal0.IN32
reg_target[31] => Mux0.IN3
b_mux[0] => Mux0.IN5
b_mux[0] => Mux1.IN5
b_mux[0] => Mux2.IN5
b_mux[0] => Mux3.IN5
b_mux[0] => Mux4.IN5
b_mux[0] => Mux5.IN5
b_mux[0] => Mux6.IN5
b_mux[0] => Mux7.IN5
b_mux[0] => Mux8.IN5
b_mux[0] => Mux9.IN5
b_mux[0] => Mux10.IN5
b_mux[0] => Mux11.IN5
b_mux[0] => Mux12.IN5
b_mux[0] => Mux13.IN5
b_mux[0] => Mux14.IN5
b_mux[0] => Mux15.IN5
b_mux[0] => Mux16.IN5
b_mux[0] => Mux17.IN5
b_mux[0] => Mux18.IN5
b_mux[0] => Mux19.IN5
b_mux[0] => Mux20.IN5
b_mux[0] => Mux21.IN5
b_mux[0] => Mux22.IN5
b_mux[0] => Mux23.IN5
b_mux[0] => Mux24.IN5
b_mux[0] => Mux25.IN5
b_mux[0] => Mux26.IN5
b_mux[0] => Mux27.IN5
b_mux[0] => Mux28.IN5
b_mux[0] => Mux29.IN5
b_mux[0] => Mux30.IN5
b_mux[0] => Mux31.IN5
b_mux[1] => Mux0.IN4
b_mux[1] => Mux1.IN4
b_mux[1] => Mux2.IN4
b_mux[1] => Mux3.IN4
b_mux[1] => Mux4.IN4
b_mux[1] => Mux5.IN4
b_mux[1] => Mux6.IN4
b_mux[1] => Mux7.IN4
b_mux[1] => Mux8.IN4
b_mux[1] => Mux9.IN4
b_mux[1] => Mux10.IN4
b_mux[1] => Mux11.IN4
b_mux[1] => Mux12.IN4
b_mux[1] => Mux13.IN4
b_mux[1] => Mux14.IN4
b_mux[1] => Mux15.IN4
b_mux[1] => Mux16.IN4
b_mux[1] => Mux17.IN4
b_mux[1] => Mux18.IN4
b_mux[1] => Mux19.IN4
b_mux[1] => Mux20.IN4
b_mux[1] => Mux21.IN4
b_mux[1] => Mux22.IN4
b_mux[1] => Mux23.IN4
b_mux[1] => Mux24.IN4
b_mux[1] => Mux25.IN4
b_mux[1] => Mux26.IN4
b_mux[1] => Mux27.IN4
b_mux[1] => Mux28.IN4
b_mux[1] => Mux29.IN4
b_mux[1] => Mux30.IN4
b_mux[1] => Mux31.IN4
b_out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
b_out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
b_out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
b_out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
b_out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
b_out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
b_out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
b_out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
b_out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
b_out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
b_out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
b_out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
b_out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
b_out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
b_out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
b_out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
b_out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
b_out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
b_out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
b_out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
b_out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
b_out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_bus[0] => Mux63.IN2
c_bus[0] => Mux63.IN3
c_bus[0] => Mux63.IN4
c_bus[0] => Mux63.IN5
c_bus[1] => Mux62.IN2
c_bus[1] => Mux62.IN3
c_bus[1] => Mux62.IN4
c_bus[1] => Mux62.IN5
c_bus[2] => Mux61.IN2
c_bus[2] => Mux61.IN3
c_bus[2] => Mux61.IN4
c_bus[2] => Mux61.IN5
c_bus[3] => Mux60.IN1
c_bus[3] => Mux60.IN2
c_bus[3] => Mux60.IN3
c_bus[3] => Mux60.IN4
c_bus[4] => Mux59.IN1
c_bus[4] => Mux59.IN2
c_bus[4] => Mux59.IN3
c_bus[4] => Mux59.IN4
c_bus[5] => Mux58.IN1
c_bus[5] => Mux58.IN2
c_bus[5] => Mux58.IN3
c_bus[5] => Mux58.IN4
c_bus[6] => Mux57.IN1
c_bus[6] => Mux57.IN2
c_bus[6] => Mux57.IN3
c_bus[6] => Mux57.IN4
c_bus[7] => Mux56.IN1
c_bus[7] => Mux56.IN2
c_bus[7] => Mux56.IN3
c_bus[7] => Mux56.IN4
c_bus[8] => Mux55.IN1
c_bus[8] => Mux55.IN2
c_bus[8] => Mux55.IN3
c_bus[8] => Mux55.IN4
c_bus[9] => Mux54.IN1
c_bus[9] => Mux54.IN2
c_bus[9] => Mux54.IN3
c_bus[9] => Mux54.IN4
c_bus[10] => Mux53.IN1
c_bus[10] => Mux53.IN2
c_bus[10] => Mux53.IN3
c_bus[10] => Mux53.IN4
c_bus[11] => Mux52.IN1
c_bus[11] => Mux52.IN2
c_bus[11] => Mux52.IN3
c_bus[11] => Mux52.IN4
c_bus[12] => Mux51.IN1
c_bus[12] => Mux51.IN2
c_bus[12] => Mux51.IN3
c_bus[12] => Mux51.IN4
c_bus[13] => Mux50.IN1
c_bus[13] => Mux50.IN2
c_bus[13] => Mux50.IN3
c_bus[13] => Mux50.IN4
c_bus[14] => Mux49.IN1
c_bus[14] => Mux49.IN2
c_bus[14] => Mux49.IN3
c_bus[14] => Mux49.IN4
c_bus[15] => Mux48.IN1
c_bus[15] => Mux48.IN2
c_bus[15] => Mux48.IN3
c_bus[15] => Mux48.IN4
c_bus[16] => Mux47.IN1
c_bus[16] => Mux47.IN2
c_bus[16] => Mux47.IN3
c_bus[16] => Mux47.IN4
c_bus[17] => Mux46.IN1
c_bus[17] => Mux46.IN2
c_bus[17] => Mux46.IN3
c_bus[17] => Mux46.IN4
c_bus[18] => Mux45.IN1
c_bus[18] => Mux45.IN2
c_bus[18] => Mux45.IN3
c_bus[18] => Mux45.IN4
c_bus[19] => Mux44.IN1
c_bus[19] => Mux44.IN2
c_bus[19] => Mux44.IN3
c_bus[19] => Mux44.IN4
c_bus[20] => Mux43.IN1
c_bus[20] => Mux43.IN2
c_bus[20] => Mux43.IN3
c_bus[20] => Mux43.IN4
c_bus[21] => Mux42.IN1
c_bus[21] => Mux42.IN2
c_bus[21] => Mux42.IN3
c_bus[21] => Mux42.IN4
c_bus[22] => Mux41.IN1
c_bus[22] => Mux41.IN2
c_bus[22] => Mux41.IN3
c_bus[22] => Mux41.IN4
c_bus[23] => Mux40.IN1
c_bus[23] => Mux40.IN2
c_bus[23] => Mux40.IN3
c_bus[23] => Mux40.IN4
c_bus[24] => Mux39.IN1
c_bus[24] => Mux39.IN2
c_bus[24] => Mux39.IN3
c_bus[24] => Mux39.IN4
c_bus[25] => Mux38.IN1
c_bus[25] => Mux38.IN2
c_bus[25] => Mux38.IN3
c_bus[25] => Mux38.IN4
c_bus[26] => Mux37.IN1
c_bus[26] => Mux37.IN2
c_bus[26] => Mux37.IN3
c_bus[26] => Mux37.IN4
c_bus[27] => Mux36.IN1
c_bus[27] => Mux36.IN2
c_bus[27] => Mux36.IN3
c_bus[27] => Mux36.IN4
c_bus[28] => Mux35.IN1
c_bus[28] => Mux35.IN2
c_bus[28] => Mux35.IN3
c_bus[28] => Mux35.IN4
c_bus[29] => Mux34.IN1
c_bus[29] => Mux34.IN2
c_bus[29] => Mux34.IN3
c_bus[29] => Mux34.IN4
c_bus[30] => Mux33.IN1
c_bus[30] => Mux33.IN2
c_bus[30] => Mux33.IN3
c_bus[30] => Mux33.IN4
c_bus[31] => Mux32.IN1
c_bus[31] => Mux32.IN2
c_bus[31] => Mux32.IN3
c_bus[31] => Mux32.IN4
c_memory[0] => Mux63.IN6
c_memory[1] => Mux62.IN6
c_memory[2] => Mux61.IN6
c_memory[3] => Mux60.IN5
c_memory[4] => Mux59.IN5
c_memory[5] => Mux58.IN5
c_memory[6] => Mux57.IN5
c_memory[7] => Mux56.IN5
c_memory[8] => Mux55.IN5
c_memory[9] => Mux54.IN5
c_memory[10] => Mux53.IN5
c_memory[11] => Mux52.IN5
c_memory[12] => Mux51.IN5
c_memory[13] => Mux50.IN5
c_memory[14] => Mux49.IN5
c_memory[15] => Mux48.IN5
c_memory[16] => Mux47.IN5
c_memory[17] => Mux46.IN5
c_memory[18] => Mux45.IN5
c_memory[19] => Mux44.IN5
c_memory[20] => Mux43.IN5
c_memory[21] => Mux42.IN5
c_memory[22] => Mux41.IN5
c_memory[23] => Mux40.IN5
c_memory[24] => Mux39.IN5
c_memory[25] => Mux38.IN5
c_memory[26] => Mux37.IN5
c_memory[27] => Mux36.IN5
c_memory[28] => Mux35.IN5
c_memory[29] => Mux34.IN5
c_memory[30] => Mux33.IN5
c_memory[31] => Mux32.IN5
c_pc[0] => Selector31.IN5
c_pc[1] => Selector30.IN5
c_pc[2] => Selector29.IN5
c_pc[3] => Selector28.IN5
c_pc[3] => Mux60.IN6
c_pc[4] => Selector27.IN5
c_pc[4] => Mux59.IN6
c_pc[5] => Selector26.IN5
c_pc[5] => Mux58.IN6
c_pc[6] => Selector25.IN5
c_pc[6] => Mux57.IN6
c_pc[7] => Selector24.IN5
c_pc[7] => Mux56.IN6
c_pc[8] => Selector23.IN5
c_pc[8] => Mux55.IN6
c_pc[9] => Selector22.IN5
c_pc[9] => Mux54.IN6
c_pc[10] => Selector21.IN5
c_pc[10] => Mux53.IN6
c_pc[11] => Selector20.IN5
c_pc[11] => Mux52.IN6
c_pc[12] => Selector19.IN5
c_pc[12] => Mux51.IN6
c_pc[13] => Selector18.IN5
c_pc[13] => Mux50.IN6
c_pc[14] => Selector17.IN5
c_pc[14] => Mux49.IN6
c_pc[15] => Selector16.IN5
c_pc[15] => Mux48.IN6
c_pc[16] => Selector15.IN5
c_pc[16] => Mux47.IN6
c_pc[17] => Selector14.IN5
c_pc[17] => Mux46.IN6
c_pc[18] => Selector13.IN5
c_pc[18] => Mux45.IN6
c_pc[19] => Selector12.IN5
c_pc[19] => Mux44.IN6
c_pc[20] => Selector11.IN5
c_pc[20] => Mux43.IN6
c_pc[21] => Selector10.IN5
c_pc[21] => Mux42.IN6
c_pc[22] => Selector9.IN5
c_pc[22] => Mux41.IN6
c_pc[23] => Selector8.IN5
c_pc[23] => Mux40.IN6
c_pc[24] => Selector7.IN5
c_pc[24] => Mux39.IN6
c_pc[25] => Selector6.IN5
c_pc[25] => Mux38.IN6
c_pc[26] => Selector5.IN5
c_pc[26] => Mux37.IN6
c_pc[27] => Selector4.IN5
c_pc[27] => Mux36.IN6
c_pc[28] => Selector3.IN5
c_pc[28] => Mux35.IN6
c_pc[29] => Selector2.IN5
c_pc[29] => Mux34.IN6
c_pc[30] => Selector1.IN5
c_pc[30] => Mux33.IN6
c_pc[31] => Selector0.IN5
c_pc[31] => Mux32.IN6
c_pc_plus4[0] => Mux63.IN7
c_pc_plus4[1] => Mux62.IN7
c_pc_plus4[2] => Mux61.IN7
c_pc_plus4[3] => Mux60.IN7
c_pc_plus4[4] => Mux59.IN7
c_pc_plus4[5] => Mux58.IN7
c_pc_plus4[6] => Mux57.IN7
c_pc_plus4[7] => Mux56.IN7
c_pc_plus4[8] => Mux55.IN7
c_pc_plus4[9] => Mux54.IN7
c_pc_plus4[10] => Mux53.IN7
c_pc_plus4[11] => Mux52.IN7
c_pc_plus4[12] => Mux51.IN7
c_pc_plus4[13] => Mux50.IN7
c_pc_plus4[14] => Mux49.IN7
c_pc_plus4[15] => Mux48.IN7
c_pc_plus4[16] => Mux47.IN7
c_pc_plus4[17] => Mux46.IN7
c_pc_plus4[18] => Mux45.IN7
c_pc_plus4[19] => Mux44.IN7
c_pc_plus4[20] => Mux43.IN7
c_pc_plus4[21] => Mux42.IN7
c_pc_plus4[22] => Mux41.IN7
c_pc_plus4[23] => Mux40.IN7
c_pc_plus4[24] => Mux39.IN7
c_pc_plus4[25] => Mux38.IN7
c_pc_plus4[26] => Mux37.IN7
c_pc_plus4[27] => Mux36.IN7
c_pc_plus4[28] => Mux35.IN7
c_pc_plus4[29] => Mux34.IN7
c_pc_plus4[30] => Mux33.IN7
c_pc_plus4[31] => Mux32.IN7
c_mux[0] => Mux32.IN10
c_mux[0] => Mux33.IN10
c_mux[0] => Mux34.IN10
c_mux[0] => Mux35.IN10
c_mux[0] => Mux36.IN10
c_mux[0] => Mux37.IN10
c_mux[0] => Mux38.IN10
c_mux[0] => Mux39.IN10
c_mux[0] => Mux40.IN10
c_mux[0] => Mux41.IN10
c_mux[0] => Mux42.IN10
c_mux[0] => Mux43.IN10
c_mux[0] => Mux44.IN10
c_mux[0] => Mux45.IN10
c_mux[0] => Mux46.IN10
c_mux[0] => Mux47.IN10
c_mux[0] => Mux48.IN10
c_mux[0] => Mux49.IN10
c_mux[0] => Mux50.IN10
c_mux[0] => Mux51.IN10
c_mux[0] => Mux52.IN10
c_mux[0] => Mux53.IN10
c_mux[0] => Mux54.IN10
c_mux[0] => Mux55.IN10
c_mux[0] => Mux56.IN10
c_mux[0] => Mux57.IN10
c_mux[0] => Mux58.IN10
c_mux[0] => Mux59.IN10
c_mux[0] => Mux60.IN10
c_mux[0] => Mux61.IN10
c_mux[0] => Mux62.IN10
c_mux[0] => Mux63.IN10
c_mux[1] => Mux32.IN9
c_mux[1] => Mux33.IN9
c_mux[1] => Mux34.IN9
c_mux[1] => Mux35.IN9
c_mux[1] => Mux36.IN9
c_mux[1] => Mux37.IN9
c_mux[1] => Mux38.IN9
c_mux[1] => Mux39.IN9
c_mux[1] => Mux40.IN9
c_mux[1] => Mux41.IN9
c_mux[1] => Mux42.IN9
c_mux[1] => Mux43.IN9
c_mux[1] => Mux44.IN9
c_mux[1] => Mux45.IN9
c_mux[1] => Mux46.IN9
c_mux[1] => Mux47.IN9
c_mux[1] => Mux48.IN9
c_mux[1] => Mux49.IN9
c_mux[1] => Mux50.IN9
c_mux[1] => Mux51.IN9
c_mux[1] => Mux52.IN9
c_mux[1] => Mux53.IN9
c_mux[1] => Mux54.IN9
c_mux[1] => Mux55.IN9
c_mux[1] => Mux56.IN9
c_mux[1] => Mux57.IN9
c_mux[1] => Mux58.IN9
c_mux[1] => Mux59.IN9
c_mux[1] => Mux60.IN9
c_mux[1] => Mux61.IN9
c_mux[1] => Mux62.IN9
c_mux[1] => Mux63.IN9
c_mux[2] => Mux32.IN8
c_mux[2] => Mux33.IN8
c_mux[2] => Mux34.IN8
c_mux[2] => Mux35.IN8
c_mux[2] => Mux36.IN8
c_mux[2] => Mux37.IN8
c_mux[2] => Mux38.IN8
c_mux[2] => Mux39.IN8
c_mux[2] => Mux40.IN8
c_mux[2] => Mux41.IN8
c_mux[2] => Mux42.IN8
c_mux[2] => Mux43.IN8
c_mux[2] => Mux44.IN8
c_mux[2] => Mux45.IN8
c_mux[2] => Mux46.IN8
c_mux[2] => Mux47.IN8
c_mux[2] => Mux48.IN8
c_mux[2] => Mux49.IN8
c_mux[2] => Mux50.IN8
c_mux[2] => Mux51.IN8
c_mux[2] => Mux52.IN8
c_mux[2] => Mux53.IN8
c_mux[2] => Mux54.IN8
c_mux[2] => Mux55.IN8
c_mux[2] => Mux56.IN8
c_mux[2] => Mux57.IN8
c_mux[2] => Mux58.IN8
c_mux[2] => Mux59.IN8
c_mux[2] => Mux60.IN8
c_mux[2] => Mux61.IN8
c_mux[2] => Mux62.IN8
c_mux[2] => Mux63.IN8
reg_dest_out[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
reg_dest_out[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
branch_func[0] => Mux64.IN9
branch_func[1] => Mux64.IN8
branch_func[2] => Mux64.IN7
take_branch <= Mux64.DB_MAX_OUTPUT_PORT_TYPE


|np_core|ppu:ppu|yf32_core:service_processor|mlite_cpu:u1_cpu|alu:u6_alu
a_in[0] => c_alu.IN0
a_in[0] => c_alu.IN0
a_in[0] => c_alu.IN0
a_in[0] => Add0.IN32
a_in[0] => Add1.IN65
a_in[1] => c_alu.IN0
a_in[1] => c_alu.IN0
a_in[1] => c_alu.IN0
a_in[1] => Add0.IN31
a_in[1] => Add1.IN64
a_in[2] => c_alu.IN0
a_in[2] => c_alu.IN0
a_in[2] => c_alu.IN0
a_in[2] => Add0.IN30
a_in[2] => Add1.IN63
a_in[3] => c_alu.IN0
a_in[3] => c_alu.IN0
a_in[3] => c_alu.IN0
a_in[3] => Add0.IN29
a_in[3] => Add1.IN62
a_in[4] => c_alu.IN0
a_in[4] => c_alu.IN0
a_in[4] => c_alu.IN0
a_in[4] => Add0.IN28
a_in[4] => Add1.IN61
a_in[5] => c_alu.IN0
a_in[5] => c_alu.IN0
a_in[5] => c_alu.IN0
a_in[5] => Add0.IN27
a_in[5] => Add1.IN60
a_in[6] => c_alu.IN0
a_in[6] => c_alu.IN0
a_in[6] => c_alu.IN0
a_in[6] => Add0.IN26
a_in[6] => Add1.IN59
a_in[7] => c_alu.IN0
a_in[7] => c_alu.IN0
a_in[7] => c_alu.IN0
a_in[7] => Add0.IN25
a_in[7] => Add1.IN58
a_in[8] => c_alu.IN0
a_in[8] => c_alu.IN0
a_in[8] => c_alu.IN0
a_in[8] => Add0.IN24
a_in[8] => Add1.IN57
a_in[9] => c_alu.IN0
a_in[9] => c_alu.IN0
a_in[9] => c_alu.IN0
a_in[9] => Add0.IN23
a_in[9] => Add1.IN56
a_in[10] => c_alu.IN0
a_in[10] => c_alu.IN0
a_in[10] => c_alu.IN0
a_in[10] => Add0.IN22
a_in[10] => Add1.IN55
a_in[11] => c_alu.IN0
a_in[11] => c_alu.IN0
a_in[11] => c_alu.IN0
a_in[11] => Add0.IN21
a_in[11] => Add1.IN54
a_in[12] => c_alu.IN0
a_in[12] => c_alu.IN0
a_in[12] => c_alu.IN0
a_in[12] => Add0.IN20
a_in[12] => Add1.IN53
a_in[13] => c_alu.IN0
a_in[13] => c_alu.IN0
a_in[13] => c_alu.IN0
a_in[13] => Add0.IN19
a_in[13] => Add1.IN52
a_in[14] => c_alu.IN0
a_in[14] => c_alu.IN0
a_in[14] => c_alu.IN0
a_in[14] => Add0.IN18
a_in[14] => Add1.IN51
a_in[15] => c_alu.IN0
a_in[15] => c_alu.IN0
a_in[15] => c_alu.IN0
a_in[15] => Add0.IN17
a_in[15] => Add1.IN50
a_in[16] => c_alu.IN0
a_in[16] => c_alu.IN0
a_in[16] => c_alu.IN0
a_in[16] => Add0.IN16
a_in[16] => Add1.IN49
a_in[17] => c_alu.IN0
a_in[17] => c_alu.IN0
a_in[17] => c_alu.IN0
a_in[17] => Add0.IN15
a_in[17] => Add1.IN48
a_in[18] => c_alu.IN0
a_in[18] => c_alu.IN0
a_in[18] => c_alu.IN0
a_in[18] => Add0.IN14
a_in[18] => Add1.IN47
a_in[19] => c_alu.IN0
a_in[19] => c_alu.IN0
a_in[19] => c_alu.IN0
a_in[19] => Add0.IN13
a_in[19] => Add1.IN46
a_in[20] => c_alu.IN0
a_in[20] => c_alu.IN0
a_in[20] => c_alu.IN0
a_in[20] => Add0.IN12
a_in[20] => Add1.IN45
a_in[21] => c_alu.IN0
a_in[21] => c_alu.IN0
a_in[21] => c_alu.IN0
a_in[21] => Add0.IN11
a_in[21] => Add1.IN44
a_in[22] => c_alu.IN0
a_in[22] => c_alu.IN0
a_in[22] => c_alu.IN0
a_in[22] => Add0.IN10
a_in[22] => Add1.IN43
a_in[23] => c_alu.IN0
a_in[23] => c_alu.IN0
a_in[23] => c_alu.IN0
a_in[23] => Add0.IN9
a_in[23] => Add1.IN42
a_in[24] => c_alu.IN0
a_in[24] => c_alu.IN0
a_in[24] => c_alu.IN0
a_in[24] => Add0.IN8
a_in[24] => Add1.IN41
a_in[25] => c_alu.IN0
a_in[25] => c_alu.IN0
a_in[25] => c_alu.IN0
a_in[25] => Add0.IN7
a_in[25] => Add1.IN40
a_in[26] => c_alu.IN0
a_in[26] => c_alu.IN0
a_in[26] => c_alu.IN0
a_in[26] => Add0.IN6
a_in[26] => Add1.IN39
a_in[27] => c_alu.IN0
a_in[27] => c_alu.IN0
a_in[27] => c_alu.IN0
a_in[27] => Add0.IN5
a_in[27] => Add1.IN38
a_in[28] => c_alu.IN0
a_in[28] => c_alu.IN0
a_in[28] => c_alu.IN0
a_in[28] => Add0.IN4
a_in[28] => Add1.IN37
a_in[29] => c_alu.IN0
a_in[29] => c_alu.IN0
a_in[29] => c_alu.IN0
a_in[29] => Add0.IN3
a_in[29] => Add1.IN36
a_in[30] => c_alu.IN0
a_in[30] => c_alu.IN0
a_in[30] => c_alu.IN0
a_in[30] => Add0.IN2
a_in[30] => Add1.IN35
a_in[31] => aa[32].IN1
a_in[31] => c_alu.IN0
a_in[31] => c_alu.IN0
a_in[31] => c_alu.IN0
a_in[31] => Add0.IN1
a_in[31] => Add1.IN34
b_in[0] => c_alu.IN1
b_in[0] => c_alu.IN1
b_in[0] => c_alu.IN1
b_in[0] => Add0.IN64
b_in[0] => Add1.IN33
b_in[1] => c_alu.IN1
b_in[1] => c_alu.IN1
b_in[1] => c_alu.IN1
b_in[1] => Add0.IN63
b_in[1] => Add1.IN32
b_in[2] => c_alu.IN1
b_in[2] => c_alu.IN1
b_in[2] => c_alu.IN1
b_in[2] => Add0.IN62
b_in[2] => Add1.IN31
b_in[3] => c_alu.IN1
b_in[3] => c_alu.IN1
b_in[3] => c_alu.IN1
b_in[3] => Add0.IN61
b_in[3] => Add1.IN30
b_in[4] => c_alu.IN1
b_in[4] => c_alu.IN1
b_in[4] => c_alu.IN1
b_in[4] => Add0.IN60
b_in[4] => Add1.IN29
b_in[5] => c_alu.IN1
b_in[5] => c_alu.IN1
b_in[5] => c_alu.IN1
b_in[5] => Add0.IN59
b_in[5] => Add1.IN28
b_in[6] => c_alu.IN1
b_in[6] => c_alu.IN1
b_in[6] => c_alu.IN1
b_in[6] => Add0.IN58
b_in[6] => Add1.IN27
b_in[7] => c_alu.IN1
b_in[7] => c_alu.IN1
b_in[7] => c_alu.IN1
b_in[7] => Add0.IN57
b_in[7] => Add1.IN26
b_in[8] => c_alu.IN1
b_in[8] => c_alu.IN1
b_in[8] => c_alu.IN1
b_in[8] => Add0.IN56
b_in[8] => Add1.IN25
b_in[9] => c_alu.IN1
b_in[9] => c_alu.IN1
b_in[9] => c_alu.IN1
b_in[9] => Add0.IN55
b_in[9] => Add1.IN24
b_in[10] => c_alu.IN1
b_in[10] => c_alu.IN1
b_in[10] => c_alu.IN1
b_in[10] => Add0.IN54
b_in[10] => Add1.IN23
b_in[11] => c_alu.IN1
b_in[11] => c_alu.IN1
b_in[11] => c_alu.IN1
b_in[11] => Add0.IN53
b_in[11] => Add1.IN22
b_in[12] => c_alu.IN1
b_in[12] => c_alu.IN1
b_in[12] => c_alu.IN1
b_in[12] => Add0.IN52
b_in[12] => Add1.IN21
b_in[13] => c_alu.IN1
b_in[13] => c_alu.IN1
b_in[13] => c_alu.IN1
b_in[13] => Add0.IN51
b_in[13] => Add1.IN20
b_in[14] => c_alu.IN1
b_in[14] => c_alu.IN1
b_in[14] => c_alu.IN1
b_in[14] => Add0.IN50
b_in[14] => Add1.IN19
b_in[15] => c_alu.IN1
b_in[15] => c_alu.IN1
b_in[15] => c_alu.IN1
b_in[15] => Add0.IN49
b_in[15] => Add1.IN18
b_in[16] => c_alu.IN1
b_in[16] => c_alu.IN1
b_in[16] => c_alu.IN1
b_in[16] => Add0.IN48
b_in[16] => Add1.IN17
b_in[17] => c_alu.IN1
b_in[17] => c_alu.IN1
b_in[17] => c_alu.IN1
b_in[17] => Add0.IN47
b_in[17] => Add1.IN16
b_in[18] => c_alu.IN1
b_in[18] => c_alu.IN1
b_in[18] => c_alu.IN1
b_in[18] => Add0.IN46
b_in[18] => Add1.IN15
b_in[19] => c_alu.IN1
b_in[19] => c_alu.IN1
b_in[19] => c_alu.IN1
b_in[19] => Add0.IN45
b_in[19] => Add1.IN14
b_in[20] => c_alu.IN1
b_in[20] => c_alu.IN1
b_in[20] => c_alu.IN1
b_in[20] => Add0.IN44
b_in[20] => Add1.IN13
b_in[21] => c_alu.IN1
b_in[21] => c_alu.IN1
b_in[21] => c_alu.IN1
b_in[21] => Add0.IN43
b_in[21] => Add1.IN12
b_in[22] => c_alu.IN1
b_in[22] => c_alu.IN1
b_in[22] => c_alu.IN1
b_in[22] => Add0.IN42
b_in[22] => Add1.IN11
b_in[23] => c_alu.IN1
b_in[23] => c_alu.IN1
b_in[23] => c_alu.IN1
b_in[23] => Add0.IN41
b_in[23] => Add1.IN10
b_in[24] => c_alu.IN1
b_in[24] => c_alu.IN1
b_in[24] => c_alu.IN1
b_in[24] => Add0.IN40
b_in[24] => Add1.IN9
b_in[25] => c_alu.IN1
b_in[25] => c_alu.IN1
b_in[25] => c_alu.IN1
b_in[25] => Add0.IN39
b_in[25] => Add1.IN8
b_in[26] => c_alu.IN1
b_in[26] => c_alu.IN1
b_in[26] => c_alu.IN1
b_in[26] => Add0.IN38
b_in[26] => Add1.IN7
b_in[27] => c_alu.IN1
b_in[27] => c_alu.IN1
b_in[27] => c_alu.IN1
b_in[27] => Add0.IN37
b_in[27] => Add1.IN6
b_in[28] => c_alu.IN1
b_in[28] => c_alu.IN1
b_in[28] => c_alu.IN1
b_in[28] => Add0.IN36
b_in[28] => Add1.IN5
b_in[29] => c_alu.IN1
b_in[29] => c_alu.IN1
b_in[29] => c_alu.IN1
b_in[29] => Add0.IN35
b_in[29] => Add1.IN4
b_in[30] => c_alu.IN1
b_in[30] => c_alu.IN1
b_in[30] => c_alu.IN1
b_in[30] => Add0.IN34
b_in[30] => Add1.IN3
b_in[31] => bb[32].IN1
b_in[31] => c_alu.IN1
b_in[31] => c_alu.IN1
b_in[31] => c_alu.IN1
b_in[31] => Add0.IN33
b_in[31] => Add1.IN2
alu_function[0] => Mux0.IN17
alu_function[0] => Mux1.IN17
alu_function[0] => Mux2.IN17
alu_function[0] => Mux3.IN17
alu_function[0] => Mux4.IN17
alu_function[0] => Mux5.IN17
alu_function[0] => Mux6.IN17
alu_function[0] => Mux7.IN17
alu_function[0] => Mux8.IN17
alu_function[0] => Mux9.IN17
alu_function[0] => Mux10.IN17
alu_function[0] => Mux11.IN17
alu_function[0] => Mux12.IN17
alu_function[0] => Mux13.IN17
alu_function[0] => Mux14.IN17
alu_function[0] => Mux15.IN17
alu_function[0] => Mux16.IN17
alu_function[0] => Mux17.IN17
alu_function[0] => Mux18.IN17
alu_function[0] => Mux19.IN17
alu_function[0] => Mux20.IN17
alu_function[0] => Mux21.IN17
alu_function[0] => Mux22.IN17
alu_function[0] => Mux23.IN17
alu_function[0] => Mux24.IN17
alu_function[0] => Mux25.IN17
alu_function[0] => Mux26.IN17
alu_function[0] => Mux27.IN17
alu_function[0] => Mux28.IN17
alu_function[0] => Mux29.IN17
alu_function[0] => Mux30.IN17
alu_function[0] => Mux31.IN15
alu_function[0] => Equal0.IN0
alu_function[0] => Equal1.IN1
alu_function[1] => Mux0.IN16
alu_function[1] => Mux1.IN16
alu_function[1] => Mux2.IN16
alu_function[1] => Mux3.IN16
alu_function[1] => Mux4.IN16
alu_function[1] => Mux5.IN16
alu_function[1] => Mux6.IN16
alu_function[1] => Mux7.IN16
alu_function[1] => Mux8.IN16
alu_function[1] => Mux9.IN16
alu_function[1] => Mux10.IN16
alu_function[1] => Mux11.IN16
alu_function[1] => Mux12.IN16
alu_function[1] => Mux13.IN16
alu_function[1] => Mux14.IN16
alu_function[1] => Mux15.IN16
alu_function[1] => Mux16.IN16
alu_function[1] => Mux17.IN16
alu_function[1] => Mux18.IN16
alu_function[1] => Mux19.IN16
alu_function[1] => Mux20.IN16
alu_function[1] => Mux21.IN16
alu_function[1] => Mux22.IN16
alu_function[1] => Mux23.IN16
alu_function[1] => Mux24.IN16
alu_function[1] => Mux25.IN16
alu_function[1] => Mux26.IN16
alu_function[1] => Mux27.IN16
alu_function[1] => Mux28.IN16
alu_function[1] => Mux29.IN16
alu_function[1] => Mux30.IN16
alu_function[1] => Mux31.IN14
alu_function[1] => Equal0.IN3
alu_function[1] => Equal1.IN0
alu_function[2] => Mux0.IN15
alu_function[2] => Mux1.IN15
alu_function[2] => Mux2.IN15
alu_function[2] => Mux3.IN15
alu_function[2] => Mux4.IN15
alu_function[2] => Mux5.IN15
alu_function[2] => Mux6.IN15
alu_function[2] => Mux7.IN15
alu_function[2] => Mux8.IN15
alu_function[2] => Mux9.IN15
alu_function[2] => Mux10.IN15
alu_function[2] => Mux11.IN15
alu_function[2] => Mux12.IN15
alu_function[2] => Mux13.IN15
alu_function[2] => Mux14.IN15
alu_function[2] => Mux15.IN15
alu_function[2] => Mux16.IN15
alu_function[2] => Mux17.IN15
alu_function[2] => Mux18.IN15
alu_function[2] => Mux19.IN15
alu_function[2] => Mux20.IN15
alu_function[2] => Mux21.IN15
alu_function[2] => Mux22.IN15
alu_function[2] => Mux23.IN15
alu_function[2] => Mux24.IN15
alu_function[2] => Mux25.IN15
alu_function[2] => Mux26.IN15
alu_function[2] => Mux27.IN15
alu_function[2] => Mux28.IN15
alu_function[2] => Mux29.IN15
alu_function[2] => Mux30.IN15
alu_function[2] => Mux31.IN13
alu_function[2] => Equal0.IN2
alu_function[2] => Equal1.IN3
alu_function[3] => Mux0.IN14
alu_function[3] => Mux1.IN14
alu_function[3] => Mux2.IN14
alu_function[3] => Mux3.IN14
alu_function[3] => Mux4.IN14
alu_function[3] => Mux5.IN14
alu_function[3] => Mux6.IN14
alu_function[3] => Mux7.IN14
alu_function[3] => Mux8.IN14
alu_function[3] => Mux9.IN14
alu_function[3] => Mux10.IN14
alu_function[3] => Mux11.IN14
alu_function[3] => Mux12.IN14
alu_function[3] => Mux13.IN14
alu_function[3] => Mux14.IN14
alu_function[3] => Mux15.IN14
alu_function[3] => Mux16.IN14
alu_function[3] => Mux17.IN14
alu_function[3] => Mux18.IN14
alu_function[3] => Mux19.IN14
alu_function[3] => Mux20.IN14
alu_function[3] => Mux21.IN14
alu_function[3] => Mux22.IN14
alu_function[3] => Mux23.IN14
alu_function[3] => Mux24.IN14
alu_function[3] => Mux25.IN14
alu_function[3] => Mux26.IN14
alu_function[3] => Mux27.IN14
alu_function[3] => Mux28.IN14
alu_function[3] => Mux29.IN14
alu_function[3] => Mux30.IN14
alu_function[3] => Mux31.IN12
alu_function[3] => Equal0.IN1
alu_function[3] => Equal1.IN2
c_alu[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
c_alu[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
c_alu[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
c_alu[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
c_alu[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
c_alu[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
c_alu[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
c_alu[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
c_alu[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
c_alu[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
c_alu[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
c_alu[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
c_alu[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
c_alu[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
c_alu[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
c_alu[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
c_alu[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
c_alu[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
c_alu[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
c_alu[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
c_alu[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
c_alu[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
c_alu[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
c_alu[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c_alu[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
c_alu[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
c_alu[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
c_alu[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
c_alu[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
c_alu[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
c_alu[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
c_alu[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|np_core|ppu:ppu|yf32_core:service_processor|mlite_cpu:u1_cpu|shifter:u7_shifter
value[0] => shift1L[1].DATAB
value[0] => shift1L[0].DATAA
value[0] => shift1R[0].DATAA
value[1] => shift1L[2].DATAB
value[1] => shift1L[1].DATAA
value[1] => shift1R[1].DATAA
value[1] => shift1R[0].DATAB
value[2] => shift1L[3].DATAB
value[2] => shift1L[2].DATAA
value[2] => shift1R[2].DATAA
value[2] => shift1R[1].DATAB
value[3] => shift1L[4].DATAB
value[3] => shift1L[3].DATAA
value[3] => shift1R[3].DATAA
value[3] => shift1R[2].DATAB
value[4] => shift1L[5].DATAB
value[4] => shift1L[4].DATAA
value[4] => shift1R[4].DATAA
value[4] => shift1R[3].DATAB
value[5] => shift1L[6].DATAB
value[5] => shift1L[5].DATAA
value[5] => shift1R[5].DATAA
value[5] => shift1R[4].DATAB
value[6] => shift1L[7].DATAB
value[6] => shift1L[6].DATAA
value[6] => shift1R[6].DATAA
value[6] => shift1R[5].DATAB
value[7] => shift1L[8].DATAB
value[7] => shift1L[7].DATAA
value[7] => shift1R[7].DATAA
value[7] => shift1R[6].DATAB
value[8] => shift1L[9].DATAB
value[8] => shift1L[8].DATAA
value[8] => shift1R[8].DATAA
value[8] => shift1R[7].DATAB
value[9] => shift1L[10].DATAB
value[9] => shift1L[9].DATAA
value[9] => shift1R[9].DATAA
value[9] => shift1R[8].DATAB
value[10] => shift1L[11].DATAB
value[10] => shift1L[10].DATAA
value[10] => shift1R[10].DATAA
value[10] => shift1R[9].DATAB
value[11] => shift1L[12].DATAB
value[11] => shift1L[11].DATAA
value[11] => shift1R[11].DATAA
value[11] => shift1R[10].DATAB
value[12] => shift1L[13].DATAB
value[12] => shift1L[12].DATAA
value[12] => shift1R[12].DATAA
value[12] => shift1R[11].DATAB
value[13] => shift1L[14].DATAB
value[13] => shift1L[13].DATAA
value[13] => shift1R[13].DATAA
value[13] => shift1R[12].DATAB
value[14] => shift1L[15].DATAB
value[14] => shift1L[14].DATAA
value[14] => shift1R[14].DATAA
value[14] => shift1R[13].DATAB
value[15] => shift1L[16].DATAB
value[15] => shift1L[15].DATAA
value[15] => shift1R[15].DATAA
value[15] => shift1R[14].DATAB
value[16] => shift1L[17].DATAB
value[16] => shift1L[16].DATAA
value[16] => shift1R[16].DATAA
value[16] => shift1R[15].DATAB
value[17] => shift1L[18].DATAB
value[17] => shift1L[17].DATAA
value[17] => shift1R[17].DATAA
value[17] => shift1R[16].DATAB
value[18] => shift1L[19].DATAB
value[18] => shift1L[18].DATAA
value[18] => shift1R[18].DATAA
value[18] => shift1R[17].DATAB
value[19] => shift1L[20].DATAB
value[19] => shift1L[19].DATAA
value[19] => shift1R[19].DATAA
value[19] => shift1R[18].DATAB
value[20] => shift1L[21].DATAB
value[20] => shift1L[20].DATAA
value[20] => shift1R[20].DATAA
value[20] => shift1R[19].DATAB
value[21] => shift1L[22].DATAB
value[21] => shift1L[21].DATAA
value[21] => shift1R[21].DATAA
value[21] => shift1R[20].DATAB
value[22] => shift1L[23].DATAB
value[22] => shift1L[22].DATAA
value[22] => shift1R[22].DATAA
value[22] => shift1R[21].DATAB
value[23] => shift1L[24].DATAB
value[23] => shift1L[23].DATAA
value[23] => shift1R[23].DATAA
value[23] => shift1R[22].DATAB
value[24] => shift1L[25].DATAB
value[24] => shift1L[24].DATAA
value[24] => shift1R[24].DATAA
value[24] => shift1R[23].DATAB
value[25] => shift1L[26].DATAB
value[25] => shift1L[25].DATAA
value[25] => shift1R[25].DATAA
value[25] => shift1R[24].DATAB
value[26] => shift1L[27].DATAB
value[26] => shift1L[26].DATAA
value[26] => shift1R[26].DATAA
value[26] => shift1R[25].DATAB
value[27] => shift1L[28].DATAB
value[27] => shift1L[27].DATAA
value[27] => shift1R[27].DATAA
value[27] => shift1R[26].DATAB
value[28] => shift1L[29].DATAB
value[28] => shift1L[28].DATAA
value[28] => shift1R[28].DATAA
value[28] => shift1R[27].DATAB
value[29] => shift1L[30].DATAB
value[29] => shift1L[29].DATAA
value[29] => shift1R[29].DATAA
value[29] => shift1R[28].DATAB
value[30] => shift1L[31].DATAB
value[30] => shift1L[30].DATAA
value[30] => shift1R[30].DATAA
value[30] => shift1R[29].DATAB
value[31] => fills.IN1
value[31] => shift1L[31].DATAA
value[31] => shift1R[31].DATAA
value[31] => shift1R[30].DATAB
shift_amount[0] => shift1L[31].OUTPUTSELECT
shift_amount[0] => shift1L[30].OUTPUTSELECT
shift_amount[0] => shift1L[29].OUTPUTSELECT
shift_amount[0] => shift1L[28].OUTPUTSELECT
shift_amount[0] => shift1L[27].OUTPUTSELECT
shift_amount[0] => shift1L[26].OUTPUTSELECT
shift_amount[0] => shift1L[25].OUTPUTSELECT
shift_amount[0] => shift1L[24].OUTPUTSELECT
shift_amount[0] => shift1L[23].OUTPUTSELECT
shift_amount[0] => shift1L[22].OUTPUTSELECT
shift_amount[0] => shift1L[21].OUTPUTSELECT
shift_amount[0] => shift1L[20].OUTPUTSELECT
shift_amount[0] => shift1L[19].OUTPUTSELECT
shift_amount[0] => shift1L[18].OUTPUTSELECT
shift_amount[0] => shift1L[17].OUTPUTSELECT
shift_amount[0] => shift1L[16].OUTPUTSELECT
shift_amount[0] => shift1L[15].OUTPUTSELECT
shift_amount[0] => shift1L[14].OUTPUTSELECT
shift_amount[0] => shift1L[13].OUTPUTSELECT
shift_amount[0] => shift1L[12].OUTPUTSELECT
shift_amount[0] => shift1L[11].OUTPUTSELECT
shift_amount[0] => shift1L[10].OUTPUTSELECT
shift_amount[0] => shift1L[9].OUTPUTSELECT
shift_amount[0] => shift1L[8].OUTPUTSELECT
shift_amount[0] => shift1L[7].OUTPUTSELECT
shift_amount[0] => shift1L[6].OUTPUTSELECT
shift_amount[0] => shift1L[5].OUTPUTSELECT
shift_amount[0] => shift1L[4].OUTPUTSELECT
shift_amount[0] => shift1L[3].OUTPUTSELECT
shift_amount[0] => shift1L[2].OUTPUTSELECT
shift_amount[0] => shift1L[1].OUTPUTSELECT
shift_amount[0] => shift1L[0].OUTPUTSELECT
shift_amount[0] => shift1R[31].OUTPUTSELECT
shift_amount[0] => shift1R[30].OUTPUTSELECT
shift_amount[0] => shift1R[29].OUTPUTSELECT
shift_amount[0] => shift1R[28].OUTPUTSELECT
shift_amount[0] => shift1R[27].OUTPUTSELECT
shift_amount[0] => shift1R[26].OUTPUTSELECT
shift_amount[0] => shift1R[25].OUTPUTSELECT
shift_amount[0] => shift1R[24].OUTPUTSELECT
shift_amount[0] => shift1R[23].OUTPUTSELECT
shift_amount[0] => shift1R[22].OUTPUTSELECT
shift_amount[0] => shift1R[21].OUTPUTSELECT
shift_amount[0] => shift1R[20].OUTPUTSELECT
shift_amount[0] => shift1R[19].OUTPUTSELECT
shift_amount[0] => shift1R[18].OUTPUTSELECT
shift_amount[0] => shift1R[17].OUTPUTSELECT
shift_amount[0] => shift1R[16].OUTPUTSELECT
shift_amount[0] => shift1R[15].OUTPUTSELECT
shift_amount[0] => shift1R[14].OUTPUTSELECT
shift_amount[0] => shift1R[13].OUTPUTSELECT
shift_amount[0] => shift1R[12].OUTPUTSELECT
shift_amount[0] => shift1R[11].OUTPUTSELECT
shift_amount[0] => shift1R[10].OUTPUTSELECT
shift_amount[0] => shift1R[9].OUTPUTSELECT
shift_amount[0] => shift1R[8].OUTPUTSELECT
shift_amount[0] => shift1R[7].OUTPUTSELECT
shift_amount[0] => shift1R[6].OUTPUTSELECT
shift_amount[0] => shift1R[5].OUTPUTSELECT
shift_amount[0] => shift1R[4].OUTPUTSELECT
shift_amount[0] => shift1R[3].OUTPUTSELECT
shift_amount[0] => shift1R[2].OUTPUTSELECT
shift_amount[0] => shift1R[1].OUTPUTSELECT
shift_amount[0] => shift1R[0].OUTPUTSELECT
shift_amount[1] => shift2L[31].OUTPUTSELECT
shift_amount[1] => shift2L[30].OUTPUTSELECT
shift_amount[1] => shift2L[29].OUTPUTSELECT
shift_amount[1] => shift2L[28].OUTPUTSELECT
shift_amount[1] => shift2L[27].OUTPUTSELECT
shift_amount[1] => shift2L[26].OUTPUTSELECT
shift_amount[1] => shift2L[25].OUTPUTSELECT
shift_amount[1] => shift2L[24].OUTPUTSELECT
shift_amount[1] => shift2L[23].OUTPUTSELECT
shift_amount[1] => shift2L[22].OUTPUTSELECT
shift_amount[1] => shift2L[21].OUTPUTSELECT
shift_amount[1] => shift2L[20].OUTPUTSELECT
shift_amount[1] => shift2L[19].OUTPUTSELECT
shift_amount[1] => shift2L[18].OUTPUTSELECT
shift_amount[1] => shift2L[17].OUTPUTSELECT
shift_amount[1] => shift2L[16].OUTPUTSELECT
shift_amount[1] => shift2L[15].OUTPUTSELECT
shift_amount[1] => shift2L[14].OUTPUTSELECT
shift_amount[1] => shift2L[13].OUTPUTSELECT
shift_amount[1] => shift2L[12].OUTPUTSELECT
shift_amount[1] => shift2L[11].OUTPUTSELECT
shift_amount[1] => shift2L[10].OUTPUTSELECT
shift_amount[1] => shift2L[9].OUTPUTSELECT
shift_amount[1] => shift2L[8].OUTPUTSELECT
shift_amount[1] => shift2L[7].OUTPUTSELECT
shift_amount[1] => shift2L[6].OUTPUTSELECT
shift_amount[1] => shift2L[5].OUTPUTSELECT
shift_amount[1] => shift2L[4].OUTPUTSELECT
shift_amount[1] => shift2L[3].OUTPUTSELECT
shift_amount[1] => shift2L[2].OUTPUTSELECT
shift_amount[1] => shift2L[1].OUTPUTSELECT
shift_amount[1] => shift2L[0].OUTPUTSELECT
shift_amount[1] => shift2R[31].OUTPUTSELECT
shift_amount[1] => shift2R[30].OUTPUTSELECT
shift_amount[1] => shift2R[29].OUTPUTSELECT
shift_amount[1] => shift2R[28].OUTPUTSELECT
shift_amount[1] => shift2R[27].OUTPUTSELECT
shift_amount[1] => shift2R[26].OUTPUTSELECT
shift_amount[1] => shift2R[25].OUTPUTSELECT
shift_amount[1] => shift2R[24].OUTPUTSELECT
shift_amount[1] => shift2R[23].OUTPUTSELECT
shift_amount[1] => shift2R[22].OUTPUTSELECT
shift_amount[1] => shift2R[21].OUTPUTSELECT
shift_amount[1] => shift2R[20].OUTPUTSELECT
shift_amount[1] => shift2R[19].OUTPUTSELECT
shift_amount[1] => shift2R[18].OUTPUTSELECT
shift_amount[1] => shift2R[17].OUTPUTSELECT
shift_amount[1] => shift2R[16].OUTPUTSELECT
shift_amount[1] => shift2R[15].OUTPUTSELECT
shift_amount[1] => shift2R[14].OUTPUTSELECT
shift_amount[1] => shift2R[13].OUTPUTSELECT
shift_amount[1] => shift2R[12].OUTPUTSELECT
shift_amount[1] => shift2R[11].OUTPUTSELECT
shift_amount[1] => shift2R[10].OUTPUTSELECT
shift_amount[1] => shift2R[9].OUTPUTSELECT
shift_amount[1] => shift2R[8].OUTPUTSELECT
shift_amount[1] => shift2R[7].OUTPUTSELECT
shift_amount[1] => shift2R[6].OUTPUTSELECT
shift_amount[1] => shift2R[5].OUTPUTSELECT
shift_amount[1] => shift2R[4].OUTPUTSELECT
shift_amount[1] => shift2R[3].OUTPUTSELECT
shift_amount[1] => shift2R[2].OUTPUTSELECT
shift_amount[1] => shift2R[1].OUTPUTSELECT
shift_amount[1] => shift2R[0].OUTPUTSELECT
shift_amount[2] => shift4L[31].OUTPUTSELECT
shift_amount[2] => shift4L[30].OUTPUTSELECT
shift_amount[2] => shift4L[29].OUTPUTSELECT
shift_amount[2] => shift4L[28].OUTPUTSELECT
shift_amount[2] => shift4L[27].OUTPUTSELECT
shift_amount[2] => shift4L[26].OUTPUTSELECT
shift_amount[2] => shift4L[25].OUTPUTSELECT
shift_amount[2] => shift4L[24].OUTPUTSELECT
shift_amount[2] => shift4L[23].OUTPUTSELECT
shift_amount[2] => shift4L[22].OUTPUTSELECT
shift_amount[2] => shift4L[21].OUTPUTSELECT
shift_amount[2] => shift4L[20].OUTPUTSELECT
shift_amount[2] => shift4L[19].OUTPUTSELECT
shift_amount[2] => shift4L[18].OUTPUTSELECT
shift_amount[2] => shift4L[17].OUTPUTSELECT
shift_amount[2] => shift4L[16].OUTPUTSELECT
shift_amount[2] => shift4L[15].OUTPUTSELECT
shift_amount[2] => shift4L[14].OUTPUTSELECT
shift_amount[2] => shift4L[13].OUTPUTSELECT
shift_amount[2] => shift4L[12].OUTPUTSELECT
shift_amount[2] => shift4L[11].OUTPUTSELECT
shift_amount[2] => shift4L[10].OUTPUTSELECT
shift_amount[2] => shift4L[9].OUTPUTSELECT
shift_amount[2] => shift4L[8].OUTPUTSELECT
shift_amount[2] => shift4L[7].OUTPUTSELECT
shift_amount[2] => shift4L[6].OUTPUTSELECT
shift_amount[2] => shift4L[5].OUTPUTSELECT
shift_amount[2] => shift4L[4].OUTPUTSELECT
shift_amount[2] => shift4L[3].OUTPUTSELECT
shift_amount[2] => shift4L[2].OUTPUTSELECT
shift_amount[2] => shift4L[1].OUTPUTSELECT
shift_amount[2] => shift4L[0].OUTPUTSELECT
shift_amount[2] => shift4R[31].OUTPUTSELECT
shift_amount[2] => shift4R[30].OUTPUTSELECT
shift_amount[2] => shift4R[29].OUTPUTSELECT
shift_amount[2] => shift4R[28].OUTPUTSELECT
shift_amount[2] => shift4R[27].OUTPUTSELECT
shift_amount[2] => shift4R[26].OUTPUTSELECT
shift_amount[2] => shift4R[25].OUTPUTSELECT
shift_amount[2] => shift4R[24].OUTPUTSELECT
shift_amount[2] => shift4R[23].OUTPUTSELECT
shift_amount[2] => shift4R[22].OUTPUTSELECT
shift_amount[2] => shift4R[21].OUTPUTSELECT
shift_amount[2] => shift4R[20].OUTPUTSELECT
shift_amount[2] => shift4R[19].OUTPUTSELECT
shift_amount[2] => shift4R[18].OUTPUTSELECT
shift_amount[2] => shift4R[17].OUTPUTSELECT
shift_amount[2] => shift4R[16].OUTPUTSELECT
shift_amount[2] => shift4R[15].OUTPUTSELECT
shift_amount[2] => shift4R[14].OUTPUTSELECT
shift_amount[2] => shift4R[13].OUTPUTSELECT
shift_amount[2] => shift4R[12].OUTPUTSELECT
shift_amount[2] => shift4R[11].OUTPUTSELECT
shift_amount[2] => shift4R[10].OUTPUTSELECT
shift_amount[2] => shift4R[9].OUTPUTSELECT
shift_amount[2] => shift4R[8].OUTPUTSELECT
shift_amount[2] => shift4R[7].OUTPUTSELECT
shift_amount[2] => shift4R[6].OUTPUTSELECT
shift_amount[2] => shift4R[5].OUTPUTSELECT
shift_amount[2] => shift4R[4].OUTPUTSELECT
shift_amount[2] => shift4R[3].OUTPUTSELECT
shift_amount[2] => shift4R[2].OUTPUTSELECT
shift_amount[2] => shift4R[1].OUTPUTSELECT
shift_amount[2] => shift4R[0].OUTPUTSELECT
shift_amount[3] => shift8L[31].OUTPUTSELECT
shift_amount[3] => shift8L[30].OUTPUTSELECT
shift_amount[3] => shift8L[29].OUTPUTSELECT
shift_amount[3] => shift8L[28].OUTPUTSELECT
shift_amount[3] => shift8L[27].OUTPUTSELECT
shift_amount[3] => shift8L[26].OUTPUTSELECT
shift_amount[3] => shift8L[25].OUTPUTSELECT
shift_amount[3] => shift8L[24].OUTPUTSELECT
shift_amount[3] => shift8L[23].OUTPUTSELECT
shift_amount[3] => shift8L[22].OUTPUTSELECT
shift_amount[3] => shift8L[21].OUTPUTSELECT
shift_amount[3] => shift8L[20].OUTPUTSELECT
shift_amount[3] => shift8L[19].OUTPUTSELECT
shift_amount[3] => shift8L[18].OUTPUTSELECT
shift_amount[3] => shift8L[17].OUTPUTSELECT
shift_amount[3] => shift8L[16].OUTPUTSELECT
shift_amount[3] => shift8L[15].OUTPUTSELECT
shift_amount[3] => shift8L[14].OUTPUTSELECT
shift_amount[3] => shift8L[13].OUTPUTSELECT
shift_amount[3] => shift8L[12].OUTPUTSELECT
shift_amount[3] => shift8L[11].OUTPUTSELECT
shift_amount[3] => shift8L[10].OUTPUTSELECT
shift_amount[3] => shift8L[9].OUTPUTSELECT
shift_amount[3] => shift8L[8].OUTPUTSELECT
shift_amount[3] => shift8L[7].OUTPUTSELECT
shift_amount[3] => shift8L[6].OUTPUTSELECT
shift_amount[3] => shift8L[5].OUTPUTSELECT
shift_amount[3] => shift8L[4].OUTPUTSELECT
shift_amount[3] => shift8L[3].OUTPUTSELECT
shift_amount[3] => shift8L[2].OUTPUTSELECT
shift_amount[3] => shift8L[1].OUTPUTSELECT
shift_amount[3] => shift8L[0].OUTPUTSELECT
shift_amount[3] => shift8R[31].OUTPUTSELECT
shift_amount[3] => shift8R[30].OUTPUTSELECT
shift_amount[3] => shift8R[29].OUTPUTSELECT
shift_amount[3] => shift8R[28].OUTPUTSELECT
shift_amount[3] => shift8R[27].OUTPUTSELECT
shift_amount[3] => shift8R[26].OUTPUTSELECT
shift_amount[3] => shift8R[25].OUTPUTSELECT
shift_amount[3] => shift8R[24].OUTPUTSELECT
shift_amount[3] => shift8R[23].OUTPUTSELECT
shift_amount[3] => shift8R[22].OUTPUTSELECT
shift_amount[3] => shift8R[21].OUTPUTSELECT
shift_amount[3] => shift8R[20].OUTPUTSELECT
shift_amount[3] => shift8R[19].OUTPUTSELECT
shift_amount[3] => shift8R[18].OUTPUTSELECT
shift_amount[3] => shift8R[17].OUTPUTSELECT
shift_amount[3] => shift8R[16].OUTPUTSELECT
shift_amount[3] => shift8R[15].OUTPUTSELECT
shift_amount[3] => shift8R[14].OUTPUTSELECT
shift_amount[3] => shift8R[13].OUTPUTSELECT
shift_amount[3] => shift8R[12].OUTPUTSELECT
shift_amount[3] => shift8R[11].OUTPUTSELECT
shift_amount[3] => shift8R[10].OUTPUTSELECT
shift_amount[3] => shift8R[9].OUTPUTSELECT
shift_amount[3] => shift8R[8].OUTPUTSELECT
shift_amount[3] => shift8R[7].OUTPUTSELECT
shift_amount[3] => shift8R[6].OUTPUTSELECT
shift_amount[3] => shift8R[5].OUTPUTSELECT
shift_amount[3] => shift8R[4].OUTPUTSELECT
shift_amount[3] => shift8R[3].OUTPUTSELECT
shift_amount[3] => shift8R[2].OUTPUTSELECT
shift_amount[3] => shift8R[1].OUTPUTSELECT
shift_amount[3] => shift8R[0].OUTPUTSELECT
shift_amount[4] => shift16L[31].OUTPUTSELECT
shift_amount[4] => shift16L[30].OUTPUTSELECT
shift_amount[4] => shift16L[29].OUTPUTSELECT
shift_amount[4] => shift16L[28].OUTPUTSELECT
shift_amount[4] => shift16L[27].OUTPUTSELECT
shift_amount[4] => shift16L[26].OUTPUTSELECT
shift_amount[4] => shift16L[25].OUTPUTSELECT
shift_amount[4] => shift16L[24].OUTPUTSELECT
shift_amount[4] => shift16L[23].OUTPUTSELECT
shift_amount[4] => shift16L[22].OUTPUTSELECT
shift_amount[4] => shift16L[21].OUTPUTSELECT
shift_amount[4] => shift16L[20].OUTPUTSELECT
shift_amount[4] => shift16L[19].OUTPUTSELECT
shift_amount[4] => shift16L[18].OUTPUTSELECT
shift_amount[4] => shift16L[17].OUTPUTSELECT
shift_amount[4] => shift16L[16].OUTPUTSELECT
shift_amount[4] => shift16L[15].OUTPUTSELECT
shift_amount[4] => shift16L[14].OUTPUTSELECT
shift_amount[4] => shift16L[13].OUTPUTSELECT
shift_amount[4] => shift16L[12].OUTPUTSELECT
shift_amount[4] => shift16L[11].OUTPUTSELECT
shift_amount[4] => shift16L[10].OUTPUTSELECT
shift_amount[4] => shift16L[9].OUTPUTSELECT
shift_amount[4] => shift16L[8].OUTPUTSELECT
shift_amount[4] => shift16L[7].OUTPUTSELECT
shift_amount[4] => shift16L[6].OUTPUTSELECT
shift_amount[4] => shift16L[5].OUTPUTSELECT
shift_amount[4] => shift16L[4].OUTPUTSELECT
shift_amount[4] => shift16L[3].OUTPUTSELECT
shift_amount[4] => shift16L[2].OUTPUTSELECT
shift_amount[4] => shift16L[1].OUTPUTSELECT
shift_amount[4] => shift16L[0].OUTPUTSELECT
shift_amount[4] => shift16R[31].OUTPUTSELECT
shift_amount[4] => shift16R[30].OUTPUTSELECT
shift_amount[4] => shift16R[29].OUTPUTSELECT
shift_amount[4] => shift16R[28].OUTPUTSELECT
shift_amount[4] => shift16R[27].OUTPUTSELECT
shift_amount[4] => shift16R[26].OUTPUTSELECT
shift_amount[4] => shift16R[25].OUTPUTSELECT
shift_amount[4] => shift16R[24].OUTPUTSELECT
shift_amount[4] => shift16R[23].OUTPUTSELECT
shift_amount[4] => shift16R[22].OUTPUTSELECT
shift_amount[4] => shift16R[21].OUTPUTSELECT
shift_amount[4] => shift16R[20].OUTPUTSELECT
shift_amount[4] => shift16R[19].OUTPUTSELECT
shift_amount[4] => shift16R[18].OUTPUTSELECT
shift_amount[4] => shift16R[17].OUTPUTSELECT
shift_amount[4] => shift16R[16].OUTPUTSELECT
shift_amount[4] => shift16R[15].OUTPUTSELECT
shift_amount[4] => shift16R[14].OUTPUTSELECT
shift_amount[4] => shift16R[13].OUTPUTSELECT
shift_amount[4] => shift16R[12].OUTPUTSELECT
shift_amount[4] => shift16R[11].OUTPUTSELECT
shift_amount[4] => shift16R[10].OUTPUTSELECT
shift_amount[4] => shift16R[9].OUTPUTSELECT
shift_amount[4] => shift16R[8].OUTPUTSELECT
shift_amount[4] => shift16R[7].OUTPUTSELECT
shift_amount[4] => shift16R[6].OUTPUTSELECT
shift_amount[4] => shift16R[5].OUTPUTSELECT
shift_amount[4] => shift16R[4].OUTPUTSELECT
shift_amount[4] => shift16R[3].OUTPUTSELECT
shift_amount[4] => shift16R[2].OUTPUTSELECT
shift_amount[4] => shift16R[1].OUTPUTSELECT
shift_amount[4] => shift16R[0].OUTPUTSELECT
shift_func[0] => Mux0.IN2
shift_func[0] => Mux1.IN2
shift_func[0] => Mux2.IN2
shift_func[0] => Mux3.IN2
shift_func[0] => Mux4.IN2
shift_func[0] => Mux5.IN2
shift_func[0] => Mux6.IN2
shift_func[0] => Mux7.IN2
shift_func[0] => Mux8.IN2
shift_func[0] => Mux9.IN2
shift_func[0] => Mux10.IN2
shift_func[0] => Mux11.IN2
shift_func[0] => Mux12.IN2
shift_func[0] => Mux13.IN2
shift_func[0] => Mux14.IN2
shift_func[0] => Mux15.IN2
shift_func[0] => Mux16.IN2
shift_func[0] => Mux17.IN2
shift_func[0] => Mux18.IN2
shift_func[0] => Mux19.IN2
shift_func[0] => Mux20.IN2
shift_func[0] => Mux21.IN2
shift_func[0] => Mux22.IN2
shift_func[0] => Mux23.IN2
shift_func[0] => Mux24.IN2
shift_func[0] => Mux25.IN2
shift_func[0] => Mux26.IN2
shift_func[0] => Mux27.IN2
shift_func[0] => Mux28.IN2
shift_func[0] => Mux29.IN2
shift_func[0] => Mux30.IN2
shift_func[0] => Mux31.IN2
shift_func[0] => Equal0.IN1
shift_func[1] => Mux0.IN1
shift_func[1] => Mux1.IN1
shift_func[1] => Mux2.IN1
shift_func[1] => Mux3.IN1
shift_func[1] => Mux4.IN1
shift_func[1] => Mux5.IN1
shift_func[1] => Mux6.IN1
shift_func[1] => Mux7.IN1
shift_func[1] => Mux8.IN1
shift_func[1] => Mux9.IN1
shift_func[1] => Mux10.IN1
shift_func[1] => Mux11.IN1
shift_func[1] => Mux12.IN1
shift_func[1] => Mux13.IN1
shift_func[1] => Mux14.IN1
shift_func[1] => Mux15.IN1
shift_func[1] => Mux16.IN1
shift_func[1] => Mux17.IN1
shift_func[1] => Mux18.IN1
shift_func[1] => Mux19.IN1
shift_func[1] => Mux20.IN1
shift_func[1] => Mux21.IN1
shift_func[1] => Mux22.IN1
shift_func[1] => Mux23.IN1
shift_func[1] => Mux24.IN1
shift_func[1] => Mux25.IN1
shift_func[1] => Mux26.IN1
shift_func[1] => Mux27.IN1
shift_func[1] => Mux28.IN1
shift_func[1] => Mux29.IN1
shift_func[1] => Mux30.IN1
shift_func[1] => Mux31.IN1
shift_func[1] => Equal0.IN0
c_shift[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
c_shift[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
c_shift[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
c_shift[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
c_shift[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
c_shift[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
c_shift[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
c_shift[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
c_shift[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
c_shift[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
c_shift[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
c_shift[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
c_shift[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
c_shift[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
c_shift[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
c_shift[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
c_shift[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
c_shift[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
c_shift[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
c_shift[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
c_shift[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
c_shift[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
c_shift[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
c_shift[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c_shift[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
c_shift[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
c_shift[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
c_shift[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
c_shift[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
c_shift[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
c_shift[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
c_shift[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|np_core|ppu:ppu|yf32_core:service_processor|mlite_cpu:u1_cpu|mult:u8_mult
clk => reg_a_times3[0].CLK
clk => reg_a_times3[1].CLK
clk => reg_a_times3[2].CLK
clk => reg_a_times3[3].CLK
clk => reg_a_times3[4].CLK
clk => reg_a_times3[5].CLK
clk => reg_a_times3[6].CLK
clk => reg_a_times3[7].CLK
clk => reg_a_times3[8].CLK
clk => reg_a_times3[9].CLK
clk => reg_a_times3[10].CLK
clk => reg_a_times3[11].CLK
clk => reg_a_times3[12].CLK
clk => reg_a_times3[13].CLK
clk => reg_a_times3[14].CLK
clk => reg_a_times3[15].CLK
clk => reg_a_times3[16].CLK
clk => reg_a_times3[17].CLK
clk => reg_a_times3[18].CLK
clk => reg_a_times3[19].CLK
clk => reg_a_times3[20].CLK
clk => reg_a_times3[21].CLK
clk => reg_a_times3[22].CLK
clk => reg_a_times3[23].CLK
clk => reg_a_times3[24].CLK
clk => reg_a_times3[25].CLK
clk => reg_a_times3[26].CLK
clk => reg_a_times3[27].CLK
clk => reg_a_times3[28].CLK
clk => reg_a_times3[29].CLK
clk => reg_a_times3[30].CLK
clk => reg_a_times3[31].CLK
clk => reg_a_times3[32].CLK
clk => reg_a_times3[33].CLK
clk => answer_reg[0].CLK
clk => answer_reg[1].CLK
clk => answer_reg[2].CLK
clk => answer_reg[3].CLK
clk => answer_reg[4].CLK
clk => answer_reg[5].CLK
clk => answer_reg[6].CLK
clk => answer_reg[7].CLK
clk => answer_reg[8].CLK
clk => answer_reg[9].CLK
clk => answer_reg[10].CLK
clk => answer_reg[11].CLK
clk => answer_reg[12].CLK
clk => answer_reg[13].CLK
clk => answer_reg[14].CLK
clk => answer_reg[15].CLK
clk => answer_reg[16].CLK
clk => answer_reg[17].CLK
clk => answer_reg[18].CLK
clk => answer_reg[19].CLK
clk => answer_reg[20].CLK
clk => answer_reg[21].CLK
clk => answer_reg[22].CLK
clk => answer_reg[23].CLK
clk => answer_reg[24].CLK
clk => answer_reg[25].CLK
clk => answer_reg[26].CLK
clk => answer_reg[27].CLK
clk => answer_reg[28].CLK
clk => answer_reg[29].CLK
clk => answer_reg[30].CLK
clk => reg_b[0].CLK
clk => reg_b[1].CLK
clk => reg_b[2].CLK
clk => reg_b[3].CLK
clk => reg_b[4].CLK
clk => reg_b[5].CLK
clk => reg_b[6].CLK
clk => reg_b[7].CLK
clk => reg_b[8].CLK
clk => reg_b[9].CLK
clk => reg_b[10].CLK
clk => reg_b[11].CLK
clk => reg_b[12].CLK
clk => reg_b[13].CLK
clk => reg_b[14].CLK
clk => reg_b[15].CLK
clk => reg_b[16].CLK
clk => reg_b[17].CLK
clk => reg_b[18].CLK
clk => reg_b[19].CLK
clk => reg_b[20].CLK
clk => reg_b[21].CLK
clk => reg_b[22].CLK
clk => reg_b[23].CLK
clk => reg_b[24].CLK
clk => reg_b[25].CLK
clk => reg_b[26].CLK
clk => reg_b[27].CLK
clk => reg_b[28].CLK
clk => reg_b[29].CLK
clk => reg_b[30].CLK
clk => reg_b[31].CLK
clk => reg_b[32].CLK
clk => reg_b[33].CLK
clk => reg_b[34].CLK
clk => reg_b[35].CLK
clk => reg_b[36].CLK
clk => reg_b[37].CLK
clk => reg_b[38].CLK
clk => reg_b[39].CLK
clk => reg_b[40].CLK
clk => reg_b[41].CLK
clk => reg_b[42].CLK
clk => reg_b[43].CLK
clk => reg_b[44].CLK
clk => reg_b[45].CLK
clk => reg_b[46].CLK
clk => reg_b[47].CLK
clk => reg_b[48].CLK
clk => reg_b[49].CLK
clk => reg_b[50].CLK
clk => reg_b[51].CLK
clk => reg_b[52].CLK
clk => reg_b[53].CLK
clk => reg_b[54].CLK
clk => reg_b[55].CLK
clk => reg_b[56].CLK
clk => reg_b[57].CLK
clk => reg_b[58].CLK
clk => reg_b[59].CLK
clk => reg_b[60].CLK
clk => reg_b[61].CLK
clk => reg_b[62].CLK
clk => reg_b[63].CLK
clk => reg_a[0].CLK
clk => reg_a[1].CLK
clk => reg_a[2].CLK
clk => reg_a[3].CLK
clk => reg_a[4].CLK
clk => reg_a[5].CLK
clk => reg_a[6].CLK
clk => reg_a[7].CLK
clk => reg_a[8].CLK
clk => reg_a[9].CLK
clk => reg_a[10].CLK
clk => reg_a[11].CLK
clk => reg_a[12].CLK
clk => reg_a[13].CLK
clk => reg_a[14].CLK
clk => reg_a[15].CLK
clk => reg_a[16].CLK
clk => reg_a[17].CLK
clk => reg_a[18].CLK
clk => reg_a[19].CLK
clk => reg_a[20].CLK
clk => reg_a[21].CLK
clk => reg_a[22].CLK
clk => reg_a[23].CLK
clk => reg_a[24].CLK
clk => reg_a[25].CLK
clk => reg_a[26].CLK
clk => reg_a[27].CLK
clk => reg_a[28].CLK
clk => reg_a[29].CLK
clk => reg_a[30].CLK
clk => reg_a[31].CLK
clk => count_reg[0].CLK
clk => count_reg[1].CLK
clk => count_reg[2].CLK
clk => count_reg[3].CLK
clk => count_reg[4].CLK
clk => count_reg[5].CLK
clk => do_signed_reg.CLK
clk => do_mult_reg.CLK
reset => reg_a_times3[0].ACLR
reset => reg_a_times3[1].ACLR
reset => reg_a_times3[2].ACLR
reset => reg_a_times3[3].ACLR
reset => reg_a_times3[4].ACLR
reset => reg_a_times3[5].ACLR
reset => reg_a_times3[6].ACLR
reset => reg_a_times3[7].ACLR
reset => reg_a_times3[8].ACLR
reset => reg_a_times3[9].ACLR
reset => reg_a_times3[10].ACLR
reset => reg_a_times3[11].ACLR
reset => reg_a_times3[12].ACLR
reset => reg_a_times3[13].ACLR
reset => reg_a_times3[14].ACLR
reset => reg_a_times3[15].ACLR
reset => reg_a_times3[16].ACLR
reset => reg_a_times3[17].ACLR
reset => reg_a_times3[18].ACLR
reset => reg_a_times3[19].ACLR
reset => reg_a_times3[20].ACLR
reset => reg_a_times3[21].ACLR
reset => reg_a_times3[22].ACLR
reset => reg_a_times3[23].ACLR
reset => reg_a_times3[24].ACLR
reset => reg_a_times3[25].ACLR
reset => reg_a_times3[26].ACLR
reset => reg_a_times3[27].ACLR
reset => reg_a_times3[28].ACLR
reset => reg_a_times3[29].ACLR
reset => reg_a_times3[30].ACLR
reset => reg_a_times3[31].ACLR
reset => reg_a_times3[32].ACLR
reset => reg_a_times3[33].ACLR
reset => answer_reg[0].ACLR
reset => answer_reg[1].ACLR
reset => answer_reg[2].ACLR
reset => answer_reg[3].ACLR
reset => answer_reg[4].ACLR
reset => answer_reg[5].ACLR
reset => answer_reg[6].ACLR
reset => answer_reg[7].ACLR
reset => answer_reg[8].ACLR
reset => answer_reg[9].ACLR
reset => answer_reg[10].ACLR
reset => answer_reg[11].ACLR
reset => answer_reg[12].ACLR
reset => answer_reg[13].ACLR
reset => answer_reg[14].ACLR
reset => answer_reg[15].ACLR
reset => answer_reg[16].ACLR
reset => answer_reg[17].ACLR
reset => answer_reg[18].ACLR
reset => answer_reg[19].ACLR
reset => answer_reg[20].ACLR
reset => answer_reg[21].ACLR
reset => answer_reg[22].ACLR
reset => answer_reg[23].ACLR
reset => answer_reg[24].ACLR
reset => answer_reg[25].ACLR
reset => answer_reg[26].ACLR
reset => answer_reg[27].ACLR
reset => answer_reg[28].ACLR
reset => answer_reg[29].ACLR
reset => answer_reg[30].ACLR
reset => reg_b[0].ACLR
reset => reg_b[1].ACLR
reset => reg_b[2].ACLR
reset => reg_b[3].ACLR
reset => reg_b[4].ACLR
reset => reg_b[5].ACLR
reset => reg_b[6].ACLR
reset => reg_b[7].ACLR
reset => reg_b[8].ACLR
reset => reg_b[9].ACLR
reset => reg_b[10].ACLR
reset => reg_b[11].ACLR
reset => reg_b[12].ACLR
reset => reg_b[13].ACLR
reset => reg_b[14].ACLR
reset => reg_b[15].ACLR
reset => reg_b[16].ACLR
reset => reg_b[17].ACLR
reset => reg_b[18].ACLR
reset => reg_b[19].ACLR
reset => reg_b[20].ACLR
reset => reg_b[21].ACLR
reset => reg_b[22].ACLR
reset => reg_b[23].ACLR
reset => reg_b[24].ACLR
reset => reg_b[25].ACLR
reset => reg_b[26].ACLR
reset => reg_b[27].ACLR
reset => reg_b[28].ACLR
reset => reg_b[29].ACLR
reset => reg_b[30].ACLR
reset => reg_b[31].ACLR
reset => reg_b[32].ACLR
reset => reg_b[33].ACLR
reset => reg_b[34].ACLR
reset => reg_b[35].ACLR
reset => reg_b[36].ACLR
reset => reg_b[37].ACLR
reset => reg_b[38].ACLR
reset => reg_b[39].ACLR
reset => reg_b[40].ACLR
reset => reg_b[41].ACLR
reset => reg_b[42].ACLR
reset => reg_b[43].ACLR
reset => reg_b[44].ACLR
reset => reg_b[45].ACLR
reset => reg_b[46].ACLR
reset => reg_b[47].ACLR
reset => reg_b[48].ACLR
reset => reg_b[49].ACLR
reset => reg_b[50].ACLR
reset => reg_b[51].ACLR
reset => reg_b[52].ACLR
reset => reg_b[53].ACLR
reset => reg_b[54].ACLR
reset => reg_b[55].ACLR
reset => reg_b[56].ACLR
reset => reg_b[57].ACLR
reset => reg_b[58].ACLR
reset => reg_b[59].ACLR
reset => reg_b[60].ACLR
reset => reg_b[61].ACLR
reset => reg_b[62].ACLR
reset => reg_b[63].ACLR
reset => reg_a[0].ACLR
reset => reg_a[1].ACLR
reset => reg_a[2].ACLR
reset => reg_a[3].ACLR
reset => reg_a[4].ACLR
reset => reg_a[5].ACLR
reset => reg_a[6].ACLR
reset => reg_a[7].ACLR
reset => reg_a[8].ACLR
reset => reg_a[9].ACLR
reset => reg_a[10].ACLR
reset => reg_a[11].ACLR
reset => reg_a[12].ACLR
reset => reg_a[13].ACLR
reset => reg_a[14].ACLR
reset => reg_a[15].ACLR
reset => reg_a[16].ACLR
reset => reg_a[17].ACLR
reset => reg_a[18].ACLR
reset => reg_a[19].ACLR
reset => reg_a[20].ACLR
reset => reg_a[21].ACLR
reset => reg_a[22].ACLR
reset => reg_a[23].ACLR
reset => reg_a[24].ACLR
reset => reg_a[25].ACLR
reset => reg_a[26].ACLR
reset => reg_a[27].ACLR
reset => reg_a[28].ACLR
reset => reg_a[29].ACLR
reset => reg_a[30].ACLR
reset => reg_a[31].ACLR
reset => count_reg[0].ACLR
reset => count_reg[1].ACLR
reset => count_reg[2].ACLR
reset => count_reg[3].ACLR
reset => count_reg[4].ACLR
reset => count_reg[5].ACLR
reset => do_signed_reg.ACLR
reset => do_mult_reg.ACLR
a[0] => a_temp.DATAB
a[0] => a_temp.DATAB
a[0] => b_temp.DATAA
a[0] => b_temp.DATAB
a[0] => Add2.IN64
a[1] => a_temp.DATAB
a[1] => a_temp.DATAB
a[1] => b_temp.DATAA
a[1] => b_temp.DATAB
a[1] => Add2.IN63
a[2] => a_temp.DATAB
a[2] => a_temp.DATAB
a[2] => b_temp.DATAA
a[2] => b_temp.DATAB
a[2] => Add2.IN62
a[3] => a_temp.DATAB
a[3] => a_temp.DATAB
a[3] => b_temp.DATAA
a[3] => b_temp.DATAB
a[3] => Add2.IN61
a[4] => a_temp.DATAB
a[4] => a_temp.DATAB
a[4] => b_temp.DATAA
a[4] => b_temp.DATAB
a[4] => Add2.IN60
a[5] => a_temp.DATAB
a[5] => a_temp.DATAB
a[5] => b_temp.DATAA
a[5] => b_temp.DATAB
a[5] => Add2.IN59
a[6] => a_temp.DATAB
a[6] => a_temp.DATAB
a[6] => b_temp.DATAA
a[6] => b_temp.DATAB
a[6] => Add2.IN58
a[7] => a_temp.DATAB
a[7] => a_temp.DATAB
a[7] => b_temp.DATAA
a[7] => b_temp.DATAB
a[7] => Add2.IN57
a[8] => a_temp.DATAB
a[8] => a_temp.DATAB
a[8] => b_temp.DATAA
a[8] => b_temp.DATAB
a[8] => Add2.IN56
a[9] => a_temp.DATAB
a[9] => a_temp.DATAB
a[9] => b_temp.DATAA
a[9] => b_temp.DATAB
a[9] => Add2.IN55
a[10] => a_temp.DATAB
a[10] => a_temp.DATAB
a[10] => b_temp.DATAA
a[10] => b_temp.DATAB
a[10] => Add2.IN54
a[11] => a_temp.DATAB
a[11] => a_temp.DATAB
a[11] => b_temp.DATAA
a[11] => b_temp.DATAB
a[11] => Add2.IN53
a[12] => a_temp.DATAB
a[12] => a_temp.DATAB
a[12] => b_temp.DATAA
a[12] => b_temp.DATAB
a[12] => Add2.IN52
a[13] => a_temp.DATAB
a[13] => a_temp.DATAB
a[13] => b_temp.DATAA
a[13] => b_temp.DATAB
a[13] => Add2.IN51
a[14] => a_temp.DATAB
a[14] => a_temp.DATAB
a[14] => b_temp.DATAA
a[14] => b_temp.DATAB
a[14] => Add2.IN50
a[15] => a_temp.DATAB
a[15] => a_temp.DATAB
a[15] => b_temp.DATAA
a[15] => b_temp.DATAB
a[15] => Add2.IN49
a[16] => a_temp.DATAB
a[16] => a_temp.DATAB
a[16] => b_temp.DATAA
a[16] => b_temp.DATAB
a[16] => Add2.IN48
a[17] => a_temp.DATAB
a[17] => a_temp.DATAB
a[17] => b_temp.DATAA
a[17] => b_temp.DATAB
a[17] => Add2.IN47
a[18] => a_temp.DATAB
a[18] => a_temp.DATAB
a[18] => b_temp.DATAA
a[18] => b_temp.DATAB
a[18] => Add2.IN46
a[19] => a_temp.DATAB
a[19] => a_temp.DATAB
a[19] => b_temp.DATAA
a[19] => b_temp.DATAB
a[19] => Add2.IN45
a[20] => a_temp.DATAB
a[20] => a_temp.DATAB
a[20] => b_temp.DATAA
a[20] => b_temp.DATAB
a[20] => Add2.IN44
a[21] => a_temp.DATAB
a[21] => a_temp.DATAB
a[21] => b_temp.DATAA
a[21] => b_temp.DATAB
a[21] => Add2.IN43
a[22] => a_temp.DATAB
a[22] => a_temp.DATAB
a[22] => b_temp.DATAA
a[22] => b_temp.DATAB
a[22] => Add2.IN42
a[23] => a_temp.DATAB
a[23] => a_temp.DATAB
a[23] => b_temp.DATAA
a[23] => b_temp.DATAB
a[23] => Add2.IN41
a[24] => a_temp.DATAB
a[24] => a_temp.DATAB
a[24] => b_temp.DATAA
a[24] => b_temp.DATAB
a[24] => Add2.IN40
a[25] => a_temp.DATAB
a[25] => a_temp.DATAB
a[25] => b_temp.DATAA
a[25] => b_temp.DATAB
a[25] => Add2.IN39
a[26] => a_temp.DATAB
a[26] => a_temp.DATAB
a[26] => b_temp.DATAA
a[26] => b_temp.DATAB
a[26] => Add2.IN38
a[27] => a_temp.DATAB
a[27] => a_temp.DATAB
a[27] => b_temp.DATAA
a[27] => b_temp.DATAB
a[27] => Add2.IN37
a[28] => a_temp.DATAB
a[28] => a_temp.DATAB
a[28] => b_temp.DATAA
a[28] => b_temp.DATAB
a[28] => Add2.IN36
a[29] => a_temp.DATAB
a[29] => a_temp.DATAB
a[29] => b_temp.DATAA
a[29] => b_temp.DATAB
a[29] => Add2.IN35
a[30] => a_temp.DATAB
a[30] => a_temp.DATAB
a[30] => b_temp.DATAA
a[30] => b_temp.DATAB
a[30] => Add2.IN34
a[31] => do_signed_temp.IN0
a[31] => a_temp.DATAB
a[31] => a_temp.DATAB
a[31] => b_temp.DATAA
a[31] => b_temp.DATAB
a[31] => Add2.IN33
a[31] => always2.IN1
b[0] => b_temp.DATAB
b[0] => b_temp.DATAB
b[0] => Add3.IN63
b[1] => b_temp.DATAB
b[1] => b_temp.DATAB
b[1] => Add3.IN62
b[2] => b_temp.DATAB
b[2] => b_temp.DATAB
b[2] => Add3.IN61
b[3] => b_temp.DATAB
b[3] => b_temp.DATAB
b[3] => Add3.IN60
b[4] => b_temp.DATAB
b[4] => b_temp.DATAB
b[4] => Add3.IN59
b[5] => b_temp.DATAB
b[5] => b_temp.DATAB
b[5] => Add3.IN58
b[6] => b_temp.DATAB
b[6] => b_temp.DATAB
b[6] => Add3.IN57
b[7] => b_temp.DATAB
b[7] => b_temp.DATAB
b[7] => Add3.IN56
b[8] => b_temp.DATAB
b[8] => b_temp.DATAB
b[8] => Add3.IN55
b[9] => b_temp.DATAB
b[9] => b_temp.DATAB
b[9] => Add3.IN54
b[10] => b_temp.DATAB
b[10] => b_temp.DATAB
b[10] => Add3.IN53
b[11] => b_temp.DATAB
b[11] => b_temp.DATAB
b[11] => Add3.IN52
b[12] => b_temp.DATAB
b[12] => b_temp.DATAB
b[12] => Add3.IN51
b[13] => b_temp.DATAB
b[13] => b_temp.DATAB
b[13] => Add3.IN50
b[14] => b_temp.DATAB
b[14] => b_temp.DATAB
b[14] => Add3.IN49
b[15] => b_temp.DATAB
b[15] => b_temp.DATAB
b[15] => Add3.IN48
b[16] => b_temp.DATAB
b[16] => b_temp.DATAB
b[16] => Add3.IN47
b[17] => b_temp.DATAB
b[17] => b_temp.DATAB
b[17] => Add3.IN46
b[18] => b_temp.DATAB
b[18] => b_temp.DATAB
b[18] => Add3.IN45
b[19] => b_temp.DATAB
b[19] => b_temp.DATAB
b[19] => Add3.IN44
b[20] => b_temp.DATAB
b[20] => b_temp.DATAB
b[20] => Add3.IN43
b[21] => b_temp.DATAB
b[21] => b_temp.DATAB
b[21] => Add3.IN42
b[22] => b_temp.DATAB
b[22] => b_temp.DATAB
b[22] => Add3.IN41
b[23] => b_temp.DATAB
b[23] => b_temp.DATAB
b[23] => Add3.IN40
b[24] => b_temp.DATAB
b[24] => b_temp.DATAB
b[24] => Add3.IN39
b[25] => b_temp.DATAB
b[25] => b_temp.DATAB
b[25] => Add3.IN38
b[26] => b_temp.DATAB
b[26] => b_temp.DATAB
b[26] => Add3.IN37
b[27] => b_temp.DATAB
b[27] => b_temp.DATAB
b[27] => Add3.IN36
b[28] => b_temp.DATAB
b[28] => b_temp.DATAB
b[28] => Add3.IN35
b[29] => b_temp.DATAB
b[29] => b_temp.DATAB
b[29] => Add3.IN34
b[30] => b_temp.DATAB
b[30] => b_temp.DATAB
b[30] => Add3.IN33
b[31] => do_signed_temp.IN1
b[31] => b_temp.DATAB
b[31] => b_temp.DATAB
b[31] => always2.IN1
b[31] => Add3.IN64
b[31] => always2.IN1
mult_func[0] => Decoder0.IN3
mult_func[0] => Mux0.IN7
mult_func[0] => Equal0.IN0
mult_func[0] => Equal1.IN3
mult_func[0] => Equal2.IN3
mult_func[0] => Equal9.IN3
mult_func[1] => Decoder0.IN2
mult_func[1] => Mux0.IN6
mult_func[1] => Equal0.IN3
mult_func[1] => Equal1.IN0
mult_func[1] => Equal2.IN2
mult_func[1] => Equal9.IN2
mult_func[2] => Decoder0.IN1
mult_func[2] => Mux0.IN5
mult_func[2] => Equal0.IN2
mult_func[2] => Equal1.IN2
mult_func[2] => Equal2.IN1
mult_func[2] => Equal9.IN1
mult_func[3] => Decoder0.IN0
mult_func[3] => Mux0.IN4
mult_func[3] => Equal0.IN1
mult_func[3] => Equal1.IN1
mult_func[3] => Equal2.IN0
mult_func[3] => Equal9.IN0
c_mult[0] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[1] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[2] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[3] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[4] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[5] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[6] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[7] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[8] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[9] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[10] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[11] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[12] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[13] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[14] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[15] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[16] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[17] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[18] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[19] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[20] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[21] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[22] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[23] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[24] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[25] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[26] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[27] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[28] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[29] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[30] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
c_mult[31] <= c_mult.DB_MAX_OUTPUT_PORT_TYPE
pause_out <= always2.DB_MAX_OUTPUT_PORT_TYPE


|np_core|ppu:ppu|yf32_core:service_processor|mlite_cpu:u1_cpu|pipeline:u9_pipeline
clk => c_source_reg[0].CLK
clk => c_source_reg[1].CLK
clk => c_source_reg[2].CLK
clk => reg_dest_reg[0].CLK
clk => reg_dest_reg[1].CLK
clk => reg_dest_reg[2].CLK
clk => reg_dest_reg[3].CLK
clk => reg_dest_reg[4].CLK
clk => reg_dest_reg[5].CLK
clk => reg_dest_reg[6].CLK
clk => reg_dest_reg[7].CLK
clk => reg_dest_reg[8].CLK
clk => reg_dest_reg[9].CLK
clk => reg_dest_reg[10].CLK
clk => reg_dest_reg[11].CLK
clk => reg_dest_reg[12].CLK
clk => reg_dest_reg[13].CLK
clk => reg_dest_reg[14].CLK
clk => reg_dest_reg[15].CLK
clk => reg_dest_reg[16].CLK
clk => reg_dest_reg[17].CLK
clk => reg_dest_reg[18].CLK
clk => reg_dest_reg[19].CLK
clk => reg_dest_reg[20].CLK
clk => reg_dest_reg[21].CLK
clk => reg_dest_reg[22].CLK
clk => reg_dest_reg[23].CLK
clk => reg_dest_reg[24].CLK
clk => reg_dest_reg[25].CLK
clk => reg_dest_reg[26].CLK
clk => reg_dest_reg[27].CLK
clk => reg_dest_reg[28].CLK
clk => reg_dest_reg[29].CLK
clk => reg_dest_reg[30].CLK
clk => reg_dest_reg[31].CLK
clk => mult_funcD[0]~reg0.CLK
clk => mult_funcD[1]~reg0.CLK
clk => mult_funcD[2]~reg0.CLK
clk => mult_funcD[3]~reg0.CLK
clk => shift_funcD[0]~reg0.CLK
clk => shift_funcD[1]~reg0.CLK
clk => alu_funcD[0]~reg0.CLK
clk => alu_funcD[1]~reg0.CLK
clk => alu_funcD[2]~reg0.CLK
clk => alu_funcD[3]~reg0.CLK
clk => b_busD[0]~reg0.CLK
clk => b_busD[1]~reg0.CLK
clk => b_busD[2]~reg0.CLK
clk => b_busD[3]~reg0.CLK
clk => b_busD[4]~reg0.CLK
clk => b_busD[5]~reg0.CLK
clk => b_busD[6]~reg0.CLK
clk => b_busD[7]~reg0.CLK
clk => b_busD[8]~reg0.CLK
clk => b_busD[9]~reg0.CLK
clk => b_busD[10]~reg0.CLK
clk => b_busD[11]~reg0.CLK
clk => b_busD[12]~reg0.CLK
clk => b_busD[13]~reg0.CLK
clk => b_busD[14]~reg0.CLK
clk => b_busD[15]~reg0.CLK
clk => b_busD[16]~reg0.CLK
clk => b_busD[17]~reg0.CLK
clk => b_busD[18]~reg0.CLK
clk => b_busD[19]~reg0.CLK
clk => b_busD[20]~reg0.CLK
clk => b_busD[21]~reg0.CLK
clk => b_busD[22]~reg0.CLK
clk => b_busD[23]~reg0.CLK
clk => b_busD[24]~reg0.CLK
clk => b_busD[25]~reg0.CLK
clk => b_busD[26]~reg0.CLK
clk => b_busD[27]~reg0.CLK
clk => b_busD[28]~reg0.CLK
clk => b_busD[29]~reg0.CLK
clk => b_busD[30]~reg0.CLK
clk => b_busD[31]~reg0.CLK
clk => a_busD[0]~reg0.CLK
clk => a_busD[1]~reg0.CLK
clk => a_busD[2]~reg0.CLK
clk => a_busD[3]~reg0.CLK
clk => a_busD[4]~reg0.CLK
clk => a_busD[5]~reg0.CLK
clk => a_busD[6]~reg0.CLK
clk => a_busD[7]~reg0.CLK
clk => a_busD[8]~reg0.CLK
clk => a_busD[9]~reg0.CLK
clk => a_busD[10]~reg0.CLK
clk => a_busD[11]~reg0.CLK
clk => a_busD[12]~reg0.CLK
clk => a_busD[13]~reg0.CLK
clk => a_busD[14]~reg0.CLK
clk => a_busD[15]~reg0.CLK
clk => a_busD[16]~reg0.CLK
clk => a_busD[17]~reg0.CLK
clk => a_busD[18]~reg0.CLK
clk => a_busD[19]~reg0.CLK
clk => a_busD[20]~reg0.CLK
clk => a_busD[21]~reg0.CLK
clk => a_busD[22]~reg0.CLK
clk => a_busD[23]~reg0.CLK
clk => a_busD[24]~reg0.CLK
clk => a_busD[25]~reg0.CLK
clk => a_busD[26]~reg0.CLK
clk => a_busD[27]~reg0.CLK
clk => a_busD[28]~reg0.CLK
clk => a_busD[29]~reg0.CLK
clk => a_busD[30]~reg0.CLK
clk => a_busD[31]~reg0.CLK
clk => rd_index_reg[0].CLK
clk => rd_index_reg[1].CLK
clk => rd_index_reg[2].CLK
clk => rd_index_reg[3].CLK
clk => rd_index_reg[4].CLK
clk => rd_index_reg[5].CLK
clk => pause_enable_reg.CLK
reset => c_source_reg[0].ACLR
reset => c_source_reg[1].ACLR
reset => c_source_reg[2].ACLR
reset => reg_dest_reg[0].ACLR
reset => reg_dest_reg[1].ACLR
reset => reg_dest_reg[2].ACLR
reset => reg_dest_reg[3].ACLR
reset => reg_dest_reg[4].ACLR
reset => reg_dest_reg[5].ACLR
reset => reg_dest_reg[6].ACLR
reset => reg_dest_reg[7].ACLR
reset => reg_dest_reg[8].ACLR
reset => reg_dest_reg[9].ACLR
reset => reg_dest_reg[10].ACLR
reset => reg_dest_reg[11].ACLR
reset => reg_dest_reg[12].ACLR
reset => reg_dest_reg[13].ACLR
reset => reg_dest_reg[14].ACLR
reset => reg_dest_reg[15].ACLR
reset => reg_dest_reg[16].ACLR
reset => reg_dest_reg[17].ACLR
reset => reg_dest_reg[18].ACLR
reset => reg_dest_reg[19].ACLR
reset => reg_dest_reg[20].ACLR
reset => reg_dest_reg[21].ACLR
reset => reg_dest_reg[22].ACLR
reset => reg_dest_reg[23].ACLR
reset => reg_dest_reg[24].ACLR
reset => reg_dest_reg[25].ACLR
reset => reg_dest_reg[26].ACLR
reset => reg_dest_reg[27].ACLR
reset => reg_dest_reg[28].ACLR
reset => reg_dest_reg[29].ACLR
reset => reg_dest_reg[30].ACLR
reset => reg_dest_reg[31].ACLR
reset => mult_funcD[0]~reg0.ACLR
reset => mult_funcD[1]~reg0.ACLR
reset => mult_funcD[2]~reg0.ACLR
reset => mult_funcD[3]~reg0.ACLR
reset => shift_funcD[0]~reg0.ACLR
reset => shift_funcD[1]~reg0.ACLR
reset => alu_funcD[0]~reg0.ACLR
reset => alu_funcD[1]~reg0.ACLR
reset => alu_funcD[2]~reg0.ACLR
reset => alu_funcD[3]~reg0.ACLR
reset => b_busD[0]~reg0.ACLR
reset => b_busD[1]~reg0.ACLR
reset => b_busD[2]~reg0.ACLR
reset => b_busD[3]~reg0.ACLR
reset => b_busD[4]~reg0.ACLR
reset => b_busD[5]~reg0.ACLR
reset => b_busD[6]~reg0.ACLR
reset => b_busD[7]~reg0.ACLR
reset => b_busD[8]~reg0.ACLR
reset => b_busD[9]~reg0.ACLR
reset => b_busD[10]~reg0.ACLR
reset => b_busD[11]~reg0.ACLR
reset => b_busD[12]~reg0.ACLR
reset => b_busD[13]~reg0.ACLR
reset => b_busD[14]~reg0.ACLR
reset => b_busD[15]~reg0.ACLR
reset => b_busD[16]~reg0.ACLR
reset => b_busD[17]~reg0.ACLR
reset => b_busD[18]~reg0.ACLR
reset => b_busD[19]~reg0.ACLR
reset => b_busD[20]~reg0.ACLR
reset => b_busD[21]~reg0.ACLR
reset => b_busD[22]~reg0.ACLR
reset => b_busD[23]~reg0.ACLR
reset => b_busD[24]~reg0.ACLR
reset => b_busD[25]~reg0.ACLR
reset => b_busD[26]~reg0.ACLR
reset => b_busD[27]~reg0.ACLR
reset => b_busD[28]~reg0.ACLR
reset => b_busD[29]~reg0.ACLR
reset => b_busD[30]~reg0.ACLR
reset => b_busD[31]~reg0.ACLR
reset => a_busD[0]~reg0.ACLR
reset => a_busD[1]~reg0.ACLR
reset => a_busD[2]~reg0.ACLR
reset => a_busD[3]~reg0.ACLR
reset => a_busD[4]~reg0.ACLR
reset => a_busD[5]~reg0.ACLR
reset => a_busD[6]~reg0.ACLR
reset => a_busD[7]~reg0.ACLR
reset => a_busD[8]~reg0.ACLR
reset => a_busD[9]~reg0.ACLR
reset => a_busD[10]~reg0.ACLR
reset => a_busD[11]~reg0.ACLR
reset => a_busD[12]~reg0.ACLR
reset => a_busD[13]~reg0.ACLR
reset => a_busD[14]~reg0.ACLR
reset => a_busD[15]~reg0.ACLR
reset => a_busD[16]~reg0.ACLR
reset => a_busD[17]~reg0.ACLR
reset => a_busD[18]~reg0.ACLR
reset => a_busD[19]~reg0.ACLR
reset => a_busD[20]~reg0.ACLR
reset => a_busD[21]~reg0.ACLR
reset => a_busD[22]~reg0.ACLR
reset => a_busD[23]~reg0.ACLR
reset => a_busD[24]~reg0.ACLR
reset => a_busD[25]~reg0.ACLR
reset => a_busD[26]~reg0.ACLR
reset => a_busD[27]~reg0.ACLR
reset => a_busD[28]~reg0.ACLR
reset => a_busD[29]~reg0.ACLR
reset => a_busD[30]~reg0.ACLR
reset => a_busD[31]~reg0.ACLR
reset => rd_index_reg[0].ACLR
reset => rd_index_reg[1].ACLR
reset => rd_index_reg[2].ACLR
reset => rd_index_reg[3].ACLR
reset => rd_index_reg[4].ACLR
reset => rd_index_reg[5].ACLR
reset => pause_enable_reg.PRESET
a_bus[0] => a_busD.DATAB
a_bus[1] => a_busD.DATAB
a_bus[2] => a_busD.DATAB
a_bus[3] => a_busD.DATAB
a_bus[4] => a_busD.DATAB
a_bus[5] => a_busD.DATAB
a_bus[6] => a_busD.DATAB
a_bus[7] => a_busD.DATAB
a_bus[8] => a_busD.DATAB
a_bus[9] => a_busD.DATAB
a_bus[10] => a_busD.DATAB
a_bus[11] => a_busD.DATAB
a_bus[12] => a_busD.DATAB
a_bus[13] => a_busD.DATAB
a_bus[14] => a_busD.DATAB
a_bus[15] => a_busD.DATAB
a_bus[16] => a_busD.DATAB
a_bus[17] => a_busD.DATAB
a_bus[18] => a_busD.DATAB
a_bus[19] => a_busD.DATAB
a_bus[20] => a_busD.DATAB
a_bus[21] => a_busD.DATAB
a_bus[22] => a_busD.DATAB
a_bus[23] => a_busD.DATAB
a_bus[24] => a_busD.DATAB
a_bus[25] => a_busD.DATAB
a_bus[26] => a_busD.DATAB
a_bus[27] => a_busD.DATAB
a_bus[28] => a_busD.DATAB
a_bus[29] => a_busD.DATAB
a_bus[30] => a_busD.DATAB
a_bus[31] => a_busD.DATAB
a_busD[0] <= a_busD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[1] <= a_busD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[2] <= a_busD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[3] <= a_busD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[4] <= a_busD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[5] <= a_busD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[6] <= a_busD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[7] <= a_busD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[8] <= a_busD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[9] <= a_busD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[10] <= a_busD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[11] <= a_busD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[12] <= a_busD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[13] <= a_busD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[14] <= a_busD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[15] <= a_busD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[16] <= a_busD[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[17] <= a_busD[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[18] <= a_busD[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[19] <= a_busD[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[20] <= a_busD[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[21] <= a_busD[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[22] <= a_busD[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[23] <= a_busD[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[24] <= a_busD[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[25] <= a_busD[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[26] <= a_busD[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[27] <= a_busD[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[28] <= a_busD[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[29] <= a_busD[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[30] <= a_busD[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_busD[31] <= a_busD[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_bus[0] => b_busD.DATAB
b_bus[1] => b_busD.DATAB
b_bus[2] => b_busD.DATAB
b_bus[3] => b_busD.DATAB
b_bus[4] => b_busD.DATAB
b_bus[5] => b_busD.DATAB
b_bus[6] => b_busD.DATAB
b_bus[7] => b_busD.DATAB
b_bus[8] => b_busD.DATAB
b_bus[9] => b_busD.DATAB
b_bus[10] => b_busD.DATAB
b_bus[11] => b_busD.DATAB
b_bus[12] => b_busD.DATAB
b_bus[13] => b_busD.DATAB
b_bus[14] => b_busD.DATAB
b_bus[15] => b_busD.DATAB
b_bus[16] => b_busD.DATAB
b_bus[17] => b_busD.DATAB
b_bus[18] => b_busD.DATAB
b_bus[19] => b_busD.DATAB
b_bus[20] => b_busD.DATAB
b_bus[21] => b_busD.DATAB
b_bus[22] => b_busD.DATAB
b_bus[23] => b_busD.DATAB
b_bus[24] => b_busD.DATAB
b_bus[25] => b_busD.DATAB
b_bus[26] => b_busD.DATAB
b_bus[27] => b_busD.DATAB
b_bus[28] => b_busD.DATAB
b_bus[29] => b_busD.DATAB
b_bus[30] => b_busD.DATAB
b_bus[31] => b_busD.DATAB
b_busD[0] <= b_busD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[1] <= b_busD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[2] <= b_busD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[3] <= b_busD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[4] <= b_busD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[5] <= b_busD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[6] <= b_busD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[7] <= b_busD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[8] <= b_busD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[9] <= b_busD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[10] <= b_busD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[11] <= b_busD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[12] <= b_busD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[13] <= b_busD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[14] <= b_busD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[15] <= b_busD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[16] <= b_busD[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[17] <= b_busD[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[18] <= b_busD[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[19] <= b_busD[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[20] <= b_busD[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[21] <= b_busD[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[22] <= b_busD[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[23] <= b_busD[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[24] <= b_busD[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[25] <= b_busD[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[26] <= b_busD[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[27] <= b_busD[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[28] <= b_busD[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[29] <= b_busD[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[30] <= b_busD[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_busD[31] <= b_busD[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_func[0] => alu_funcD[0]~reg0.DATAIN
alu_func[1] => alu_funcD[1]~reg0.DATAIN
alu_func[2] => alu_funcD[2]~reg0.DATAIN
alu_func[3] => alu_funcD[3]~reg0.DATAIN
alu_funcD[0] <= alu_funcD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_funcD[1] <= alu_funcD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_funcD[2] <= alu_funcD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_funcD[3] <= alu_funcD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_func[0] => shift_funcD[0]~reg0.DATAIN
shift_func[1] => shift_funcD[1]~reg0.DATAIN
shift_funcD[0] <= shift_funcD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_funcD[1] <= shift_funcD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_func[0] => Equal9.IN0
mult_func[0] => Equal10.IN3
mult_func[0] => mult_funcD[0]~reg0.DATAIN
mult_func[1] => Equal9.IN3
mult_func[1] => Equal10.IN0
mult_func[1] => mult_funcD[1]~reg0.DATAIN
mult_func[2] => Equal9.IN2
mult_func[2] => Equal10.IN2
mult_func[2] => mult_funcD[2]~reg0.DATAIN
mult_func[3] => Equal9.IN1
mult_func[3] => Equal10.IN1
mult_func[3] => mult_funcD[3]~reg0.DATAIN
mult_funcD[0] <= mult_funcD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_funcD[1] <= mult_funcD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_funcD[2] <= mult_funcD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_funcD[3] <= mult_funcD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dest[0] => reg_dest_reg[0].DATAIN
reg_dest[1] => reg_dest_reg[1].DATAIN
reg_dest[2] => reg_dest_reg[2].DATAIN
reg_dest[3] => reg_dest_reg[3].DATAIN
reg_dest[4] => reg_dest_reg[4].DATAIN
reg_dest[5] => reg_dest_reg[5].DATAIN
reg_dest[6] => reg_dest_reg[6].DATAIN
reg_dest[7] => reg_dest_reg[7].DATAIN
reg_dest[8] => reg_dest_reg[8].DATAIN
reg_dest[9] => reg_dest_reg[9].DATAIN
reg_dest[10] => reg_dest_reg[10].DATAIN
reg_dest[11] => reg_dest_reg[11].DATAIN
reg_dest[12] => reg_dest_reg[12].DATAIN
reg_dest[13] => reg_dest_reg[13].DATAIN
reg_dest[14] => reg_dest_reg[14].DATAIN
reg_dest[15] => reg_dest_reg[15].DATAIN
reg_dest[16] => reg_dest_reg[16].DATAIN
reg_dest[17] => reg_dest_reg[17].DATAIN
reg_dest[18] => reg_dest_reg[18].DATAIN
reg_dest[19] => reg_dest_reg[19].DATAIN
reg_dest[20] => reg_dest_reg[20].DATAIN
reg_dest[21] => reg_dest_reg[21].DATAIN
reg_dest[22] => reg_dest_reg[22].DATAIN
reg_dest[23] => reg_dest_reg[23].DATAIN
reg_dest[24] => reg_dest_reg[24].DATAIN
reg_dest[25] => reg_dest_reg[25].DATAIN
reg_dest[26] => reg_dest_reg[26].DATAIN
reg_dest[27] => reg_dest_reg[27].DATAIN
reg_dest[28] => reg_dest_reg[28].DATAIN
reg_dest[29] => reg_dest_reg[29].DATAIN
reg_dest[30] => reg_dest_reg[30].DATAIN
reg_dest[31] => reg_dest_reg[31].DATAIN
reg_destD[0] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[1] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[2] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[3] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[4] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[5] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[6] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[7] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[8] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[9] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[10] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[11] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[12] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[13] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[14] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[15] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[16] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[17] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[18] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[19] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[20] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[21] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[22] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[23] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[24] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[25] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[26] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[27] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[28] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[29] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[30] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
reg_destD[31] <= reg_dest_delay.DB_MAX_OUTPUT_PORT_TYPE
rd_index[0] => rd_index_reg[0].DATAIN
rd_index[1] => rd_index_reg[1].DATAIN
rd_index[2] => rd_index_reg[2].DATAIN
rd_index[3] => rd_index_reg[3].DATAIN
rd_index[4] => rd_index_reg[4].DATAIN
rd_index[5] => rd_index_reg[5].DATAIN
rd_indexD[0] <= rd_index_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rd_indexD[1] <= rd_index_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rd_indexD[2] <= rd_index_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rd_indexD[3] <= rd_index_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rd_indexD[4] <= rd_index_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rd_indexD[5] <= rd_index_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rs_index[0] => Equal1.IN5
rs_index[0] => Equal0.IN5
rs_index[1] => Equal1.IN4
rs_index[1] => Equal0.IN4
rs_index[2] => Equal1.IN3
rs_index[2] => Equal0.IN3
rs_index[3] => Equal1.IN2
rs_index[3] => Equal0.IN2
rs_index[4] => Equal1.IN1
rs_index[4] => Equal0.IN1
rs_index[5] => Equal1.IN0
rs_index[5] => Equal0.IN0
rt_index[0] => Equal4.IN5
rt_index[0] => Equal3.IN5
rt_index[1] => Equal4.IN4
rt_index[1] => Equal3.IN4
rt_index[2] => Equal4.IN3
rt_index[2] => Equal3.IN3
rt_index[3] => Equal4.IN2
rt_index[3] => Equal3.IN2
rt_index[4] => Equal4.IN1
rt_index[4] => Equal3.IN1
rt_index[5] => Equal4.IN0
rt_index[5] => Equal3.IN0
pc_source[0] => Equal6.IN1
pc_source[0] => Equal7.IN0
pc_source[1] => Equal6.IN0
pc_source[1] => Equal7.IN1
mem_source[0] => Equal8.IN3
mem_source[1] => Equal8.IN2
mem_source[2] => Equal8.IN1
mem_source[3] => Equal8.IN0
a_source[0] => Equal2.IN1
a_source[1] => Equal2.IN0
b_source[0] => Equal5.IN1
b_source[1] => Equal5.IN0
c_source[0] => c_source_reg[0].DATAIN
c_source[1] => c_source_reg[1].DATAIN
c_source[2] => c_source_reg[2].DATAIN
c_bus[0] => reg_dest_delay.DATAB
c_bus[1] => reg_dest_delay.DATAB
c_bus[2] => reg_dest_delay.DATAB
c_bus[3] => reg_dest_delay.DATAB
c_bus[4] => reg_dest_delay.DATAB
c_bus[5] => reg_dest_delay.DATAB
c_bus[6] => reg_dest_delay.DATAB
c_bus[7] => reg_dest_delay.DATAB
c_bus[8] => reg_dest_delay.DATAB
c_bus[9] => reg_dest_delay.DATAB
c_bus[10] => reg_dest_delay.DATAB
c_bus[11] => reg_dest_delay.DATAB
c_bus[12] => reg_dest_delay.DATAB
c_bus[13] => reg_dest_delay.DATAB
c_bus[14] => reg_dest_delay.DATAB
c_bus[15] => reg_dest_delay.DATAB
c_bus[16] => reg_dest_delay.DATAB
c_bus[17] => reg_dest_delay.DATAB
c_bus[18] => reg_dest_delay.DATAB
c_bus[19] => reg_dest_delay.DATAB
c_bus[20] => reg_dest_delay.DATAB
c_bus[21] => reg_dest_delay.DATAB
c_bus[22] => reg_dest_delay.DATAB
c_bus[23] => reg_dest_delay.DATAB
c_bus[24] => reg_dest_delay.DATAB
c_bus[25] => reg_dest_delay.DATAB
c_bus[26] => reg_dest_delay.DATAB
c_bus[27] => reg_dest_delay.DATAB
c_bus[28] => reg_dest_delay.DATAB
c_bus[29] => reg_dest_delay.DATAB
c_bus[30] => reg_dest_delay.DATAB
c_bus[31] => reg_dest_delay.DATAB
pause_any => freeze_pipeline.IN1
pause_any => always0.IN1
pause_pipeline <= comb.DB_MAX_OUTPUT_PORT_TYPE


|np_core|out_arbiter:oa
out_data[0] <= small_fifo_test:input_fifo.q
out_data[1] <= small_fifo_test:input_fifo.q
out_data[2] <= small_fifo_test:input_fifo.q
out_data[3] <= small_fifo_test:input_fifo.q
out_data[4] <= small_fifo_test:input_fifo.q
out_data[5] <= small_fifo_test:input_fifo.q
out_data[6] <= small_fifo_test:input_fifo.q
out_data[7] <= small_fifo_test:input_fifo.q
out_data[8] <= small_fifo_test:input_fifo.q
out_data[9] <= small_fifo_test:input_fifo.q
out_data[10] <= small_fifo_test:input_fifo.q
out_data[11] <= small_fifo_test:input_fifo.q
out_data[12] <= small_fifo_test:input_fifo.q
out_data[13] <= small_fifo_test:input_fifo.q
out_data[14] <= small_fifo_test:input_fifo.q
out_data[15] <= small_fifo_test:input_fifo.q
out_data[16] <= small_fifo_test:input_fifo.q
out_data[17] <= small_fifo_test:input_fifo.q
out_data[18] <= small_fifo_test:input_fifo.q
out_data[19] <= small_fifo_test:input_fifo.q
out_data[20] <= small_fifo_test:input_fifo.q
out_data[21] <= small_fifo_test:input_fifo.q
out_data[22] <= small_fifo_test:input_fifo.q
out_data[23] <= small_fifo_test:input_fifo.q
out_data[24] <= small_fifo_test:input_fifo.q
out_data[25] <= small_fifo_test:input_fifo.q
out_data[26] <= small_fifo_test:input_fifo.q
out_data[27] <= small_fifo_test:input_fifo.q
out_data[28] <= small_fifo_test:input_fifo.q
out_data[29] <= small_fifo_test:input_fifo.q
out_data[30] <= small_fifo_test:input_fifo.q
out_data[31] <= small_fifo_test:input_fifo.q
out_data[32] <= small_fifo_test:input_fifo.q
out_data[33] <= small_fifo_test:input_fifo.q
out_data[34] <= small_fifo_test:input_fifo.q
out_data[35] <= small_fifo_test:input_fifo.q
out_data[36] <= small_fifo_test:input_fifo.q
out_data[37] <= small_fifo_test:input_fifo.q
out_data[38] <= small_fifo_test:input_fifo.q
out_data[39] <= small_fifo_test:input_fifo.q
out_data[40] <= small_fifo_test:input_fifo.q
out_data[41] <= small_fifo_test:input_fifo.q
out_data[42] <= small_fifo_test:input_fifo.q
out_data[43] <= small_fifo_test:input_fifo.q
out_data[44] <= small_fifo_test:input_fifo.q
out_data[45] <= small_fifo_test:input_fifo.q
out_data[46] <= small_fifo_test:input_fifo.q
out_data[47] <= small_fifo_test:input_fifo.q
out_data[48] <= small_fifo_test:input_fifo.q
out_data[49] <= small_fifo_test:input_fifo.q
out_data[50] <= small_fifo_test:input_fifo.q
out_data[51] <= small_fifo_test:input_fifo.q
out_data[52] <= small_fifo_test:input_fifo.q
out_data[53] <= small_fifo_test:input_fifo.q
out_data[54] <= small_fifo_test:input_fifo.q
out_data[55] <= small_fifo_test:input_fifo.q
out_data[56] <= small_fifo_test:input_fifo.q
out_data[57] <= small_fifo_test:input_fifo.q
out_data[58] <= small_fifo_test:input_fifo.q
out_data[59] <= small_fifo_test:input_fifo.q
out_data[60] <= small_fifo_test:input_fifo.q
out_data[61] <= small_fifo_test:input_fifo.q
out_data[62] <= small_fifo_test:input_fifo.q
out_data[63] <= small_fifo_test:input_fifo.q
out_ctrl[0] <= small_fifo_test:input_fifo.q
out_ctrl[1] <= small_fifo_test:input_fifo.q
out_ctrl[2] <= small_fifo_test:input_fifo.q
out_ctrl[3] <= small_fifo_test:input_fifo.q
out_ctrl[4] <= small_fifo_test:input_fifo.q
out_ctrl[5] <= small_fifo_test:input_fifo.q
out_ctrl[6] <= small_fifo_test:input_fifo.q
out_ctrl[7] <= small_fifo_test:input_fifo.q
out_wr <= out_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_rdy => fifo_rd.DATAA
out_rdy => in_outrdy0.DATAIN
out_rdy => in_outrdy1.DATAIN
in_data0[0] => fifo_in_data.DATAB
in_data0[1] => fifo_in_data.DATAB
in_data0[2] => fifo_in_data.DATAB
in_data0[3] => fifo_in_data.DATAB
in_data0[4] => fifo_in_data.DATAB
in_data0[5] => fifo_in_data.DATAB
in_data0[6] => fifo_in_data.DATAB
in_data0[7] => fifo_in_data.DATAB
in_data0[8] => fifo_in_data.DATAB
in_data0[9] => fifo_in_data.DATAB
in_data0[10] => fifo_in_data.DATAB
in_data0[11] => fifo_in_data.DATAB
in_data0[12] => fifo_in_data.DATAB
in_data0[13] => fifo_in_data.DATAB
in_data0[14] => fifo_in_data.DATAB
in_data0[15] => fifo_in_data.DATAB
in_data0[16] => fifo_in_data.DATAB
in_data0[17] => fifo_in_data.DATAB
in_data0[18] => fifo_in_data.DATAB
in_data0[19] => fifo_in_data.DATAB
in_data0[20] => fifo_in_data.DATAB
in_data0[21] => fifo_in_data.DATAB
in_data0[22] => fifo_in_data.DATAB
in_data0[23] => fifo_in_data.DATAB
in_data0[24] => fifo_in_data.DATAB
in_data0[25] => fifo_in_data.DATAB
in_data0[26] => fifo_in_data.DATAB
in_data0[27] => fifo_in_data.DATAB
in_data0[28] => fifo_in_data.DATAB
in_data0[29] => fifo_in_data.DATAB
in_data0[30] => fifo_in_data.DATAB
in_data0[31] => fifo_in_data.DATAB
in_data0[32] => fifo_in_data.DATAB
in_data0[33] => fifo_in_data.DATAB
in_data0[34] => fifo_in_data.DATAB
in_data0[35] => fifo_in_data.DATAB
in_data0[36] => fifo_in_data.DATAB
in_data0[37] => fifo_in_data.DATAB
in_data0[38] => fifo_in_data.DATAB
in_data0[39] => fifo_in_data.DATAB
in_data0[40] => fifo_in_data.DATAB
in_data0[41] => fifo_in_data.DATAB
in_data0[42] => fifo_in_data.DATAB
in_data0[43] => fifo_in_data.DATAB
in_data0[44] => fifo_in_data.DATAB
in_data0[45] => fifo_in_data.DATAB
in_data0[46] => fifo_in_data.DATAB
in_data0[47] => fifo_in_data.DATAB
in_data0[48] => fifo_in_data.DATAB
in_data0[49] => fifo_in_data.DATAB
in_data0[50] => fifo_in_data.DATAB
in_data0[51] => fifo_in_data.DATAB
in_data0[52] => fifo_in_data.DATAB
in_data0[53] => fifo_in_data.DATAB
in_data0[54] => fifo_in_data.DATAB
in_data0[55] => fifo_in_data.DATAB
in_data0[56] => fifo_in_data.DATAB
in_data0[57] => fifo_in_data.DATAB
in_data0[58] => fifo_in_data.DATAB
in_data0[59] => fifo_in_data.DATAB
in_data0[60] => fifo_in_data.DATAB
in_data0[61] => fifo_in_data.DATAB
in_data0[62] => fifo_in_data.DATAB
in_data0[63] => fifo_in_data.DATAB
in_wr0 => fifo_wr.DATAB
in_req0 => always0.DATAA
in_ack0 <= in_ack.DB_MAX_OUTPUT_PORT_TYPE
in_bop0 => fifo_in_ctrl0[0].OUTPUTSELECT
in_bop0 => fifo_in_ctrl.DATAB
in_bop0 => fifo_in_ctrl.DATAB
in_bop0 => fifo_in_ctrl.DATAB
in_bop0 => fifo_in_ctrl.DATAB
in_bop0 => fifo_in_ctrl.DATAB
in_bop0 => fifo_in_ctrl.DATAB
in_bop0 => fifo_in_ctrl.DATAB
in_eop0 => fifo_in_ctrl0[0].DATAA
in_outrdy0 <= out_rdy.DB_MAX_OUTPUT_PORT_TYPE
in_data1[0] => fifo_in_data.DATAA
in_data1[1] => fifo_in_data.DATAA
in_data1[2] => fifo_in_data.DATAA
in_data1[3] => fifo_in_data.DATAA
in_data1[4] => fifo_in_data.DATAA
in_data1[5] => fifo_in_data.DATAA
in_data1[6] => fifo_in_data.DATAA
in_data1[7] => fifo_in_data.DATAA
in_data1[8] => fifo_in_data.DATAA
in_data1[9] => fifo_in_data.DATAA
in_data1[10] => fifo_in_data.DATAA
in_data1[11] => fifo_in_data.DATAA
in_data1[12] => fifo_in_data.DATAA
in_data1[13] => fifo_in_data.DATAA
in_data1[14] => fifo_in_data.DATAA
in_data1[15] => fifo_in_data.DATAA
in_data1[16] => fifo_in_data.DATAA
in_data1[17] => fifo_in_data.DATAA
in_data1[18] => fifo_in_data.DATAA
in_data1[19] => fifo_in_data.DATAA
in_data1[20] => fifo_in_data.DATAA
in_data1[21] => fifo_in_data.DATAA
in_data1[22] => fifo_in_data.DATAA
in_data1[23] => fifo_in_data.DATAA
in_data1[24] => fifo_in_data.DATAA
in_data1[25] => fifo_in_data.DATAA
in_data1[26] => fifo_in_data.DATAA
in_data1[27] => fifo_in_data.DATAA
in_data1[28] => fifo_in_data.DATAA
in_data1[29] => fifo_in_data.DATAA
in_data1[30] => fifo_in_data.DATAA
in_data1[31] => fifo_in_data.DATAA
in_data1[32] => fifo_in_data.DATAA
in_data1[33] => fifo_in_data.DATAA
in_data1[34] => fifo_in_data.DATAA
in_data1[35] => fifo_in_data.DATAA
in_data1[36] => fifo_in_data.DATAA
in_data1[37] => fifo_in_data.DATAA
in_data1[38] => fifo_in_data.DATAA
in_data1[39] => fifo_in_data.DATAA
in_data1[40] => fifo_in_data.DATAA
in_data1[41] => fifo_in_data.DATAA
in_data1[42] => fifo_in_data.DATAA
in_data1[43] => fifo_in_data.DATAA
in_data1[44] => fifo_in_data.DATAA
in_data1[45] => fifo_in_data.DATAA
in_data1[46] => fifo_in_data.DATAA
in_data1[47] => fifo_in_data.DATAA
in_data1[48] => fifo_in_data.DATAA
in_data1[49] => fifo_in_data.DATAA
in_data1[50] => fifo_in_data.DATAA
in_data1[51] => fifo_in_data.DATAA
in_data1[52] => fifo_in_data.DATAA
in_data1[53] => fifo_in_data.DATAA
in_data1[54] => fifo_in_data.DATAA
in_data1[55] => fifo_in_data.DATAA
in_data1[56] => fifo_in_data.DATAA
in_data1[57] => fifo_in_data.DATAA
in_data1[58] => fifo_in_data.DATAA
in_data1[59] => fifo_in_data.DATAA
in_data1[60] => fifo_in_data.DATAA
in_data1[61] => fifo_in_data.DATAA
in_data1[62] => fifo_in_data.DATAA
in_data1[63] => fifo_in_data.DATAA
in_wr1 => fifo_wr.DATAA
in_req1 => always0.DATAB
in_ack1 <= in_ack.DB_MAX_OUTPUT_PORT_TYPE
in_bop1 => fifo_in_ctrl1[0].OUTPUTSELECT
in_bop1 => fifo_in_ctrl.DATAA
in_bop1 => fifo_in_ctrl.DATAA
in_bop1 => fifo_in_ctrl.DATAA
in_bop1 => fifo_in_ctrl.DATAA
in_bop1 => fifo_in_ctrl.DATAA
in_bop1 => fifo_in_ctrl.DATAA
in_bop1 => fifo_in_ctrl.DATAA
in_eop1 => fifo_in_ctrl1[0].DATAA
in_outrdy1 <= out_rdy.DB_MAX_OUTPUT_PORT_TYPE
reg_req_in => reg_req_out.DATAIN
reg_ack_in => reg_ack_out.DATAIN
reg_rd_wr_L_in => reg_rd_wr_L_out.DATAIN
reg_addr_in[0] => reg_addr_out[0].DATAIN
reg_addr_in[1] => reg_addr_out[1].DATAIN
reg_addr_in[2] => reg_addr_out[2].DATAIN
reg_addr_in[3] => reg_addr_out[3].DATAIN
reg_addr_in[4] => reg_addr_out[4].DATAIN
reg_addr_in[5] => reg_addr_out[5].DATAIN
reg_addr_in[6] => reg_addr_out[6].DATAIN
reg_addr_in[7] => reg_addr_out[7].DATAIN
reg_addr_in[8] => reg_addr_out[8].DATAIN
reg_addr_in[9] => reg_addr_out[9].DATAIN
reg_addr_in[10] => reg_addr_out[10].DATAIN
reg_addr_in[11] => reg_addr_out[11].DATAIN
reg_addr_in[12] => reg_addr_out[12].DATAIN
reg_addr_in[13] => reg_addr_out[13].DATAIN
reg_addr_in[14] => reg_addr_out[14].DATAIN
reg_addr_in[15] => reg_addr_out[15].DATAIN
reg_addr_in[16] => reg_addr_out[16].DATAIN
reg_addr_in[17] => reg_addr_out[17].DATAIN
reg_addr_in[18] => reg_addr_out[18].DATAIN
reg_addr_in[19] => reg_addr_out[19].DATAIN
reg_addr_in[20] => reg_addr_out[20].DATAIN
reg_addr_in[21] => reg_addr_out[21].DATAIN
reg_addr_in[22] => reg_addr_out[22].DATAIN
reg_data_in[0] => reg_data_out[0].DATAIN
reg_data_in[1] => reg_data_out[1].DATAIN
reg_data_in[2] => reg_data_out[2].DATAIN
reg_data_in[3] => reg_data_out[3].DATAIN
reg_data_in[4] => reg_data_out[4].DATAIN
reg_data_in[5] => reg_data_out[5].DATAIN
reg_data_in[6] => reg_data_out[6].DATAIN
reg_data_in[7] => reg_data_out[7].DATAIN
reg_data_in[8] => reg_data_out[8].DATAIN
reg_data_in[9] => reg_data_out[9].DATAIN
reg_data_in[10] => reg_data_out[10].DATAIN
reg_data_in[11] => reg_data_out[11].DATAIN
reg_data_in[12] => reg_data_out[12].DATAIN
reg_data_in[13] => reg_data_out[13].DATAIN
reg_data_in[14] => reg_data_out[14].DATAIN
reg_data_in[15] => reg_data_out[15].DATAIN
reg_data_in[16] => reg_data_out[16].DATAIN
reg_data_in[17] => reg_data_out[17].DATAIN
reg_data_in[18] => reg_data_out[18].DATAIN
reg_data_in[19] => reg_data_out[19].DATAIN
reg_data_in[20] => reg_data_out[20].DATAIN
reg_data_in[21] => reg_data_out[21].DATAIN
reg_data_in[22] => reg_data_out[22].DATAIN
reg_data_in[23] => reg_data_out[23].DATAIN
reg_data_in[24] => reg_data_out[24].DATAIN
reg_data_in[25] => reg_data_out[25].DATAIN
reg_data_in[26] => reg_data_out[26].DATAIN
reg_data_in[27] => reg_data_out[27].DATAIN
reg_data_in[28] => reg_data_out[28].DATAIN
reg_data_in[29] => reg_data_out[29].DATAIN
reg_data_in[30] => reg_data_out[30].DATAIN
reg_data_in[31] => reg_data_out[31].DATAIN
reg_src_in[0] => reg_src_out[0].DATAIN
reg_src_in[1] => reg_src_out[1].DATAIN
reg_req_out <= reg_req_in.DB_MAX_OUTPUT_PORT_TYPE
reg_ack_out <= reg_ack_in.DB_MAX_OUTPUT_PORT_TYPE
reg_rd_wr_L_out <= reg_rd_wr_L_in.DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[0] <= reg_addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[1] <= reg_addr_in[1].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[2] <= reg_addr_in[2].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[3] <= reg_addr_in[3].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[4] <= reg_addr_in[4].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[5] <= reg_addr_in[5].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[6] <= reg_addr_in[6].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[7] <= reg_addr_in[7].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[8] <= reg_addr_in[8].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[9] <= reg_addr_in[9].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[10] <= reg_addr_in[10].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[11] <= reg_addr_in[11].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[12] <= reg_addr_in[12].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[13] <= reg_addr_in[13].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[14] <= reg_addr_in[14].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[15] <= reg_addr_in[15].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[16] <= reg_addr_in[16].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[17] <= reg_addr_in[17].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[18] <= reg_addr_in[18].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[19] <= reg_addr_in[19].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[20] <= reg_addr_in[20].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[21] <= reg_addr_in[21].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[22] <= reg_addr_in[22].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[0] <= reg_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= reg_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= reg_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= reg_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= reg_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= reg_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= reg_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= reg_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= reg_data_in[8].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= reg_data_in[9].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= reg_data_in[10].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= reg_data_in[11].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= reg_data_in[12].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= reg_data_in[13].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= reg_data_in[14].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= reg_data_in[15].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[16] <= reg_data_in[16].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[17] <= reg_data_in[17].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[18] <= reg_data_in[18].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[19] <= reg_data_in[19].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[20] <= reg_data_in[20].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[21] <= reg_data_in[21].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[22] <= reg_data_in[22].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[23] <= reg_data_in[23].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[24] <= reg_data_in[24].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[25] <= reg_data_in[25].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[26] <= reg_data_in[26].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[27] <= reg_data_in[27].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[28] <= reg_data_in[28].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[29] <= reg_data_in[29].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[30] <= reg_data_in[30].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[31] <= reg_data_in[31].DB_MAX_OUTPUT_PORT_TYPE
reg_src_out[0] <= reg_src_in[0].DB_MAX_OUTPUT_PORT_TYPE
reg_src_out[1] <= reg_src_in[1].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1


|np_core|out_arbiter:oa|small_fifo_test:input_fifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
data[64] => data[64].IN1
data[65] => data[65].IN1
data[66] => data[66].IN1
data[67] => data[67].IN1
data[68] => data[68].IN1
data[69] => data[69].IN1
data[70] => data[70].IN1
data[71] => data[71].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
q[32] <= scfifo:scfifo_component.q
q[33] <= scfifo:scfifo_component.q
q[34] <= scfifo:scfifo_component.q
q[35] <= scfifo:scfifo_component.q
q[36] <= scfifo:scfifo_component.q
q[37] <= scfifo:scfifo_component.q
q[38] <= scfifo:scfifo_component.q
q[39] <= scfifo:scfifo_component.q
q[40] <= scfifo:scfifo_component.q
q[41] <= scfifo:scfifo_component.q
q[42] <= scfifo:scfifo_component.q
q[43] <= scfifo:scfifo_component.q
q[44] <= scfifo:scfifo_component.q
q[45] <= scfifo:scfifo_component.q
q[46] <= scfifo:scfifo_component.q
q[47] <= scfifo:scfifo_component.q
q[48] <= scfifo:scfifo_component.q
q[49] <= scfifo:scfifo_component.q
q[50] <= scfifo:scfifo_component.q
q[51] <= scfifo:scfifo_component.q
q[52] <= scfifo:scfifo_component.q
q[53] <= scfifo:scfifo_component.q
q[54] <= scfifo:scfifo_component.q
q[55] <= scfifo:scfifo_component.q
q[56] <= scfifo:scfifo_component.q
q[57] <= scfifo:scfifo_component.q
q[58] <= scfifo:scfifo_component.q
q[59] <= scfifo:scfifo_component.q
q[60] <= scfifo:scfifo_component.q
q[61] <= scfifo:scfifo_component.q
q[62] <= scfifo:scfifo_component.q
q[63] <= scfifo:scfifo_component.q
q[64] <= scfifo:scfifo_component.q
q[65] <= scfifo:scfifo_component.q
q[66] <= scfifo:scfifo_component.q
q[67] <= scfifo:scfifo_component.q
q[68] <= scfifo:scfifo_component.q
q[69] <= scfifo:scfifo_component.q
q[70] <= scfifo:scfifo_component.q
q[71] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw


|np_core|out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component
data[0] => scfifo_ls31:auto_generated.data[0]
data[1] => scfifo_ls31:auto_generated.data[1]
data[2] => scfifo_ls31:auto_generated.data[2]
data[3] => scfifo_ls31:auto_generated.data[3]
data[4] => scfifo_ls31:auto_generated.data[4]
data[5] => scfifo_ls31:auto_generated.data[5]
data[6] => scfifo_ls31:auto_generated.data[6]
data[7] => scfifo_ls31:auto_generated.data[7]
data[8] => scfifo_ls31:auto_generated.data[8]
data[9] => scfifo_ls31:auto_generated.data[9]
data[10] => scfifo_ls31:auto_generated.data[10]
data[11] => scfifo_ls31:auto_generated.data[11]
data[12] => scfifo_ls31:auto_generated.data[12]
data[13] => scfifo_ls31:auto_generated.data[13]
data[14] => scfifo_ls31:auto_generated.data[14]
data[15] => scfifo_ls31:auto_generated.data[15]
data[16] => scfifo_ls31:auto_generated.data[16]
data[17] => scfifo_ls31:auto_generated.data[17]
data[18] => scfifo_ls31:auto_generated.data[18]
data[19] => scfifo_ls31:auto_generated.data[19]
data[20] => scfifo_ls31:auto_generated.data[20]
data[21] => scfifo_ls31:auto_generated.data[21]
data[22] => scfifo_ls31:auto_generated.data[22]
data[23] => scfifo_ls31:auto_generated.data[23]
data[24] => scfifo_ls31:auto_generated.data[24]
data[25] => scfifo_ls31:auto_generated.data[25]
data[26] => scfifo_ls31:auto_generated.data[26]
data[27] => scfifo_ls31:auto_generated.data[27]
data[28] => scfifo_ls31:auto_generated.data[28]
data[29] => scfifo_ls31:auto_generated.data[29]
data[30] => scfifo_ls31:auto_generated.data[30]
data[31] => scfifo_ls31:auto_generated.data[31]
data[32] => scfifo_ls31:auto_generated.data[32]
data[33] => scfifo_ls31:auto_generated.data[33]
data[34] => scfifo_ls31:auto_generated.data[34]
data[35] => scfifo_ls31:auto_generated.data[35]
data[36] => scfifo_ls31:auto_generated.data[36]
data[37] => scfifo_ls31:auto_generated.data[37]
data[38] => scfifo_ls31:auto_generated.data[38]
data[39] => scfifo_ls31:auto_generated.data[39]
data[40] => scfifo_ls31:auto_generated.data[40]
data[41] => scfifo_ls31:auto_generated.data[41]
data[42] => scfifo_ls31:auto_generated.data[42]
data[43] => scfifo_ls31:auto_generated.data[43]
data[44] => scfifo_ls31:auto_generated.data[44]
data[45] => scfifo_ls31:auto_generated.data[45]
data[46] => scfifo_ls31:auto_generated.data[46]
data[47] => scfifo_ls31:auto_generated.data[47]
data[48] => scfifo_ls31:auto_generated.data[48]
data[49] => scfifo_ls31:auto_generated.data[49]
data[50] => scfifo_ls31:auto_generated.data[50]
data[51] => scfifo_ls31:auto_generated.data[51]
data[52] => scfifo_ls31:auto_generated.data[52]
data[53] => scfifo_ls31:auto_generated.data[53]
data[54] => scfifo_ls31:auto_generated.data[54]
data[55] => scfifo_ls31:auto_generated.data[55]
data[56] => scfifo_ls31:auto_generated.data[56]
data[57] => scfifo_ls31:auto_generated.data[57]
data[58] => scfifo_ls31:auto_generated.data[58]
data[59] => scfifo_ls31:auto_generated.data[59]
data[60] => scfifo_ls31:auto_generated.data[60]
data[61] => scfifo_ls31:auto_generated.data[61]
data[62] => scfifo_ls31:auto_generated.data[62]
data[63] => scfifo_ls31:auto_generated.data[63]
data[64] => scfifo_ls31:auto_generated.data[64]
data[65] => scfifo_ls31:auto_generated.data[65]
data[66] => scfifo_ls31:auto_generated.data[66]
data[67] => scfifo_ls31:auto_generated.data[67]
data[68] => scfifo_ls31:auto_generated.data[68]
data[69] => scfifo_ls31:auto_generated.data[69]
data[70] => scfifo_ls31:auto_generated.data[70]
data[71] => scfifo_ls31:auto_generated.data[71]
q[0] <= scfifo_ls31:auto_generated.q[0]
q[1] <= scfifo_ls31:auto_generated.q[1]
q[2] <= scfifo_ls31:auto_generated.q[2]
q[3] <= scfifo_ls31:auto_generated.q[3]
q[4] <= scfifo_ls31:auto_generated.q[4]
q[5] <= scfifo_ls31:auto_generated.q[5]
q[6] <= scfifo_ls31:auto_generated.q[6]
q[7] <= scfifo_ls31:auto_generated.q[7]
q[8] <= scfifo_ls31:auto_generated.q[8]
q[9] <= scfifo_ls31:auto_generated.q[9]
q[10] <= scfifo_ls31:auto_generated.q[10]
q[11] <= scfifo_ls31:auto_generated.q[11]
q[12] <= scfifo_ls31:auto_generated.q[12]
q[13] <= scfifo_ls31:auto_generated.q[13]
q[14] <= scfifo_ls31:auto_generated.q[14]
q[15] <= scfifo_ls31:auto_generated.q[15]
q[16] <= scfifo_ls31:auto_generated.q[16]
q[17] <= scfifo_ls31:auto_generated.q[17]
q[18] <= scfifo_ls31:auto_generated.q[18]
q[19] <= scfifo_ls31:auto_generated.q[19]
q[20] <= scfifo_ls31:auto_generated.q[20]
q[21] <= scfifo_ls31:auto_generated.q[21]
q[22] <= scfifo_ls31:auto_generated.q[22]
q[23] <= scfifo_ls31:auto_generated.q[23]
q[24] <= scfifo_ls31:auto_generated.q[24]
q[25] <= scfifo_ls31:auto_generated.q[25]
q[26] <= scfifo_ls31:auto_generated.q[26]
q[27] <= scfifo_ls31:auto_generated.q[27]
q[28] <= scfifo_ls31:auto_generated.q[28]
q[29] <= scfifo_ls31:auto_generated.q[29]
q[30] <= scfifo_ls31:auto_generated.q[30]
q[31] <= scfifo_ls31:auto_generated.q[31]
q[32] <= scfifo_ls31:auto_generated.q[32]
q[33] <= scfifo_ls31:auto_generated.q[33]
q[34] <= scfifo_ls31:auto_generated.q[34]
q[35] <= scfifo_ls31:auto_generated.q[35]
q[36] <= scfifo_ls31:auto_generated.q[36]
q[37] <= scfifo_ls31:auto_generated.q[37]
q[38] <= scfifo_ls31:auto_generated.q[38]
q[39] <= scfifo_ls31:auto_generated.q[39]
q[40] <= scfifo_ls31:auto_generated.q[40]
q[41] <= scfifo_ls31:auto_generated.q[41]
q[42] <= scfifo_ls31:auto_generated.q[42]
q[43] <= scfifo_ls31:auto_generated.q[43]
q[44] <= scfifo_ls31:auto_generated.q[44]
q[45] <= scfifo_ls31:auto_generated.q[45]
q[46] <= scfifo_ls31:auto_generated.q[46]
q[47] <= scfifo_ls31:auto_generated.q[47]
q[48] <= scfifo_ls31:auto_generated.q[48]
q[49] <= scfifo_ls31:auto_generated.q[49]
q[50] <= scfifo_ls31:auto_generated.q[50]
q[51] <= scfifo_ls31:auto_generated.q[51]
q[52] <= scfifo_ls31:auto_generated.q[52]
q[53] <= scfifo_ls31:auto_generated.q[53]
q[54] <= scfifo_ls31:auto_generated.q[54]
q[55] <= scfifo_ls31:auto_generated.q[55]
q[56] <= scfifo_ls31:auto_generated.q[56]
q[57] <= scfifo_ls31:auto_generated.q[57]
q[58] <= scfifo_ls31:auto_generated.q[58]
q[59] <= scfifo_ls31:auto_generated.q[59]
q[60] <= scfifo_ls31:auto_generated.q[60]
q[61] <= scfifo_ls31:auto_generated.q[61]
q[62] <= scfifo_ls31:auto_generated.q[62]
q[63] <= scfifo_ls31:auto_generated.q[63]
q[64] <= scfifo_ls31:auto_generated.q[64]
q[65] <= scfifo_ls31:auto_generated.q[65]
q[66] <= scfifo_ls31:auto_generated.q[66]
q[67] <= scfifo_ls31:auto_generated.q[67]
q[68] <= scfifo_ls31:auto_generated.q[68]
q[69] <= scfifo_ls31:auto_generated.q[69]
q[70] <= scfifo_ls31:auto_generated.q[70]
q[71] <= scfifo_ls31:auto_generated.q[71]
wrreq => scfifo_ls31:auto_generated.wrreq
rdreq => scfifo_ls31:auto_generated.rdreq
clock => scfifo_ls31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_ls31:auto_generated.sclr
empty <= scfifo_ls31:auto_generated.empty
full <= scfifo_ls31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_ls31:auto_generated.usedw[0]
usedw[1] <= scfifo_ls31:auto_generated.usedw[1]
usedw[2] <= scfifo_ls31:auto_generated.usedw[2]


|np_core|out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated
clock => a_dpfifo_8k31:dpfifo.clock
data[0] => a_dpfifo_8k31:dpfifo.data[0]
data[1] => a_dpfifo_8k31:dpfifo.data[1]
data[2] => a_dpfifo_8k31:dpfifo.data[2]
data[3] => a_dpfifo_8k31:dpfifo.data[3]
data[4] => a_dpfifo_8k31:dpfifo.data[4]
data[5] => a_dpfifo_8k31:dpfifo.data[5]
data[6] => a_dpfifo_8k31:dpfifo.data[6]
data[7] => a_dpfifo_8k31:dpfifo.data[7]
data[8] => a_dpfifo_8k31:dpfifo.data[8]
data[9] => a_dpfifo_8k31:dpfifo.data[9]
data[10] => a_dpfifo_8k31:dpfifo.data[10]
data[11] => a_dpfifo_8k31:dpfifo.data[11]
data[12] => a_dpfifo_8k31:dpfifo.data[12]
data[13] => a_dpfifo_8k31:dpfifo.data[13]
data[14] => a_dpfifo_8k31:dpfifo.data[14]
data[15] => a_dpfifo_8k31:dpfifo.data[15]
data[16] => a_dpfifo_8k31:dpfifo.data[16]
data[17] => a_dpfifo_8k31:dpfifo.data[17]
data[18] => a_dpfifo_8k31:dpfifo.data[18]
data[19] => a_dpfifo_8k31:dpfifo.data[19]
data[20] => a_dpfifo_8k31:dpfifo.data[20]
data[21] => a_dpfifo_8k31:dpfifo.data[21]
data[22] => a_dpfifo_8k31:dpfifo.data[22]
data[23] => a_dpfifo_8k31:dpfifo.data[23]
data[24] => a_dpfifo_8k31:dpfifo.data[24]
data[25] => a_dpfifo_8k31:dpfifo.data[25]
data[26] => a_dpfifo_8k31:dpfifo.data[26]
data[27] => a_dpfifo_8k31:dpfifo.data[27]
data[28] => a_dpfifo_8k31:dpfifo.data[28]
data[29] => a_dpfifo_8k31:dpfifo.data[29]
data[30] => a_dpfifo_8k31:dpfifo.data[30]
data[31] => a_dpfifo_8k31:dpfifo.data[31]
data[32] => a_dpfifo_8k31:dpfifo.data[32]
data[33] => a_dpfifo_8k31:dpfifo.data[33]
data[34] => a_dpfifo_8k31:dpfifo.data[34]
data[35] => a_dpfifo_8k31:dpfifo.data[35]
data[36] => a_dpfifo_8k31:dpfifo.data[36]
data[37] => a_dpfifo_8k31:dpfifo.data[37]
data[38] => a_dpfifo_8k31:dpfifo.data[38]
data[39] => a_dpfifo_8k31:dpfifo.data[39]
data[40] => a_dpfifo_8k31:dpfifo.data[40]
data[41] => a_dpfifo_8k31:dpfifo.data[41]
data[42] => a_dpfifo_8k31:dpfifo.data[42]
data[43] => a_dpfifo_8k31:dpfifo.data[43]
data[44] => a_dpfifo_8k31:dpfifo.data[44]
data[45] => a_dpfifo_8k31:dpfifo.data[45]
data[46] => a_dpfifo_8k31:dpfifo.data[46]
data[47] => a_dpfifo_8k31:dpfifo.data[47]
data[48] => a_dpfifo_8k31:dpfifo.data[48]
data[49] => a_dpfifo_8k31:dpfifo.data[49]
data[50] => a_dpfifo_8k31:dpfifo.data[50]
data[51] => a_dpfifo_8k31:dpfifo.data[51]
data[52] => a_dpfifo_8k31:dpfifo.data[52]
data[53] => a_dpfifo_8k31:dpfifo.data[53]
data[54] => a_dpfifo_8k31:dpfifo.data[54]
data[55] => a_dpfifo_8k31:dpfifo.data[55]
data[56] => a_dpfifo_8k31:dpfifo.data[56]
data[57] => a_dpfifo_8k31:dpfifo.data[57]
data[58] => a_dpfifo_8k31:dpfifo.data[58]
data[59] => a_dpfifo_8k31:dpfifo.data[59]
data[60] => a_dpfifo_8k31:dpfifo.data[60]
data[61] => a_dpfifo_8k31:dpfifo.data[61]
data[62] => a_dpfifo_8k31:dpfifo.data[62]
data[63] => a_dpfifo_8k31:dpfifo.data[63]
data[64] => a_dpfifo_8k31:dpfifo.data[64]
data[65] => a_dpfifo_8k31:dpfifo.data[65]
data[66] => a_dpfifo_8k31:dpfifo.data[66]
data[67] => a_dpfifo_8k31:dpfifo.data[67]
data[68] => a_dpfifo_8k31:dpfifo.data[68]
data[69] => a_dpfifo_8k31:dpfifo.data[69]
data[70] => a_dpfifo_8k31:dpfifo.data[70]
data[71] => a_dpfifo_8k31:dpfifo.data[71]
empty <= a_dpfifo_8k31:dpfifo.empty
full <= a_dpfifo_8k31:dpfifo.full
q[0] <= a_dpfifo_8k31:dpfifo.q[0]
q[1] <= a_dpfifo_8k31:dpfifo.q[1]
q[2] <= a_dpfifo_8k31:dpfifo.q[2]
q[3] <= a_dpfifo_8k31:dpfifo.q[3]
q[4] <= a_dpfifo_8k31:dpfifo.q[4]
q[5] <= a_dpfifo_8k31:dpfifo.q[5]
q[6] <= a_dpfifo_8k31:dpfifo.q[6]
q[7] <= a_dpfifo_8k31:dpfifo.q[7]
q[8] <= a_dpfifo_8k31:dpfifo.q[8]
q[9] <= a_dpfifo_8k31:dpfifo.q[9]
q[10] <= a_dpfifo_8k31:dpfifo.q[10]
q[11] <= a_dpfifo_8k31:dpfifo.q[11]
q[12] <= a_dpfifo_8k31:dpfifo.q[12]
q[13] <= a_dpfifo_8k31:dpfifo.q[13]
q[14] <= a_dpfifo_8k31:dpfifo.q[14]
q[15] <= a_dpfifo_8k31:dpfifo.q[15]
q[16] <= a_dpfifo_8k31:dpfifo.q[16]
q[17] <= a_dpfifo_8k31:dpfifo.q[17]
q[18] <= a_dpfifo_8k31:dpfifo.q[18]
q[19] <= a_dpfifo_8k31:dpfifo.q[19]
q[20] <= a_dpfifo_8k31:dpfifo.q[20]
q[21] <= a_dpfifo_8k31:dpfifo.q[21]
q[22] <= a_dpfifo_8k31:dpfifo.q[22]
q[23] <= a_dpfifo_8k31:dpfifo.q[23]
q[24] <= a_dpfifo_8k31:dpfifo.q[24]
q[25] <= a_dpfifo_8k31:dpfifo.q[25]
q[26] <= a_dpfifo_8k31:dpfifo.q[26]
q[27] <= a_dpfifo_8k31:dpfifo.q[27]
q[28] <= a_dpfifo_8k31:dpfifo.q[28]
q[29] <= a_dpfifo_8k31:dpfifo.q[29]
q[30] <= a_dpfifo_8k31:dpfifo.q[30]
q[31] <= a_dpfifo_8k31:dpfifo.q[31]
q[32] <= a_dpfifo_8k31:dpfifo.q[32]
q[33] <= a_dpfifo_8k31:dpfifo.q[33]
q[34] <= a_dpfifo_8k31:dpfifo.q[34]
q[35] <= a_dpfifo_8k31:dpfifo.q[35]
q[36] <= a_dpfifo_8k31:dpfifo.q[36]
q[37] <= a_dpfifo_8k31:dpfifo.q[37]
q[38] <= a_dpfifo_8k31:dpfifo.q[38]
q[39] <= a_dpfifo_8k31:dpfifo.q[39]
q[40] <= a_dpfifo_8k31:dpfifo.q[40]
q[41] <= a_dpfifo_8k31:dpfifo.q[41]
q[42] <= a_dpfifo_8k31:dpfifo.q[42]
q[43] <= a_dpfifo_8k31:dpfifo.q[43]
q[44] <= a_dpfifo_8k31:dpfifo.q[44]
q[45] <= a_dpfifo_8k31:dpfifo.q[45]
q[46] <= a_dpfifo_8k31:dpfifo.q[46]
q[47] <= a_dpfifo_8k31:dpfifo.q[47]
q[48] <= a_dpfifo_8k31:dpfifo.q[48]
q[49] <= a_dpfifo_8k31:dpfifo.q[49]
q[50] <= a_dpfifo_8k31:dpfifo.q[50]
q[51] <= a_dpfifo_8k31:dpfifo.q[51]
q[52] <= a_dpfifo_8k31:dpfifo.q[52]
q[53] <= a_dpfifo_8k31:dpfifo.q[53]
q[54] <= a_dpfifo_8k31:dpfifo.q[54]
q[55] <= a_dpfifo_8k31:dpfifo.q[55]
q[56] <= a_dpfifo_8k31:dpfifo.q[56]
q[57] <= a_dpfifo_8k31:dpfifo.q[57]
q[58] <= a_dpfifo_8k31:dpfifo.q[58]
q[59] <= a_dpfifo_8k31:dpfifo.q[59]
q[60] <= a_dpfifo_8k31:dpfifo.q[60]
q[61] <= a_dpfifo_8k31:dpfifo.q[61]
q[62] <= a_dpfifo_8k31:dpfifo.q[62]
q[63] <= a_dpfifo_8k31:dpfifo.q[63]
q[64] <= a_dpfifo_8k31:dpfifo.q[64]
q[65] <= a_dpfifo_8k31:dpfifo.q[65]
q[66] <= a_dpfifo_8k31:dpfifo.q[66]
q[67] <= a_dpfifo_8k31:dpfifo.q[67]
q[68] <= a_dpfifo_8k31:dpfifo.q[68]
q[69] <= a_dpfifo_8k31:dpfifo.q[69]
q[70] <= a_dpfifo_8k31:dpfifo.q[70]
q[71] <= a_dpfifo_8k31:dpfifo.q[71]
rdreq => a_dpfifo_8k31:dpfifo.rreq
sclr => a_dpfifo_8k31:dpfifo.sclr
usedw[0] <= a_dpfifo_8k31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8k31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8k31:dpfifo.usedw[2]
wrreq => a_dpfifo_8k31:dpfifo.wreq


|np_core|out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo
clock => a_fefifo_m4f:fifo_state.clock
clock => dpram_t111:FIFOram.inclock
clock => dpram_t111:FIFOram.outclock
clock => cntr_rkb:rd_ptr_count.clock
clock => cntr_rkb:wr_ptr.clock
data[0] => dpram_t111:FIFOram.data[0]
data[1] => dpram_t111:FIFOram.data[1]
data[2] => dpram_t111:FIFOram.data[2]
data[3] => dpram_t111:FIFOram.data[3]
data[4] => dpram_t111:FIFOram.data[4]
data[5] => dpram_t111:FIFOram.data[5]
data[6] => dpram_t111:FIFOram.data[6]
data[7] => dpram_t111:FIFOram.data[7]
data[8] => dpram_t111:FIFOram.data[8]
data[9] => dpram_t111:FIFOram.data[9]
data[10] => dpram_t111:FIFOram.data[10]
data[11] => dpram_t111:FIFOram.data[11]
data[12] => dpram_t111:FIFOram.data[12]
data[13] => dpram_t111:FIFOram.data[13]
data[14] => dpram_t111:FIFOram.data[14]
data[15] => dpram_t111:FIFOram.data[15]
data[16] => dpram_t111:FIFOram.data[16]
data[17] => dpram_t111:FIFOram.data[17]
data[18] => dpram_t111:FIFOram.data[18]
data[19] => dpram_t111:FIFOram.data[19]
data[20] => dpram_t111:FIFOram.data[20]
data[21] => dpram_t111:FIFOram.data[21]
data[22] => dpram_t111:FIFOram.data[22]
data[23] => dpram_t111:FIFOram.data[23]
data[24] => dpram_t111:FIFOram.data[24]
data[25] => dpram_t111:FIFOram.data[25]
data[26] => dpram_t111:FIFOram.data[26]
data[27] => dpram_t111:FIFOram.data[27]
data[28] => dpram_t111:FIFOram.data[28]
data[29] => dpram_t111:FIFOram.data[29]
data[30] => dpram_t111:FIFOram.data[30]
data[31] => dpram_t111:FIFOram.data[31]
data[32] => dpram_t111:FIFOram.data[32]
data[33] => dpram_t111:FIFOram.data[33]
data[34] => dpram_t111:FIFOram.data[34]
data[35] => dpram_t111:FIFOram.data[35]
data[36] => dpram_t111:FIFOram.data[36]
data[37] => dpram_t111:FIFOram.data[37]
data[38] => dpram_t111:FIFOram.data[38]
data[39] => dpram_t111:FIFOram.data[39]
data[40] => dpram_t111:FIFOram.data[40]
data[41] => dpram_t111:FIFOram.data[41]
data[42] => dpram_t111:FIFOram.data[42]
data[43] => dpram_t111:FIFOram.data[43]
data[44] => dpram_t111:FIFOram.data[44]
data[45] => dpram_t111:FIFOram.data[45]
data[46] => dpram_t111:FIFOram.data[46]
data[47] => dpram_t111:FIFOram.data[47]
data[48] => dpram_t111:FIFOram.data[48]
data[49] => dpram_t111:FIFOram.data[49]
data[50] => dpram_t111:FIFOram.data[50]
data[51] => dpram_t111:FIFOram.data[51]
data[52] => dpram_t111:FIFOram.data[52]
data[53] => dpram_t111:FIFOram.data[53]
data[54] => dpram_t111:FIFOram.data[54]
data[55] => dpram_t111:FIFOram.data[55]
data[56] => dpram_t111:FIFOram.data[56]
data[57] => dpram_t111:FIFOram.data[57]
data[58] => dpram_t111:FIFOram.data[58]
data[59] => dpram_t111:FIFOram.data[59]
data[60] => dpram_t111:FIFOram.data[60]
data[61] => dpram_t111:FIFOram.data[61]
data[62] => dpram_t111:FIFOram.data[62]
data[63] => dpram_t111:FIFOram.data[63]
data[64] => dpram_t111:FIFOram.data[64]
data[65] => dpram_t111:FIFOram.data[65]
data[66] => dpram_t111:FIFOram.data[66]
data[67] => dpram_t111:FIFOram.data[67]
data[68] => dpram_t111:FIFOram.data[68]
data[69] => dpram_t111:FIFOram.data[69]
data[70] => dpram_t111:FIFOram.data[70]
data[71] => dpram_t111:FIFOram.data[71]
empty <= a_fefifo_m4f:fifo_state.empty
full <= a_fefifo_m4f:fifo_state.full
q[0] <= dpram_t111:FIFOram.q[0]
q[1] <= dpram_t111:FIFOram.q[1]
q[2] <= dpram_t111:FIFOram.q[2]
q[3] <= dpram_t111:FIFOram.q[3]
q[4] <= dpram_t111:FIFOram.q[4]
q[5] <= dpram_t111:FIFOram.q[5]
q[6] <= dpram_t111:FIFOram.q[6]
q[7] <= dpram_t111:FIFOram.q[7]
q[8] <= dpram_t111:FIFOram.q[8]
q[9] <= dpram_t111:FIFOram.q[9]
q[10] <= dpram_t111:FIFOram.q[10]
q[11] <= dpram_t111:FIFOram.q[11]
q[12] <= dpram_t111:FIFOram.q[12]
q[13] <= dpram_t111:FIFOram.q[13]
q[14] <= dpram_t111:FIFOram.q[14]
q[15] <= dpram_t111:FIFOram.q[15]
q[16] <= dpram_t111:FIFOram.q[16]
q[17] <= dpram_t111:FIFOram.q[17]
q[18] <= dpram_t111:FIFOram.q[18]
q[19] <= dpram_t111:FIFOram.q[19]
q[20] <= dpram_t111:FIFOram.q[20]
q[21] <= dpram_t111:FIFOram.q[21]
q[22] <= dpram_t111:FIFOram.q[22]
q[23] <= dpram_t111:FIFOram.q[23]
q[24] <= dpram_t111:FIFOram.q[24]
q[25] <= dpram_t111:FIFOram.q[25]
q[26] <= dpram_t111:FIFOram.q[26]
q[27] <= dpram_t111:FIFOram.q[27]
q[28] <= dpram_t111:FIFOram.q[28]
q[29] <= dpram_t111:FIFOram.q[29]
q[30] <= dpram_t111:FIFOram.q[30]
q[31] <= dpram_t111:FIFOram.q[31]
q[32] <= dpram_t111:FIFOram.q[32]
q[33] <= dpram_t111:FIFOram.q[33]
q[34] <= dpram_t111:FIFOram.q[34]
q[35] <= dpram_t111:FIFOram.q[35]
q[36] <= dpram_t111:FIFOram.q[36]
q[37] <= dpram_t111:FIFOram.q[37]
q[38] <= dpram_t111:FIFOram.q[38]
q[39] <= dpram_t111:FIFOram.q[39]
q[40] <= dpram_t111:FIFOram.q[40]
q[41] <= dpram_t111:FIFOram.q[41]
q[42] <= dpram_t111:FIFOram.q[42]
q[43] <= dpram_t111:FIFOram.q[43]
q[44] <= dpram_t111:FIFOram.q[44]
q[45] <= dpram_t111:FIFOram.q[45]
q[46] <= dpram_t111:FIFOram.q[46]
q[47] <= dpram_t111:FIFOram.q[47]
q[48] <= dpram_t111:FIFOram.q[48]
q[49] <= dpram_t111:FIFOram.q[49]
q[50] <= dpram_t111:FIFOram.q[50]
q[51] <= dpram_t111:FIFOram.q[51]
q[52] <= dpram_t111:FIFOram.q[52]
q[53] <= dpram_t111:FIFOram.q[53]
q[54] <= dpram_t111:FIFOram.q[54]
q[55] <= dpram_t111:FIFOram.q[55]
q[56] <= dpram_t111:FIFOram.q[56]
q[57] <= dpram_t111:FIFOram.q[57]
q[58] <= dpram_t111:FIFOram.q[58]
q[59] <= dpram_t111:FIFOram.q[59]
q[60] <= dpram_t111:FIFOram.q[60]
q[61] <= dpram_t111:FIFOram.q[61]
q[62] <= dpram_t111:FIFOram.q[62]
q[63] <= dpram_t111:FIFOram.q[63]
q[64] <= dpram_t111:FIFOram.q[64]
q[65] <= dpram_t111:FIFOram.q[65]
q[66] <= dpram_t111:FIFOram.q[66]
q[67] <= dpram_t111:FIFOram.q[67]
q[68] <= dpram_t111:FIFOram.q[68]
q[69] <= dpram_t111:FIFOram.q[69]
q[70] <= dpram_t111:FIFOram.q[70]
q[71] <= dpram_t111:FIFOram.q[71]
rreq => a_fefifo_m4f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_m4f:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_rkb:rd_ptr_count.sclr
sclr => cntr_rkb:wr_ptr.sclr
usedw[0] <= a_fefifo_m4f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_m4f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_m4f:fifo_state.usedw_out[2]
wreq => a_fefifo_m4f:fifo_state.wreq
wreq => valid_wreq.IN0


|np_core|out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|a_fefifo_m4f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_7l7:count_usedw.aclr
clock => cntr_7l7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_7l7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|np_core|out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|a_fefifo_m4f:fifo_state|cntr_7l7:count_usedw
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|np_core|out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|dpram_t111:FIFOram
data[0] => altsyncram_v0k1:altsyncram1.data_a[0]
data[1] => altsyncram_v0k1:altsyncram1.data_a[1]
data[2] => altsyncram_v0k1:altsyncram1.data_a[2]
data[3] => altsyncram_v0k1:altsyncram1.data_a[3]
data[4] => altsyncram_v0k1:altsyncram1.data_a[4]
data[5] => altsyncram_v0k1:altsyncram1.data_a[5]
data[6] => altsyncram_v0k1:altsyncram1.data_a[6]
data[7] => altsyncram_v0k1:altsyncram1.data_a[7]
data[8] => altsyncram_v0k1:altsyncram1.data_a[8]
data[9] => altsyncram_v0k1:altsyncram1.data_a[9]
data[10] => altsyncram_v0k1:altsyncram1.data_a[10]
data[11] => altsyncram_v0k1:altsyncram1.data_a[11]
data[12] => altsyncram_v0k1:altsyncram1.data_a[12]
data[13] => altsyncram_v0k1:altsyncram1.data_a[13]
data[14] => altsyncram_v0k1:altsyncram1.data_a[14]
data[15] => altsyncram_v0k1:altsyncram1.data_a[15]
data[16] => altsyncram_v0k1:altsyncram1.data_a[16]
data[17] => altsyncram_v0k1:altsyncram1.data_a[17]
data[18] => altsyncram_v0k1:altsyncram1.data_a[18]
data[19] => altsyncram_v0k1:altsyncram1.data_a[19]
data[20] => altsyncram_v0k1:altsyncram1.data_a[20]
data[21] => altsyncram_v0k1:altsyncram1.data_a[21]
data[22] => altsyncram_v0k1:altsyncram1.data_a[22]
data[23] => altsyncram_v0k1:altsyncram1.data_a[23]
data[24] => altsyncram_v0k1:altsyncram1.data_a[24]
data[25] => altsyncram_v0k1:altsyncram1.data_a[25]
data[26] => altsyncram_v0k1:altsyncram1.data_a[26]
data[27] => altsyncram_v0k1:altsyncram1.data_a[27]
data[28] => altsyncram_v0k1:altsyncram1.data_a[28]
data[29] => altsyncram_v0k1:altsyncram1.data_a[29]
data[30] => altsyncram_v0k1:altsyncram1.data_a[30]
data[31] => altsyncram_v0k1:altsyncram1.data_a[31]
data[32] => altsyncram_v0k1:altsyncram1.data_a[32]
data[33] => altsyncram_v0k1:altsyncram1.data_a[33]
data[34] => altsyncram_v0k1:altsyncram1.data_a[34]
data[35] => altsyncram_v0k1:altsyncram1.data_a[35]
data[36] => altsyncram_v0k1:altsyncram1.data_a[36]
data[37] => altsyncram_v0k1:altsyncram1.data_a[37]
data[38] => altsyncram_v0k1:altsyncram1.data_a[38]
data[39] => altsyncram_v0k1:altsyncram1.data_a[39]
data[40] => altsyncram_v0k1:altsyncram1.data_a[40]
data[41] => altsyncram_v0k1:altsyncram1.data_a[41]
data[42] => altsyncram_v0k1:altsyncram1.data_a[42]
data[43] => altsyncram_v0k1:altsyncram1.data_a[43]
data[44] => altsyncram_v0k1:altsyncram1.data_a[44]
data[45] => altsyncram_v0k1:altsyncram1.data_a[45]
data[46] => altsyncram_v0k1:altsyncram1.data_a[46]
data[47] => altsyncram_v0k1:altsyncram1.data_a[47]
data[48] => altsyncram_v0k1:altsyncram1.data_a[48]
data[49] => altsyncram_v0k1:altsyncram1.data_a[49]
data[50] => altsyncram_v0k1:altsyncram1.data_a[50]
data[51] => altsyncram_v0k1:altsyncram1.data_a[51]
data[52] => altsyncram_v0k1:altsyncram1.data_a[52]
data[53] => altsyncram_v0k1:altsyncram1.data_a[53]
data[54] => altsyncram_v0k1:altsyncram1.data_a[54]
data[55] => altsyncram_v0k1:altsyncram1.data_a[55]
data[56] => altsyncram_v0k1:altsyncram1.data_a[56]
data[57] => altsyncram_v0k1:altsyncram1.data_a[57]
data[58] => altsyncram_v0k1:altsyncram1.data_a[58]
data[59] => altsyncram_v0k1:altsyncram1.data_a[59]
data[60] => altsyncram_v0k1:altsyncram1.data_a[60]
data[61] => altsyncram_v0k1:altsyncram1.data_a[61]
data[62] => altsyncram_v0k1:altsyncram1.data_a[62]
data[63] => altsyncram_v0k1:altsyncram1.data_a[63]
data[64] => altsyncram_v0k1:altsyncram1.data_a[64]
data[65] => altsyncram_v0k1:altsyncram1.data_a[65]
data[66] => altsyncram_v0k1:altsyncram1.data_a[66]
data[67] => altsyncram_v0k1:altsyncram1.data_a[67]
data[68] => altsyncram_v0k1:altsyncram1.data_a[68]
data[69] => altsyncram_v0k1:altsyncram1.data_a[69]
data[70] => altsyncram_v0k1:altsyncram1.data_a[70]
data[71] => altsyncram_v0k1:altsyncram1.data_a[71]
inclock => altsyncram_v0k1:altsyncram1.clock0
outclock => altsyncram_v0k1:altsyncram1.clock1
outclocken => altsyncram_v0k1:altsyncram1.clocken1
q[0] <= altsyncram_v0k1:altsyncram1.q_b[0]
q[1] <= altsyncram_v0k1:altsyncram1.q_b[1]
q[2] <= altsyncram_v0k1:altsyncram1.q_b[2]
q[3] <= altsyncram_v0k1:altsyncram1.q_b[3]
q[4] <= altsyncram_v0k1:altsyncram1.q_b[4]
q[5] <= altsyncram_v0k1:altsyncram1.q_b[5]
q[6] <= altsyncram_v0k1:altsyncram1.q_b[6]
q[7] <= altsyncram_v0k1:altsyncram1.q_b[7]
q[8] <= altsyncram_v0k1:altsyncram1.q_b[8]
q[9] <= altsyncram_v0k1:altsyncram1.q_b[9]
q[10] <= altsyncram_v0k1:altsyncram1.q_b[10]
q[11] <= altsyncram_v0k1:altsyncram1.q_b[11]
q[12] <= altsyncram_v0k1:altsyncram1.q_b[12]
q[13] <= altsyncram_v0k1:altsyncram1.q_b[13]
q[14] <= altsyncram_v0k1:altsyncram1.q_b[14]
q[15] <= altsyncram_v0k1:altsyncram1.q_b[15]
q[16] <= altsyncram_v0k1:altsyncram1.q_b[16]
q[17] <= altsyncram_v0k1:altsyncram1.q_b[17]
q[18] <= altsyncram_v0k1:altsyncram1.q_b[18]
q[19] <= altsyncram_v0k1:altsyncram1.q_b[19]
q[20] <= altsyncram_v0k1:altsyncram1.q_b[20]
q[21] <= altsyncram_v0k1:altsyncram1.q_b[21]
q[22] <= altsyncram_v0k1:altsyncram1.q_b[22]
q[23] <= altsyncram_v0k1:altsyncram1.q_b[23]
q[24] <= altsyncram_v0k1:altsyncram1.q_b[24]
q[25] <= altsyncram_v0k1:altsyncram1.q_b[25]
q[26] <= altsyncram_v0k1:altsyncram1.q_b[26]
q[27] <= altsyncram_v0k1:altsyncram1.q_b[27]
q[28] <= altsyncram_v0k1:altsyncram1.q_b[28]
q[29] <= altsyncram_v0k1:altsyncram1.q_b[29]
q[30] <= altsyncram_v0k1:altsyncram1.q_b[30]
q[31] <= altsyncram_v0k1:altsyncram1.q_b[31]
q[32] <= altsyncram_v0k1:altsyncram1.q_b[32]
q[33] <= altsyncram_v0k1:altsyncram1.q_b[33]
q[34] <= altsyncram_v0k1:altsyncram1.q_b[34]
q[35] <= altsyncram_v0k1:altsyncram1.q_b[35]
q[36] <= altsyncram_v0k1:altsyncram1.q_b[36]
q[37] <= altsyncram_v0k1:altsyncram1.q_b[37]
q[38] <= altsyncram_v0k1:altsyncram1.q_b[38]
q[39] <= altsyncram_v0k1:altsyncram1.q_b[39]
q[40] <= altsyncram_v0k1:altsyncram1.q_b[40]
q[41] <= altsyncram_v0k1:altsyncram1.q_b[41]
q[42] <= altsyncram_v0k1:altsyncram1.q_b[42]
q[43] <= altsyncram_v0k1:altsyncram1.q_b[43]
q[44] <= altsyncram_v0k1:altsyncram1.q_b[44]
q[45] <= altsyncram_v0k1:altsyncram1.q_b[45]
q[46] <= altsyncram_v0k1:altsyncram1.q_b[46]
q[47] <= altsyncram_v0k1:altsyncram1.q_b[47]
q[48] <= altsyncram_v0k1:altsyncram1.q_b[48]
q[49] <= altsyncram_v0k1:altsyncram1.q_b[49]
q[50] <= altsyncram_v0k1:altsyncram1.q_b[50]
q[51] <= altsyncram_v0k1:altsyncram1.q_b[51]
q[52] <= altsyncram_v0k1:altsyncram1.q_b[52]
q[53] <= altsyncram_v0k1:altsyncram1.q_b[53]
q[54] <= altsyncram_v0k1:altsyncram1.q_b[54]
q[55] <= altsyncram_v0k1:altsyncram1.q_b[55]
q[56] <= altsyncram_v0k1:altsyncram1.q_b[56]
q[57] <= altsyncram_v0k1:altsyncram1.q_b[57]
q[58] <= altsyncram_v0k1:altsyncram1.q_b[58]
q[59] <= altsyncram_v0k1:altsyncram1.q_b[59]
q[60] <= altsyncram_v0k1:altsyncram1.q_b[60]
q[61] <= altsyncram_v0k1:altsyncram1.q_b[61]
q[62] <= altsyncram_v0k1:altsyncram1.q_b[62]
q[63] <= altsyncram_v0k1:altsyncram1.q_b[63]
q[64] <= altsyncram_v0k1:altsyncram1.q_b[64]
q[65] <= altsyncram_v0k1:altsyncram1.q_b[65]
q[66] <= altsyncram_v0k1:altsyncram1.q_b[66]
q[67] <= altsyncram_v0k1:altsyncram1.q_b[67]
q[68] <= altsyncram_v0k1:altsyncram1.q_b[68]
q[69] <= altsyncram_v0k1:altsyncram1.q_b[69]
q[70] <= altsyncram_v0k1:altsyncram1.q_b[70]
q[71] <= altsyncram_v0k1:altsyncram1.q_b[71]
rdaddress[0] => altsyncram_v0k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_v0k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_v0k1:altsyncram1.address_b[2]
wraddress[0] => altsyncram_v0k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_v0k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_v0k1:altsyncram1.address_a[2]
wren => altsyncram_v0k1:altsyncram1.wren_a


|np_core|out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|dpram_t111:FIFOram|altsyncram_v0k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[0] => ram_block2a32.PORTAADDR
address_a[0] => ram_block2a33.PORTAADDR
address_a[0] => ram_block2a34.PORTAADDR
address_a[0] => ram_block2a35.PORTAADDR
address_a[0] => ram_block2a36.PORTAADDR
address_a[0] => ram_block2a37.PORTAADDR
address_a[0] => ram_block2a38.PORTAADDR
address_a[0] => ram_block2a39.PORTAADDR
address_a[0] => ram_block2a40.PORTAADDR
address_a[0] => ram_block2a41.PORTAADDR
address_a[0] => ram_block2a42.PORTAADDR
address_a[0] => ram_block2a43.PORTAADDR
address_a[0] => ram_block2a44.PORTAADDR
address_a[0] => ram_block2a45.PORTAADDR
address_a[0] => ram_block2a46.PORTAADDR
address_a[0] => ram_block2a47.PORTAADDR
address_a[0] => ram_block2a48.PORTAADDR
address_a[0] => ram_block2a49.PORTAADDR
address_a[0] => ram_block2a50.PORTAADDR
address_a[0] => ram_block2a51.PORTAADDR
address_a[0] => ram_block2a52.PORTAADDR
address_a[0] => ram_block2a53.PORTAADDR
address_a[0] => ram_block2a54.PORTAADDR
address_a[0] => ram_block2a55.PORTAADDR
address_a[0] => ram_block2a56.PORTAADDR
address_a[0] => ram_block2a57.PORTAADDR
address_a[0] => ram_block2a58.PORTAADDR
address_a[0] => ram_block2a59.PORTAADDR
address_a[0] => ram_block2a60.PORTAADDR
address_a[0] => ram_block2a61.PORTAADDR
address_a[0] => ram_block2a62.PORTAADDR
address_a[0] => ram_block2a63.PORTAADDR
address_a[0] => ram_block2a64.PORTAADDR
address_a[0] => ram_block2a65.PORTAADDR
address_a[0] => ram_block2a66.PORTAADDR
address_a[0] => ram_block2a67.PORTAADDR
address_a[0] => ram_block2a68.PORTAADDR
address_a[0] => ram_block2a69.PORTAADDR
address_a[0] => ram_block2a70.PORTAADDR
address_a[0] => ram_block2a71.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[1] => ram_block2a32.PORTAADDR1
address_a[1] => ram_block2a33.PORTAADDR1
address_a[1] => ram_block2a34.PORTAADDR1
address_a[1] => ram_block2a35.PORTAADDR1
address_a[1] => ram_block2a36.PORTAADDR1
address_a[1] => ram_block2a37.PORTAADDR1
address_a[1] => ram_block2a38.PORTAADDR1
address_a[1] => ram_block2a39.PORTAADDR1
address_a[1] => ram_block2a40.PORTAADDR1
address_a[1] => ram_block2a41.PORTAADDR1
address_a[1] => ram_block2a42.PORTAADDR1
address_a[1] => ram_block2a43.PORTAADDR1
address_a[1] => ram_block2a44.PORTAADDR1
address_a[1] => ram_block2a45.PORTAADDR1
address_a[1] => ram_block2a46.PORTAADDR1
address_a[1] => ram_block2a47.PORTAADDR1
address_a[1] => ram_block2a48.PORTAADDR1
address_a[1] => ram_block2a49.PORTAADDR1
address_a[1] => ram_block2a50.PORTAADDR1
address_a[1] => ram_block2a51.PORTAADDR1
address_a[1] => ram_block2a52.PORTAADDR1
address_a[1] => ram_block2a53.PORTAADDR1
address_a[1] => ram_block2a54.PORTAADDR1
address_a[1] => ram_block2a55.PORTAADDR1
address_a[1] => ram_block2a56.PORTAADDR1
address_a[1] => ram_block2a57.PORTAADDR1
address_a[1] => ram_block2a58.PORTAADDR1
address_a[1] => ram_block2a59.PORTAADDR1
address_a[1] => ram_block2a60.PORTAADDR1
address_a[1] => ram_block2a61.PORTAADDR1
address_a[1] => ram_block2a62.PORTAADDR1
address_a[1] => ram_block2a63.PORTAADDR1
address_a[1] => ram_block2a64.PORTAADDR1
address_a[1] => ram_block2a65.PORTAADDR1
address_a[1] => ram_block2a66.PORTAADDR1
address_a[1] => ram_block2a67.PORTAADDR1
address_a[1] => ram_block2a68.PORTAADDR1
address_a[1] => ram_block2a69.PORTAADDR1
address_a[1] => ram_block2a70.PORTAADDR1
address_a[1] => ram_block2a71.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[2] => ram_block2a32.PORTAADDR2
address_a[2] => ram_block2a33.PORTAADDR2
address_a[2] => ram_block2a34.PORTAADDR2
address_a[2] => ram_block2a35.PORTAADDR2
address_a[2] => ram_block2a36.PORTAADDR2
address_a[2] => ram_block2a37.PORTAADDR2
address_a[2] => ram_block2a38.PORTAADDR2
address_a[2] => ram_block2a39.PORTAADDR2
address_a[2] => ram_block2a40.PORTAADDR2
address_a[2] => ram_block2a41.PORTAADDR2
address_a[2] => ram_block2a42.PORTAADDR2
address_a[2] => ram_block2a43.PORTAADDR2
address_a[2] => ram_block2a44.PORTAADDR2
address_a[2] => ram_block2a45.PORTAADDR2
address_a[2] => ram_block2a46.PORTAADDR2
address_a[2] => ram_block2a47.PORTAADDR2
address_a[2] => ram_block2a48.PORTAADDR2
address_a[2] => ram_block2a49.PORTAADDR2
address_a[2] => ram_block2a50.PORTAADDR2
address_a[2] => ram_block2a51.PORTAADDR2
address_a[2] => ram_block2a52.PORTAADDR2
address_a[2] => ram_block2a53.PORTAADDR2
address_a[2] => ram_block2a54.PORTAADDR2
address_a[2] => ram_block2a55.PORTAADDR2
address_a[2] => ram_block2a56.PORTAADDR2
address_a[2] => ram_block2a57.PORTAADDR2
address_a[2] => ram_block2a58.PORTAADDR2
address_a[2] => ram_block2a59.PORTAADDR2
address_a[2] => ram_block2a60.PORTAADDR2
address_a[2] => ram_block2a61.PORTAADDR2
address_a[2] => ram_block2a62.PORTAADDR2
address_a[2] => ram_block2a63.PORTAADDR2
address_a[2] => ram_block2a64.PORTAADDR2
address_a[2] => ram_block2a65.PORTAADDR2
address_a[2] => ram_block2a66.PORTAADDR2
address_a[2] => ram_block2a67.PORTAADDR2
address_a[2] => ram_block2a68.PORTAADDR2
address_a[2] => ram_block2a69.PORTAADDR2
address_a[2] => ram_block2a70.PORTAADDR2
address_a[2] => ram_block2a71.PORTAADDR2
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[0] => ram_block2a32.PORTBADDR
address_b[0] => ram_block2a33.PORTBADDR
address_b[0] => ram_block2a34.PORTBADDR
address_b[0] => ram_block2a35.PORTBADDR
address_b[0] => ram_block2a36.PORTBADDR
address_b[0] => ram_block2a37.PORTBADDR
address_b[0] => ram_block2a38.PORTBADDR
address_b[0] => ram_block2a39.PORTBADDR
address_b[0] => ram_block2a40.PORTBADDR
address_b[0] => ram_block2a41.PORTBADDR
address_b[0] => ram_block2a42.PORTBADDR
address_b[0] => ram_block2a43.PORTBADDR
address_b[0] => ram_block2a44.PORTBADDR
address_b[0] => ram_block2a45.PORTBADDR
address_b[0] => ram_block2a46.PORTBADDR
address_b[0] => ram_block2a47.PORTBADDR
address_b[0] => ram_block2a48.PORTBADDR
address_b[0] => ram_block2a49.PORTBADDR
address_b[0] => ram_block2a50.PORTBADDR
address_b[0] => ram_block2a51.PORTBADDR
address_b[0] => ram_block2a52.PORTBADDR
address_b[0] => ram_block2a53.PORTBADDR
address_b[0] => ram_block2a54.PORTBADDR
address_b[0] => ram_block2a55.PORTBADDR
address_b[0] => ram_block2a56.PORTBADDR
address_b[0] => ram_block2a57.PORTBADDR
address_b[0] => ram_block2a58.PORTBADDR
address_b[0] => ram_block2a59.PORTBADDR
address_b[0] => ram_block2a60.PORTBADDR
address_b[0] => ram_block2a61.PORTBADDR
address_b[0] => ram_block2a62.PORTBADDR
address_b[0] => ram_block2a63.PORTBADDR
address_b[0] => ram_block2a64.PORTBADDR
address_b[0] => ram_block2a65.PORTBADDR
address_b[0] => ram_block2a66.PORTBADDR
address_b[0] => ram_block2a67.PORTBADDR
address_b[0] => ram_block2a68.PORTBADDR
address_b[0] => ram_block2a69.PORTBADDR
address_b[0] => ram_block2a70.PORTBADDR
address_b[0] => ram_block2a71.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[1] => ram_block2a32.PORTBADDR1
address_b[1] => ram_block2a33.PORTBADDR1
address_b[1] => ram_block2a34.PORTBADDR1
address_b[1] => ram_block2a35.PORTBADDR1
address_b[1] => ram_block2a36.PORTBADDR1
address_b[1] => ram_block2a37.PORTBADDR1
address_b[1] => ram_block2a38.PORTBADDR1
address_b[1] => ram_block2a39.PORTBADDR1
address_b[1] => ram_block2a40.PORTBADDR1
address_b[1] => ram_block2a41.PORTBADDR1
address_b[1] => ram_block2a42.PORTBADDR1
address_b[1] => ram_block2a43.PORTBADDR1
address_b[1] => ram_block2a44.PORTBADDR1
address_b[1] => ram_block2a45.PORTBADDR1
address_b[1] => ram_block2a46.PORTBADDR1
address_b[1] => ram_block2a47.PORTBADDR1
address_b[1] => ram_block2a48.PORTBADDR1
address_b[1] => ram_block2a49.PORTBADDR1
address_b[1] => ram_block2a50.PORTBADDR1
address_b[1] => ram_block2a51.PORTBADDR1
address_b[1] => ram_block2a52.PORTBADDR1
address_b[1] => ram_block2a53.PORTBADDR1
address_b[1] => ram_block2a54.PORTBADDR1
address_b[1] => ram_block2a55.PORTBADDR1
address_b[1] => ram_block2a56.PORTBADDR1
address_b[1] => ram_block2a57.PORTBADDR1
address_b[1] => ram_block2a58.PORTBADDR1
address_b[1] => ram_block2a59.PORTBADDR1
address_b[1] => ram_block2a60.PORTBADDR1
address_b[1] => ram_block2a61.PORTBADDR1
address_b[1] => ram_block2a62.PORTBADDR1
address_b[1] => ram_block2a63.PORTBADDR1
address_b[1] => ram_block2a64.PORTBADDR1
address_b[1] => ram_block2a65.PORTBADDR1
address_b[1] => ram_block2a66.PORTBADDR1
address_b[1] => ram_block2a67.PORTBADDR1
address_b[1] => ram_block2a68.PORTBADDR1
address_b[1] => ram_block2a69.PORTBADDR1
address_b[1] => ram_block2a70.PORTBADDR1
address_b[1] => ram_block2a71.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[2] => ram_block2a32.PORTBADDR2
address_b[2] => ram_block2a33.PORTBADDR2
address_b[2] => ram_block2a34.PORTBADDR2
address_b[2] => ram_block2a35.PORTBADDR2
address_b[2] => ram_block2a36.PORTBADDR2
address_b[2] => ram_block2a37.PORTBADDR2
address_b[2] => ram_block2a38.PORTBADDR2
address_b[2] => ram_block2a39.PORTBADDR2
address_b[2] => ram_block2a40.PORTBADDR2
address_b[2] => ram_block2a41.PORTBADDR2
address_b[2] => ram_block2a42.PORTBADDR2
address_b[2] => ram_block2a43.PORTBADDR2
address_b[2] => ram_block2a44.PORTBADDR2
address_b[2] => ram_block2a45.PORTBADDR2
address_b[2] => ram_block2a46.PORTBADDR2
address_b[2] => ram_block2a47.PORTBADDR2
address_b[2] => ram_block2a48.PORTBADDR2
address_b[2] => ram_block2a49.PORTBADDR2
address_b[2] => ram_block2a50.PORTBADDR2
address_b[2] => ram_block2a51.PORTBADDR2
address_b[2] => ram_block2a52.PORTBADDR2
address_b[2] => ram_block2a53.PORTBADDR2
address_b[2] => ram_block2a54.PORTBADDR2
address_b[2] => ram_block2a55.PORTBADDR2
address_b[2] => ram_block2a56.PORTBADDR2
address_b[2] => ram_block2a57.PORTBADDR2
address_b[2] => ram_block2a58.PORTBADDR2
address_b[2] => ram_block2a59.PORTBADDR2
address_b[2] => ram_block2a60.PORTBADDR2
address_b[2] => ram_block2a61.PORTBADDR2
address_b[2] => ram_block2a62.PORTBADDR2
address_b[2] => ram_block2a63.PORTBADDR2
address_b[2] => ram_block2a64.PORTBADDR2
address_b[2] => ram_block2a65.PORTBADDR2
address_b[2] => ram_block2a66.PORTBADDR2
address_b[2] => ram_block2a67.PORTBADDR2
address_b[2] => ram_block2a68.PORTBADDR2
address_b[2] => ram_block2a69.PORTBADDR2
address_b[2] => ram_block2a70.PORTBADDR2
address_b[2] => ram_block2a71.PORTBADDR2
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock0 => ram_block2a32.CLK0
clock0 => ram_block2a33.CLK0
clock0 => ram_block2a34.CLK0
clock0 => ram_block2a35.CLK0
clock0 => ram_block2a36.CLK0
clock0 => ram_block2a37.CLK0
clock0 => ram_block2a38.CLK0
clock0 => ram_block2a39.CLK0
clock0 => ram_block2a40.CLK0
clock0 => ram_block2a41.CLK0
clock0 => ram_block2a42.CLK0
clock0 => ram_block2a43.CLK0
clock0 => ram_block2a44.CLK0
clock0 => ram_block2a45.CLK0
clock0 => ram_block2a46.CLK0
clock0 => ram_block2a47.CLK0
clock0 => ram_block2a48.CLK0
clock0 => ram_block2a49.CLK0
clock0 => ram_block2a50.CLK0
clock0 => ram_block2a51.CLK0
clock0 => ram_block2a52.CLK0
clock0 => ram_block2a53.CLK0
clock0 => ram_block2a54.CLK0
clock0 => ram_block2a55.CLK0
clock0 => ram_block2a56.CLK0
clock0 => ram_block2a57.CLK0
clock0 => ram_block2a58.CLK0
clock0 => ram_block2a59.CLK0
clock0 => ram_block2a60.CLK0
clock0 => ram_block2a61.CLK0
clock0 => ram_block2a62.CLK0
clock0 => ram_block2a63.CLK0
clock0 => ram_block2a64.CLK0
clock0 => ram_block2a65.CLK0
clock0 => ram_block2a66.CLK0
clock0 => ram_block2a67.CLK0
clock0 => ram_block2a68.CLK0
clock0 => ram_block2a69.CLK0
clock0 => ram_block2a70.CLK0
clock0 => ram_block2a71.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clock1 => ram_block2a32.CLK1
clock1 => ram_block2a33.CLK1
clock1 => ram_block2a34.CLK1
clock1 => ram_block2a35.CLK1
clock1 => ram_block2a36.CLK1
clock1 => ram_block2a37.CLK1
clock1 => ram_block2a38.CLK1
clock1 => ram_block2a39.CLK1
clock1 => ram_block2a40.CLK1
clock1 => ram_block2a41.CLK1
clock1 => ram_block2a42.CLK1
clock1 => ram_block2a43.CLK1
clock1 => ram_block2a44.CLK1
clock1 => ram_block2a45.CLK1
clock1 => ram_block2a46.CLK1
clock1 => ram_block2a47.CLK1
clock1 => ram_block2a48.CLK1
clock1 => ram_block2a49.CLK1
clock1 => ram_block2a50.CLK1
clock1 => ram_block2a51.CLK1
clock1 => ram_block2a52.CLK1
clock1 => ram_block2a53.CLK1
clock1 => ram_block2a54.CLK1
clock1 => ram_block2a55.CLK1
clock1 => ram_block2a56.CLK1
clock1 => ram_block2a57.CLK1
clock1 => ram_block2a58.CLK1
clock1 => ram_block2a59.CLK1
clock1 => ram_block2a60.CLK1
clock1 => ram_block2a61.CLK1
clock1 => ram_block2a62.CLK1
clock1 => ram_block2a63.CLK1
clock1 => ram_block2a64.CLK1
clock1 => ram_block2a65.CLK1
clock1 => ram_block2a66.CLK1
clock1 => ram_block2a67.CLK1
clock1 => ram_block2a68.CLK1
clock1 => ram_block2a69.CLK1
clock1 => ram_block2a70.CLK1
clock1 => ram_block2a71.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
clocken1 => ram_block2a22.ENA1
clocken1 => ram_block2a23.ENA1
clocken1 => ram_block2a24.ENA1
clocken1 => ram_block2a25.ENA1
clocken1 => ram_block2a26.ENA1
clocken1 => ram_block2a27.ENA1
clocken1 => ram_block2a28.ENA1
clocken1 => ram_block2a29.ENA1
clocken1 => ram_block2a30.ENA1
clocken1 => ram_block2a31.ENA1
clocken1 => ram_block2a32.ENA1
clocken1 => ram_block2a33.ENA1
clocken1 => ram_block2a34.ENA1
clocken1 => ram_block2a35.ENA1
clocken1 => ram_block2a36.ENA1
clocken1 => ram_block2a37.ENA1
clocken1 => ram_block2a38.ENA1
clocken1 => ram_block2a39.ENA1
clocken1 => ram_block2a40.ENA1
clocken1 => ram_block2a41.ENA1
clocken1 => ram_block2a42.ENA1
clocken1 => ram_block2a43.ENA1
clocken1 => ram_block2a44.ENA1
clocken1 => ram_block2a45.ENA1
clocken1 => ram_block2a46.ENA1
clocken1 => ram_block2a47.ENA1
clocken1 => ram_block2a48.ENA1
clocken1 => ram_block2a49.ENA1
clocken1 => ram_block2a50.ENA1
clocken1 => ram_block2a51.ENA1
clocken1 => ram_block2a52.ENA1
clocken1 => ram_block2a53.ENA1
clocken1 => ram_block2a54.ENA1
clocken1 => ram_block2a55.ENA1
clocken1 => ram_block2a56.ENA1
clocken1 => ram_block2a57.ENA1
clocken1 => ram_block2a58.ENA1
clocken1 => ram_block2a59.ENA1
clocken1 => ram_block2a60.ENA1
clocken1 => ram_block2a61.ENA1
clocken1 => ram_block2a62.ENA1
clocken1 => ram_block2a63.ENA1
clocken1 => ram_block2a64.ENA1
clocken1 => ram_block2a65.ENA1
clocken1 => ram_block2a66.ENA1
clocken1 => ram_block2a67.ENA1
clocken1 => ram_block2a68.ENA1
clocken1 => ram_block2a69.ENA1
clocken1 => ram_block2a70.ENA1
clocken1 => ram_block2a71.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
data_a[22] => ram_block2a22.PORTADATAIN
data_a[23] => ram_block2a23.PORTADATAIN
data_a[24] => ram_block2a24.PORTADATAIN
data_a[25] => ram_block2a25.PORTADATAIN
data_a[26] => ram_block2a26.PORTADATAIN
data_a[27] => ram_block2a27.PORTADATAIN
data_a[28] => ram_block2a28.PORTADATAIN
data_a[29] => ram_block2a29.PORTADATAIN
data_a[30] => ram_block2a30.PORTADATAIN
data_a[31] => ram_block2a31.PORTADATAIN
data_a[32] => ram_block2a32.PORTADATAIN
data_a[33] => ram_block2a33.PORTADATAIN
data_a[34] => ram_block2a34.PORTADATAIN
data_a[35] => ram_block2a35.PORTADATAIN
data_a[36] => ram_block2a36.PORTADATAIN
data_a[37] => ram_block2a37.PORTADATAIN
data_a[38] => ram_block2a38.PORTADATAIN
data_a[39] => ram_block2a39.PORTADATAIN
data_a[40] => ram_block2a40.PORTADATAIN
data_a[41] => ram_block2a41.PORTADATAIN
data_a[42] => ram_block2a42.PORTADATAIN
data_a[43] => ram_block2a43.PORTADATAIN
data_a[44] => ram_block2a44.PORTADATAIN
data_a[45] => ram_block2a45.PORTADATAIN
data_a[46] => ram_block2a46.PORTADATAIN
data_a[47] => ram_block2a47.PORTADATAIN
data_a[48] => ram_block2a48.PORTADATAIN
data_a[49] => ram_block2a49.PORTADATAIN
data_a[50] => ram_block2a50.PORTADATAIN
data_a[51] => ram_block2a51.PORTADATAIN
data_a[52] => ram_block2a52.PORTADATAIN
data_a[53] => ram_block2a53.PORTADATAIN
data_a[54] => ram_block2a54.PORTADATAIN
data_a[55] => ram_block2a55.PORTADATAIN
data_a[56] => ram_block2a56.PORTADATAIN
data_a[57] => ram_block2a57.PORTADATAIN
data_a[58] => ram_block2a58.PORTADATAIN
data_a[59] => ram_block2a59.PORTADATAIN
data_a[60] => ram_block2a60.PORTADATAIN
data_a[61] => ram_block2a61.PORTADATAIN
data_a[62] => ram_block2a62.PORTADATAIN
data_a[63] => ram_block2a63.PORTADATAIN
data_a[64] => ram_block2a64.PORTADATAIN
data_a[65] => ram_block2a65.PORTADATAIN
data_a[66] => ram_block2a66.PORTADATAIN
data_a[67] => ram_block2a67.PORTADATAIN
data_a[68] => ram_block2a68.PORTADATAIN
data_a[69] => ram_block2a69.PORTADATAIN
data_a[70] => ram_block2a70.PORTADATAIN
data_a[71] => ram_block2a71.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
q_b[16] <= ram_block2a16.PORTBDATAOUT
q_b[17] <= ram_block2a17.PORTBDATAOUT
q_b[18] <= ram_block2a18.PORTBDATAOUT
q_b[19] <= ram_block2a19.PORTBDATAOUT
q_b[20] <= ram_block2a20.PORTBDATAOUT
q_b[21] <= ram_block2a21.PORTBDATAOUT
q_b[22] <= ram_block2a22.PORTBDATAOUT
q_b[23] <= ram_block2a23.PORTBDATAOUT
q_b[24] <= ram_block2a24.PORTBDATAOUT
q_b[25] <= ram_block2a25.PORTBDATAOUT
q_b[26] <= ram_block2a26.PORTBDATAOUT
q_b[27] <= ram_block2a27.PORTBDATAOUT
q_b[28] <= ram_block2a28.PORTBDATAOUT
q_b[29] <= ram_block2a29.PORTBDATAOUT
q_b[30] <= ram_block2a30.PORTBDATAOUT
q_b[31] <= ram_block2a31.PORTBDATAOUT
q_b[32] <= ram_block2a32.PORTBDATAOUT
q_b[33] <= ram_block2a33.PORTBDATAOUT
q_b[34] <= ram_block2a34.PORTBDATAOUT
q_b[35] <= ram_block2a35.PORTBDATAOUT
q_b[36] <= ram_block2a36.PORTBDATAOUT
q_b[37] <= ram_block2a37.PORTBDATAOUT
q_b[38] <= ram_block2a38.PORTBDATAOUT
q_b[39] <= ram_block2a39.PORTBDATAOUT
q_b[40] <= ram_block2a40.PORTBDATAOUT
q_b[41] <= ram_block2a41.PORTBDATAOUT
q_b[42] <= ram_block2a42.PORTBDATAOUT
q_b[43] <= ram_block2a43.PORTBDATAOUT
q_b[44] <= ram_block2a44.PORTBDATAOUT
q_b[45] <= ram_block2a45.PORTBDATAOUT
q_b[46] <= ram_block2a46.PORTBDATAOUT
q_b[47] <= ram_block2a47.PORTBDATAOUT
q_b[48] <= ram_block2a48.PORTBDATAOUT
q_b[49] <= ram_block2a49.PORTBDATAOUT
q_b[50] <= ram_block2a50.PORTBDATAOUT
q_b[51] <= ram_block2a51.PORTBDATAOUT
q_b[52] <= ram_block2a52.PORTBDATAOUT
q_b[53] <= ram_block2a53.PORTBDATAOUT
q_b[54] <= ram_block2a54.PORTBDATAOUT
q_b[55] <= ram_block2a55.PORTBDATAOUT
q_b[56] <= ram_block2a56.PORTBDATAOUT
q_b[57] <= ram_block2a57.PORTBDATAOUT
q_b[58] <= ram_block2a58.PORTBDATAOUT
q_b[59] <= ram_block2a59.PORTBDATAOUT
q_b[60] <= ram_block2a60.PORTBDATAOUT
q_b[61] <= ram_block2a61.PORTBDATAOUT
q_b[62] <= ram_block2a62.PORTBDATAOUT
q_b[63] <= ram_block2a63.PORTBDATAOUT
q_b[64] <= ram_block2a64.PORTBDATAOUT
q_b[65] <= ram_block2a65.PORTBDATAOUT
q_b[66] <= ram_block2a66.PORTBDATAOUT
q_b[67] <= ram_block2a67.PORTBDATAOUT
q_b[68] <= ram_block2a68.PORTBDATAOUT
q_b[69] <= ram_block2a69.PORTBDATAOUT
q_b[70] <= ram_block2a70.PORTBDATAOUT
q_b[71] <= ram_block2a71.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a21.PORTAWE
wren_a => ram_block2a22.PORTAWE
wren_a => ram_block2a23.PORTAWE
wren_a => ram_block2a24.PORTAWE
wren_a => ram_block2a25.PORTAWE
wren_a => ram_block2a26.PORTAWE
wren_a => ram_block2a27.PORTAWE
wren_a => ram_block2a28.PORTAWE
wren_a => ram_block2a29.PORTAWE
wren_a => ram_block2a30.PORTAWE
wren_a => ram_block2a31.PORTAWE
wren_a => ram_block2a32.PORTAWE
wren_a => ram_block2a33.PORTAWE
wren_a => ram_block2a34.PORTAWE
wren_a => ram_block2a35.PORTAWE
wren_a => ram_block2a36.PORTAWE
wren_a => ram_block2a37.PORTAWE
wren_a => ram_block2a38.PORTAWE
wren_a => ram_block2a39.PORTAWE
wren_a => ram_block2a40.PORTAWE
wren_a => ram_block2a41.PORTAWE
wren_a => ram_block2a42.PORTAWE
wren_a => ram_block2a43.PORTAWE
wren_a => ram_block2a44.PORTAWE
wren_a => ram_block2a45.PORTAWE
wren_a => ram_block2a46.PORTAWE
wren_a => ram_block2a47.PORTAWE
wren_a => ram_block2a48.PORTAWE
wren_a => ram_block2a49.PORTAWE
wren_a => ram_block2a50.PORTAWE
wren_a => ram_block2a51.PORTAWE
wren_a => ram_block2a52.PORTAWE
wren_a => ram_block2a53.PORTAWE
wren_a => ram_block2a54.PORTAWE
wren_a => ram_block2a55.PORTAWE
wren_a => ram_block2a56.PORTAWE
wren_a => ram_block2a57.PORTAWE
wren_a => ram_block2a58.PORTAWE
wren_a => ram_block2a59.PORTAWE
wren_a => ram_block2a60.PORTAWE
wren_a => ram_block2a61.PORTAWE
wren_a => ram_block2a62.PORTAWE
wren_a => ram_block2a63.PORTAWE
wren_a => ram_block2a64.PORTAWE
wren_a => ram_block2a65.PORTAWE
wren_a => ram_block2a66.PORTAWE
wren_a => ram_block2a67.PORTAWE
wren_a => ram_block2a68.PORTAWE
wren_a => ram_block2a69.PORTAWE
wren_a => ram_block2a70.PORTAWE
wren_a => ram_block2a71.PORTAWE


|np_core|out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|cntr_rkb:rd_ptr_count
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|np_core|out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|cntr_rkb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


