<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::MCRegisterInfo Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#friends">Friends</a> &#124;
<a href="classllvm_1_1MCRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::MCRegisterInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::MCRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1MCRegisterInfo__inherit__graph.png" border="0" usemap="#llvm_1_1MCRegisterInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1MCRegisterInfo_inherit__map" id="llvm_1_1MCRegisterInfo_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1TargetRegisterInfo.html" title="llvm::TargetRegisterInfo" alt="" coords="5,80,175,107"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">DiffListIterator</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:acdc03cedcc1259bcc6323de9f8b21a14"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a></td></tr>
<tr class="separator:acdc03cedcc1259bcc6323de9f8b21a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a9537f135bf12baff727cd1029ce4739b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a9537f135bf12baff727cd1029ce4739b">InitMCRegisterInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *D, <a class="el" href="classunsigned.html">unsigned</a> NR, <a class="el" href="classunsigned.html">unsigned</a> RA, <a class="el" href="classunsigned.html">unsigned</a> PC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *C, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>(*RURoots)[2], <a class="el" href="classunsigned.html">unsigned</a> NRU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> *<a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> *RUMS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *Strings, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *ClassStrings, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint16_t *SubIndices, <a class="el" href="classunsigned.html">unsigned</a> NumIndices, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *SubIdxRanges, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint16_t *RET)</td></tr>
<tr class="memdesc:a9537f135bf12baff727cd1029ce4739b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a>, called by TableGen auto-generated routines. <em>DO NOT USE</em>.  <a href="#a9537f135bf12baff727cd1029ce4739b">More...</a><br/></td></tr>
<tr class="separator:a9537f135bf12baff727cd1029ce4739b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c254cf3539a51c7d3170e13e84e471"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">mapLLVMRegsToDwarfRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, <a class="el" href="classunsigned.html">unsigned</a> Size, <a class="el" href="classbool.html">bool</a> isEH)</td></tr>
<tr class="memdesc:ab7c254cf3539a51c7d3170e13e84e471"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to initialize LLVM register to Dwarf register number mapping. Called by TableGen auto-generated routines. <em>DO NOT USE</em>.  <a href="#ab7c254cf3539a51c7d3170e13e84e471">More...</a><br/></td></tr>
<tr class="separator:ab7c254cf3539a51c7d3170e13e84e471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b44c113e5e36696965e0a8e237d8644"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">mapDwarfRegsToLLVMRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, <a class="el" href="classunsigned.html">unsigned</a> Size, <a class="el" href="classbool.html">bool</a> isEH)</td></tr>
<tr class="memdesc:a1b44c113e5e36696965e0a8e237d8644"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to initialize Dwarf register to LLVM register number mapping. Called by TableGen auto-generated routines. <em>DO NOT USE</em>.  <a href="#a1b44c113e5e36696965e0a8e237d8644">More...</a><br/></td></tr>
<tr class="separator:a1b44c113e5e36696965e0a8e237d8644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f3252bc2159a64bbcdbae4691fa6873"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a6f3252bc2159a64bbcdbae4691fa6873">mapLLVMRegToSEHReg</a> (<a class="el" href="classunsigned.html">unsigned</a> LLVMReg, int SEHReg)</td></tr>
<tr class="separator:a6f3252bc2159a64bbcdbae4691fa6873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac58ba5238412b89eed1c5703a7e81f11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac58ba5238412b89eed1c5703a7e81f11">getRARegister</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:ac58ba5238412b89eed1c5703a7e81f11"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should return the register where the return address can be found.  <a href="#ac58ba5238412b89eed1c5703a7e81f11">More...</a><br/></td></tr>
<tr class="separator:ac58ba5238412b89eed1c5703a7e81f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f14a8d1bffbc5b4fc4579f9a6f070ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5f14a8d1bffbc5b4fc4579f9a6f070ed">getProgramCounter</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a5f14a8d1bffbc5b4fc4579f9a6f070ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register which is the program counter.  <a href="#a5f14a8d1bffbc5b4fc4579f9a6f070ed">More...</a><br/></td></tr>
<tr class="separator:a5f14a8d1bffbc5b4fc4579f9a6f070ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5efe15a7dbeb71e4e264b7ba17ad4556"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5efe15a7dbeb71e4e264b7ba17ad4556">operator[]</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a5efe15a7dbeb71e4e264b7ba17ad4556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea7cad509d92fdb8e99164fd5bfe96f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#aea7cad509d92fdb8e99164fd5bfe96f7">get</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:aea7cad509d92fdb8e99164fd5bfe96f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provide a get method, equivalent to [], but more useful with a pointer to this object.  <a href="#aea7cad509d92fdb8e99164fd5bfe96f7">More...</a><br/></td></tr>
<tr class="separator:aea7cad509d92fdb8e99164fd5bfe96f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77f29dbf27c325e25aae091aba01c2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classunsigned.html">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:af77f29dbf27c325e25aae091aba01c2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the physical register number of sub-register "Index" for physical register RegNo. Return zero if the sub-register does not exist.  <a href="#af77f29dbf27c325e25aae091aba01c2a">More...</a><br/></td></tr>
<tr class="separator:af77f29dbf27c325e25aae091aba01c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4f4bfd683b0c4a44aa6a220d60b1f6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab4f4bfd683b0c4a44aa6a220d60b1f6f">getMatchingSuperReg</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classunsigned.html">unsigned</a> SubIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:ab4f4bfd683b0c4a44aa6a220d60b1f6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.  <a href="#ab4f4bfd683b0c4a44aa6a220d60b1f6f">More...</a><br/></td></tr>
<tr class="separator:ab4f4bfd683b0c4a44aa6a220d60b1f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4879cb93d8065ac38108eefad3ef7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a8a4879cb93d8065ac38108eefad3ef7c">getSubRegIndex</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo, <a class="el" href="classunsigned.html">unsigned</a> SubRegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a8a4879cb93d8065ac38108eefad3ef7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">For a given register pair, return the sub-register index if the second register is a sub-register of the first. Return zero otherwise.  <a href="#a8a4879cb93d8065ac38108eefad3ef7c">More...</a><br/></td></tr>
<tr class="separator:a8a4879cb93d8065ac38108eefad3ef7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe09c3c06e7ff022652102bdeaba8cbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#afe09c3c06e7ff022652102bdeaba8cbd">getSubRegIdxSize</a> (<a class="el" href="classunsigned.html">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:afe09c3c06e7ff022652102bdeaba8cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size of the bit range covered by a sub-register index. If the index isn't continuous, return the sum of the sizes of its parts. If the index is used to access subregisters of different sizes, return -1.  <a href="#afe09c3c06e7ff022652102bdeaba8cbd">More...</a><br/></td></tr>
<tr class="separator:afe09c3c06e7ff022652102bdeaba8cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae56eef3d36297a47c67683d39beaac75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ae56eef3d36297a47c67683d39beaac75">getSubRegIdxOffset</a> (<a class="el" href="classunsigned.html">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:ae56eef3d36297a47c67683d39beaac75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the offset of the bit range covered by a sub-register index. If an Offset doesn't make sense (the index isn't continuous, or is used to access sub-registers at different offsets), return -1.  <a href="#ae56eef3d36297a47c67683d39beaac75">More...</a><br/></td></tr>
<tr class="separator:ae56eef3d36297a47c67683d39beaac75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2546a53db9bdb717a20f9786b1c06137"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2546a53db9bdb717a20f9786b1c06137">getName</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a2546a53db9bdb717a20f9786b1c06137"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the human-readable symbolic target-specific name for the specified physical register.  <a href="#a2546a53db9bdb717a20f9786b1c06137">More...</a><br/></td></tr>
<tr class="separator:a2546a53db9bdb717a20f9786b1c06137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56e9a625f708912164f16c178ceb97d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">getNumRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a56e9a625f708912164f16c178ceb97d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of registers this target has (useful for sizing arrays holding per register information)  <a href="#a56e9a625f708912164f16c178ceb97d7">More...</a><br/></td></tr>
<tr class="separator:a56e9a625f708912164f16c178ceb97d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28291bd03f41eb4a3b7bafc1a56be086"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">getNumSubRegIndices</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a28291bd03f41eb4a3b7bafc1a56be086"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of sub-register indices understood by the target. Index 0 is reserved for the no-op sub-register, while 1 to <a class="el" href="classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086" title="Return the number of sub-register indices understood by the target. Index 0 is reserved for the no-op...">getNumSubRegIndices()</a> - 1 represent real sub-registers.  <a href="#a28291bd03f41eb4a3b7bafc1a56be086">More...</a><br/></td></tr>
<tr class="separator:a28291bd03f41eb4a3b7bafc1a56be086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf3dc2763e3a8855709d186966654062"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#aaf3dc2763e3a8855709d186966654062">getNumRegUnits</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:aaf3dc2763e3a8855709d186966654062"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of (native) register units in the target. Register units are numbered from 0 to <a class="el" href="classllvm_1_1MCRegisterInfo.html#aaf3dc2763e3a8855709d186966654062" title="Return the number of (native) register units in the target. Register units are numbered from 0 to get...">getNumRegUnits()</a> - 1. They can be accessed through <a class="el" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> defined below.  <a href="#aaf3dc2763e3a8855709d186966654062">More...</a><br/></td></tr>
<tr class="separator:aaf3dc2763e3a8855709d186966654062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1d330e923a5138ddb044a6ffb5d5747"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac1d330e923a5138ddb044a6ffb5d5747">getDwarfRegNum</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNum, <a class="el" href="classbool.html">bool</a> isEH) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:ac1d330e923a5138ddb044a6ffb5d5747"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent dwarf register number. Returns -1 if there is no equivalent value. The second parameter allows targets to use different numberings for EH info and debugging info.  <a href="#ac1d330e923a5138ddb044a6ffb5d5747">More...</a><br/></td></tr>
<tr class="separator:ac1d330e923a5138ddb044a6ffb5d5747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643e75ef1d7bd06046c124d50bfeee9a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a643e75ef1d7bd06046c124d50bfeee9a">getLLVMRegNum</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNum, <a class="el" href="classbool.html">bool</a> isEH) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a643e75ef1d7bd06046c124d50bfeee9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a dwarf register back to a target register.  <a href="#a643e75ef1d7bd06046c124d50bfeee9a">More...</a><br/></td></tr>
<tr class="separator:a643e75ef1d7bd06046c124d50bfeee9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ceef2c7709c42f26832b0ad90eeabf"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ae4ceef2c7709c42f26832b0ad90eeabf">getSEHRegNum</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNum) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:ae4ceef2c7709c42f26832b0ad90eeabf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent SEH register number. Returns LLVM register number if there is no equivalent value.  <a href="#ae4ceef2c7709c42f26832b0ad90eeabf">More...</a><br/></td></tr>
<tr class="separator:ae4ceef2c7709c42f26832b0ad90eeabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4940379d80a13e48a038f081facc0606"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a4940379d80a13e48a038f081facc0606">regclass_begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a4940379d80a13e48a038f081facc0606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0018abfc135da1eb34b93823fef60262"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a0018abfc135da1eb34b93823fef60262">regclass_end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a0018abfc135da1eb34b93823fef60262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3682921f3ab9d40220d90e8b1e2f8422"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a3682921f3ab9d40220d90e8b1e2f8422">getNumRegClasses</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a3682921f3ab9d40220d90e8b1e2f8422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac07ebfa86b4d5bf5386e1ac07d62b2bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac07ebfa86b4d5bf5386e1ac07d62b2bd">getRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> i) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:ac07ebfa86b4d5bf5386e1ac07d62b2bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the register class associated with the enumeration value. See class <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a>.  <a href="#ac07ebfa86b4d5bf5386e1ac07d62b2bd">More...</a><br/></td></tr>
<tr class="separator:ac07ebfa86b4d5bf5386e1ac07d62b2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a497d2c7a9ed2c108d86b0603f059cbe8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a497d2c7a9ed2c108d86b0603f059cbe8">getRegClassName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *Class) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a497d2c7a9ed2c108d86b0603f059cbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf596e85e5b5d4dae9219b9daee7ba8"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1cf596e85e5b5d4dae9219b9daee7ba8">getEncodingValue</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a1cf596e85e5b5d4dae9219b9daee7ba8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the encoding for RegNo.  <a href="#a1cf596e85e5b5d4dae9219b9daee7ba8">More...</a><br/></td></tr>
<tr class="separator:a1cf596e85e5b5d4dae9219b9daee7ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ba10e9a8cf6231c01fa72a99571674"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac5ba10e9a8cf6231c01fa72a99571674">isSubRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> RegA, <a class="el" href="classunsigned.html">unsigned</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:ac5ba10e9a8cf6231c01fa72a99571674"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a sub-register of RegA.  <a href="#ac5ba10e9a8cf6231c01fa72a99571674">More...</a><br/></td></tr>
<tr class="separator:ac5ba10e9a8cf6231c01fa72a99571674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab473cdc9fb7554bc7375f20d76561e8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab473cdc9fb7554bc7375f20d76561e8e">isSuperRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> RegA, <a class="el" href="classunsigned.html">unsigned</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:ab473cdc9fb7554bc7375f20d76561e8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register of RegA.  <a href="#ab473cdc9fb7554bc7375f20d76561e8e">More...</a><br/></td></tr>
<tr class="separator:ab473cdc9fb7554bc7375f20d76561e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5355c911ca9fc5ca213328a57c33afc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5355c911ca9fc5ca213328a57c33afc8">isSubRegisterEq</a> (<a class="el" href="classunsigned.html">unsigned</a> RegA, <a class="el" href="classunsigned.html">unsigned</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a5355c911ca9fc5ca213328a57c33afc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a sub-register of RegA or if RegB == RegA.  <a href="#a5355c911ca9fc5ca213328a57c33afc8">More...</a><br/></td></tr>
<tr class="separator:a5355c911ca9fc5ca213328a57c33afc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168415f7a4118984e9739a35b12429c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a168415f7a4118984e9739a35b12429c3">isSuperRegisterEq</a> (<a class="el" href="classunsigned.html">unsigned</a> RegA, <a class="el" href="classunsigned.html">unsigned</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a168415f7a4118984e9739a35b12429c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register of RegA or if RegB == RegA.  <a href="#a168415f7a4118984e9739a35b12429c3">More...</a><br/></td></tr>
<tr class="separator:a168415f7a4118984e9739a35b12429c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:a7aba84294411bec516c4f99c2743d8aa"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a7aba84294411bec516c4f99c2743d8aa">MCSubRegIterator</a></td></tr>
<tr class="separator:a7aba84294411bec516c4f99c2743d8aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6c2775d1a263919820806bca50c085"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#afa6c2775d1a263919820806bca50c085">MCSubRegIndexIterator</a></td></tr>
<tr class="separator:afa6c2775d1a263919820806bca50c085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98195db99f78cd46313e0de07882b7bb"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a98195db99f78cd46313e0de07882b7bb">MCSuperRegIterator</a></td></tr>
<tr class="separator:a98195db99f78cd46313e0de07882b7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdaa5f1dcfe0ac250e2c0f285517494f"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdaa5f1dcfe0ac250e2c0f285517494f">MCRegUnitIterator</a></td></tr>
<tr class="separator:acdaa5f1dcfe0ac250e2c0f285517494f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafe231cee5e487fcce3d3735523e0069"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#aafe231cee5e487fcce3d3735523e0069">MCRegUnitMaskIterator</a></td></tr>
<tr class="separator:aafe231cee5e487fcce3d3735523e0069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871e5c4479bde111063c92656dadf3cb"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a871e5c4479bde111063c92656dadf3cb">MCRegUnitRootIterator</a></td></tr>
<tr class="separator:a871e5c4479bde111063c92656dadf3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> base class - We assume that the target defines a static array of <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> objects that represent all of the machine registers that the target has. As such, we simply have to track a pointer to this array so that we can turn register number into a register descriptor.</p>
<p>Note this class is designed to be a base class of <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>, which is the interface used by codegen. However, specific targets <em>should never</em> specialize this class. <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> should only contain getters to access TableGen generated physical register data. It must not be extended with virtual methods. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00135">135</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="acdc03cedcc1259bcc6323de9f8b21a14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a>* <a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">llvm::MCRegisterInfo::regclass_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00137">137</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="aea7cad509d92fdb8e99164fd5bfe96f7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a>&amp; llvm::MCRegisterInfo::get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Provide a get method, equivalent to [], but more useful with a pointer to this object. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00331">331</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00323">operator[]()</a>.</p>

<p>Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00539">llvm::MCRegUnitIterator::MCRegUnitIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00567">llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00473">llvm::MCSubRegIndexIterator::MCSubRegIndexIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00456">llvm::MCSubRegIterator::MCSubRegIterator()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00502">llvm::MCSuperRegIterator::MCSuperRegIterator()</a>.</p>

</div>
</div>
<a class="anchor" id="ac1d330e923a5138ddb044a6ffb5d5747"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int MCRegisterInfo::getDwarfRegNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map a target register to an equivalent dwarf register number. Returns -1 if there is no equivalent value. The second parameter allows targets to use different numberings for EH info and debugging info. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00061">61</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00142">llvm::MCRegisterInfo::DwarfLLVMRegPair::FromReg</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00143">llvm::MCRegisterInfo::DwarfLLVMRegPair::ToReg</a>.</p>

<p>Referenced by <a class="el" href="DwarfExpression_8cpp_source.html#l00076">llvm::DwarfExpression::AddMachineRegIndirect()</a>, <a class="el" href="DwarfExpression_8cpp_source.html#l00091">llvm::DwarfExpression::AddMachineRegPiece()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01870">llvm::ARMFrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00060">createAArch64MCAsmInfo()</a>, <a class="el" href="ARMMCTargetDesc_8cpp_source.html#l00266">createARMMCAsmInfo()</a>, <a class="el" href="MipsMCTargetDesc_8cpp_source.html#l00078">createMipsMCAsmInfo()</a>, <a class="el" href="PPCMCTargetDesc_8cpp_source.html#l00073">createPPCMCAsmInfo()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00036">createSparcMCAsmInfo()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00045">createSparcV9MCAsmInfo()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00097">createSystemZMCAsmInfo()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00260">createX86MCAsmInfo()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00155">llvm::AArch64FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00333">llvm::X86FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="AsmPrinterDwarf_8cpp_source.html#l00230">llvm::AsmPrinter::EmitDwarfRegOp()</a>, <a class="el" href="Mips16FrameLowering_8cpp_source.html#l00035">llvm::Mips16FrameLowering::emitPrologue()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00412">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="SparcFrameLowering_8cpp_source.html#l00085">llvm::SparcFrameLowering::emitPrologue()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00223">llvm::XCoreFrameLowering::emitPrologue()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00085">llvm::Thumb1FrameLowering::emitPrologue()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00276">llvm::ARMFrameLowering::emitPrologue()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00497">llvm::PPCFrameLowering::emitPrologue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00312">llvm::SystemZFrameLowering::emitPrologue()</a>, and <a class="el" href="StackMaps_8cpp_source.html#l00142">getDwarfRegNum()</a>.</p>

</div>
</div>
<a class="anchor" id="a1cf596e85e5b5d4dae9219b9daee7ba8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t llvm::MCRegisterInfo::getEncodingValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the encoding for RegNo. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00418">418</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>.</p>

<p>Referenced by <a class="el" href="MipsTargetStreamer_8cpp_source.html#l00575">llvm::MipsTargetELFStreamer::emitFrame()</a>, <a class="el" href="HexagonMCCodeEmitter_8cpp_source.html#l00067">llvm::HexagonMCCodeEmitter::getMachineOpValue()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00255">HandleVRSaveUpdate()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00212">llvm::X86_MC::InitLLVM2SEHRegisterMapping()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00247">llvm::MipsAsmPrinter::printSavedRegsBitmask()</a>, <a class="el" href="MipsOptionRecord_8cpp_source.html#l00068">llvm::MipsRegInfoRecord::SetPhysRegUsed()</a>, and <a class="el" href="AArch64ExternalSymbolizer_8cpp_source.html#l00060">llvm::AArch64ExternalSymbolizer::tryAddingSymbolicOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="a643e75ef1d7bd06046c124d50bfeee9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int MCRegisterInfo::getLLVMRegNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map a dwarf register back to a target register. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00072">72</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00142">llvm::MCRegisterInfo::DwarfLLVMRegPair::FromReg</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00143">llvm::MCRegisterInfo::DwarfLLVMRegPair::ToReg</a>.</p>

<p>Referenced by <a class="el" href="X86AsmInstrumentation_8cpp_source.html#l01050">llvm::X86AsmInstrumentation::GetFrameRegGeneric()</a>.</p>

</div>
</div>
<a class="anchor" id="ab4f4bfd683b0c4a44aa6a220d60b1f6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MCRegisterInfo::getMatchingSuperReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00018">18</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00067">llvm::MCRegisterClass::contains()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00026">getSubReg()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00466">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00076">llvm::ARMInstPrinter::printInst()</a>, and <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01153">llvm::AArch64InstPrinter::printVectorList()</a>.</p>

</div>
</div>
<a class="anchor" id="a2546a53db9bdb717a20f9786b1c06137"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char* llvm::MCRegisterInfo::getName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the human-readable symbolic target-specific name for the specified physical register. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00362">362</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="ARMAsmParser_8cpp_source.html#l10000">Name</a>.</p>

<p>Referenced by <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00113">llvm::AggressiveAntiDepBreaker::AggressiveAntiDepBreaker()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l00642">emitDebugValueComment()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l00618">llvm::AsmPrinter::emitImplicitDef()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l00626">emitKill()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00264">llvm::RegScavenger::FindUnusedReg()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02184">llvm::TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00184">llvm::AggressiveAntiDepBreaker::Observe()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00037">llvm::PrintReg::print()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00056">llvm::PrintRegUnit::print()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00708">llvm::AArch64FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00367">llvm::RegScavenger::scavengeRegister()</a>, and <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00632">llvm::AArch64FrameLowering::spillCalleeSavedRegisters()</a>.</p>

</div>
</div>
<a class="anchor" id="a3682921f3ab9d40220d90e8b1e2f8422"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MCRegisterInfo::getNumRegClasses </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00402">402</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00399">regclass_begin()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00400">regclass_end()</a>.</p>

<p>Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00408">getRegClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a56e9a625f708912164f16c178ceb97d7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MCRegisterInfo::getNumRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of registers this target has (useful for sizing arrays holding per register information) </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00368">368</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="DbgValueHistoryCalculator_8cpp_source.html#l00182">llvm::calculateDbgValueHistory()</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00028">llvm::CCState::CCState()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00824">llvm::LiveIntervals::checkRegMaskInterference()</a>, <a class="el" href="AArch64CollectLOH_8cpp_source.html#l00988">collectInvolvedReg()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01115">llvm::ScheduleDAGInstrs::fixupKills()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">llvm::MachineRegisterInfo::freezeReservedRegs()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00139">llvm::TargetRegisterInfo::getAllocatableSet()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00599">llvm::MachineFrameInfo::getPristineRegs()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00277">llvm::RegScavenger::getRegsAvailable()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00038">getSubRegIndex()</a>, <a class="el" href="HexagonCallingConvLower_8cpp_source.html#l00027">llvm::Hexagon_CCState::Hexagon_CCState()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00060">llvm::LivePhysRegs::init()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00177">llvm::RegPressureTracker::init()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00054">llvm::LivePhysRegs::LivePhysRegs()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00091">llvm::CriticalAntiDepBreaker::Observe()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00184">llvm::AggressiveAntiDepBreaker::Observe()</a>, <a class="el" href="InterferenceCache_8cpp_source.html#l00034">llvm::InterferenceCache::reinitPhysRegEntries()</a>, <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">llvm::RegisterClassInfo::runOnMachineFunction()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00619">llvm::LiveVariables::runOnMachineFunction()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00041">llvm::CriticalAntiDepBreaker::StartBlock()</a>, and <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00141">llvm::AggressiveAntiDepBreaker::StartBlock()</a>.</p>

</div>
</div>
<a class="anchor" id="aaf3dc2763e3a8855709d186966654062"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MCRegisterInfo::getNumRegUnits </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of (native) register units in the target. Register units are numbered from 0 to <a class="el" href="classllvm_1_1MCRegisterInfo.html#aaf3dc2763e3a8855709d186966654062" title="Return the number of (native) register units in the target. Register units are numbered from 0 to get...">getNumRegUnits()</a> - 1. They can be accessed through <a class="el" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> defined below. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00382">382</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegisterScavenging_8cpp_source.html#l00063">llvm::RegScavenger::enterBasicBlock()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00056">llvm::PrintRegUnit::print()</a>, and <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00115">llvm::LiveIntervals::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a28291bd03f41eb4a3b7bafc1a56be086"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MCRegisterInfo::getNumSubRegIndices </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of sub-register indices understood by the target. Index 0 is reserved for the no-op sub-register, while 1 to <a class="el" href="classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086" title="Return the number of sub-register indices understood by the target. Index 0 is reserved for the no-op...">getNumSubRegIndices()</a> - 1 represent real sub-registers. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00375">375</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MCRegisterInfo_8cpp_source.html#l00026">getSubReg()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00055">getSubRegIdxOffset()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00049">getSubRegIdxSize()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00365">llvm::TargetRegisterInfo::getSubRegIndexLaneMask()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00340">llvm::TargetRegisterInfo::getSubRegIndexName()</a>.</p>

</div>
</div>
<a class="anchor" id="a5f14a8d1bffbc5b4fc4579f9a6f070ed"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MCRegisterInfo::getProgramCounter </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register which is the program counter. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00319">319</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MCInstrDesc_8h_source.html#l00290">llvm::MCInstrDesc::mayAffectControlFlow()</a>.</p>

</div>
</div>
<a class="anchor" id="ac58ba5238412b89eed1c5703a7e81f11"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MCRegisterInfo::getRARegister </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method should return the register where the return address can be found. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00314">314</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00310">llvm::MipsAsmPrinter::emitFrameDirective()</a>, and <a class="el" href="HexagonISelLowering_8cpp_source.html#l00965">llvm::HexagonTargetLowering::LowerRETURNADDR()</a>.</p>

</div>
</div>
<a class="anchor" id="ac07ebfa86b4d5bf5386e1ac07d62b2bd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a>&amp; llvm::MCRegisterInfo::getRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>i</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the register class associated with the enumeration value. See class <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a>. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00408">408</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00402">getNumRegClasses()</a>.</p>

<p>Referenced by <a class="el" href="MipsDisassembler_8cpp_source.html#l00460">getReg()</a>, <a class="el" href="MipsOptionRecord_8h_source.html#l00039">llvm::MipsRegInfoRecord::MipsRegInfoRecord()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00076">llvm::ARMInstPrinter::printInst()</a>, and <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01153">llvm::AArch64InstPrinter::printVectorList()</a>.</p>

</div>
</div>
<a class="anchor" id="a497d2c7a9ed2c108d86b0603f059cbe8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char* llvm::MCRegisterInfo::getRegClassName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>Class</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00413">413</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00037">llvm::MCRegisterClass::NameIdx</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00593">llvm::TargetRegisterInfo::getRegClassName()</a>.</p>

</div>
</div>
<a class="anchor" id="ae4ceef2c7709c42f26832b0ad90eeabf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int MCRegisterInfo::getSEHRegNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNum</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map a target register to an equivalent SEH register number. Returns LLVM register number if there is no equivalent value. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00082">82</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="DenseMap_8h_source.html#l00067">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::end()</a>, <a class="el" href="DenseMap_8h_source.html#l00118">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::find()</a>, and <a class="el" href="MD5_8cpp_source.html#l00054">I</a>.</p>

</div>
</div>
<a class="anchor" id="af77f29dbf27c325e25aae091aba01c2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MCRegisterInfo::getSubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the physical register number of sub-register "Index" for physical register RegNo. Return zero if the sub-register does not exist. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00026">26</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00375">getNumSubRegIndices()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00868">llvm::ARMBaseInstrInfo::AddDReg()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00110">addSavedGPR()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01492">AddSubReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04624">llvm::X86InstrInfo::breakPartialRegDependency()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00281">llvm::SparcInstrInfo::copyPhysReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00736">llvm::ARMBaseInstrInfo::copyPhysReg()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l00356">GetDSubRegs()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04181">getImplicitSPRUseForDPRUse()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00018">getMatchingSuperReg()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00208">getPairedGPR()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00370">llvm::CoalescerPair::isCoalescable()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00219">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00758">llvm::ARMInstPrinter::printGPRPairOperand()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00144">llvm::ARMAsmPrinter::printOperand()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01153">llvm::AArch64InstPrinter::printVectorList()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01393">llvm::ARMInstPrinter::printVectorListTwo()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01456">llvm::ARMInstPrinter::printVectorListTwoAllLanes()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01405">llvm::ARMInstPrinter::printVectorListTwoSpaced()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01501">llvm::ARMInstPrinter::printVectorListTwoSpacedAllLanes()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00273">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01340">llvm::MachineInstr::substituteRegister()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00079">llvm::MachineOperand::substPhysReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ae56eef3d36297a47c67683d39beaac75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MCRegisterInfo::getSubRegIdxOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the offset of the bit range covered by a sub-register index. If an Offset doesn't make sense (the index isn't continuous, or is used to access sub-registers at different offsets), return -1. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00055">55</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00375">getNumSubRegIndices()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00151">llvm::MCRegisterInfo::SubRegCoveredBits::Offset</a>.</p>

<p>Referenced by <a class="el" href="DwarfExpression_8cpp_source.html#l00091">llvm::DwarfExpression::AddMachineRegPiece()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l00285">llvm::TargetInstrInfo::getStackSlotRange()</a>.</p>

</div>
</div>
<a class="anchor" id="afe09c3c06e7ff022652102bdeaba8cbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MCRegisterInfo::getSubRegIdxSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the size of the bit range covered by a sub-register index. If the index isn't continuous, return the sum of the sizes of its parts. If the index is used to access subregisters of different sizes, return -1. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00049">49</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00375">getNumSubRegIndices()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00152">llvm::MCRegisterInfo::SubRegCoveredBits::Size</a>.</p>

<p>Referenced by <a class="el" href="DwarfExpression_8cpp_source.html#l00091">llvm::DwarfExpression::AddMachineRegPiece()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l00285">llvm::TargetInstrInfo::getStackSlotRange()</a>.</p>

</div>
</div>
<a class="anchor" id="a8a4879cb93d8065ac38108eefad3ef7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MCRegisterInfo::getSubRegIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubRegNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For a given register pair, return the sub-register index if the second register is a sub-register of the first. Return zero otherwise. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00038">38</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00368">getNumRegs()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>.</p>

<p>Referenced by <a class="el" href="DwarfExpression_8cpp_source.html#l00091">llvm::DwarfExpression::AddMachineRegPiece()</a>, and <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00115">isNopCopy()</a>.</p>

</div>
</div>
<a class="anchor" id="a9537f135bf12baff727cd1029ce4739b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MCRegisterInfo::InitMCRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *&#160;</td>
          <td class="paramname"><em>D</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>C</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>(*)&#160;</td>
          <td class="paramname"><em>RURoots</em>[2], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NRU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> *&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> *&#160;</td>
          <td class="paramname"><em>RUMS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td>
          <td class="paramname"><em>Strings</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td>
          <td class="paramname"><em>ClassStrings</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint16_t *&#160;</td>
          <td class="paramname"><em>SubIndices</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumIndices</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *&#160;</td>
          <td class="paramname"><em>SubIdxRanges</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint16_t *&#160;</td>
          <td class="paramname"><em>RET</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a>, called by TableGen auto-generated routines. <em>DO NOT USE</em>. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00244">244</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, and <a class="el" href="regutils_8h_source.html#l00042">NC</a>.</p>

</div>
</div>
<a class="anchor" id="ac5ba10e9a8cf6231c01fa72a99571674"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MCRegisterInfo::isSubRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a sub-register of RegA. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00425">425</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00513">isSuperRegister()</a>.</p>

<p>Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l01840">llvm::MachineInstr::addRegisterDead()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01767">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00282">llvm::MachineOperandIteratorBase::analyzePhysReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01191">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01138">llvm::MachineInstr::findRegisterUseOperandIdx()</a>, and <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00115">isNopCopy()</a>.</p>

</div>
</div>
<a class="anchor" id="a5355c911ca9fc5ca213328a57c33afc8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MCRegisterInfo::isSubRegisterEq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a sub-register of RegA or if RegB == RegA. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00433">433</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00439">isSuperRegisterEq()</a>.</p>

<p>Referenced by <a class="el" href="MCInstrDesc_8h_source.html#l00608">llvm::MCInstrDesc::hasDefOfPhysReg()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00290">llvm::MCInstrDesc::mayAffectControlFlow()</a>.</p>

</div>
</div>
<a class="anchor" id="ab473cdc9fb7554bc7375f20d76561e8e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MCRegisterInfo::isSuperRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a super-register of RegA. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00513">513</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>.</p>

<p>Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l01840">llvm::MachineInstr::addRegisterDead()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01767">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04478">llvm::ARMBaseInstrInfo::breakPartialRegDependency()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01826">llvm::MachineInstr::clearRegisterKills()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00425">isSubRegister()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00439">isSuperRegisterEq()</a>.</p>

</div>
</div>
<a class="anchor" id="a168415f7a4118984e9739a35b12429c3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MCRegisterInfo::isSuperRegisterEq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a super-register of RegA or if RegB == RegA. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00439">439</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00513">isSuperRegister()</a>.</p>

<p>Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00433">isSubRegisterEq()</a>.</p>

</div>
</div>
<a class="anchor" id="a1b44c113e5e36696965e0a8e237d8644"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MCRegisterInfo::mapDwarfRegsToLLVMRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *&#160;</td>
          <td class="paramname"><em>Map</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Used to initialize Dwarf register to LLVM register number mapping. Called by TableGen auto-generated routines. <em>DO NOT USE</em>. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00292">292</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab7c254cf3539a51c7d3170e13e84e471"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MCRegisterInfo::mapLLVMRegsToDwarfRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *&#160;</td>
          <td class="paramname"><em>Map</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Used to initialize LLVM register to Dwarf register number mapping. Called by TableGen auto-generated routines. <em>DO NOT USE</em>. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00278">278</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f3252bc2159a64bbcdbae4691fa6873"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MCRegisterInfo::mapLLVMRegToSEHReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LLVMReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>SEHReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register number mapping. By default the SEH register number is just the same as the LLVM register number. FIXME: TableGen these numbers. Currently this requires target specific initialization code. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00308">308</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00212">llvm::X86_MC::InitLLVM2SEHRegisterMapping()</a>.</p>

</div>
</div>
<a class="anchor" id="a5efe15a7dbeb71e4e264b7ba17ad4556"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a>&amp; llvm::MCRegisterInfo::operator[] </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00323">323</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>.</p>

<p>Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00331">get()</a>.</p>

</div>
</div>
<a class="anchor" id="a4940379d80a13e48a038f081facc0606"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a> llvm::MCRegisterInfo::regclass_begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00399">399</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00402">getNumRegClasses()</a>.</p>

</div>
</div>
<a class="anchor" id="a0018abfc135da1eb34b93823fef60262"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a> llvm::MCRegisterInfo::regclass_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00400">400</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00402">getNumRegClasses()</a>.</p>

</div>
</div>
<h2 class="groupheader">Friends And Related Function Documentation</h2>
<a class="anchor" id="acdaa5f1dcfe0ac250e2c0f285517494f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00238">238</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="aafe231cee5e487fcce3d3735523e0069"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00239">239</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a871e5c4479bde111063c92656dadf3cb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00240">240</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="afa6c2775d1a263919820806bca50c085"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCSubRegIndexIterator.html">MCSubRegIndexIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00236">236</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7aba84294411bec516c4f99c2743d8aa"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00235">235</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a98195db99f78cd46313e0de07882b7bb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00237">237</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a></li>
<li><a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:08:59 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
