Analysis & Synthesis report for beep_key
Tue Sep 05 22:32:04 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top|fsm_key:inst_fsm_key|state_c
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: fsm_key:inst_fsm_key
 14. Parameter Settings for User Entity Instance: beep_key:inst_beep_key
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 05 22:32:04 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; beep_key                                        ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 645                                             ;
;     Total combinational functions  ; 645                                             ;
;     Dedicated logic registers      ; 113                                             ;
; Total registers                    ; 113                                             ;
; Total pins                         ; 6                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; top                ; beep_key           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                           ;
+----------------------------------+-----------------+------------------------+------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path             ; Library ;
+----------------------------------+-----------------+------------------------+------------------------------------------+---------+
; ../rtl/top.v                     ; yes             ; User Verilog HDL File  ; E:/code/FPGACode/beep_key/rtl/top.v      ;         ;
; ../rtl/fsm_key.v                 ; yes             ; User Verilog HDL File  ; E:/code/FPGACode/beep_key/rtl/fsm_key.v  ;         ;
; ../rtl/beep_key.v                ; yes             ; User Verilog HDL File  ; E:/code/FPGACode/beep_key/rtl/beep_key.v ;         ;
+----------------------------------+-----------------+------------------------+------------------------------------------+---------+


+------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                  ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Estimated Total logic elements              ; 645                            ;
;                                             ;                                ;
; Total combinational functions               ; 645                            ;
; Logic element usage by number of LUT inputs ;                                ;
;     -- 4 input functions                    ; 442                            ;
;     -- 3 input functions                    ; 68                             ;
;     -- <=2 input functions                  ; 135                            ;
;                                             ;                                ;
; Logic elements by mode                      ;                                ;
;     -- normal mode                          ; 540                            ;
;     -- arithmetic mode                      ; 105                            ;
;                                             ;                                ;
; Total registers                             ; 113                            ;
;     -- Dedicated logic registers            ; 113                            ;
;     -- I/O registers                        ; 0                              ;
;                                             ;                                ;
; I/O pins                                    ; 6                              ;
;                                             ;                                ;
; Embedded Multiplier 9-bit elements          ; 0                              ;
;                                             ;                                ;
; Maximum fan-out node                        ; beep_key:inst_beep_key|cnt5[1] ;
; Maximum fan-out                             ; 118                            ;
; Total fan-out                               ; 2695                           ;
; Average fan-out                             ; 3.50                           ;
+---------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                               ;
+-----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+-------------+--------------+
; Compilation Hierarchy Node  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name         ; Entity Name ; Library Name ;
+-----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+-------------+--------------+
; |top                        ; 645 (0)             ; 113 (0)                   ; 0           ; 0            ; 0       ; 0         ; 6    ; 0            ; |top                        ; top         ; work         ;
;    |beep_key:inst_beep_key| ; 579 (579)           ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|beep_key:inst_beep_key ; beep_key    ; work         ;
;    |fsm_key:inst_fsm_key|   ; 66 (66)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fsm_key:inst_fsm_key   ; fsm_key     ; work         ;
+-----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |top|fsm_key:inst_fsm_key|state_c                      ;
+--------------+------------+--------------+--------------+--------------+
; Name         ; state_c.UP ; state_c.HOLD ; state_c.DOWN ; state_c.IDLE ;
+--------------+------------+--------------+--------------+--------------+
; state_c.IDLE ; 0          ; 0            ; 0            ; 0            ;
; state_c.DOWN ; 0          ; 0            ; 1            ; 1            ;
; state_c.HOLD ; 0          ; 1            ; 0            ; 1            ;
; state_c.UP   ; 1          ; 0            ; 0            ; 1            ;
+--------------+------------+--------------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+---------------------------------------+------------------------------------------+
; Register name                         ; Reason for Removal                       ;
+---------------------------------------+------------------------------------------+
; beep_key:inst_beep_key|X[1]           ; Merged with beep_key:inst_beep_key|X[14] ;
; Total Number of Removed Registers = 1 ;                                          ;
+---------------------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 113   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 14    ;
; Number of registers using Asynchronous Clear ; 110   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 82    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; beep_key:inst_beep_key|pwm             ; 1       ;
; beep_key:inst_beep_key|X[0]            ; 3       ;
; fsm_key:inst_fsm_key|key_out[0]        ; 10      ;
; fsm_key:inst_fsm_key|key_out[2]        ; 10      ;
; fsm_key:inst_fsm_key|key_out[1]        ; 10      ;
; fsm_key:inst_fsm_key|key_r0[0]         ; 3       ;
; fsm_key:inst_fsm_key|key_r0[2]         ; 3       ;
; fsm_key:inst_fsm_key|key_r0[1]         ; 4       ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|beep_key:inst_beep_key|X[16]    ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |top|beep_key:inst_beep_key|cnt1[16] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_key:inst_fsm_key ;
+----------------+---------+----------------------------------------+
; Parameter Name ; Value   ; Type                                   ;
+----------------+---------+----------------------------------------+
; TIME_20MS      ; 1000000 ; Signed Integer                         ;
; W              ; 3       ; Signed Integer                         ;
+----------------+---------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: beep_key:inst_beep_key ;
+----------------+----------+-----------------------------------------+
; Parameter Name ; Value    ; Type                                    ;
+----------------+----------+-----------------------------------------+
; CLK_PRE        ; 50000000 ; Signed Integer                          ;
; TIME_300MS     ; 15000000 ; Signed Integer                          ;
; TIME_400MS     ; 20000000 ; Signed Integer                          ;
+----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 6                           ;
; cycloneiii_ff         ; 113                         ;
;     CLR               ; 31                          ;
;     ENA               ; 3                           ;
;     ENA CLR           ; 48                          ;
;     ENA CLR SCLR      ; 17                          ;
;     ENA CLR SLD       ; 14                          ;
; cycloneiii_lcell_comb ; 646                         ;
;     arith             ; 105                         ;
;         2 data inputs ; 93                          ;
;         3 data inputs ; 12                          ;
;     normal            ; 541                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 56                          ;
;         4 data inputs ; 442                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 4.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Sep 05 22:31:52 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off beep_key -c beep_key
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /code/fpgacode/beep_key/rtl/top.v
    Info (12023): Found entity 1: top File: E:/code/FPGACode/beep_key/rtl/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /code/fpgacode/beep_key/rtl/fsm_key.v
    Info (12023): Found entity 1: fsm_key File: E:/code/FPGACode/beep_key/rtl/fsm_key.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /code/fpgacode/beep_key/rtl/beep_key.v
    Info (12023): Found entity 1: beep_key File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at fsm_key.v(36): Parameter Declaration in module "fsm_key" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/code/FPGACode/beep_key/rtl/fsm_key.v Line: 36
Warning (10222): Verilog HDL Parameter Declaration warning at beep_key.v(14): Parameter Declaration in module "beep_key" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 14
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "fsm_key" for hierarchy "fsm_key:inst_fsm_key" File: E:/code/FPGACode/beep_key/rtl/top.v Line: 19
Info (12128): Elaborating entity "beep_key" for hierarchy "beep_key:inst_beep_key" File: E:/code/FPGACode/beep_key/rtl/top.v Line: 28
Warning (10230): Verilog HDL assignment warning at beep_key.v(154): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 154
Warning (10230): Verilog HDL assignment warning at beep_key.v(155): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 155
Warning (10230): Verilog HDL assignment warning at beep_key.v(156): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 156
Warning (10230): Verilog HDL assignment warning at beep_key.v(157): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 157
Warning (10230): Verilog HDL assignment warning at beep_key.v(158): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 158
Warning (10230): Verilog HDL assignment warning at beep_key.v(159): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 159
Warning (10230): Verilog HDL assignment warning at beep_key.v(160): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 160
Warning (10230): Verilog HDL assignment warning at beep_key.v(162): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 162
Warning (10230): Verilog HDL assignment warning at beep_key.v(163): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 163
Warning (10230): Verilog HDL assignment warning at beep_key.v(164): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 164
Warning (10230): Verilog HDL assignment warning at beep_key.v(165): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 165
Warning (10230): Verilog HDL assignment warning at beep_key.v(168): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 168
Warning (10230): Verilog HDL assignment warning at beep_key.v(169): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 169
Warning (10230): Verilog HDL assignment warning at beep_key.v(170): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 170
Warning (10230): Verilog HDL assignment warning at beep_key.v(171): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 171
Warning (10230): Verilog HDL assignment warning at beep_key.v(172): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 172
Warning (10230): Verilog HDL assignment warning at beep_key.v(173): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 173
Warning (10230): Verilog HDL assignment warning at beep_key.v(174): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 174
Warning (10230): Verilog HDL assignment warning at beep_key.v(176): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 176
Warning (10230): Verilog HDL assignment warning at beep_key.v(177): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 177
Warning (10230): Verilog HDL assignment warning at beep_key.v(178): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 178
Warning (10230): Verilog HDL assignment warning at beep_key.v(179): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 179
Warning (10230): Verilog HDL assignment warning at beep_key.v(182): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 182
Warning (10230): Verilog HDL assignment warning at beep_key.v(183): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 183
Warning (10230): Verilog HDL assignment warning at beep_key.v(184): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 184
Warning (10230): Verilog HDL assignment warning at beep_key.v(185): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 185
Warning (10230): Verilog HDL assignment warning at beep_key.v(186): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 186
Warning (10230): Verilog HDL assignment warning at beep_key.v(188): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 188
Warning (10230): Verilog HDL assignment warning at beep_key.v(189): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 189
Warning (10230): Verilog HDL assignment warning at beep_key.v(190): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 190
Warning (10230): Verilog HDL assignment warning at beep_key.v(191): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 191
Warning (10230): Verilog HDL assignment warning at beep_key.v(194): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 194
Warning (10230): Verilog HDL assignment warning at beep_key.v(195): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 195
Warning (10230): Verilog HDL assignment warning at beep_key.v(196): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 196
Warning (10230): Verilog HDL assignment warning at beep_key.v(197): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 197
Warning (10230): Verilog HDL assignment warning at beep_key.v(198): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 198
Warning (10230): Verilog HDL assignment warning at beep_key.v(199): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 199
Warning (10230): Verilog HDL assignment warning at beep_key.v(201): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 201
Warning (10230): Verilog HDL assignment warning at beep_key.v(202): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 202
Warning (10230): Verilog HDL assignment warning at beep_key.v(203): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 203
Warning (10230): Verilog HDL assignment warning at beep_key.v(204): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 204
Warning (10230): Verilog HDL assignment warning at beep_key.v(207): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 207
Warning (10230): Verilog HDL assignment warning at beep_key.v(208): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 208
Warning (10230): Verilog HDL assignment warning at beep_key.v(209): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 209
Warning (10230): Verilog HDL assignment warning at beep_key.v(210): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 210
Warning (10230): Verilog HDL assignment warning at beep_key.v(211): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 211
Warning (10230): Verilog HDL assignment warning at beep_key.v(212): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 212
Warning (10230): Verilog HDL assignment warning at beep_key.v(214): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 214
Warning (10230): Verilog HDL assignment warning at beep_key.v(215): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 215
Warning (10230): Verilog HDL assignment warning at beep_key.v(216): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 216
Warning (10230): Verilog HDL assignment warning at beep_key.v(217): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 217
Warning (10230): Verilog HDL assignment warning at beep_key.v(220): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 220
Warning (10230): Verilog HDL assignment warning at beep_key.v(221): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 221
Warning (10230): Verilog HDL assignment warning at beep_key.v(222): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 222
Warning (10230): Verilog HDL assignment warning at beep_key.v(223): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 223
Warning (10230): Verilog HDL assignment warning at beep_key.v(224): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 224
Warning (10230): Verilog HDL assignment warning at beep_key.v(225): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 225
Warning (10230): Verilog HDL assignment warning at beep_key.v(226): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 226
Warning (10230): Verilog HDL assignment warning at beep_key.v(228): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 228
Warning (10230): Verilog HDL assignment warning at beep_key.v(230): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 230
Warning (10230): Verilog HDL assignment warning at beep_key.v(231): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 231
Warning (10230): Verilog HDL assignment warning at beep_key.v(232): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 232
Warning (10230): Verilog HDL assignment warning at beep_key.v(234): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 234
Warning (10230): Verilog HDL assignment warning at beep_key.v(235): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 235
Warning (10230): Verilog HDL assignment warning at beep_key.v(236): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 236
Warning (10230): Verilog HDL assignment warning at beep_key.v(237): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 237
Warning (10230): Verilog HDL assignment warning at beep_key.v(238): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 238
Warning (10230): Verilog HDL assignment warning at beep_key.v(239): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 239
Warning (10230): Verilog HDL assignment warning at beep_key.v(241): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 241
Warning (10230): Verilog HDL assignment warning at beep_key.v(246): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 246
Warning (10230): Verilog HDL assignment warning at beep_key.v(248): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 248
Warning (10230): Verilog HDL assignment warning at beep_key.v(249): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 249
Warning (10230): Verilog HDL assignment warning at beep_key.v(250): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 250
Warning (10230): Verilog HDL assignment warning at beep_key.v(252): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 252
Warning (10230): Verilog HDL assignment warning at beep_key.v(253): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 253
Warning (10230): Verilog HDL assignment warning at beep_key.v(254): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 254
Warning (10230): Verilog HDL assignment warning at beep_key.v(255): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 255
Warning (10230): Verilog HDL assignment warning at beep_key.v(256): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 256
Warning (10230): Verilog HDL assignment warning at beep_key.v(257): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 257
Warning (10230): Verilog HDL assignment warning at beep_key.v(259): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 259
Warning (10230): Verilog HDL assignment warning at beep_key.v(270): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 270
Warning (10230): Verilog HDL assignment warning at beep_key.v(271): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 271
Warning (10230): Verilog HDL assignment warning at beep_key.v(272): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 272
Warning (10230): Verilog HDL assignment warning at beep_key.v(273): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 273
Warning (10230): Verilog HDL assignment warning at beep_key.v(275): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 275
Warning (10230): Verilog HDL assignment warning at beep_key.v(276): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 276
Warning (10230): Verilog HDL assignment warning at beep_key.v(279): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 279
Warning (10230): Verilog HDL assignment warning at beep_key.v(280): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 280
Warning (10230): Verilog HDL assignment warning at beep_key.v(281): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 281
Warning (10230): Verilog HDL assignment warning at beep_key.v(282): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 282
Warning (10230): Verilog HDL assignment warning at beep_key.v(284): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 284
Warning (10230): Verilog HDL assignment warning at beep_key.v(285): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 285
Warning (10230): Verilog HDL assignment warning at beep_key.v(288): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 288
Warning (10230): Verilog HDL assignment warning at beep_key.v(289): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 289
Warning (10230): Verilog HDL assignment warning at beep_key.v(290): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 290
Warning (10230): Verilog HDL assignment warning at beep_key.v(291): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 291
Warning (10230): Verilog HDL assignment warning at beep_key.v(293): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 293
Warning (10230): Verilog HDL assignment warning at beep_key.v(294): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 294
Warning (10230): Verilog HDL assignment warning at beep_key.v(295): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 295
Warning (10230): Verilog HDL assignment warning at beep_key.v(297): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 297
Warning (10230): Verilog HDL assignment warning at beep_key.v(298): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 298
Warning (10230): Verilog HDL assignment warning at beep_key.v(299): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 299
Warning (10230): Verilog HDL assignment warning at beep_key.v(300): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 300
Warning (10230): Verilog HDL assignment warning at beep_key.v(302): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 302
Warning (10230): Verilog HDL assignment warning at beep_key.v(303): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 303
Warning (10230): Verilog HDL assignment warning at beep_key.v(315): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 315
Warning (10230): Verilog HDL assignment warning at beep_key.v(316): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 316
Warning (10230): Verilog HDL assignment warning at beep_key.v(318): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 318
Warning (10230): Verilog HDL assignment warning at beep_key.v(319): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 319
Warning (10230): Verilog HDL assignment warning at beep_key.v(320): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 320
Warning (10230): Verilog HDL assignment warning at beep_key.v(322): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 322
Warning (10230): Verilog HDL assignment warning at beep_key.v(323): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 323
Warning (10230): Verilog HDL assignment warning at beep_key.v(324): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 324
Warning (10230): Verilog HDL assignment warning at beep_key.v(325): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 325
Warning (10230): Verilog HDL assignment warning at beep_key.v(326): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 326
Warning (10230): Verilog HDL assignment warning at beep_key.v(328): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 328
Warning (10230): Verilog HDL assignment warning at beep_key.v(329): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 329
Warning (10230): Verilog HDL assignment warning at beep_key.v(330): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 330
Warning (10230): Verilog HDL assignment warning at beep_key.v(332): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 332
Warning (10230): Verilog HDL assignment warning at beep_key.v(333): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 333
Warning (10230): Verilog HDL assignment warning at beep_key.v(335): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 335
Warning (10230): Verilog HDL assignment warning at beep_key.v(337): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 337
Warning (10230): Verilog HDL assignment warning at beep_key.v(338): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 338
Warning (10230): Verilog HDL assignment warning at beep_key.v(340): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 340
Warning (10230): Verilog HDL assignment warning at beep_key.v(341): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 341
Warning (10230): Verilog HDL assignment warning at beep_key.v(342): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 342
Warning (10230): Verilog HDL assignment warning at beep_key.v(343): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 343
Warning (10230): Verilog HDL assignment warning at beep_key.v(344): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 344
Warning (10230): Verilog HDL assignment warning at beep_key.v(346): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 346
Warning (10230): Verilog HDL assignment warning at beep_key.v(348): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 348
Warning (10230): Verilog HDL assignment warning at beep_key.v(349): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 349
Warning (10230): Verilog HDL assignment warning at beep_key.v(350): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 350
Warning (10230): Verilog HDL assignment warning at beep_key.v(352): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 352
Warning (10230): Verilog HDL assignment warning at beep_key.v(353): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 353
Warning (10230): Verilog HDL assignment warning at beep_key.v(354): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 354
Warning (10230): Verilog HDL assignment warning at beep_key.v(356): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 356
Warning (10230): Verilog HDL assignment warning at beep_key.v(357): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 357
Warning (10230): Verilog HDL assignment warning at beep_key.v(358): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 358
Warning (10230): Verilog HDL assignment warning at beep_key.v(360): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 360
Warning (10230): Verilog HDL assignment warning at beep_key.v(361): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 361
Warning (10230): Verilog HDL assignment warning at beep_key.v(362): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 362
Warning (10230): Verilog HDL assignment warning at beep_key.v(363): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 363
Warning (10230): Verilog HDL assignment warning at beep_key.v(365): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 365
Warning (10230): Verilog HDL assignment warning at beep_key.v(368): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 368
Warning (10230): Verilog HDL assignment warning at beep_key.v(369): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 369
Warning (10230): Verilog HDL assignment warning at beep_key.v(370): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 370
Warning (10230): Verilog HDL assignment warning at beep_key.v(371): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 371
Warning (10230): Verilog HDL assignment warning at beep_key.v(373): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 373
Warning (10230): Verilog HDL assignment warning at beep_key.v(374): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 374
Warning (10230): Verilog HDL assignment warning at beep_key.v(376): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 376
Warning (10230): Verilog HDL assignment warning at beep_key.v(377): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 377
Warning (10230): Verilog HDL assignment warning at beep_key.v(378): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 378
Warning (10230): Verilog HDL assignment warning at beep_key.v(379): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 379
Warning (10230): Verilog HDL assignment warning at beep_key.v(380): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 380
Warning (10230): Verilog HDL assignment warning at beep_key.v(382): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 382
Warning (10230): Verilog HDL assignment warning at beep_key.v(384): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 384
Warning (10230): Verilog HDL assignment warning at beep_key.v(386): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 386
Warning (10230): Verilog HDL assignment warning at beep_key.v(387): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 387
Warning (10230): Verilog HDL assignment warning at beep_key.v(389): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 389
Warning (10230): Verilog HDL assignment warning at beep_key.v(391): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 391
Warning (10230): Verilog HDL assignment warning at beep_key.v(392): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 392
Warning (10230): Verilog HDL assignment warning at beep_key.v(393): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 393
Warning (10230): Verilog HDL assignment warning at beep_key.v(394): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 394
Warning (10230): Verilog HDL assignment warning at beep_key.v(395): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 395
Warning (10230): Verilog HDL assignment warning at beep_key.v(396): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 396
Warning (10230): Verilog HDL assignment warning at beep_key.v(397): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 397
Warning (10230): Verilog HDL assignment warning at beep_key.v(398): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 398
Warning (10230): Verilog HDL assignment warning at beep_key.v(400): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 400
Warning (10230): Verilog HDL assignment warning at beep_key.v(401): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 401
Warning (10230): Verilog HDL assignment warning at beep_key.v(403): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 403
Warning (10230): Verilog HDL assignment warning at beep_key.v(404): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 404
Warning (10230): Verilog HDL assignment warning at beep_key.v(405): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 405
Warning (10230): Verilog HDL assignment warning at beep_key.v(406): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 406
Warning (10230): Verilog HDL assignment warning at beep_key.v(407): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 407
Warning (10230): Verilog HDL assignment warning at beep_key.v(408): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 408
Warning (10230): Verilog HDL assignment warning at beep_key.v(409): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 409
Warning (10230): Verilog HDL assignment warning at beep_key.v(411): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 411
Warning (10230): Verilog HDL assignment warning at beep_key.v(413): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 413
Warning (10230): Verilog HDL assignment warning at beep_key.v(414): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 414
Warning (10230): Verilog HDL assignment warning at beep_key.v(417): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 417
Warning (10230): Verilog HDL assignment warning at beep_key.v(418): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 418
Warning (10230): Verilog HDL assignment warning at beep_key.v(419): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 419
Warning (10230): Verilog HDL assignment warning at beep_key.v(420): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 420
Warning (10230): Verilog HDL assignment warning at beep_key.v(422): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 422
Warning (10230): Verilog HDL assignment warning at beep_key.v(424): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 424
Warning (10230): Verilog HDL assignment warning at beep_key.v(425): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 425
Warning (10230): Verilog HDL assignment warning at beep_key.v(426): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 426
Warning (10230): Verilog HDL assignment warning at beep_key.v(428): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 428
Warning (10230): Verilog HDL assignment warning at beep_key.v(429): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 429
Warning (10230): Verilog HDL assignment warning at beep_key.v(430): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 430
Warning (10230): Verilog HDL assignment warning at beep_key.v(431): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 431
Warning (10230): Verilog HDL assignment warning at beep_key.v(432): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 432
Warning (10230): Verilog HDL assignment warning at beep_key.v(433): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 433
Warning (10230): Verilog HDL assignment warning at beep_key.v(434): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 434
Warning (10230): Verilog HDL assignment warning at beep_key.v(435): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 435
Warning (10230): Verilog HDL assignment warning at beep_key.v(437): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 437
Warning (10230): Verilog HDL assignment warning at beep_key.v(438): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 438
Warning (10230): Verilog HDL assignment warning at beep_key.v(439): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 439
Warning (10230): Verilog HDL assignment warning at beep_key.v(440): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 440
Warning (10230): Verilog HDL assignment warning at beep_key.v(442): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 442
Warning (10230): Verilog HDL assignment warning at beep_key.v(446): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 446
Warning (10230): Verilog HDL assignment warning at beep_key.v(447): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 447
Warning (10230): Verilog HDL assignment warning at beep_key.v(448): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 448
Warning (10230): Verilog HDL assignment warning at beep_key.v(449): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 449
Warning (10230): Verilog HDL assignment warning at beep_key.v(450): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 450
Warning (10230): Verilog HDL assignment warning at beep_key.v(451): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 451
Warning (10230): Verilog HDL assignment warning at beep_key.v(452): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 452
Warning (10230): Verilog HDL assignment warning at beep_key.v(453): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 453
Warning (10230): Verilog HDL assignment warning at beep_key.v(454): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 454
Warning (10230): Verilog HDL assignment warning at beep_key.v(456): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 456
Warning (10230): Verilog HDL assignment warning at beep_key.v(457): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 457
Warning (10230): Verilog HDL assignment warning at beep_key.v(458): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 458
Warning (10230): Verilog HDL assignment warning at beep_key.v(459): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 459
Warning (10230): Verilog HDL assignment warning at beep_key.v(460): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 460
Warning (10230): Verilog HDL assignment warning at beep_key.v(461): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 461
Warning (10230): Verilog HDL assignment warning at beep_key.v(462): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 462
Warning (10230): Verilog HDL assignment warning at beep_key.v(464): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 464
Warning (10230): Verilog HDL assignment warning at beep_key.v(465): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 465
Warning (10230): Verilog HDL assignment warning at beep_key.v(466): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 466
Warning (10230): Verilog HDL assignment warning at beep_key.v(467): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 467
Warning (10230): Verilog HDL assignment warning at beep_key.v(468): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 468
Warning (10230): Verilog HDL assignment warning at beep_key.v(469): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 469
Warning (10230): Verilog HDL assignment warning at beep_key.v(470): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 470
Warning (10230): Verilog HDL assignment warning at beep_key.v(471): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 471
Warning (10230): Verilog HDL assignment warning at beep_key.v(473): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 473
Warning (10230): Verilog HDL assignment warning at beep_key.v(477): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 477
Warning (10230): Verilog HDL assignment warning at beep_key.v(478): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 478
Warning (10230): Verilog HDL assignment warning at beep_key.v(479): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 479
Warning (10230): Verilog HDL assignment warning at beep_key.v(480): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 480
Warning (10230): Verilog HDL assignment warning at beep_key.v(481): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 481
Warning (10230): Verilog HDL assignment warning at beep_key.v(482): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 482
Warning (10230): Verilog HDL assignment warning at beep_key.v(483): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 483
Warning (10230): Verilog HDL assignment warning at beep_key.v(485): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 485
Warning (10230): Verilog HDL assignment warning at beep_key.v(486): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 486
Warning (10230): Verilog HDL assignment warning at beep_key.v(487): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 487
Warning (10230): Verilog HDL assignment warning at beep_key.v(488): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 488
Warning (10230): Verilog HDL assignment warning at beep_key.v(490): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 490
Warning (10230): Verilog HDL assignment warning at beep_key.v(492): truncated value with size 32 to match size of target (17) File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 492
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "beep_key:inst_beep_key|Ram0" is uninferred due to inappropriate RAM size File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 269
Info (13000): Registers with preset signals will power-up high File: E:/code/FPGACode/beep_key/rtl/beep_key.v Line: 6
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 651 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 645 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 241 warnings
    Info: Peak virtual memory: 4761 megabytes
    Info: Processing ended: Tue Sep 05 22:32:04 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:22


