#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Aug 30 09:16:55 2022
# Process ID: 26108
# Current directory: D:/CODE/Verilog/LittleCPU/PipelineCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30476 D:\CODE\Verilog\LittleCPU\PipelineCPU\PipelineCPU.xpr
# Log file: D:/CODE/Verilog/LittleCPU/PipelineCPU/vivado.log
# Journal file: D:/CODE/Verilog/LittleCPU/PipelineCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 742.637 ; gain = 86.797
update_compile_order -fileset sources_1
close [ open D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/IF.v w ]
add_files D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/IF.v
update_compile_order -fileset sources_1
close [ open D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/ID.v w ]
add_files D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/ID.v
update_compile_order -fileset sources_1
close [ open D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/EX.v w ]
add_files D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/EX.v
update_compile_order -fileset sources_1
close [ open D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/MEM.v w ]
add_files D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/MEM.v
update_compile_order -fileset sources_1
close [ open D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/WB.v w ]
add_files D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/WB.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/pipeline_control_unit.v w ]
add_files D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/pipeline_control_unit.v
update_compile_order -fileset sources_1
close [ open D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/forward_unit.v w ]
add_files D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/forward_unit.v
update_compile_order -fileset sources_1
close [ open D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/cpu_top.v w ]
add_files D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/cpu_top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sim_1/new/testbench.v w ]
add_files -fileset sim_1 D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 31 13:22:48 2022...
