<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="dispaa.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dispbb.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dispbb.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="dispbb.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dispbb.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dispbb.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dispbb.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dispbb.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dispbb.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="dispbb.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dispbb.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="dispbb.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="dispbb.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="dispbb.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dispbb.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="dispbb.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dispbb.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dispbb.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="dispbb.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="dispbb.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="dispbb.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dispbb.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="dispbb.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dispbb.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dispbb_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="dispbb_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dispbb_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dispbb_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dispbb_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="dispbb_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dispbb_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dispbb_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="dispbb_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="dispbb_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dispbb_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dispbb_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="dispbb_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="dispbb_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dispbb_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dispbb_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1549742421" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1549742421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549742421" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="679447396749453012" xil_pn:start_ts="1549742421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549742421" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3717772381914945959" xil_pn:start_ts="1549742421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549742421" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1549742421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549742421" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8737738546273914796" xil_pn:start_ts="1549742421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549742421" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303116325842" xil_pn:start_ts="1549742421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549742421" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5506430861297677347" xil_pn:start_ts="1549742421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559522252" xil_pn:in_ck="4793871063739396" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1920935801649362560" xil_pn:start_ts="1559522229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="dispbb.lso"/>
      <outfile xil_pn:name="dispbb.ngc"/>
      <outfile xil_pn:name="dispbb.ngr"/>
      <outfile xil_pn:name="dispbb.prj"/>
      <outfile xil_pn:name="dispbb.stx"/>
      <outfile xil_pn:name="dispbb.syr"/>
      <outfile xil_pn:name="dispbb.xst"/>
      <outfile xil_pn:name="dispbb_vhdl.prj"/>
      <outfile xil_pn:name="dispbb_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1559232401" xil_pn:in_ck="-2606428088886160514" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="49069078910908001" xil_pn:start_ts="1559232401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559522280" xil_pn:in_ck="6296193973754072984" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2552359564126134640" xil_pn:start_ts="1559522264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="dispbb.bld"/>
      <outfile xil_pn:name="dispbb.ngd"/>
      <outfile xil_pn:name="dispbb_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1559522296" xil_pn:in_ck="5996315746073921849" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6301418164239633844" xil_pn:start_ts="1559522280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="dispbb.pcf"/>
      <outfile xil_pn:name="dispbb_map.map"/>
      <outfile xil_pn:name="dispbb_map.mrp"/>
      <outfile xil_pn:name="dispbb_map.ncd"/>
      <outfile xil_pn:name="dispbb_map.ngm"/>
      <outfile xil_pn:name="dispbb_map.xrpt"/>
      <outfile xil_pn:name="dispbb_summary.xml"/>
      <outfile xil_pn:name="dispbb_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1559522320" xil_pn:in_ck="7795987673059851890" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="4891759239423368658" xil_pn:start_ts="1559522296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="dispbb.ncd"/>
      <outfile xil_pn:name="dispbb.pad"/>
      <outfile xil_pn:name="dispbb.par"/>
      <outfile xil_pn:name="dispbb.ptwx"/>
      <outfile xil_pn:name="dispbb.unroutes"/>
      <outfile xil_pn:name="dispbb.xpi"/>
      <outfile xil_pn:name="dispbb_pad.csv"/>
      <outfile xil_pn:name="dispbb_pad.txt"/>
      <outfile xil_pn:name="dispbb_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1559522343" xil_pn:in_ck="4793871063730519" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="8242823369169169445" xil_pn:start_ts="1559522327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dispbb.bgn"/>
      <outfile xil_pn:name="dispbb.bit"/>
      <outfile xil_pn:name="dispbb.drc"/>
      <outfile xil_pn:name="dispbb.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1559522320" xil_pn:in_ck="8686753652434768437" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1559522312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="dispbb.twr"/>
      <outfile xil_pn:name="dispbb.twx"/>
    </transform>
  </transforms>

</generated_project>
