0.7
2020.2
May 22 2024
19:03:11
C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.sim/sim_1/synth/func/xsim/tb_func_synth.v,1734191252,verilog,,C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v,,blk_mem_gen_0;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_4_8;blk_mem_gen_0_blk_mem_gen_v8_4_8_synth;dbg_hub_CV;glbl;ila_0;ila_0_blk_mem_gen_v8_4_8;ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_generic_cstr;ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width;ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper;ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_top;ila_0_blk_mem_gen_v8_4_8_synth;ila_0_ila_v6_2_15_ila;ila_0_ila_v6_2_15_ila_cap_addrgen;ila_0_ila_v6_2_15_ila_cap_ctrl_legacy;ila_0_ila_v6_2_15_ila_cap_sample_counter;ila_0_ila_v6_2_15_ila_cap_window_counter;ila_0_ila_v6_2_15_ila_core;ila_0_ila_v6_2_15_ila_register;ila_0_ila_v6_2_15_ila_reset_ctrl;ila_0_ila_v6_2_15_ila_trace_memory;ila_0_ila_v6_2_15_ila_trig_match;ila_0_ila_v6_2_15_ila_trigger;ila_0_ltlib_v1_0_2_all_typeA;ila_0_ltlib_v1_0_2_all_typeA_1;ila_0_ltlib_v1_0_2_all_typeA_3;ila_0_ltlib_v1_0_2_all_typeA_5;ila_0_ltlib_v1_0_2_all_typeA__parameterized0;ila_0_ltlib_v1_0_2_all_typeA__parameterized0_27;ila_0_ltlib_v1_0_2_all_typeA__parameterized0_31;ila_0_ltlib_v1_0_2_all_typeA_slice;ila_0_ltlib_v1_0_2_all_typeA_slice_2;ila_0_ltlib_v1_0_2_all_typeA_slice_4;ila_0_ltlib_v1_0_2_all_typeA_slice_6;ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0;ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_25;ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_28;ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_29;ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_32;ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_33;ila_0_ltlib_v1_0_2_allx_typeA;ila_0_ltlib_v1_0_2_allx_typeA__parameterized0;ila_0_ltlib_v1_0_2_allx_typeA__parameterized1;ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_0;ila_0_ltlib_v1_0_2_allx_typeA_nodelay;ila_0_ltlib_v1_0_2_allx_typeA_nodelay_26;ila_0_ltlib_v1_0_2_allx_typeA_nodelay_30;ila_0_ltlib_v1_0_2_async_edge_xfer;ila_0_ltlib_v1_0_2_async_edge_xfer__1;ila_0_ltlib_v1_0_2_async_edge_xfer__2;ila_0_ltlib_v1_0_2_async_edge_xfer__3;ila_0_ltlib_v1_0_2_cfglut4;ila_0_ltlib_v1_0_2_cfglut4__1;ila_0_ltlib_v1_0_2_cfglut5;ila_0_ltlib_v1_0_2_cfglut5__1;ila_0_ltlib_v1_0_2_cfglut5__2;ila_0_ltlib_v1_0_2_cfglut6;ila_0_ltlib_v1_0_2_cfglut6__1;ila_0_ltlib_v1_0_2_cfglut6__parameterized0;ila_0_ltlib_v1_0_2_cfglut7;ila_0_ltlib_v1_0_2_cfglut7__1;ila_0_ltlib_v1_0_2_generic_memrd;ila_0_ltlib_v1_0_2_match;ila_0_ltlib_v1_0_2_match__parameterized0;ila_0_ltlib_v1_0_2_match__parameterized1;ila_0_ltlib_v1_0_2_match__parameterized1__1;ila_0_ltlib_v1_0_2_match_nodelay;ila_0_ltlib_v1_0_2_match_nodelay__1;ila_0_ltlib_v1_0_2_match_nodelay__2;ila_0_ltlib_v1_0_2_rising_edge_detection;ila_0_ltlib_v1_0_2_rising_edge_detection__1;ila_0_xsdbs_v1_0_4_reg__parameterized15;ila_0_xsdbs_v1_0_4_reg__parameterized16;ila_0_xsdbs_v1_0_4_reg__parameterized17;ila_0_xsdbs_v1_0_4_reg__parameterized18;ila_0_xsdbs_v1_0_4_reg__parameterized30;ila_0_xsdbs_v1_0_4_reg__parameterized31;ila_0_xsdbs_v1_0_4_reg__parameterized32;ila_0_xsdbs_v1_0_4_reg__parameterized33;ila_0_xsdbs_v1_0_4_reg__parameterized34;ila_0_xsdbs_v1_0_4_reg__parameterized35;ila_0_xsdbs_v1_0_4_reg__parameterized36;ila_0_xsdbs_v1_0_4_reg__parameterized37;ila_0_xsdbs_v1_0_4_reg__parameterized38;ila_0_xsdbs_v1_0_4_reg__parameterized39;ila_0_xsdbs_v1_0_4_reg__parameterized40;ila_0_xsdbs_v1_0_4_reg__parameterized41;ila_0_xsdbs_v1_0_4_reg__parameterized43;ila_0_xsdbs_v1_0_4_reg__parameterized45;ila_0_xsdbs_v1_0_4_reg__parameterized48;ila_0_xsdbs_v1_0_4_reg_ctl;ila_0_xsdbs_v1_0_4_reg_ctl_10;ila_0_xsdbs_v1_0_4_reg_ctl_11;ila_0_xsdbs_v1_0_4_reg_ctl_12;ila_0_xsdbs_v1_0_4_reg_ctl_13;ila_0_xsdbs_v1_0_4_reg_ctl_16;ila_0_xsdbs_v1_0_4_reg_ctl_17;ila_0_xsdbs_v1_0_4_reg_ctl_18;ila_0_xsdbs_v1_0_4_reg_ctl_19;ila_0_xsdbs_v1_0_4_reg_ctl_20;ila_0_xsdbs_v1_0_4_reg_ctl_23;ila_0_xsdbs_v1_0_4_reg_ctl_24;ila_0_xsdbs_v1_0_4_reg_ctl__parameterized1;ila_0_xsdbs_v1_0_4_reg_ctl__parameterized1_14;ila_0_xsdbs_v1_0_4_reg_ctl__parameterized1_15;ila_0_xsdbs_v1_0_4_reg_p2s;ila_0_xsdbs_v1_0_4_reg_p2s__parameterized0;ila_0_xsdbs_v1_0_4_reg_p2s__parameterized1;ila_0_xsdbs_v1_0_4_reg_p2s__parameterized2;ila_0_xsdbs_v1_0_4_reg_p2s__parameterized3;ila_0_xsdbs_v1_0_4_reg_stat;ila_0_xsdbs_v1_0_4_reg_stat_21;ila_0_xsdbs_v1_0_4_reg_stat_22;ila_0_xsdbs_v1_0_4_reg_stat_7;ila_0_xsdbs_v1_0_4_reg_stat_8;ila_0_xsdbs_v1_0_4_reg_stat_9;ila_0_xsdbs_v1_0_4_reg_stream;ila_0_xsdbs_v1_0_4_reg_stream__parameterized0;ila_0_xsdbs_v1_0_4_xsdbs;vio_0;vio_0_vio_v3_0_25_decoder;vio_0_vio_v3_0_25_probe_in_one;vio_0_vio_v3_0_25_probe_out_all;vio_0_vio_v3_0_25_probe_out_one;vio_0_vio_v3_0_25_vio;vio_0_xsdbs_v1_0_4_xsdbs,,,,,,,,
C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sim_1/new/tb_top.v,1732190094,verilog,,,,tb,,,,,,,,
C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v,1734190662,verilog,,C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sim_1/new/tb_top.v,,top,,,,,,,,
