{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418207875586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418207875586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 04:37:55 2014 " "Processing started: Wed Dec 10 04:37:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418207875586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418207875586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7_usb -c lab7_usb " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7_usb -c lab7_usb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418207875586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1418207876071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_usb " "Found entity 1: lab7_usb" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876134 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1418207876149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/usb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/usb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system " "Found entity 1: usb_system" {  } { { "usb_system/synthesis/usb_system.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/usb_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "usb_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "usb_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_irq_mapper " "Found entity 1: usb_system_irq_mapper" {  } { { "usb_system/synthesis/submodules/usb_system_irq_mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_1 " "Found entity 1: usb_system_mm_interconnect_1" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "usb_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "usb_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0 " "Found entity 1: usb_system_mm_interconnect_0" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876181 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: usb_system_mm_interconnect_0_rsp_mux_001" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_mux " "Found entity 1: usb_system_mm_interconnect_0_rsp_mux" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_demux_003 " "Found entity 1: usb_system_mm_interconnect_0_rsp_demux_003" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_demux " "Found entity 1: usb_system_mm_interconnect_0_rsp_demux" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: usb_system_mm_interconnect_0_cmd_mux_003" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_mux " "Found entity 1: usb_system_mm_interconnect_0_cmd_mux" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: usb_system_mm_interconnect_0_cmd_demux_001" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_demux " "Found entity 1: usb_system_mm_interconnect_0_cmd_demux" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418207876213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418207876213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_005_default_decode" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876213 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router_005 " "Found entity 2: usb_system_mm_interconnect_0_router_005" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418207876228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418207876228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_002_default_decode" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876228 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router_002 " "Found entity 2: usb_system_mm_interconnect_0_router_002" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418207876228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418207876228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_001_default_decode" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876228 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router_001 " "Found entity 2: usb_system_mm_interconnect_0_router_001" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418207876228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418207876228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_default_decode" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876228 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router " "Found entity 2: usb_system_mm_interconnect_0_router" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "usb_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "usb_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/cy7c67200_if.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/cy7c67200_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 CY7C67200_IF " "Found entity 1: CY7C67200_IF" {  } { { "usb_system/synthesis/submodules/CY7C67200_IF.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/CY7C67200_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_keycode " "Found entity 1: usb_system_keycode" {  } { { "usb_system/synthesis/submodules/usb_system_keycode.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_clocks.v 4 4 " "Found 4 design units, including 4 entities, in source file usb_system/synthesis/submodules/usb_system_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_clocks_dffpipe_l2c " "Found entity 1: usb_system_clocks_dffpipe_l2c" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_clocks.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876276 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_clocks_stdsync_sv6 " "Found entity 2: usb_system_clocks_stdsync_sv6" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_clocks.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876276 ""} { "Info" "ISGN_ENTITY_NAME" "3 usb_system_clocks_altpll_pqa2 " "Found entity 3: usb_system_clocks_altpll_pqa2" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_clocks.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876276 ""} { "Info" "ISGN_ENTITY_NAME" "4 usb_system_clocks " "Found entity 4: usb_system_clocks" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_clocks.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file usb_system/synthesis/submodules/usb_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_register_bank_a_module " "Found entity 1: usb_system_cpu_register_bank_a_module" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_cpu_register_bank_b_module " "Found entity 2: usb_system_cpu_register_bank_b_module" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "3 usb_system_cpu_nios2_oci_debug " "Found entity 3: usb_system_cpu_nios2_oci_debug" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "4 usb_system_cpu_ociram_sp_ram_module " "Found entity 4: usb_system_cpu_ociram_sp_ram_module" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "5 usb_system_cpu_nios2_ocimem " "Found entity 5: usb_system_cpu_nios2_ocimem" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "6 usb_system_cpu_nios2_avalon_reg " "Found entity 6: usb_system_cpu_nios2_avalon_reg" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "7 usb_system_cpu_nios2_oci_break " "Found entity 7: usb_system_cpu_nios2_oci_break" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "8 usb_system_cpu_nios2_oci_xbrk " "Found entity 8: usb_system_cpu_nios2_oci_xbrk" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "9 usb_system_cpu_nios2_oci_dbrk " "Found entity 9: usb_system_cpu_nios2_oci_dbrk" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "10 usb_system_cpu_nios2_oci_itrace " "Found entity 10: usb_system_cpu_nios2_oci_itrace" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "11 usb_system_cpu_nios2_oci_td_mode " "Found entity 11: usb_system_cpu_nios2_oci_td_mode" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "12 usb_system_cpu_nios2_oci_dtrace " "Found entity 12: usb_system_cpu_nios2_oci_dtrace" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "13 usb_system_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: usb_system_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "14 usb_system_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: usb_system_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "15 usb_system_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: usb_system_cpu_nios2_oci_fifo_cnt_inc" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "16 usb_system_cpu_nios2_oci_fifo " "Found entity 16: usb_system_cpu_nios2_oci_fifo" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "17 usb_system_cpu_nios2_oci_pib " "Found entity 17: usb_system_cpu_nios2_oci_pib" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "18 usb_system_cpu_nios2_oci_im " "Found entity 18: usb_system_cpu_nios2_oci_im" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "19 usb_system_cpu_nios2_performance_monitors " "Found entity 19: usb_system_cpu_nios2_performance_monitors" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "20 usb_system_cpu_nios2_oci " "Found entity 20: usb_system_cpu_nios2_oci" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""} { "Info" "ISGN_ENTITY_NAME" "21 usb_system_cpu " "Found entity 21: usb_system_cpu" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_jtag_debug_module_sysclk " "Found entity 1: usb_system_cpu_jtag_debug_module_sysclk" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_jtag_debug_module_tck " "Found entity 1: usb_system_cpu_jtag_debug_module_tck" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_jtag_debug_module_wrapper " "Found entity 1: usb_system_cpu_jtag_debug_module_wrapper" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_oci_test_bench " "Found entity 1: usb_system_cpu_oci_test_bench" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_oci_test_bench.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_test_bench " "Found entity 1: usb_system_cpu_test_bench" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_test_bench.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file usb_system/synthesis/submodules/usb_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_jtag_uart_sim_scfifo_w " "Found entity 1: usb_system_jtag_uart_sim_scfifo_w" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876307 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_jtag_uart_scfifo_w " "Found entity 2: usb_system_jtag_uart_scfifo_w" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876307 ""} { "Info" "ISGN_ENTITY_NAME" "3 usb_system_jtag_uart_sim_scfifo_r " "Found entity 3: usb_system_jtag_uart_sim_scfifo_r" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876307 ""} { "Info" "ISGN_ENTITY_NAME" "4 usb_system_jtag_uart_scfifo_r " "Found entity 4: usb_system_jtag_uart_scfifo_r" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876307 ""} { "Info" "ISGN_ENTITY_NAME" "5 usb_system_jtag_uart " "Found entity 5: usb_system_jtag_uart" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_sdram_input_efifo_module " "Found entity 1: usb_system_sdram_input_efifo_module" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876307 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_sdram " "Found entity 2: usb_system_sdram" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_table.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_table.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_table " "Found entity 1: sprite_table" {  } { { "Sprite_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Sprite_table.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876323 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Game_entity_table.sv(32) " "Verilog HDL information at Game_entity_table.sv(32): always construct contains both blocking and non-blocking assignments" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418207876338 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Game_entity_table.sv(231) " "Verilog HDL information at Game_entity_table.sv(231): always construct contains both blocking and non-blocking assignments" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 231 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418207876338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_entity_table.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_entity_table.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Game_entity_table " "Found entity 1: Game_entity_table" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_table.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_table.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_table " "Found entity 1: color_table" {  } { { "color_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/color_table.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grid.sv 1 1 " "Found 1 design units, including 1 entities, in source file grid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 grid " "Found entity 1: grid" {  } { { "grid.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/grid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scorecount.sv 1 1 " "Found 1 design units, including 1 entities, in source file scorecount.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scorecount " "Found entity 1: scorecount" {  } { { "scorecount.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/scorecount.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grass.sv 1 1 " "Found 1 design units, including 1 entities, in source file grass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 grass " "Found entity 1: grass" {  } { { "grass.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/grass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OTG_FSPEED lab7_usb.sv(56) " "Verilog HDL Implicit Net warning at lab7_usb.sv(56): created implicit net for \"OTG_FSPEED\"" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207876338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OTG_LSPEED lab7_usb.sv(57) " "Verilog HDL Implicit Net warning at lab7_usb.sv(57): created implicit net for \"OTG_LSPEED\"" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207876338 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_sdram.v(316) " "Verilog HDL or VHDL warning at usb_system_sdram.v(316): conditional expression evaluates to a constant" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1418207876432 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_sdram.v(326) " "Verilog HDL or VHDL warning at usb_system_sdram.v(326): conditional expression evaluates to a constant" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1418207876432 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_sdram.v(336) " "Verilog HDL or VHDL warning at usb_system_sdram.v(336): conditional expression evaluates to a constant" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1418207876432 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_sdram.v(680) " "Verilog HDL or VHDL warning at usb_system_sdram.v(680): conditional expression evaluates to a constant" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1418207876432 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_cpu.v(1605) " "Verilog HDL or VHDL warning at usb_system_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1418207876464 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_cpu.v(1607) " "Verilog HDL or VHDL warning at usb_system_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1418207876464 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_cpu.v(1763) " "Verilog HDL or VHDL warning at usb_system_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1418207876465 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_cpu.v(2587) " "Verilog HDL or VHDL warning at usb_system_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1418207876470 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7_usb " "Elaborating entity \"lab7_usb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418207876599 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OTG_FSPEED lab7_usb.sv(56) " "Verilog HDL or VHDL warning at lab7_usb.sv(56): object \"OTG_FSPEED\" assigned a value but never read" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418207876599 "|lab7_usb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OTG_LSPEED lab7_usb.sv(57) " "Verilog HDL or VHDL warning at lab7_usb.sv(57): object \"OTG_LSPEED\" assigned a value but never read" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418207876599 "|lab7_usb"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 lab7_usb.sv(15) " "Output port \"HEX2\" at lab7_usb.sv(15) has no driver" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1418207876615 "|lab7_usb"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 lab7_usb.sv(15) " "Output port \"HEX3\" at lab7_usb.sv(15) has no driver" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1418207876615 "|lab7_usb"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab7_usb.sv(15) " "Output port \"HEX4\" at lab7_usb.sv(15) has no driver" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1418207876615 "|lab7_usb"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab7_usb.sv(15) " "Output port \"HEX5\" at lab7_usb.sv(15) has no driver" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1418207876615 "|lab7_usb"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 lab7_usb.sv(15) " "Output port \"HEX6\" at lab7_usb.sv(15) has no driver" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1418207876615 "|lab7_usb"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 lab7_usb.sv(15) " "Output port \"HEX7\" at lab7_usb.sv(15) has no driver" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1418207876615 "|lab7_usb"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG lab7_usb.sv(16) " "Output port \"LEDG\" at lab7_usb.sv(16) has no driver" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1418207876615 "|lab7_usb"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR lab7_usb.sv(17) " "Output port \"LEDR\" at lab7_usb.sv(17) has no driver" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1418207876615 "|lab7_usb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system usb_system:usbsys_instance " "Elaborating entity \"usb_system\" for hierarchy \"usb_system:usbsys_instance\"" {  } { { "lab7_usb.sv" "usbsys_instance" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_sdram usb_system:usbsys_instance\|usb_system_sdram:sdram " "Elaborating entity \"usb_system_sdram\" for hierarchy \"usb_system:usbsys_instance\|usb_system_sdram:sdram\"" {  } { { "usb_system/synthesis/usb_system.v" "sdram" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/usb_system.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_sdram_input_efifo_module usb_system:usbsys_instance\|usb_system_sdram:sdram\|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module " "Elaborating entity \"usb_system_sdram_input_efifo_module\" for hierarchy \"usb_system:usbsys_instance\|usb_system_sdram:sdram\|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module\"" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "the_usb_system_sdram_input_efifo_module" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_jtag_uart usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart " "Elaborating entity \"usb_system_jtag_uart\" for hierarchy \"usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\"" {  } { { "usb_system/synthesis/usb_system.v" "jtag_uart" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/usb_system.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_jtag_uart_scfifo_w usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w " "Elaborating entity \"usb_system_jtag_uart_scfifo_w\" for hierarchy \"usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\"" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "the_usb_system_jtag_uart_scfifo_w" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "wfifo" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207876693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876693 ""}  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418207876693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207876944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207876944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207876944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207877007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207877007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_jtag_uart_scfifo_r usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r " "Elaborating entity \"usb_system_jtag_uart_scfifo_r\" for hierarchy \"usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r\"" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "the_usb_system_jtag_uart_scfifo_r" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "usb_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207877132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877132 ""}  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418207877132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu usb_system:usbsys_instance\|usb_system_cpu:cpu " "Elaborating entity \"usb_system_cpu\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\"" {  } { { "usb_system/synthesis/usb_system.v" "cpu" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/usb_system.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_test_bench usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_test_bench:the_usb_system_cpu_test_bench " "Elaborating entity \"usb_system_cpu_test_bench\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_test_bench:the_usb_system_cpu_test_bench\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_test_bench" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 3834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_register_bank_a_module usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a " "Elaborating entity \"usb_system_cpu_register_bank_a_module\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "usb_system_cpu_register_bank_a" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 4320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_altsyncram" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207877196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file usb_system_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"usb_system_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877196 ""}  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418207877196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fgg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgg1 " "Found entity 1: altsyncram_fgg1" {  } { { "db/altsyncram_fgg1.tdf" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/altsyncram_fgg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207877256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207877256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fgg1 usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fgg1:auto_generated " "Elaborating entity \"altsyncram_fgg1\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fgg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_register_bank_b_module usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b " "Elaborating entity \"usb_system_cpu_register_bank_b_module\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "usb_system_cpu_register_bank_b" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_altsyncram" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207877302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file usb_system_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"usb_system_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877302 ""}  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418207877302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ggg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ggg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ggg1 " "Found entity 1: altsyncram_ggg1" {  } { { "db/altsyncram_ggg1.tdf" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/altsyncram_ggg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207877366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207877366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ggg1 usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ggg1:auto_generated " "Elaborating entity \"altsyncram_ggg1\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ggg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci " "Elaborating entity \"usb_system_cpu_nios2_oci\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 4810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_debug usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug " "Elaborating entity \"usb_system_cpu_nios2_oci_debug\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_debug" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207877413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877413 ""}  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418207877413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_ocimem usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem " "Elaborating entity \"usb_system_cpu_nios2_ocimem\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_ocimem" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_ociram_sp_ram_module usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram " "Elaborating entity \"usb_system_cpu_ociram_sp_ram_module\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "usb_system_cpu_ociram_sp_ram" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_altsyncram" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207877428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file usb_system_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"usb_system_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877428 ""}  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418207877428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2n81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2n81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2n81 " "Found entity 1: altsyncram_2n81" {  } { { "db/altsyncram_2n81.tdf" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/altsyncram_2n81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207877494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207877494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2n81 usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2n81:auto_generated " "Elaborating entity \"altsyncram_2n81\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2n81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_avalon_reg usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_avalon_reg:the_usb_system_cpu_nios2_avalon_reg " "Elaborating entity \"usb_system_cpu_nios2_avalon_reg\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_avalon_reg:the_usb_system_cpu_nios2_avalon_reg\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_avalon_reg" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_break usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_break:the_usb_system_cpu_nios2_oci_break " "Elaborating entity \"usb_system_cpu_nios2_oci_break\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_break:the_usb_system_cpu_nios2_oci_break\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_break" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_xbrk usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_xbrk:the_usb_system_cpu_nios2_oci_xbrk " "Elaborating entity \"usb_system_cpu_nios2_oci_xbrk\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_xbrk:the_usb_system_cpu_nios2_oci_xbrk\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_xbrk" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_dbrk usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_dbrk:the_usb_system_cpu_nios2_oci_dbrk " "Elaborating entity \"usb_system_cpu_nios2_oci_dbrk\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_dbrk:the_usb_system_cpu_nios2_oci_dbrk\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_dbrk" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_itrace usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_itrace:the_usb_system_cpu_nios2_oci_itrace " "Elaborating entity \"usb_system_cpu_nios2_oci_itrace\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_itrace:the_usb_system_cpu_nios2_oci_itrace\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_itrace" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_dtrace usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_dtrace:the_usb_system_cpu_nios2_oci_dtrace " "Elaborating entity \"usb_system_cpu_nios2_oci_dtrace\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_dtrace:the_usb_system_cpu_nios2_oci_dtrace\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_dtrace" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_td_mode usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_dtrace:the_usb_system_cpu_nios2_oci_dtrace\|usb_system_cpu_nios2_oci_td_mode:usb_system_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"usb_system_cpu_nios2_oci_td_mode\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_dtrace:the_usb_system_cpu_nios2_oci_dtrace\|usb_system_cpu_nios2_oci_td_mode:usb_system_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "usb_system_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_fifo usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo " "Elaborating entity \"usb_system_cpu_nios2_oci_fifo\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_fifo" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_compute_input_tm_cnt usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo\|usb_system_cpu_nios2_oci_compute_input_tm_cnt:the_usb_system_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"usb_system_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo\|usb_system_cpu_nios2_oci_compute_input_tm_cnt:the_usb_system_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_fifo_wrptr_inc usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo\|usb_system_cpu_nios2_oci_fifo_wrptr_inc:the_usb_system_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"usb_system_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo\|usb_system_cpu_nios2_oci_fifo_wrptr_inc:the_usb_system_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_fifo_cnt_inc usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo\|usb_system_cpu_nios2_oci_fifo_cnt_inc:the_usb_system_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"usb_system_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo\|usb_system_cpu_nios2_oci_fifo_cnt_inc:the_usb_system_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_oci_test_bench usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo\|usb_system_cpu_oci_test_bench:the_usb_system_cpu_oci_test_bench " "Elaborating entity \"usb_system_cpu_oci_test_bench\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo\|usb_system_cpu_oci_test_bench:the_usb_system_cpu_oci_test_bench\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_oci_test_bench" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_pib usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_pib:the_usb_system_cpu_nios2_oci_pib " "Elaborating entity \"usb_system_cpu_nios2_oci_pib\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_pib:the_usb_system_cpu_nios2_oci_pib\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_pib" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_im usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_im:the_usb_system_cpu_nios2_oci_im " "Elaborating entity \"usb_system_cpu_nios2_oci_im\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_im:the_usb_system_cpu_nios2_oci_im\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_im" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_jtag_debug_module_wrapper usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper " "Elaborating entity \"usb_system_cpu_jtag_debug_module_wrapper\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_jtag_debug_module_wrapper" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_jtag_debug_module_tck usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck " "Elaborating entity \"usb_system_cpu_jtag_debug_module_tck\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" "the_usb_system_cpu_jtag_debug_module_tck" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_jtag_debug_module_sysclk usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk " "Elaborating entity \"usb_system_cpu_jtag_debug_module_sysclk\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" "the_usb_system_cpu_jtag_debug_module_sysclk" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" "usb_system_cpu_jtag_debug_module_phy" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy\"" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207877588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy " "Instantiated megafunction \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877588 ""}  } { { "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418207877588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877588 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_clocks usb_system:usbsys_instance\|usb_system_clocks:clocks " "Elaborating entity \"usb_system_clocks\" for hierarchy \"usb_system:usbsys_instance\|usb_system_clocks:clocks\"" {  } { { "usb_system/synthesis/usb_system.v" "clocks" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/usb_system.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_clocks_stdsync_sv6 usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_stdsync_sv6:stdsync2 " "Elaborating entity \"usb_system_clocks_stdsync_sv6\" for hierarchy \"usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_stdsync_sv6:stdsync2\"" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "stdsync2" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_clocks.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_clocks_dffpipe_l2c usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_stdsync_sv6:stdsync2\|usb_system_clocks_dffpipe_l2c:dffpipe3 " "Elaborating entity \"usb_system_clocks_dffpipe_l2c\" for hierarchy \"usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_stdsync_sv6:stdsync2\|usb_system_clocks_dffpipe_l2c:dffpipe3\"" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "dffpipe3" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_clocks.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_clocks_altpll_pqa2 usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1 " "Elaborating entity \"usb_system_clocks_altpll_pqa2\" for hierarchy \"usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\"" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "sd1" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_clocks.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_keycode usb_system:usbsys_instance\|usb_system_keycode:keycode " "Elaborating entity \"usb_system_keycode\" for hierarchy \"usb_system:usbsys_instance\|usb_system_keycode:keycode\"" {  } { { "usb_system/synthesis/usb_system.v" "keycode" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/usb_system.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CY7C67200_IF usb_system:usbsys_instance\|CY7C67200_IF:cy7c67200_if_0 " "Elaborating entity \"CY7C67200_IF\" for hierarchy \"usb_system:usbsys_instance\|CY7C67200_IF:cy7c67200_if_0\"" {  } { { "usb_system/synthesis/usb_system.v" "cy7c67200_if_0" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/usb_system.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\"" {  } { { "usb_system/synthesis/usb_system.v" "clock_crossing_io" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/usb_system.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_avalon_mm_clock_crossing_bridge.v(192) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (9)" {  } { { "usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207877604 "|lab7_usb|usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_avalon_mm_clock_crossing_bridge.v(194) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (9)" {  } { { "usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207877604 "|lab7_usb|usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborated megafunction instantiation \"usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207877619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Instantiated megafunction \"usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877619 ""}  } { { "usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418207877619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0 usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"usb_system_mm_interconnect_0\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "usb_system/synthesis/usb_system.v" "mm_interconnect_0" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/usb_system.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clocks_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clocks_pll_slave_translator\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "clocks_pll_slave_translator" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "clock_crossing_io_s0_translator" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 1110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_agent\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cpu_jtag_debug_module_agent" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 1275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "usb_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cpu_jtag_debug_module_agent_rsp_fifo" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 1481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "clock_crossing_io_s0_agent_rsp_fifo" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 1977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_router usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router:router " "Elaborating entity \"usb_system_mm_interconnect_0_router\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router:router\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "router" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_router_default_decode usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router:router\|usb_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"usb_system_mm_interconnect_0_router_default_decode\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router:router\|usb_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_router_001 usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"usb_system_mm_interconnect_0_router_001\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_001:router_001\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_router_001_default_decode usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_001:router_001\|usb_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"usb_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_001:router_001\|usb_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_router_002 usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"usb_system_mm_interconnect_0_router_002\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_002:router_002\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_router_002_default_decode usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_002:router_002\|usb_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"usb_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_002:router_002\|usb_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_router_005 usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"usb_system_mm_interconnect_0_router_005\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_005:router_005\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "router_005" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_router_005_default_decode usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_005:router_005\|usb_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"usb_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_005:router_005\|usb_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_cmd_demux usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"usb_system_mm_interconnect_0_cmd_demux\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_cmd_demux_001 usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"usb_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_cmd_mux usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"usb_system_mm_interconnect_0_cmd_mux\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_cmd_mux_003 usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"usb_system_mm_interconnect_0_cmd_mux_003\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_rsp_demux usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"usb_system_mm_interconnect_0_rsp_demux\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_rsp_demux_003 usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"usb_system_mm_interconnect_0_rsp_demux_003\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_rsp_mux usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"usb_system_mm_interconnect_0_rsp_mux\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_rsp_mux_001 usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"usb_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "crosser" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_1 usb_system:usbsys_instance\|usb_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"usb_system_mm_interconnect_1\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "usb_system/synthesis/usb_system.v" "mm_interconnect_1" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/usb_system.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator usb_system:usbsys_instance\|usb_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" "clock_crossing_io_m0_translator" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator usb_system:usbsys_instance\|usb_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"usb_system:usbsys_instance\|usb_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator\"" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" "cy7c67200_if_0_hpi_translator" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207877997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_irq_mapper usb_system:usbsys_instance\|usb_system_irq_mapper:irq_mapper " "Elaborating entity \"usb_system_irq_mapper\" for hierarchy \"usb_system:usbsys_instance\|usb_system_irq_mapper:irq_mapper\"" {  } { { "usb_system/synthesis/usb_system.v" "irq_mapper" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/usb_system.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207878001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "usb_system/synthesis/usb_system.v" "irq_synchronizer" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/usb_system.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207878003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207878007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207878007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207878007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207878007 ""}  } { { "usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418207878007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207878007 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207878007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller usb_system:usbsys_instance\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"usb_system:usbsys_instance\|altera_reset_controller:rst_controller\"" {  } { { "usb_system/synthesis/usb_system.v" "rst_controller" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/usb_system.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207878007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer usb_system:usbsys_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"usb_system:usbsys_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "usb_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207878007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer usb_system:usbsys_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"usb_system:usbsys_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "usb_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207878022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller usb_system:usbsys_instance\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"usb_system:usbsys_instance\|altera_reset_controller:rst_controller_001\"" {  } { { "usb_system/synthesis/usb_system.v" "rst_controller_001" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/usb_system.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207878022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vgasync_instance " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vgasync_instance\"" {  } { { "lab7_usb.sv" "vgasync_instance" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207878022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878022 "|lab7_usb|vga_controller:vgasync_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878022 "|lab7_usb|vga_controller:vgasync_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_entity_table Game_entity_table:pm_instance " "Elaborating entity \"Game_entity_table\" for hierarchy \"Game_entity_table:pm_instance\"" {  } { { "lab7_usb.sv" "pm_instance" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207878022 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch_X_Motion Game_entity_table.sv(13) " "Verilog HDL or VHDL warning at Game_entity_table.sv(13): object \"ch_X_Motion\" assigned a value but never read" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418207878022 "|lab7_usb|Game_entity_table:pm_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch_Y_Motion Game_entity_table.sv(13) " "Verilog HDL or VHDL warning at Game_entity_table.sv(13): object \"ch_Y_Motion\" assigned a value but never read" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418207878022 "|lab7_usb|Game_entity_table:pm_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game_entity_table.sv(38) " "Verilog HDL assignment warning at Game_entity_table.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878038 "|lab7_usb|Game_entity_table:pm_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game_entity_table.sv(39) " "Verilog HDL assignment warning at Game_entity_table.sv(39): truncated value with size 32 to match size of target (10)" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878038 "|lab7_usb|Game_entity_table:pm_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Motion Game_entity_table.sv(32) " "Verilog HDL Always Construct warning at Game_entity_table.sv(32): inferring latch(es) for variable \"Y_Motion\", which holds its previous value in one or more paths through the always construct" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418207878038 "|lab7_usb|Game_entity_table:pm_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Game_entity_table.sv(196) " "Verilog HDL assignment warning at Game_entity_table.sv(196): truncated value with size 32 to match size of target (8)" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878038 "|lab7_usb|Game_entity_table:pm_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Motion\[0\] Game_entity_table.sv(32) " "Inferred latch for \"Y_Motion\[0\]\" at Game_entity_table.sv(32)" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418207878038 "|lab7_usb|Game_entity_table:pm_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Motion\[1\] Game_entity_table.sv(32) " "Inferred latch for \"Y_Motion\[1\]\" at Game_entity_table.sv(32)" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418207878038 "|lab7_usb|Game_entity_table:pm_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Motion\[2\] Game_entity_table.sv(32) " "Inferred latch for \"Y_Motion\[2\]\" at Game_entity_table.sv(32)" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418207878038 "|lab7_usb|Game_entity_table:pm_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Motion\[3\] Game_entity_table.sv(32) " "Inferred latch for \"Y_Motion\[3\]\" at Game_entity_table.sv(32)" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418207878038 "|lab7_usb|Game_entity_table:pm_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Motion\[4\] Game_entity_table.sv(32) " "Inferred latch for \"Y_Motion\[4\]\" at Game_entity_table.sv(32)" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418207878038 "|lab7_usb|Game_entity_table:pm_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Motion\[5\] Game_entity_table.sv(32) " "Inferred latch for \"Y_Motion\[5\]\" at Game_entity_table.sv(32)" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418207878038 "|lab7_usb|Game_entity_table:pm_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Motion\[6\] Game_entity_table.sv(32) " "Inferred latch for \"Y_Motion\[6\]\" at Game_entity_table.sv(32)" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418207878038 "|lab7_usb|Game_entity_table:pm_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Motion\[7\] Game_entity_table.sv(32) " "Inferred latch for \"Y_Motion\[7\]\" at Game_entity_table.sv(32)" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418207878038 "|lab7_usb|Game_entity_table:pm_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Motion\[8\] Game_entity_table.sv(32) " "Inferred latch for \"Y_Motion\[8\]\" at Game_entity_table.sv(32)" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418207878038 "|lab7_usb|Game_entity_table:pm_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Motion\[9\] Game_entity_table.sv(32) " "Inferred latch for \"Y_Motion\[9\]\" at Game_entity_table.sv(32)" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418207878038 "|lab7_usb|Game_entity_table:pm_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "lab7_usb.sv" "color_instance" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207878038 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twoscore_addr Color_Mapper.sv(14) " "Verilog HDL or VHDL warning at Color_Mapper.sv(14): object \"twoscore_addr\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418207878038 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(98) " "Verilog HDL assignment warning at Color_Mapper.sv(98): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(102) " "Verilog HDL assignment warning at Color_Mapper.sv(102): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(106) " "Verilog HDL assignment warning at Color_Mapper.sv(106): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(109) " "Verilog HDL assignment warning at Color_Mapper.sv(109): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(112) " "Verilog HDL assignment warning at Color_Mapper.sv(112): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(115) " "Verilog HDL assignment warning at Color_Mapper.sv(115): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(118) " "Verilog HDL assignment warning at Color_Mapper.sv(118): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(121) " "Verilog HDL assignment warning at Color_Mapper.sv(121): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(124) " "Verilog HDL assignment warning at Color_Mapper.sv(124): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(127) " "Verilog HDL assignment warning at Color_Mapper.sv(127): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(130) " "Verilog HDL assignment warning at Color_Mapper.sv(130): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(133) " "Verilog HDL assignment warning at Color_Mapper.sv(133): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(136) " "Verilog HDL assignment warning at Color_Mapper.sv(136): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(139) " "Verilog HDL assignment warning at Color_Mapper.sv(139): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(142) " "Verilog HDL assignment warning at Color_Mapper.sv(142): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(145) " "Verilog HDL assignment warning at Color_Mapper.sv(145): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(148) " "Verilog HDL assignment warning at Color_Mapper.sv(148): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(151) " "Verilog HDL assignment warning at Color_Mapper.sv(151): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(154) " "Verilog HDL assignment warning at Color_Mapper.sv(154): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(157) " "Verilog HDL assignment warning at Color_Mapper.sv(157): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(160) " "Verilog HDL assignment warning at Color_Mapper.sv(160): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(163) " "Verilog HDL assignment warning at Color_Mapper.sv(163): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(166) " "Verilog HDL assignment warning at Color_Mapper.sv(166): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(169) " "Verilog HDL assignment warning at Color_Mapper.sv(169): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(172) " "Verilog HDL assignment warning at Color_Mapper.sv(172): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(175) " "Verilog HDL assignment warning at Color_Mapper.sv(175): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(178) " "Verilog HDL assignment warning at Color_Mapper.sv(178): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(181) " "Verilog HDL assignment warning at Color_Mapper.sv(181): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(184) " "Verilog HDL assignment warning at Color_Mapper.sv(184): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(187) " "Verilog HDL assignment warning at Color_Mapper.sv(187): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(190) " "Verilog HDL assignment warning at Color_Mapper.sv(190): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(193) " "Verilog HDL assignment warning at Color_Mapper.sv(193): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(196) " "Verilog HDL assignment warning at Color_Mapper.sv(196): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(199) " "Verilog HDL assignment warning at Color_Mapper.sv(199): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(202) " "Verilog HDL assignment warning at Color_Mapper.sv(202): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(205) " "Verilog HDL assignment warning at Color_Mapper.sv(205): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(208) " "Verilog HDL assignment warning at Color_Mapper.sv(208): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(211) " "Verilog HDL assignment warning at Color_Mapper.sv(211): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Color_Mapper.sv(214) " "Verilog HDL assignment warning at Color_Mapper.sv(214): truncated value with size 10 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878116 "|lab7_usb|color_mapper:color_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid color_mapper:color_instance\|grid:background " "Elaborating entity \"grid\" for hierarchy \"color_mapper:color_instance\|grid:background\"" {  } { { "Color_Mapper.sv" "background" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207878258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_table color_mapper:color_instance\|sprite_table:sprites " "Elaborating entity \"sprite_table\" for hierarchy \"color_mapper:color_instance\|sprite_table:sprites\"" {  } { { "Color_Mapper.sv" "sprites" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207878258 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 Sprite_table.sv(11) " "Verilog HDL Declaration warning at Sprite_table.sv(11): vector has more than 2**16 bits" {  } { { "Sprite_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Sprite_table.sv" 11 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Quartus II" 0 -1 1418207878274 "|lab7_usb|color_mapper:color_instance|sprite_table:sprites"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66496 65536 Sprite_table.sv(1114) " "Verilog HDL assignment warning at Sprite_table.sv(1114): truncated value with size 66496 to match size of target (65536)" {  } { { "Sprite_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Sprite_table.sv" 1114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418207878336 "|lab7_usb|color_mapper:color_instance|sprite_table:sprites"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_table color_mapper:color_instance\|color_table:colors " "Elaborating entity \"color_table\" for hierarchy \"color_mapper:color_instance\|color_table:colors\"" {  } { { "Color_Mapper.sv" "colors" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207878698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grass color_mapper:color_instance\|grass:grassback " "Elaborating entity \"grass\" for hierarchy \"color_mapper:color_instance\|grass:grassback\"" {  } { { "Color_Mapper.sv" "grassback" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207878698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "lab7_usb.sv" "hex_inst_0" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207878714 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1418207887438 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1418207887438 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 20 " "Parameter WIDTH_B set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418207898344 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1418207898344 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1418207898344 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Div0\"" {  } { { "Color_Mapper.sv" "Div0" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 2038 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207898360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Mod1\"" {  } { { "Color_Mapper.sv" "Mod1" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 2038 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207898360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Mod0\"" {  } { { "Color_Mapper.sv" "Mod0" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 2022 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207898360 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1418207898360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207898376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 20 " "Parameter \"WIDTH_B\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898376 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418207898376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_evc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_evc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_evc1 " "Found entity 1: altsyncram_evc1" {  } { { "db/altsyncram_evc1.tdf" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/altsyncram_evc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207898438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207898438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207898454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898454 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418207898454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3d1 " "Found entity 1: altsyncram_e3d1" {  } { { "db/altsyncram_e3d1.tdf" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/altsyncram_e3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207898503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207898503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_divide:Div0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 2038 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207898534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_divide:Div0 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898534 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 2038 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418207898534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207898582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207898582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207898597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207898597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207898597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207898597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207898660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207898660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207898707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207898707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_divide:Mod1\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 2038 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207898723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_divide:Mod1 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418207898723 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Color_Mapper.sv" 2038 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418207898723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418207898770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418207898770 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1418207901325 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 45 -1 0 } } { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 136 -1 0 } } { "Game_entity_table.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/Game_entity_table.sv" 341 -1 0 } } { "usb_system/synthesis/submodules/CY7C67200_IF.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/CY7C67200_IF.v" 43 -1 0 } } { "usb_system/synthesis/submodules/CY7C67200_IF.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/CY7C67200_IF.v" 41 -1 0 } } { "usb_system/synthesis/submodules/CY7C67200_IF.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/CY7C67200_IF.v" 42 -1 0 } } { "usb_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_sdram.v" 440 -1 0 } } { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_sdram.v" 354 -1 0 } } { "usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" 200 -1 0 } } { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 348 -1 0 } } { "usb_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_sdram.v" 304 -1 0 } } { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 3205 -1 0 } } { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 4173 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 393 -1 0 } } { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 3781 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 611 -1 0 } } { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_clocks.v" 249 -1 0 } } { "usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1418207901578 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1418207901578 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418207915431 "|lab7_usb|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1418207915431 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207915938 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "462 " "462 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1418207933885 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:color_instance\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"color_mapper:color_instance\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~0" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/alt_u_div_a4f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207933949 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:color_instance\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"color_mapper:color_instance\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/db/alt_u_div_a4f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207933949 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1418207933949 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dhruv/Documents/ECE385/finalproject/output_files/lab7_usb.map.smsg " "Generated suppressed messages file C:/Users/Dhruv/Documents/ECE385/finalproject/output_files/lab7_usb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1418207934289 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418207935760 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418207935760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7886 " "Implemented 7886 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418207936552 ""} { "Info" "ICUT_CUT_TM_OPINS" "144 " "Implemented 144 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418207936552 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1418207936552 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7538 " "Implemented 7538 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418207936552 ""} { "Info" "ICUT_CUT_TM_RAMS" "148 " "Implemented 148 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1418207936552 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1418207936552 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418207936552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 145 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "773 " "Peak virtual memory: 773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418207936711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 04:38:56 2014 " "Processing ended: Wed Dec 10 04:38:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418207936711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418207936711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418207936711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418207936711 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418207939232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418207939232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 04:38:58 2014 " "Processing started: Wed Dec 10 04:38:58 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418207939232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1418207939232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab7_usb -c lab7_usb " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab7_usb -c lab7_usb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1418207939232 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1418207939294 ""}
{ "Info" "0" "" "Project  = lab7_usb" {  } {  } 0 0 "Project  = lab7_usb" 0 0 "Fitter" 0 0 1418207939294 ""}
{ "Info" "0" "" "Revision = lab7_usb" {  } {  } 0 0 "Revision = lab7_usb" 0 0 "Fitter" 0 0 1418207939294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1418207939492 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab7_usb EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab7_usb\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1418207939556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418207939618 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418207939618 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[0\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_clocks.v" 151 -1 0 } } { "" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 2099 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1418207939697 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_clocks.v" 151 -1 0 } } { "" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 2100 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1418207939697 ""}  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_clocks.v" 151 -1 0 } } { "" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 2099 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1418207939697 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1418207940468 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1418207940484 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418207940610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418207940610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418207940610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418207940610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418207940610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418207940610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418207940610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418207940610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418207940610 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1418207940610 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 15071 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418207940637 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 15073 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418207940637 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 15075 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418207940637 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 15077 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418207940637 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 15079 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418207940637 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1418207940637 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1418207940638 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1418207940716 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418207943380 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1418207943380 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'usb_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1418207943474 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_system/synthesis/submodules/usb_system_cpu.sdc " "Reading SDC File: 'usb_system/synthesis/submodules/usb_system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1418207943490 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7_usb.sdc " "Reading SDC File: 'lab7_usb.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1418207943506 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vgasync_instance\|vs " "Node: vga_controller:vgasync_instance\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Game_entity_table:pm_instance\|bg_topleft_Y_Pos\[9\] vga_controller:vgasync_instance\|vs " "Register Game_entity_table:pm_instance\|bg_topleft_Y_Pos\[9\] is being clocked by vga_controller:vgasync_instance\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1418207943538 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1418207943538 "|lab7_usb|vga_controller:vgasync_instance|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vgasync_instance\|clkdiv " "Node: vga_controller:vgasync_instance\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vgasync_instance\|vs vga_controller:vgasync_instance\|clkdiv " "Register vga_controller:vgasync_instance\|vs is being clocked by vga_controller:vgasync_instance\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1418207943538 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1418207943538 "|lab7_usb|vga_controller:vgasync_instance|clkdiv"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943635 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943635 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1418207943635 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418207943635 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418207943635 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418207943635 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418207943635 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Fall) Clk (Rise) setup and hold " "From Clk (Fall) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418207943635 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1418207943635 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1418207943635 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943635 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943635 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943635 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          Clk " "  20.000          Clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418207943635 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1418207943635 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418207944256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vgasync_instance\|clkdiv " "Destination node vga_controller:vgasync_instance\|clkdiv" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/VGA_controller.sv" 57 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:vgasync_instance|clkdiv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 985 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418207944256 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418207944256 ""}  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 13 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 15054 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418207944256 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418207944272 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418207944272 ""}  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_clocks.v" 193 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_clocks:clocks|usb_system_clocks_altpll_pqa2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 2099 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418207944272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418207944272 ""}  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_clocks.v" 193 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_clocks:clocks|usb_system_clocks_altpll_pqa2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 2099 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418207944272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418207944272 ""}  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 14473 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418207944272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vgasync_instance\|vs  " "Automatically promoted node vga_controller:vgasync_instance\|vs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418207944272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vs~output " "Destination node vs~output" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 25 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vs~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 14973 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418207944272 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418207944272 ""}  } { { "VGA_controller.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/VGA_controller.sv" 28 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:vgasync_instance|vs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 990 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418207944272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vgasync_instance\|clkdiv  " "Automatically promoted node vga_controller:vgasync_instance\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418207944272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vgasync_instance\|vs " "Destination node vga_controller:vgasync_instance\|vs" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/VGA_controller.sv" 28 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:vgasync_instance|vs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 990 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418207944272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vgasync_instance\|clkdiv~0 " "Destination node vga_controller:vgasync_instance\|clkdiv~0" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/VGA_controller.sv" 57 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:vgasync_instance|clkdiv~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 12220 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418207944272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_clk~output " "Destination node VGA_clk~output" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 22 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_clk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 14970 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418207944272 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418207944272 ""}  } { { "VGA_controller.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/VGA_controller.sv" 57 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:vgasync_instance|clkdiv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 985 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418207944272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_system:usbsys_instance\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node usb_system:usbsys_instance\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418207944273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_system:usbsys_instance\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node usb_system:usbsys_instance\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "usb_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 9425 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418207944273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_system:usbsys_instance\|usb_system_cpu:cpu\|W_rf_wren " "Destination node usb_system:usbsys_instance\|usb_system_cpu:cpu\|W_rf_wren" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 3741 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_cpu:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 3318 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418207944273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 2458 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418207944273 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418207944273 ""}  } { { "usb_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 1004 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418207944273 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_system:usbsys_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node usb_system:usbsys_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418207944273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_system:usbsys_instance\|usb_system_sdram:sdram\|active_rnw~4 " "Destination node usb_system:usbsys_instance\|usb_system_sdram:sdram\|active_rnw~4" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_sdram.v" 213 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_sdram:sdram|active_rnw~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 9843 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418207944273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_system:usbsys_instance\|usb_system_sdram:sdram\|active_cs_n~0 " "Destination node usb_system:usbsys_instance\|usb_system_sdram:sdram\|active_cs_n~0" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_sdram.v" 210 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_sdram:sdram|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 9846 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418207944273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_system:usbsys_instance\|usb_system_sdram:sdram\|i_refs\[0\] " "Destination node usb_system:usbsys_instance\|usb_system_sdram:sdram\|i_refs\[0\]" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_sdram.v" 354 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 3796 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418207944273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_system:usbsys_instance\|usb_system_sdram:sdram\|i_refs\[2\] " "Destination node usb_system:usbsys_instance\|usb_system_sdram:sdram\|i_refs\[2\]" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_sdram.v" 354 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 3794 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418207944273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_system:usbsys_instance\|usb_system_sdram:sdram\|i_refs\[1\] " "Destination node usb_system:usbsys_instance\|usb_system_sdram:sdram\|i_refs\[1\]" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_sdram.v" 354 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 3795 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418207944273 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418207944273 ""}  } { { "usb_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 1011 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418207944273 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_system:usbsys_instance\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node usb_system:usbsys_instance\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418207944273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OTG_RST_N~output " "Destination node OTG_RST_N~output" {  } { { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 33 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_RST_N~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 14980 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418207944273 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418207944273 ""}  } { { "usb_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 4094 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418207944273 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418207944273 ""}  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_cpu.v" 184 -1 0 } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 2463 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418207944273 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_system:usbsys_instance\|usb_system_clocks:clocks\|prev_reset  " "Automatically promoted node usb_system:usbsys_instance\|usb_system_clocks:clocks\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418207944273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_system:usbsys_instance\|usb_system_clocks:clocks\|readdata\[0\]~3 " "Destination node usb_system:usbsys_instance\|usb_system_clocks:clocks\|readdata\[0\]~3" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_clocks.v" 240 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_clocks:clocks|readdata[0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 10904 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418207944273 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418207944273 ""}  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/usb_system/synthesis/submodules/usb_system_clocks.v" 251 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_system:usbsys_instance|usb_system_clocks:clocks|prev_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 2130 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418207944273 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1418207946068 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418207946083 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418207946083 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418207946099 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1418207946147 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1418207946147 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1418207946147 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418207946147 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1418207946162 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1418207946162 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1418207946178 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1418207947963 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "44 EC " "Packed 44 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1418207947963 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1418207947963 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1418207947963 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1418207947963 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1418207947963 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418207948483 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1418207948499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1418207952882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418207954842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1418207954969 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1418207965496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418207965496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1418207967515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X23_Y37 X33_Y48 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X23_Y37 to location X33_Y48" {  } { { "loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X23_Y37 to location X33_Y48"} { { 11 { 0 ""} 23 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1418207975707 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1418207975707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418207979745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1418207979760 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1418207979760 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1418207979760 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.40 " "Total time spent on timing analysis during the Fitter is 5.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1418207979983 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418207980109 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418207981340 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418207981418 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418207982601 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418207985503 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1418207986262 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "51 Cyclone IV E " "51 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 351 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 352 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 353 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 354 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 355 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 356 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 357 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 358 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 359 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 360 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 361 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 362 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 363 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 364 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 365 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 366 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[0\] 3.3-V LVTTL W3 " "Pin sdram_wire_dq\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[0\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 382 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[1\] 3.3-V LVTTL W2 " "Pin sdram_wire_dq\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[1\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 383 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[2\] 3.3-V LVTTL V4 " "Pin sdram_wire_dq\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[2\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 384 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[3\] 3.3-V LVTTL W1 " "Pin sdram_wire_dq\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[3\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 385 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[4\] 3.3-V LVTTL V3 " "Pin sdram_wire_dq\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[4\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 386 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[5\] 3.3-V LVTTL V2 " "Pin sdram_wire_dq\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[5\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 387 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[6\] 3.3-V LVTTL V1 " "Pin sdram_wire_dq\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[6\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 388 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[7\] 3.3-V LVTTL U3 " "Pin sdram_wire_dq\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[7\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 389 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[8\] 3.3-V LVTTL Y3 " "Pin sdram_wire_dq\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[8\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 390 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[9\] 3.3-V LVTTL Y4 " "Pin sdram_wire_dq\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[9\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 391 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[10\] 3.3-V LVTTL AB1 " "Pin sdram_wire_dq\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[10\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 392 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[11\] 3.3-V LVTTL AA3 " "Pin sdram_wire_dq\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[11\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 393 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[12\] 3.3-V LVTTL AB2 " "Pin sdram_wire_dq\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[12\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 394 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[13\] 3.3-V LVTTL AC1 " "Pin sdram_wire_dq\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[13\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 395 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[14\] 3.3-V LVTTL AB3 " "Pin sdram_wire_dq\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[14\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 396 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[15\] 3.3-V LVTTL AC2 " "Pin sdram_wire_dq\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[15\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 397 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[16\] 3.3-V LVTTL M8 " "Pin sdram_wire_dq\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[16] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[16\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 398 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[17\] 3.3-V LVTTL L8 " "Pin sdram_wire_dq\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[17] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[17\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 399 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[18\] 3.3-V LVTTL P2 " "Pin sdram_wire_dq\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[18] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[18\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 400 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[19\] 3.3-V LVTTL N3 " "Pin sdram_wire_dq\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[19] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[19\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 401 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[20\] 3.3-V LVTTL N4 " "Pin sdram_wire_dq\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[20] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[20\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 402 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[21\] 3.3-V LVTTL M4 " "Pin sdram_wire_dq\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[21] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[21\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 403 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[22\] 3.3-V LVTTL M7 " "Pin sdram_wire_dq\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[22] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[22\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 404 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[23\] 3.3-V LVTTL L7 " "Pin sdram_wire_dq\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[23] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[23\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 405 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[24\] 3.3-V LVTTL U5 " "Pin sdram_wire_dq\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[24] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[24\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 406 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[25\] 3.3-V LVTTL R7 " "Pin sdram_wire_dq\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[25] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[25\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 407 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[26\] 3.3-V LVTTL R1 " "Pin sdram_wire_dq\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[26] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[26\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 408 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[27\] 3.3-V LVTTL R2 " "Pin sdram_wire_dq\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[27] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[27\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 409 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[28\] 3.3-V LVTTL R3 " "Pin sdram_wire_dq\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[28] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[28\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 410 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[29\] 3.3-V LVTTL T3 " "Pin sdram_wire_dq\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[29] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[29\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 411 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[30\] 3.3-V LVTTL U4 " "Pin sdram_wire_dq\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[30] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[30\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 412 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_wire_dq\[31\] 3.3-V LVTTL U1 " "Pin sdram_wire_dq\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[31] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[31\]" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 413 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clk 3.3-V LVTTL Y2 " "Pin Clk uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { Clk } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 13 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 420 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Reset 3.3-V LVTTL M21 " "Pin Reset uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { Reset } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Reset" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 14 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 421 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 3.3-V LVTTL D5 " "Pin OTG_INT uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_INT } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } } { "lab7_usb.sv" "" { Text "C:/Users/Dhruv/Documents/ECE385/finalproject/lab7_usb.sv" 34 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/Documents/ECE385/finalproject/" { { 0 { 0 ""} 0 431 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1418207986388 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1418207986388 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dhruv/Documents/ECE385/finalproject/output_files/lab7_usb.fit.smsg " "Generated suppressed messages file C:/Users/Dhruv/Documents/ECE385/finalproject/output_files/lab7_usb.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1418207987130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1637 " "Peak virtual memory: 1637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418207989193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 04:39:49 2014 " "Processing ended: Wed Dec 10 04:39:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418207989193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418207989193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418207989193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1418207989193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1418207991366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418207991366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 04:39:51 2014 " "Processing started: Wed Dec 10 04:39:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418207991366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1418207991366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab7_usb -c lab7_usb " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab7_usb -c lab7_usb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1418207991366 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1418207995543 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1418207995681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "542 " "Peak virtual memory: 542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418207997167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 04:39:57 2014 " "Processing ended: Wed Dec 10 04:39:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418207997167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418207997167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418207997167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1418207997167 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1418207999250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418207999250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 04:39:59 2014 " "Processing started: Wed Dec 10 04:39:59 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418207999250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418207999250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off lab7_usb -c lab7_usb " "Command: quartus_pow --read_settings_files=off --write_settings_files=off lab7_usb -c lab7_usb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418207999250 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418207999662 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418207999662 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418208001438 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1418208001438 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'usb_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1418208001516 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_system/synthesis/submodules/usb_system_cpu.sdc " "Reading SDC File: 'usb_system/synthesis/submodules/usb_system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1418208001532 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7_usb.sdc " "Reading SDC File: 'lab7_usb.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1418208001548 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vgasync_instance\|vs " "Node: vga_controller:vgasync_instance\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Game_entity_table:pm_instance\|bg_topleft_Y_Pos\[9\] vga_controller:vgasync_instance\|vs " "Register Game_entity_table:pm_instance\|bg_topleft_Y_Pos\[9\] is being clocked by vga_controller:vgasync_instance\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1418208001563 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418208001563 "|lab7_usb|vga_controller:vgasync_instance|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vgasync_instance\|clkdiv " "Node: vga_controller:vgasync_instance\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vgasync_instance\|vs vga_controller:vgasync_instance\|clkdiv " "Register vga_controller:vgasync_instance\|vs is being clocked by vga_controller:vgasync_instance\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1418208001563 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418208001563 "|lab7_usb|vga_controller:vgasync_instance|clkdiv"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001659 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001659 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418208001659 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208001659 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208001659 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208001659 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208001659 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Fall) Clk (Rise) setup and hold " "From Clk (Fall) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208001659 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1418208001659 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1418208001737 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1418208001926 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Quartus II" 0 -1 1418208002157 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1418208002361 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1418208003682 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "39.171 millions of transitions / sec " "Average toggle rate for this design is 39.171 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Quartus II" 0 -1 1418208015329 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "359.78 mW " "Total thermal power estimate for the design is 359.78 mW" {  } { { "c:/altera/14.0/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/altera/14.0/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Quartus II" 0 -1 1418208015457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit PowerPlay Power Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418208015804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 04:40:15 2014 " "Processing ended: Wed Dec 10 04:40:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418208015804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418208015804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418208015804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418208015804 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418208018212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418208018212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 04:40:17 2014 " "Processing started: Wed Dec 10 04:40:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418208018212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418208018212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab7_usb -c lab7_usb " "Command: quartus_sta lab7_usb -c lab7_usb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418208018212 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1418208018274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1418208018686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418208018748 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418208018748 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418208019679 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1418208019679 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'usb_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1418208019759 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_system/synthesis/submodules/usb_system_cpu.sdc " "Reading SDC File: 'usb_system/synthesis/submodules/usb_system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1418208019774 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7_usb.sdc " "Reading SDC File: 'lab7_usb.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1418208019805 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vgasync_instance\|vs " "Node: vga_controller:vgasync_instance\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Game_entity_table:pm_instance\|bg_topleft_Y_Pos\[9\] vga_controller:vgasync_instance\|vs " "Register Game_entity_table:pm_instance\|bg_topleft_Y_Pos\[9\] is being clocked by vga_controller:vgasync_instance\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1418208019821 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418208019821 "|lab7_usb|vga_controller:vgasync_instance|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vgasync_instance\|clkdiv " "Node: vga_controller:vgasync_instance\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vgasync_instance\|vs vga_controller:vgasync_instance\|clkdiv " "Register vga_controller:vgasync_instance\|vs is being clocked by vga_controller:vgasync_instance\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1418208019821 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418208019821 "|lab7_usb|vga_controller:vgasync_instance|clkdiv"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020579 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020579 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020579 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208020579 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208020579 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208020579 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208020579 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Fall) Clk (Rise) setup and hold " "From Clk (Fall) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208020579 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1418208020579 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1418208020579 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1418208020610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.694 " "Worst-case setup slack is 6.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.694               0.000 Clk  " "    6.694               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.735               0.000 altera_reserved_tck  " "   46.735               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418208020705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.349 " "Worst-case hold slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 Clk  " "    0.349               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418208020720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.360 " "Worst-case recovery slack is 13.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.360               0.000 Clk  " "   13.360               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.183               0.000 altera_reserved_tck  " "   48.183               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418208020736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.001 " "Worst-case removal slack is 1.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 altera_reserved_tck  " "    1.001               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.611               0.000 Clk  " "    3.611               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418208020736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.805 " "Worst-case minimum pulse width slack is 4.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.805               0.000 Clk  " "    4.805               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.548               0.000 altera_reserved_tck  " "   49.548               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208020752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418208020752 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208021099 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208021099 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208021099 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208021099 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.619 ns " "Worst Case Available Settling Time: 33.619 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208021099 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208021099 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208021099 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208021099 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208021099 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1418208021099 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1418208021161 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1418208022534 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vgasync_instance\|vs " "Node: vga_controller:vgasync_instance\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Game_entity_table:pm_instance\|bg_topleft_Y_Pos\[9\] vga_controller:vgasync_instance\|vs " "Register Game_entity_table:pm_instance\|bg_topleft_Y_Pos\[9\] is being clocked by vga_controller:vgasync_instance\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1418208023013 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418208023013 "|lab7_usb|vga_controller:vgasync_instance|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vgasync_instance\|clkdiv " "Node: vga_controller:vgasync_instance\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vgasync_instance\|vs vga_controller:vgasync_instance\|clkdiv " "Register vga_controller:vgasync_instance\|vs is being clocked by vga_controller:vgasync_instance\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1418208023013 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418208023013 "|lab7_usb|vga_controller:vgasync_instance|clkdiv"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023013 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023013 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023013 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208023013 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208023013 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208023013 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208023013 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Fall) Clk (Rise) setup and hold " "From Clk (Fall) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208023013 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1418208023013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.777 " "Worst-case setup slack is 7.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.777               0.000 Clk  " "    7.777               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.100               0.000 altera_reserved_tck  " "   47.100               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418208023077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 Clk  " "    0.337               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418208023093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.928 " "Worst-case recovery slack is 13.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.928               0.000 Clk  " "   13.928               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.459               0.000 altera_reserved_tck  " "   48.459               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418208023109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.905 " "Worst-case removal slack is 0.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905               0.000 altera_reserved_tck  " "    0.905               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.395               0.000 Clk  " "    3.395               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418208023124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.882 " "Worst-case minimum pulse width slack is 4.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.882               0.000 Clk  " "    4.882               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.477               0.000 altera_reserved_tck  " "   49.477               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418208023124 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.178 ns " "Worst Case Available Settling Time: 34.178 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023464 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208023464 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1418208023479 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vgasync_instance\|vs " "Node: vga_controller:vgasync_instance\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Game_entity_table:pm_instance\|bg_topleft_Y_Pos\[9\] vga_controller:vgasync_instance\|vs " "Register Game_entity_table:pm_instance\|bg_topleft_Y_Pos\[9\] is being clocked by vga_controller:vgasync_instance\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1418208024003 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418208024003 "|lab7_usb|vga_controller:vgasync_instance|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vgasync_instance\|clkdiv " "Node: vga_controller:vgasync_instance\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vgasync_instance\|vs vga_controller:vgasync_instance\|clkdiv " "Register vga_controller:vgasync_instance\|vs is being clocked by vga_controller:vgasync_instance\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1418208024003 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1418208024003 "|lab7_usb|vga_controller:vgasync_instance|clkdiv"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024018 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024018 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024018 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208024018 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208024018 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208024018 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208024018 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Fall) Clk (Rise) setup and hold " "From Clk (Fall) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418208024018 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1418208024018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.632 " "Worst-case setup slack is 11.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.632               0.000 Clk  " "   11.632               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.736               0.000 altera_reserved_tck  " "   48.736               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418208024052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 Clk  " "    0.141               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 altera_reserved_tck  " "    0.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418208024069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.098 " "Worst-case recovery slack is 15.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.098               0.000 Clk  " "   15.098               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.419               0.000 altera_reserved_tck  " "   49.419               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418208024085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.489 " "Worst-case removal slack is 0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 altera_reserved_tck  " "    0.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.991               0.000 Clk  " "    1.991               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418208024116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.000 " "Worst-case minimum pulse width slack is 5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 Clk  " "    5.000               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.302               0.000 altera_reserved_tck  " "   49.302               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418208024116 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.959 ns " "Worst Case Available Settling Time: 36.959 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024514 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1418208024514 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418208025280 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418208025280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418208025690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 04:40:25 2014 " "Processing ended: Wed Dec 10 04:40:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418208025690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418208025690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418208025690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418208025690 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418208028112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418208028112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 04:40:27 2014 " "Processing started: Wed Dec 10 04:40:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418208028112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418208028112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab7_usb -c lab7_usb " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab7_usb -c lab7_usb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418208028112 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_usb_7_1200mv_85c_slow.svo C:/Users/Dhruv/Documents/ECE385/finalproject/simulation/modelsim/ simulation " "Generated file lab7_usb_7_1200mv_85c_slow.svo in folder \"C:/Users/Dhruv/Documents/ECE385/finalproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1418208030552 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_usb_7_1200mv_0c_slow.svo C:/Users/Dhruv/Documents/ECE385/finalproject/simulation/modelsim/ simulation " "Generated file lab7_usb_7_1200mv_0c_slow.svo in folder \"C:/Users/Dhruv/Documents/ECE385/finalproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1418208031787 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_usb_min_1200mv_0c_fast.svo C:/Users/Dhruv/Documents/ECE385/finalproject/simulation/modelsim/ simulation " "Generated file lab7_usb_min_1200mv_0c_fast.svo in folder \"C:/Users/Dhruv/Documents/ECE385/finalproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1418208033027 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_usb.svo C:/Users/Dhruv/Documents/ECE385/finalproject/simulation/modelsim/ simulation " "Generated file lab7_usb.svo in folder \"C:/Users/Dhruv/Documents/ECE385/finalproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1418208035139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_usb_7_1200mv_85c_v_slow.sdo C:/Users/Dhruv/Documents/ECE385/finalproject/simulation/modelsim/ simulation " "Generated file lab7_usb_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Dhruv/Documents/ECE385/finalproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1418208036960 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_usb_7_1200mv_0c_v_slow.sdo C:/Users/Dhruv/Documents/ECE385/finalproject/simulation/modelsim/ simulation " "Generated file lab7_usb_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Dhruv/Documents/ECE385/finalproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1418208038256 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_usb_min_1200mv_0c_v_fast.sdo C:/Users/Dhruv/Documents/ECE385/finalproject/simulation/modelsim/ simulation " "Generated file lab7_usb_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Dhruv/Documents/ECE385/finalproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1418208039538 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_usb_v.sdo C:/Users/Dhruv/Documents/ECE385/finalproject/simulation/modelsim/ simulation " "Generated file lab7_usb_v.sdo in folder \"C:/Users/Dhruv/Documents/ECE385/finalproject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1418208040832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "588 " "Peak virtual memory: 588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418208041216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 04:40:41 2014 " "Processing ended: Wed Dec 10 04:40:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418208041216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418208041216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418208041216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418208041216 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 206 s " "Quartus II Full Compilation was successful. 0 errors, 206 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418208042068 ""}
