;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -210, 30
	MOV -1, <-20
	SUB 110, 0
	SUB 110, 0
	SUB -0, 900
	SLT 130, 9
	SUB 101, 101
	ADD 150, 10
	SUB @121, 106
	SUB @127, 100
	SLT 121, 70
	SUB 0, @-80
	SUB 110, 0
	SPL <121, 103
	CMP 12, @10
	JMP 12, #10
	DAT #12, <10
	SUB @121, 103
	SUB @121, 103
	DAT #12, <10
	DAT #12, <10
	DAT #12, <10
	JMP <121, 103
	SUB 100, 201
	DAT #12, <-10
	ADD 130, 9
	SLT 5, @42
	DAT #12, <10
	SUB @127, 100
	SLT 101, 101
	ADD 130, 9
	CMP -0, 100
	ADD -210, 30
	MOV -1, <-20
	MOV -1, <-20
	SUB #12, @7
	SPL 0, <-2
	SPL 0, <-2
	CMP 100, 201
	SUB 12, @10
	MOV -1, <-20
	CMP -7, <-420
	ADD 270, 1
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
