EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# FT4232HL
#
DEF FT4232HL U 0 40 Y Y 1 L N
F0 "U" -701 1842 50 H V L BNN
F1 "FT4232HL" -701 -1962 50 H V L BNN
F2 "QFP50P1200X1200X160-64N" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "USB Hi-Speed to Quad Channel Serial UART/JTAG/SPI/I2C IC - LQFP-64" 0 0 50 H I L BNN "DESCRIPTION"
F5 "Unavailable" 0 0 50 H I L BNN "AVAILABILITY"
F6 "FT4232HL" 0 0 50 H I L BNN "MP"
F7 "None" 0 0 50 H I L BNN "PRICE"
F8 "FTDI, Future" 0 0 50 H I L BNN "MF"
F9 "LQFP-64 FTDI" 0 0 50 H I L BNN "PACKAGE"
DRAW
S -700 -1800 700 1800 0 0 16 f
X EECLK 62 900 1100 200 L 40 40 0 0 O C
X OSCI 2 -900 1300 200 R 40 40 0 0 I 
X REF 6 -900 1000 200 R 40 40 0 0 I 
X VREGIN 50 900 1300 200 L 40 40 0 0 W 
X ADBUS0 16 -900 100 200 R 40 40 0 0 B 
X ADBUS1 17 -900 0 200 R 40 40 0 0 B 
X ADBUS2 18 -900 -100 200 R 40 40 0 0 B 
X ADBUS3 19 -900 -200 200 R 40 40 0 0 B 
X ADBUS4 21 -900 -300 200 R 40 40 0 0 B 
X ADBUS5 22 -900 -400 200 R 40 40 0 0 B 
X ADBUS6 23 -900 -500 200 R 40 40 0 0 B 
X ADBUS7 24 -900 -600 200 R 40 40 0 0 B 
X BDBUS0 26 -900 -700 200 R 40 40 0 0 B 
X BDBUS1 27 -900 -800 200 R 40 40 0 0 B 
X BDBUS2 28 -900 -900 200 R 40 40 0 0 B 
X BDBUS3 29 -900 -1000 200 R 40 40 0 0 B 
X BDBUS4 30 -900 -1100 200 R 40 40 0 0 B 
X BDBUS5 32 -900 -1200 200 R 40 40 0 0 B 
X BDBUS6 33 -900 -1300 200 R 40 40 0 0 B 
X BDBUS7 34 -900 -1400 200 R 40 40 0 0 B 
X CDBUS0 38 900 500 200 L 40 40 0 0 B 
X CDBUS1 39 900 400 200 L 40 40 0 0 B 
X CDBUS2 40 900 300 200 L 40 40 0 0 B 
X CDBUS3 41 900 200 200 L 40 40 0 0 B 
X CDBUS4 43 900 100 200 L 40 40 0 0 B 
X CDBUS5 44 900 0 200 L 40 40 0 0 B 
X CDBUS6 45 900 -100 200 L 40 40 0 0 B 
X VCCIO 20 900 1600 200 L 40 40 0 0 W 
X VCCIO 31 900 1600 200 L 40 40 0 0 W 
X VCCIO 42 900 1600 200 L 40 40 0 0 W 
X VCCIO 56 900 1600 200 L 40 40 0 0 W 
X VREGOUT 49 900 1000 200 L 40 40 0 0 O 
X CDBUS7 46 900 -200 200 L 40 40 0 0 B 
X DDBUS0 48 900 -300 200 L 40 40 0 0 B 
X DDBUS1 52 900 -400 200 L 40 40 0 0 B 
X DDBUS2 53 900 -500 200 L 40 40 0 0 B 
X DDBUS3 54 900 -600 200 L 40 40 0 0 B 
X DDBUS4 55 900 -700 200 L 40 40 0 0 B 
X DDBUS5 57 900 -800 200 L 40 40 0 0 B 
X DDBUS6 58 900 -900 200 L 40 40 0 0 B 
X DDBUS7 59 900 -1000 200 L 40 40 0 0 B 
X DM 7 -900 500 200 R 40 40 0 0 B 
X DP 8 -900 400 200 R 40 40 0 0 B 
X EECS 63 -900 300 200 R 40 40 0 0 B 
X EEDATA 61 -900 200 200 R 40 40 0 0 B 
X OSCO 3 -900 1200 200 R 40 40 0 0 O 
X ~RESET# 14 -900 800 200 R 40 40 0 0 I 
X ~SUSPEND# 36 900 700 200 L 40 40 0 0 O 
X TEST 13 -900 900 200 R 40 40 0 0 I 
X VCORE 12 900 1700 200 L 40 40 0 0 W 
X VCORE 37 900 1700 200 L 40 40 0 0 W 
X VCORE 64 900 1700 200 L 40 40 0 0 W 
X VPHY 4 900 1400 200 L 40 40 0 0 W 
X VPLL 9 900 1500 200 L 40 40 0 0 W 
X AGND 10 900 -1600 200 L 40 40 0 0 W 
X GND 1 900 -1700 200 L 40 40 0 0 W 
X GND 5 900 -1700 200 L 40 40 0 0 W 
X GND 11 900 -1700 200 L 40 40 0 0 W 
X GND 15 900 -1700 200 L 40 40 0 0 W 
X GND 25 900 -1700 200 L 40 40 0 0 W 
X GND 35 900 -1700 200 L 40 40 0 0 W 
X GND 47 900 -1700 200 L 40 40 0 0 W 
X GND 51 900 -1700 200 L 40 40 0 0 W 
X ~PWREN# 60 900 800 200 L 40 40 0 0 O 
ENDDRAW
ENDDEF
#
# End Library