

================================================================
== Vitis HLS Report for 'seidel_Pipeline_VITIS_LOOP_12_3'
================================================================
* Date:           Mon May  5 03:22:06 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        seidel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.394 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7323|     7323|  36.615 us|  36.615 us|  7323|  7323|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_3  |     7321|     7321|        68|         62|          1|   118|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 62, depth = 68


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 68
* Pipeline : 1
  Pipeline-0 : II = 62, D = 68, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 71 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 72 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 73 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%store_forwarded = alloca i32 1"   --->   Operation 74 'alloca' 'store_forwarded' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sub_ln13_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln13_1"   --->   Operation 76 'read' 'sub_ln13_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %empty"   --->   Operation 77 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sub_ln13_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln13"   --->   Operation 78 'read' 'sub_ln13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_1 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %empty_5"   --->   Operation 79 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %tmp_1, i64 %store_forwarded"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 81 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 1, i7 %j"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 82 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 84 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 85 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 86 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.59ns)   --->   "%icmp_ln12 = icmp_eq  i7 %j_1, i7 119" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:12]   --->   Operation 87 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 118, i64 118, i64 118"   --->   Operation 88 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc.split, void %for.inc63.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:12]   --->   Operation 89 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %j_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 90 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.76ns)   --->   "%add_ln13_2 = add i14 %sub_ln13_read, i14 %zext_ln13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 91 'add' 'add_ln13_2' <Predicate = (!icmp_ln12)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.70ns)   --->   "%add_ln13 = add i7 %j_1, i7 127" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 92 'add' 'add_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln13_4 = zext i7 %add_ln13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 93 'zext' 'zext_ln13_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.76ns)   --->   "%add_ln13_5 = add i14 %sub_ln13_read, i14 %zext_ln13_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 94 'add' 'add_ln13_5' <Predicate = (!icmp_ln12)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i14 %add_ln13_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 95 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 96 'getelementptr' 'A_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.76ns)   --->   "%add_ln13_3 = add i14 %tmp, i14 %zext_ln13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 97 'add' 'add_ln13_3' <Predicate = (!icmp_ln12)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.76ns)   --->   "%add_ln13_4 = add i14 %sub_ln13_1_read, i14 %zext_ln13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 98 'add' 'add_ln13_4' <Predicate = (!icmp_ln12)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln13_5 = zext i14 %add_ln13_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 99 'zext' 'zext_ln13_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i64 %A, i64 0, i64 %zext_ln13_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 100 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.76ns)   --->   "%add_ln13_6 = add i14 %sub_ln13_1_read, i14 %zext_ln13_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 101 'add' 'add_ln13_6' <Predicate = (!icmp_ln12)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 102 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (2.98ns)   --->   "%A_load = load i14 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 103 'load' 'A_load' <Predicate = (!icmp_ln12)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14400> <RAM>
ST_2 : Operation 104 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln13_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 104 'icmp' 'addr_cmp' <Predicate = (!icmp_ln12)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [2/2] (2.98ns)   --->   "%A_load_1 = load i14 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 105 'load' 'A_load_1' <Predicate = (!icmp_ln12)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14400> <RAM>
ST_2 : Operation 106 [1/1] (0.70ns)   --->   "%add_ln13_1 = add i7 %j_1, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 106 'add' 'add_ln13_1' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln13_7 = zext i7 %add_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 107 'zext' 'zext_ln13_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.76ns)   --->   "%add_ln13_7 = add i14 %sub_ln13_read, i14 %zext_ln13_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 108 'add' 'add_ln13_7' <Predicate = (!icmp_ln12)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.76ns)   --->   "%add_ln13_8 = add i14 %tmp, i14 %zext_ln13_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 109 'add' 'add_ln13_8' <Predicate = (!icmp_ln12)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.76ns)   --->   "%add_ln13_9 = add i14 %sub_ln13_1_read, i14 %zext_ln13_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 110 'add' 'add_ln13_9' <Predicate = (!icmp_ln12)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.38ns)   --->   "%store_ln12 = store i7 %add_ln13_1, i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:12]   --->   Operation 111 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i14 %add_ln13_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 112 'zext' 'zext_ln13_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i64 %A, i64 0, i64 %zext_ln13_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 113 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln13_6 = zext i14 %add_ln13_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 114 'zext' 'zext_ln13_6' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 115 [1/2] (2.98ns)   --->   "%A_load = load i14 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 115 'load' 'A_load' <Predicate = (!icmp_ln12)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14400> <RAM>
ST_3 : Operation 116 [1/2] (2.98ns)   --->   "%A_load_1 = load i14 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 116 'load' 'A_load_1' <Predicate = (!icmp_ln12)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14400> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln13_8 = zext i14 %add_ln13_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 117 'zext' 'zext_ln13_8' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i64 %A, i64 0, i64 %zext_ln13_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 118 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 119 [2/2] (2.98ns)   --->   "%A_load_2 = load i14 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 119 'load' 'A_load_2' <Predicate = (!icmp_ln12)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14400> <RAM>
ST_3 : Operation 120 [2/2] (2.98ns)   --->   "%A_load_3 = load i14 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 120 'load' 'A_load_3' <Predicate = (!icmp_ln12)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14400> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load_1 = load i64 %reuse_addr_reg"   --->   Operation 121 'load' 'reuse_addr_reg_load_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.06ns)   --->   "%addr_cmp16 = icmp_eq  i64 %reuse_addr_reg_load_1, i64 %zext_ln13_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 122 'icmp' 'addr_cmp16' <Predicate = (!icmp_ln12)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.38ns)   --->   "%store_ln13 = store i64 %zext_ln13_2, i64 %reuse_addr_reg" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 123 'store' 'store_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 3.30>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i64 %A, i64 0, i64 %zext_ln13_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 124 'getelementptr' 'A_addr_6' <Predicate = (!icmp_ln12 & !addr_cmp16)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 125 'load' 'reuse_reg_load' <Predicate = (!icmp_ln12 & addr_cmp)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.41ns)   --->   "%reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 126 'select' 'reuse_select' <Predicate = (!icmp_ln12)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i64 %reuse_select" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 127 'bitcast' 'bitcast_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln13_1 = bitcast i64 %A_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 128 'bitcast' 'bitcast_ln13_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 129 [5/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln13, i64 %bitcast_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 129 'dadd' 'add' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln13_9 = zext i14 %add_ln13_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 130 'zext' 'zext_ln13_9' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i64 %A, i64 0, i64 %zext_ln13_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 131 'getelementptr' 'A_addr_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 132 [1/2] (2.98ns)   --->   "%A_load_2 = load i14 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 132 'load' 'A_load_2' <Predicate = (!icmp_ln12)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14400> <RAM>
ST_4 : Operation 133 [1/2] (2.98ns)   --->   "%A_load_3 = load i14 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 133 'load' 'A_load_3' <Predicate = (!icmp_ln12)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14400> <RAM>
ST_4 : Operation 134 [2/2] (2.98ns)   --->   "%A_load_4 = load i14 %A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 134 'load' 'A_load_4' <Predicate = (!icmp_ln12)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14400> <RAM>
ST_4 : Operation 135 [2/2] (2.98ns)   --->   "%A_load_5 = load i14 %A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 135 'load' 'A_load_5' <Predicate = (!icmp_ln12 & !addr_cmp16)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14400> <RAM>

State 5 <SV = 4> <Delay = 3.39>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i14 %add_ln13_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 136 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i64 %A, i64 0, i64 %zext_ln13_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 137 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 138 [4/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln13, i64 %bitcast_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 138 'dadd' 'add' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln13_10 = zext i14 %add_ln13_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 139 'zext' 'zext_ln13_10' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i64 %A, i64 0, i64 %zext_ln13_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 140 'getelementptr' 'A_addr_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 141 [1/2] (2.98ns)   --->   "%A_load_4 = load i14 %A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 141 'load' 'A_load_4' <Predicate = (!icmp_ln12)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14400> <RAM>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%reuse_reg_load_1 = load i64 %reuse_reg"   --->   Operation 142 'load' 'reuse_reg_load_1' <Predicate = (!icmp_ln12 & addr_cmp16)> <Delay = 0.00>
ST_5 : Operation 143 [1/2] (2.98ns)   --->   "%A_load_5 = load i14 %A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 143 'load' 'A_load_5' <Predicate = (!icmp_ln12 & !addr_cmp16)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14400> <RAM>
ST_5 : Operation 144 [1/1] (0.41ns)   --->   "%reuse_select17 = select i1 %addr_cmp16, i64 %reuse_reg_load_1, i64 %A_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 144 'select' 'reuse_select17' <Predicate = (!icmp_ln12)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [2/2] (2.98ns)   --->   "%A_load_6 = load i14 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 145 'load' 'A_load_6' <Predicate = (!icmp_ln12)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14400> <RAM>
ST_5 : Operation 146 [2/2] (2.98ns)   --->   "%A_load_7 = load i14 %A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 146 'load' 'A_load_7' <Predicate = (!icmp_ln12)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14400> <RAM>

State 6 <SV = 5> <Delay = 2.98>
ST_6 : Operation 147 [3/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln13, i64 %bitcast_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 147 'dadd' 'add' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/2] (2.98ns)   --->   "%A_load_6 = load i14 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 148 'load' 'A_load_6' <Predicate = (!icmp_ln12)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14400> <RAM>
ST_6 : Operation 149 [1/2] (2.98ns)   --->   "%A_load_7 = load i14 %A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 149 'load' 'A_load_7' <Predicate = (!icmp_ln12)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14400> <RAM>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 222 'ret' 'ret_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.89>
ST_7 : Operation 150 [2/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln13, i64 %bitcast_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 150 'dadd' 'add' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 151 [1/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln13, i64 %bitcast_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 151 'dadd' 'add' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%bitcast_ln13_2 = bitcast i64 %A_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 152 'bitcast' 'bitcast_ln13_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 153 [5/5] (2.89ns)   --->   "%add1 = dadd i64 %add, i64 %bitcast_ln13_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 153 'dadd' 'add1' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 154 [4/5] (2.89ns)   --->   "%add1 = dadd i64 %add, i64 %bitcast_ln13_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 154 'dadd' 'add1' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 155 [3/5] (2.89ns)   --->   "%add1 = dadd i64 %add, i64 %bitcast_ln13_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 155 'dadd' 'add1' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.89>
ST_12 : Operation 156 [2/5] (2.89ns)   --->   "%add1 = dadd i64 %add, i64 %bitcast_ln13_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 156 'dadd' 'add1' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.89>
ST_13 : Operation 157 [1/5] (2.89ns)   --->   "%add1 = dadd i64 %add, i64 %bitcast_ln13_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 157 'dadd' 'add1' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.89>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%store_forwarded_load = load i64 %store_forwarded" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 158 'load' 'store_forwarded_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_14 : Operation 159 [5/5] (2.89ns)   --->   "%add2 = dadd i64 %add1, i64 %store_forwarded_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 159 'dadd' 'add2' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.89>
ST_15 : Operation 160 [4/5] (2.89ns)   --->   "%add2 = dadd i64 %add1, i64 %store_forwarded_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 160 'dadd' 'add2' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.89>
ST_16 : Operation 161 [3/5] (2.89ns)   --->   "%add2 = dadd i64 %add1, i64 %store_forwarded_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 161 'dadd' 'add2' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.89>
ST_17 : Operation 162 [2/5] (2.89ns)   --->   "%add2 = dadd i64 %add1, i64 %store_forwarded_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 162 'dadd' 'add2' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.89>
ST_18 : Operation 163 [1/5] (2.89ns)   --->   "%add2 = dadd i64 %add1, i64 %store_forwarded_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 163 'dadd' 'add2' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.89>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln13_3 = bitcast i64 %A_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 164 'bitcast' 'bitcast_ln13_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_19 : Operation 165 [5/5] (2.89ns)   --->   "%add3 = dadd i64 %add2, i64 %bitcast_ln13_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 165 'dadd' 'add3' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.89>
ST_20 : Operation 166 [4/5] (2.89ns)   --->   "%add3 = dadd i64 %add2, i64 %bitcast_ln13_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 166 'dadd' 'add3' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.89>
ST_21 : Operation 167 [3/5] (2.89ns)   --->   "%add3 = dadd i64 %add2, i64 %bitcast_ln13_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 167 'dadd' 'add3' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.89>
ST_22 : Operation 168 [2/5] (2.89ns)   --->   "%add3 = dadd i64 %add2, i64 %bitcast_ln13_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 168 'dadd' 'add3' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.89>
ST_23 : Operation 169 [1/5] (2.89ns)   --->   "%add3 = dadd i64 %add2, i64 %bitcast_ln13_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 169 'dadd' 'add3' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.89>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln13_4 = bitcast i64 %A_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 170 'bitcast' 'bitcast_ln13_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_24 : Operation 171 [5/5] (2.89ns)   --->   "%add4 = dadd i64 %add3, i64 %bitcast_ln13_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 171 'dadd' 'add4' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.89>
ST_25 : Operation 172 [4/5] (2.89ns)   --->   "%add4 = dadd i64 %add3, i64 %bitcast_ln13_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 172 'dadd' 'add4' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.89>
ST_26 : Operation 173 [3/5] (2.89ns)   --->   "%add4 = dadd i64 %add3, i64 %bitcast_ln13_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 173 'dadd' 'add4' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.89>
ST_27 : Operation 174 [2/5] (2.89ns)   --->   "%add4 = dadd i64 %add3, i64 %bitcast_ln13_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 174 'dadd' 'add4' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.89>
ST_28 : Operation 175 [1/5] (2.89ns)   --->   "%add4 = dadd i64 %add3, i64 %bitcast_ln13_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 175 'dadd' 'add4' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.89>
ST_29 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln13_5 = bitcast i64 %reuse_select17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 176 'bitcast' 'bitcast_ln13_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_29 : Operation 177 [5/5] (2.89ns)   --->   "%add5 = dadd i64 %add4, i64 %bitcast_ln13_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 177 'dadd' 'add5' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.89>
ST_30 : Operation 178 [4/5] (2.89ns)   --->   "%add5 = dadd i64 %add4, i64 %bitcast_ln13_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 178 'dadd' 'add5' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.89>
ST_31 : Operation 179 [3/5] (2.89ns)   --->   "%add5 = dadd i64 %add4, i64 %bitcast_ln13_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 179 'dadd' 'add5' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.89>
ST_32 : Operation 180 [2/5] (2.89ns)   --->   "%add5 = dadd i64 %add4, i64 %bitcast_ln13_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 180 'dadd' 'add5' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.89>
ST_33 : Operation 181 [1/5] (2.89ns)   --->   "%add5 = dadd i64 %add4, i64 %bitcast_ln13_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 181 'dadd' 'add5' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.89>
ST_34 : Operation 182 [1/1] (0.00ns)   --->   "%bitcast_ln13_6 = bitcast i64 %A_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 182 'bitcast' 'bitcast_ln13_6' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_34 : Operation 183 [5/5] (2.89ns)   --->   "%add6 = dadd i64 %add5, i64 %bitcast_ln13_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 183 'dadd' 'add6' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.89>
ST_35 : Operation 184 [4/5] (2.89ns)   --->   "%add6 = dadd i64 %add5, i64 %bitcast_ln13_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 184 'dadd' 'add6' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.89>
ST_36 : Operation 185 [3/5] (2.89ns)   --->   "%add6 = dadd i64 %add5, i64 %bitcast_ln13_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 185 'dadd' 'add6' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.89>
ST_37 : Operation 186 [2/5] (2.89ns)   --->   "%add6 = dadd i64 %add5, i64 %bitcast_ln13_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 186 'dadd' 'add6' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.89>
ST_38 : Operation 187 [1/5] (2.89ns)   --->   "%add6 = dadd i64 %add5, i64 %bitcast_ln13_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 187 'dadd' 'add6' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.89>
ST_39 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln13_7 = bitcast i64 %A_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 188 'bitcast' 'bitcast_ln13_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_39 : Operation 189 [5/5] (2.89ns)   --->   "%add7 = dadd i64 %add6, i64 %bitcast_ln13_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 189 'dadd' 'add7' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.89>
ST_40 : Operation 190 [4/5] (2.89ns)   --->   "%add7 = dadd i64 %add6, i64 %bitcast_ln13_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 190 'dadd' 'add7' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.89>
ST_41 : Operation 191 [3/5] (2.89ns)   --->   "%add7 = dadd i64 %add6, i64 %bitcast_ln13_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 191 'dadd' 'add7' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.89>
ST_42 : Operation 192 [2/5] (2.89ns)   --->   "%add7 = dadd i64 %add6, i64 %bitcast_ln13_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 192 'dadd' 'add7' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.89>
ST_43 : Operation 193 [1/5] (2.89ns)   --->   "%add7 = dadd i64 %add6, i64 %bitcast_ln13_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 193 'dadd' 'add7' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.31>
ST_44 : Operation 194 [22/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 194 'ddiv' 'div' <Predicate = (!icmp_ln12)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.31>
ST_45 : Operation 195 [21/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 195 'ddiv' 'div' <Predicate = (!icmp_ln12)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.31>
ST_46 : Operation 196 [20/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 196 'ddiv' 'div' <Predicate = (!icmp_ln12)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.31>
ST_47 : Operation 197 [19/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 197 'ddiv' 'div' <Predicate = (!icmp_ln12)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.31>
ST_48 : Operation 198 [18/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 198 'ddiv' 'div' <Predicate = (!icmp_ln12)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.31>
ST_49 : Operation 199 [17/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 199 'ddiv' 'div' <Predicate = (!icmp_ln12)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.31>
ST_50 : Operation 200 [16/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 200 'ddiv' 'div' <Predicate = (!icmp_ln12)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.31>
ST_51 : Operation 201 [15/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 201 'ddiv' 'div' <Predicate = (!icmp_ln12)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.31>
ST_52 : Operation 202 [14/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 202 'ddiv' 'div' <Predicate = (!icmp_ln12)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.31>
ST_53 : Operation 203 [13/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 203 'ddiv' 'div' <Predicate = (!icmp_ln12)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.31>
ST_54 : Operation 204 [12/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 204 'ddiv' 'div' <Predicate = (!icmp_ln12)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.31>
ST_55 : Operation 205 [11/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 205 'ddiv' 'div' <Predicate = (!icmp_ln12)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.31>
ST_56 : Operation 206 [10/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 206 'ddiv' 'div' <Predicate = (!icmp_ln12)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.31>
ST_57 : Operation 207 [9/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 207 'ddiv' 'div' <Predicate = (!icmp_ln12)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.31>
ST_58 : Operation 208 [8/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 208 'ddiv' 'div' <Predicate = (!icmp_ln12)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.31>
ST_59 : Operation 209 [7/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 209 'ddiv' 'div' <Predicate = (!icmp_ln12)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.31>
ST_60 : Operation 210 [6/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 210 'ddiv' 'div' <Predicate = (!icmp_ln12)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.31>
ST_61 : Operation 211 [5/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 211 'ddiv' 'div' <Predicate = (!icmp_ln12)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.31>
ST_62 : Operation 212 [4/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 212 'ddiv' 'div' <Predicate = (!icmp_ln12)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.31>
ST_63 : Operation 213 [3/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 213 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.31>
ST_64 : Operation 214 [2/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 214 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.31>
ST_65 : Operation 215 [1/22] (3.31ns)   --->   "%div = ddiv i64 %add7, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 215 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 0.38>
ST_66 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln13_8 = bitcast i64 %div" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 216 'bitcast' 'bitcast_ln13_8' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 217 [1/1] (0.38ns)   --->   "%store_ln13 = store i64 %bitcast_ln13_8, i64 %reuse_reg" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 217 'store' 'store_ln13' <Predicate = true> <Delay = 0.38>
ST_66 : Operation 218 [1/1] (0.38ns)   --->   "%store_ln12 = store i64 %div, i64 %store_forwarded" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:12]   --->   Operation 218 'store' 'store_ln12' <Predicate = true> <Delay = 0.38>

State 67 <SV = 66> <Delay = 0.00>

State 68 <SV = 67> <Delay = 2.98>
ST_68 : Operation 219 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:6]   --->   Operation 219 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 220 [1/1] (2.98ns)   --->   "%store_ln13 = store i64 %bitcast_ln13_8, i14 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 220 'store' 'store_ln13' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14400> <RAM>
ST_68 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:12]   --->   Operation 221 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.47ns
The critical path consists of the following:
	'alloca' operation ('j') [8]  (0 ns)
	'load' operation ('j', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) on local variable 'j' [21]  (0 ns)
	'add' operation ('add_ln13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [39]  (0.706 ns)
	'add' operation ('add_ln13_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [41]  (0.765 ns)

 <State 2>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [43]  (0 ns)
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) on array 'A' [49]  (2.98 ns)

 <State 3>: 2.98ns
The critical path consists of the following:
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) on array 'A' [49]  (2.98 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'load' operation ('reuse_reg_load') on local variable 'reuse_reg' [47]  (0 ns)
	'select' operation ('reuse_select', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [51]  (0.411 ns)
	'dadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [55]  (2.9 ns)

 <State 5>: 3.39ns
The critical path consists of the following:
	'load' operation ('A_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) on array 'A' [79]  (2.98 ns)
	'select' operation ('reuse_select17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [81]  (0.411 ns)

 <State 6>: 2.98ns
The critical path consists of the following:
	'load' operation ('A_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) on array 'A' [84]  (2.98 ns)

 <State 7>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [55]  (2.9 ns)

 <State 8>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [55]  (2.9 ns)

 <State 9>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [69]  (2.9 ns)

 <State 10>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [69]  (2.9 ns)

 <State 11>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [69]  (2.9 ns)

 <State 12>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [69]  (2.9 ns)

 <State 13>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [69]  (2.9 ns)

 <State 14>: 2.9ns
The critical path consists of the following:
	'load' operation ('store_forwarded_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) on local variable 'store_forwarded' [27]  (0 ns)
	'dadd' operation ('add2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [70]  (2.9 ns)

 <State 15>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [70]  (2.9 ns)

 <State 16>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [70]  (2.9 ns)

 <State 17>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [70]  (2.9 ns)

 <State 18>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [70]  (2.9 ns)

 <State 19>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [73]  (2.9 ns)

 <State 20>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [73]  (2.9 ns)

 <State 21>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [73]  (2.9 ns)

 <State 22>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [73]  (2.9 ns)

 <State 23>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [73]  (2.9 ns)

 <State 24>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [76]  (2.9 ns)

 <State 25>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [76]  (2.9 ns)

 <State 26>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [76]  (2.9 ns)

 <State 27>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [76]  (2.9 ns)

 <State 28>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [76]  (2.9 ns)

 <State 29>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [83]  (2.9 ns)

 <State 30>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [83]  (2.9 ns)

 <State 31>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [83]  (2.9 ns)

 <State 32>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [83]  (2.9 ns)

 <State 33>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [83]  (2.9 ns)

 <State 34>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [86]  (2.9 ns)

 <State 35>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [86]  (2.9 ns)

 <State 36>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [86]  (2.9 ns)

 <State 37>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [86]  (2.9 ns)

 <State 38>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [86]  (2.9 ns)

 <State 39>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [89]  (2.9 ns)

 <State 40>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [89]  (2.9 ns)

 <State 41>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [89]  (2.9 ns)

 <State 42>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [89]  (2.9 ns)

 <State 43>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [89]  (2.9 ns)

 <State 44>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 45>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 46>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 47>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 48>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 49>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 50>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 51>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 52>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 53>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 54>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 55>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 56>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 57>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 58>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 59>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 60>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 61>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 62>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 63>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 64>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 65>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) [90]  (3.32 ns)

 <State 66>: 0.387ns
The critical path consists of the following:
	'store' operation ('store_ln13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) of variable 'bitcast_ln13_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13 on local variable 'reuse_reg' [93]  (0.387 ns)

 <State 67>: 0ns
The critical path consists of the following:

 <State 68>: 2.98ns
The critical path consists of the following:
	'store' operation ('store_ln13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) of variable 'bitcast_ln13_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13 on array 'A' [92]  (2.98 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
