{
  "name": "core_arch::x86::avx512vbmi2::_mm_shldv_epi32",
  "safe": false,
  "callees": {
    "core_arch::x86::__m128i::as_i32x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i32x4": "Constructor"
      }
    },
    "core_arch::simd::i32x4::splat": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i32x4": "Constructor"
      }
    },
    "intrinsics::simd::simd_and": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " \"And\"s vectors elementwise.\n\n `T` must be a vector of integers.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_funnel_shl": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Funnel Shifts vector left elementwise, with UB on overflow.\n\n Concatenates `a` and `b` elementwise (with `a` in the most significant half),\n creating a vector of the same length, but with each element being twice as\n wide. Then shift this vector left elementwise by `shift`, shifting in zeros,\n and extract the most significant half of each of the elements. If `a` and `b`\n are the same, this is equivalent to an elementwise rotate left operation.\n\n `T` must be a vector of integers.\n\n # Safety\n\n Each element of `shift` must be less than `<int>::BITS`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128i": [
      "Plain"
    ],
    "core_arch::simd::i32x4": [
      "Plain"
    ]
  },
  "path": 11288,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512vbmi2.rs:727:1: 735:2",
  "src": "pub fn _mm_shldv_epi32(a: __m128i, b: __m128i, c: __m128i) -> __m128i {\n    unsafe {\n        transmute(simd_funnel_shl(\n            a.as_i32x4(),\n            b.as_i32x4(),\n            simd_and(c.as_i32x4(), i32x4::splat(31)),\n        ))\n    }\n}",
  "mir": "fn core_arch::x86::avx512vbmi2::_mm_shldv_epi32(_1: core_arch::x86::__m128i, _2: core_arch::x86::__m128i, _3: core_arch::x86::__m128i) -> core_arch::x86::__m128i {\n    let mut _0: core_arch::x86::__m128i;\n    let mut _4: core_arch::simd::i32x4;\n    let mut _5: core_arch::simd::i32x4;\n    let mut _6: core_arch::simd::i32x4;\n    let mut _7: core_arch::simd::i32x4;\n    let mut _8: core_arch::simd::i32x4;\n    let mut _9: core_arch::simd::i32x4;\n    debug a => _1;\n    debug b => _2;\n    debug c => _3;\n    bb0: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = core_arch::x86::__m128i::as_i32x4(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_6);\n        _6 = core_arch::x86::__m128i::as_i32x4(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_7);\n        StorageLive(_8);\n        _8 = core_arch::x86::__m128i::as_i32x4(_3) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageLive(_9);\n        _9 = core_arch::simd::i32x4::splat(31_i32) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _7 = intrinsics::simd::simd_and::<core_arch::simd::i32x4>(move _8, move _9) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_9);\n        StorageDead(_8);\n        _4 = intrinsics::simd::simd_funnel_shl::<core_arch::simd::i32x4>(move _5, move _6, move _7) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_7);\n        StorageDead(_6);\n        StorageDead(_5);\n        _0 = move _4 as core_arch::x86::__m128i;\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Concatenate packed 32-bit integers in a and b producing an intermediate 64-bit result. Shift the result left by the amount specified in the corresponding element of c, and store the upper 32-bits in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_shldv_epi32&expand=5072)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}