# VerilogCoder

ä¸€ä¸ªåŸºäºAIçš„Verilogä»£ç ç”Ÿæˆå’ŒéªŒè¯å·¥å…·ï¼Œæ”¯æŒå¤šç§LLMåç«¯ï¼ŒåŒ…æ‹¬OpenAI APIå’Œæœ¬åœ°vLLMæœåŠ¡ã€‚

## ğŸš€ é¡¹ç›®ç‰¹æ€§

- **AIé©±åŠ¨çš„Verilogä»£ç ç”Ÿæˆ**: ä½¿ç”¨å¤§è¯­è¨€æ¨¡å‹è‡ªåŠ¨ç”ŸæˆVerilogä»£ç 
- **å¤šLLMåç«¯æ”¯æŒ**: æ”¯æŒOpenAI APIã€æœ¬åœ°vLLMæœåŠ¡ç­‰
- **VerilogéªŒè¯**: é›†æˆiverilogè¿›è¡Œä»£ç ç¼–è¯‘å’Œä»¿çœŸéªŒè¯
- **æ‰¹é‡æµ‹è¯•**: æ”¯æŒVerilog-Eval-v2åŸºå‡†æµ‹è¯•é›†çš„æ‰¹é‡å¤„ç†
- **æ™ºèƒ½é”™è¯¯æ£€æµ‹**: è‡ªåŠ¨è¯†åˆ«å’Œä¿®å¤å¸¸è§çš„Verilogè¯­æ³•é”™è¯¯

## ğŸ—ï¸ é¡¹ç›®ç»“æ„

```
VerilogCoder/
â”œâ”€â”€ hardware_agent/           # ç¡¬ä»¶ä»£ç†æ ¸å¿ƒæ¨¡å—
â”‚   â”œâ”€â”€ examples/            # ç¤ºä¾‹å’Œæµ‹è¯•
â”‚   â”‚   â””â”€â”€ VerilogCoder/   # VerilogCoderä¸»ç¨‹åº
â”‚   â””â”€â”€ general_agent.py    # é€šç”¨ä»£ç†æ¨¡å—
â”œâ”€â”€ autogen/                 # AutoGenæ¡†æ¶æ ¸å¿ƒ
â”œâ”€â”€ setup.py                 # å®‰è£…é…ç½®
â”œâ”€â”€ OAI_CONFIG_LIST         # LLMé…ç½®æ–‡ä»¶
â””â”€â”€ README.md               # é¡¹ç›®è¯´æ˜
```

## ğŸ“‹ ç³»ç»Ÿè¦æ±‚

- Python 3.8+
- iverilog (ç”¨äºVerilogç¼–è¯‘å’Œä»¿çœŸ)
- è¶³å¤Ÿçš„ç£ç›˜ç©ºé—´ç”¨äºæ¨¡å‹ç¼“å­˜

## ğŸ› ï¸ å®‰è£…æ­¥éª¤

### 1. å…‹éš†é¡¹ç›®
```bash
git clone https://github.com/yourusername/VerilogCoder.git
cd VerilogCoder
```

### 2. åˆ›å»ºè™šæ‹Ÿç¯å¢ƒ
```bash
conda create -n hardware_agent python=3.10
conda activate hardware_agent
```

### 3. å®‰è£…ä¾èµ–
```bash
pip install -e .
pip install vcdvcd pandas ply
```

### 4. å®‰è£…iverilog
```bash
# macOS
brew install icarus-verilog

# Ubuntu/Debian
sudo apt-get install iverilog

# CentOS/RHEL
sudo yum install iverilog
```

## ğŸ”§ é…ç½®

### OpenAI APIé…ç½®
åˆ›å»º `OAI_CONFIG_LIST` æ–‡ä»¶ï¼š
```json
[
    {
        "model": "gpt-4o",
        "api_key": "your-openai-api-key"
    }
]
```

### vLLMæœ¬åœ°æœåŠ¡é…ç½®
```json
[
    {
        "model": "microsoft/DialoGPT-small",
        "api_base": "http://localhost:8000/v1",
        "api_type": "open_ai",
        "api_key": "dummy-key"
    }
]
```

## ğŸš€ ä½¿ç”¨æ–¹æ³•

### å¯åŠ¨vLLMæœ¬åœ°æœåŠ¡
```bash
# å¯åŠ¨vLLMæœåŠ¡
vllm serve microsoft/DialoGPT-small --host 0.0.0.0 --port 8000 -O0

# æˆ–è€…ä½¿ç”¨å¯åŠ¨è„šæœ¬
python start_vllm_local.py
```

### è¿è¡ŒVerilogCoder
```bash
cd hardware_agent/examples/VerilogCoder

# è¿è¡Œå•ä¸ªæµ‹è¯•
python run_verilog_coder.py \
    --generate_plan_dir verilog-eval-v2/plan_output \
    --generate_verilog_dir verilog-eval-v2/plan_output \
    --verilog_example_dir verilog-eval-v2/dataset_dumpall

# è¿è¡Œæ‰€æœ‰æµ‹è¯•
python run_verilog_coder.py \
    --generate_plan_dir verilog-eval-v2/plan_output \
    --generate_verilog_dir verilog-eval-v2/plan_output \
    --verilog_example_dir verilog-eval-v2/dataset_dumpall
```

### åˆ†æç»“æœ
```bash
# åˆ†æç”Ÿæˆç»“æœ
python analyze_verilogcoder_results.py

# æµ‹è¯•ç‰¹å®šä»»åŠ¡
python analyze_verilogcoder_results.py --test-only zero
```

## ğŸ“Š æ€§èƒ½è¯„ä¼°

é¡¹ç›®æ”¯æŒVerilog-Eval-v2åŸºå‡†æµ‹è¯•é›†ï¼ŒåŒ…å«156ä¸ªVerilogç¼–ç ä»»åŠ¡ï¼Œæ¶µç›–ï¼š
- åŸºæœ¬é€»è¾‘é—¨
- ç»„åˆé€»è¾‘ç”µè·¯
- æ—¶åºé€»è¾‘ç”µè·¯
- å¤æ‚æ•°å­—ç³»ç»Ÿ

## ğŸ” æ•…éšœæ’é™¤

### å¸¸è§é—®é¢˜

1. **ModuleNotFoundError**: ç¡®ä¿å·²æ¿€æ´»æ­£ç¡®çš„condaç¯å¢ƒ
2. **iverilogæœªæ‰¾åˆ°**: æ£€æŸ¥iverilogæ˜¯å¦æ­£ç¡®å®‰è£…å¹¶æ·»åŠ åˆ°PATH
3. **vLLMå¯åŠ¨å¤±è´¥**: æ£€æŸ¥æ¨¡å‹åç§°å’Œç«¯å£é…ç½®

### è°ƒè¯•æ¨¡å¼
```bash
# å¯ç”¨è¯¦ç»†æ—¥å¿—
export TORCHDYNAMO_VERBOSE=1
export TORCH_LOGS="+dynamo"
```

## ğŸ¤ è´¡çŒ®æŒ‡å—

æ¬¢è¿æäº¤Issueå’ŒPull Requestï¼è¯·ç¡®ä¿ï¼š
- ä»£ç ç¬¦åˆPEP 8è§„èŒƒ
- æ·»åŠ é€‚å½“çš„æµ‹è¯•ç”¨ä¾‹
- æ›´æ–°ç›¸å…³æ–‡æ¡£

## ğŸ“„ è®¸å¯è¯

æœ¬é¡¹ç›®é‡‡ç”¨MITè®¸å¯è¯ - è¯¦è§ [LICENSE](LICENSE) æ–‡ä»¶

## ğŸ™ è‡´è°¢

- [AutoGen](https://github.com/microsoft/autogen) - å¤šæ™ºèƒ½ä½“å¯¹è¯æ¡†æ¶
- [vLLM](https://github.com/vllm-project/vllm) - é«˜æ€§èƒ½LLMæ¨ç†å¼•æ“
- [Verilog-Eval-v2](https://github.com/NVlabs/verilog-eval) - Verilogè¯„ä¼°åŸºå‡†

## ğŸ“ è”ç³»æ–¹å¼

å¦‚æœ‰é—®é¢˜æˆ–å»ºè®®ï¼Œè¯·é€šè¿‡ä»¥ä¸‹æ–¹å¼è”ç³»ï¼š
- æäº¤GitHub Issue
- å‘é€é‚®ä»¶è‡³: your-email@example.com

---

â­ å¦‚æœè¿™ä¸ªé¡¹ç›®å¯¹ä½ æœ‰å¸®åŠ©ï¼Œè¯·ç»™å®ƒä¸€ä¸ªæ˜Ÿæ ‡ï¼

