

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Thu May  9 21:54:45 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_18 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      100|      100|  1.000 us|  1.000 us|  101|  101|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_test_Pipeline_ARRAY_1_READ_fu_224     |test_Pipeline_ARRAY_1_READ     |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_test_Pipeline_ARRAY_2_READ_fu_240     |test_Pipeline_ARRAY_2_READ     |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_test_Pipeline_VITIS_LOOP_60_5_fu_256  |test_Pipeline_VITIS_LOOP_60_5  |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_test_Pipeline_ARRAY_WRITE_fu_279      |test_Pipeline_ARRAY_WRITE      |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|   11805|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        8|  1168|    2633|    5246|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     450|    -|
|Register         |        -|     -|    9418|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|  1168|   12051|   17501|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    46|       2|       6|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                           |control_s_axi                  |        0|   0|  246|  424|    0|
    |mem_m_axi_U                               |mem_m_axi                      |        8|   0|  884|  880|    0|
    |mul_64ns_64ns_128_1_1_U60                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U61                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U62                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U63                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U64                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U65                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U66                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U67                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U68                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U69                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U70                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U71                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U72                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U73                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U74                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U75                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U76                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U77                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U78                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U79                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U80                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U81                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U82                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U83                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U84                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U85                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U86                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U87                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U88                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U89                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U90                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U91                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U92                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U93                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U94                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U95                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U96                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U97                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U98                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U99                 |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U100                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U101                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U102                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U103                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U104                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U105                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U106                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U107                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U108                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U109                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U110                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U111                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U112                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U113                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U114                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U115                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U116                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U117                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U118                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U119                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U120                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U121                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U122                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U123                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U124                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U125                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U126                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U127                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U128                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U129                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U130                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U131                |mul_64ns_64ns_128_1_1          |        0|  16|    0|   46|    0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_224     |test_Pipeline_ARRAY_1_READ     |        0|   0|  587|   73|    0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_240     |test_Pipeline_ARRAY_2_READ     |        0|   0|  587|   73|    0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_279      |test_Pipeline_ARRAY_WRITE      |        0|   0|   66|  122|    0|
    |grp_test_Pipeline_VITIS_LOOP_60_5_fu_256  |test_Pipeline_VITIS_LOOP_60_5  |        0|  16|  263|  362|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                               |        8|1168| 2633| 5246|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln52_10_fu_1028_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_11_fu_1034_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_12_fu_1366_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_13_fu_1048_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_14_fu_1054_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln52_15_fu_1060_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln52_16_fu_1370_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_17_fu_1374_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_18_fu_1378_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_1_fu_988_p2    |         +|   0|  0|  135|         128|         128|
    |add_ln52_20_fu_1074_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_21_fu_1080_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_22_fu_1382_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_23_fu_1094_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_24_fu_1100_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln52_25_fu_1106_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln52_26_fu_1386_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_27_fu_1390_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_28_fu_1394_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_2_fu_1350_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln52_30_fu_1120_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_31_fu_1126_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_32_fu_1398_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_33_fu_1140_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_34_fu_1146_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln52_35_fu_1152_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln52_36_fu_1402_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_37_fu_1406_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_38_fu_1410_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_3_fu_1002_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln52_40_fu_1166_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_41_fu_1172_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_42_fu_1420_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_43_fu_1186_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_44_fu_1192_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln52_45_fu_1198_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln52_46_fu_1424_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_47_fu_1428_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_48_fu_1432_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_4_fu_1008_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln52_50_fu_1212_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_51_fu_1218_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_52_fu_1442_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_53_fu_1232_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_54_fu_1238_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln52_55_fu_1244_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln52_56_fu_1446_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_57_fu_1450_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_58_fu_1454_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_5_fu_1014_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln52_60_fu_1258_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_61_fu_1264_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_62_fu_1464_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_63_fu_1278_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_64_fu_1284_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln52_65_fu_1290_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln52_66_fu_1468_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_67_fu_1472_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_68_fu_1476_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_6_fu_1354_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln52_70_fu_1304_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_71_fu_1310_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_72_fu_1486_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln52_73_fu_1324_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_74_fu_1330_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln52_75_fu_1336_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln52_76_fu_1490_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_77_fu_1494_p2  |         +|   0|  0|   58|          58|          58|
    |add_ln52_78_fu_1498_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_7_fu_1358_p2   |         +|   0|  0|   65|          58|          58|
    |add_ln52_8_fu_1362_p2   |         +|   0|  0|   65|          58|          58|
    |add_ln52_fu_982_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln70_1_fu_1548_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln70_2_fu_1568_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln70_3_fu_1588_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln70_4_fu_1720_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln70_5_fu_1740_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln70_6_fu_1760_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln70_7_fu_1780_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln70_8_fu_1508_p2   |         +|   0|  0|   58|          58|          58|
    |add_ln70_fu_1528_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln71_1_fu_1620_p2   |         +|   0|  0|   58|          58|          58|
    |add_ln71_2_fu_1604_p2   |         +|   0|  0|   58|          58|          58|
    |add_ln71_fu_1818_p2     |         +|   0|  0|   79|          72|          72|
    |add_ln72_1_fu_1642_p2   |         +|   0|  0|   58|          58|          58|
    |add_ln72_2_fu_1626_p2   |         +|   0|  0|   58|          58|          58|
    |add_ln72_fu_1850_p2     |         +|   0|  0|   67|          60|          60|
    |add_ln73_fu_1648_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln74_fu_1670_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln75_fu_1866_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln76_fu_1875_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln77_fu_1895_p2     |         +|   0|  0|   58|          58|          58|
    |arr_10_fu_1414_p2       |         +|   0|  0|  128|         128|         128|
    |arr_11_fu_1436_p2       |         +|   0|  0|  128|         128|         128|
    |arr_12_fu_1458_p2       |         +|   0|  0|  128|         128|         128|
    |arr_13_fu_1480_p2       |         +|   0|  0|  128|         128|         128|
    |arr_14_fu_1502_p2       |         +|   0|  0|  128|         128|         128|
    |arr_8_fu_1709_p2        |         +|   0|  0|  128|         128|         128|
    |arr_9_fu_1713_p2        |         +|   0|  0|  128|         128|         128|
    |arr_fu_1705_p2          |         +|   0|  0|  128|         128|         128|
    |out1_w_1_fu_1842_p2     |         +|   0|  0|   65|          58|          58|
    |out1_w_2_fu_1945_p2     |         +|   0|  0|   66|          59|          59|
    |out1_w_3_fu_1664_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_4_fu_1686_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_5_fu_1870_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_6_fu_1889_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_7_fu_1909_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_8_fu_1929_p2     |         +|   0|  0|   64|          57|          57|
    |out1_w_fu_1796_p2       |         +|   0|  0|   65|          58|          58|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|11805|       11378|       11378|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  252|         58|    1|         58|
    |mem_ARADDR    |   37|          7|   64|        448|
    |mem_ARLEN     |   20|          4|   32|        128|
    |mem_ARVALID   |   20|          4|    1|          4|
    |mem_AWADDR    |   14|          3|   64|        192|
    |mem_AWLEN     |   14|          3|   32|         96|
    |mem_AWVALID   |   14|          3|    1|          3|
    |mem_BREADY    |   14|          3|    1|          3|
    |mem_RREADY    |   20|          4|    1|          4|
    |mem_WVALID    |    9|          2|    1|          2|
    |mem_blk_n_AR  |    9|          2|    1|          2|
    |mem_blk_n_AW  |    9|          2|    1|          2|
    |mem_blk_n_B   |    9|          2|    1|          2|
    |mem_blk_n_R   |    9|          2|    1|          2|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  450|         99|  202|        946|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |add_ln52_10_reg_2292                                   |  128|   0|  128|          0|
    |add_ln52_11_reg_2297                                   |  128|   0|  128|          0|
    |add_ln52_12_reg_2592                                   |  128|   0|  128|          0|
    |add_ln52_13_reg_2312                                   |  128|   0|  128|          0|
    |add_ln52_15_reg_2317                                   |  128|   0|  128|          0|
    |add_ln52_16_reg_2597                                   |  128|   0|  128|          0|
    |add_ln52_17_reg_2602                                   |   58|   0|   58|          0|
    |add_ln52_18_reg_2607                                   |   58|   0|   58|          0|
    |add_ln52_1_reg_2257                                    |  128|   0|  128|          0|
    |add_ln52_20_reg_2332                                   |  128|   0|  128|          0|
    |add_ln52_21_reg_2337                                   |  128|   0|  128|          0|
    |add_ln52_22_reg_2612                                   |  128|   0|  128|          0|
    |add_ln52_23_reg_2352                                   |  128|   0|  128|          0|
    |add_ln52_25_reg_2357                                   |  128|   0|  128|          0|
    |add_ln52_26_reg_2617                                   |  128|   0|  128|          0|
    |add_ln52_27_reg_2622                                   |   58|   0|   58|          0|
    |add_ln52_28_reg_2627                                   |   58|   0|   58|          0|
    |add_ln52_2_reg_2572                                    |  128|   0|  128|          0|
    |add_ln52_30_reg_2372                                   |  128|   0|  128|          0|
    |add_ln52_31_reg_2377                                   |  128|   0|  128|          0|
    |add_ln52_33_reg_2392                                   |  128|   0|  128|          0|
    |add_ln52_35_reg_2397                                   |  128|   0|  128|          0|
    |add_ln52_3_reg_2272                                    |  128|   0|  128|          0|
    |add_ln52_40_reg_2412                                   |  128|   0|  128|          0|
    |add_ln52_41_reg_2417                                   |  128|   0|  128|          0|
    |add_ln52_43_reg_2432                                   |  128|   0|  128|          0|
    |add_ln52_45_reg_2437                                   |  128|   0|  128|          0|
    |add_ln52_50_reg_2452                                   |  128|   0|  128|          0|
    |add_ln52_51_reg_2457                                   |  128|   0|  128|          0|
    |add_ln52_53_reg_2472                                   |  128|   0|  128|          0|
    |add_ln52_55_reg_2477                                   |  128|   0|  128|          0|
    |add_ln52_5_reg_2277                                    |  128|   0|  128|          0|
    |add_ln52_60_reg_2492                                   |  128|   0|  128|          0|
    |add_ln52_61_reg_2497                                   |  128|   0|  128|          0|
    |add_ln52_63_reg_2512                                   |  128|   0|  128|          0|
    |add_ln52_65_reg_2517                                   |  128|   0|  128|          0|
    |add_ln52_6_reg_2577                                    |  128|   0|  128|          0|
    |add_ln52_70_reg_2532                                   |  128|   0|  128|          0|
    |add_ln52_71_reg_2537                                   |  128|   0|  128|          0|
    |add_ln52_73_reg_2552                                   |  128|   0|  128|          0|
    |add_ln52_75_reg_2557                                   |  128|   0|  128|          0|
    |add_ln52_7_reg_2582                                    |   58|   0|   58|          0|
    |add_ln52_8_reg_2587                                    |   58|   0|   58|          0|
    |add_ln52_reg_2252                                      |  128|   0|  128|          0|
    |add_ln70_8_reg_2632                                    |   58|   0|   58|          0|
    |add_ln71_1_reg_2643                                    |   58|   0|   58|          0|
    |add_ln72_1_reg_2649                                    |   58|   0|   58|          0|
    |ap_CS_fsm                                              |   57|   0|   57|          0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_224_ap_start_reg     |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_240_ap_start_reg     |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_279_ap_start_reg      |    1|   0|    1|          0|
    |grp_test_Pipeline_VITIS_LOOP_60_5_fu_256_ap_start_reg  |    1|   0|    1|          0|
    |mem_addr_1_read_1_reg_2160                             |   64|   0|   64|          0|
    |mem_addr_1_read_2_reg_2166                             |   64|   0|   64|          0|
    |mem_addr_1_read_3_reg_2172                             |   64|   0|   64|          0|
    |mem_addr_1_read_4_reg_2178                             |   64|   0|   64|          0|
    |mem_addr_1_read_5_reg_2184                             |   64|   0|   64|          0|
    |mem_addr_1_read_6_reg_2190                             |   64|   0|   64|          0|
    |mem_addr_1_read_7_reg_2196                             |   64|   0|   64|          0|
    |mem_addr_1_read_8_reg_2202                             |   64|   0|   64|          0|
    |mem_addr_1_read_reg_2150                               |   64|   0|   64|          0|
    |mem_addr_1_reg_2090                                    |   64|   0|   64|          0|
    |mem_addr_read_1_reg_2212                               |   64|   0|   64|          0|
    |mem_addr_read_2_reg_2217                               |   64|   0|   64|          0|
    |mem_addr_read_3_reg_2222                               |   64|   0|   64|          0|
    |mem_addr_read_4_reg_2227                               |   64|   0|   64|          0|
    |mem_addr_read_5_reg_2232                               |   64|   0|   64|          0|
    |mem_addr_read_6_reg_2237                               |   64|   0|   64|          0|
    |mem_addr_read_7_reg_2242                               |   64|   0|   64|          0|
    |mem_addr_read_8_reg_2247                               |   64|   0|   64|          0|
    |mem_addr_read_reg_2207                                 |   64|   0|   64|          0|
    |mem_addr_reg_2084                                      |   64|   0|   64|          0|
    |out1_w_1_reg_2674                                      |   58|   0|   58|          0|
    |out1_w_2_reg_2704                                      |   59|   0|   59|          0|
    |out1_w_3_reg_2654                                      |   58|   0|   58|          0|
    |out1_w_4_reg_2659                                      |   58|   0|   58|          0|
    |out1_w_5_reg_2684                                      |   58|   0|   58|          0|
    |out1_w_6_reg_2689                                      |   58|   0|   58|          0|
    |out1_w_7_reg_2694                                      |   58|   0|   58|          0|
    |out1_w_8_reg_2699                                      |   57|   0|   57|          0|
    |out1_w_reg_2669                                        |   58|   0|   58|          0|
    |tmp_reg_2679                                           |    2|   0|    2|          0|
    |trunc_ln22_1_reg_2066                                  |   61|   0|   61|          0|
    |trunc_ln29_1_reg_2072                                  |   61|   0|   61|          0|
    |trunc_ln52_10_reg_2362                                 |   58|   0|   58|          0|
    |trunc_ln52_11_reg_2367                                 |   58|   0|   58|          0|
    |trunc_ln52_12_reg_2382                                 |   58|   0|   58|          0|
    |trunc_ln52_13_reg_2387                                 |   58|   0|   58|          0|
    |trunc_ln52_14_reg_2402                                 |   58|   0|   58|          0|
    |trunc_ln52_15_reg_2407                                 |   58|   0|   58|          0|
    |trunc_ln52_16_reg_2422                                 |   58|   0|   58|          0|
    |trunc_ln52_17_reg_2427                                 |   58|   0|   58|          0|
    |trunc_ln52_18_reg_2442                                 |   58|   0|   58|          0|
    |trunc_ln52_19_reg_2447                                 |   58|   0|   58|          0|
    |trunc_ln52_1_reg_2267                                  |   58|   0|   58|          0|
    |trunc_ln52_20_reg_2462                                 |   58|   0|   58|          0|
    |trunc_ln52_21_reg_2467                                 |   58|   0|   58|          0|
    |trunc_ln52_22_reg_2482                                 |   58|   0|   58|          0|
    |trunc_ln52_23_reg_2487                                 |   58|   0|   58|          0|
    |trunc_ln52_24_reg_2502                                 |   58|   0|   58|          0|
    |trunc_ln52_25_reg_2507                                 |   58|   0|   58|          0|
    |trunc_ln52_26_reg_2522                                 |   58|   0|   58|          0|
    |trunc_ln52_27_reg_2527                                 |   58|   0|   58|          0|
    |trunc_ln52_28_reg_2542                                 |   58|   0|   58|          0|
    |trunc_ln52_29_reg_2547                                 |   58|   0|   58|          0|
    |trunc_ln52_2_reg_2282                                  |   58|   0|   58|          0|
    |trunc_ln52_30_reg_2562                                 |   58|   0|   58|          0|
    |trunc_ln52_31_reg_2567                                 |   58|   0|   58|          0|
    |trunc_ln52_3_reg_2287                                  |   58|   0|   58|          0|
    |trunc_ln52_4_reg_2302                                  |   58|   0|   58|          0|
    |trunc_ln52_5_reg_2307                                  |   58|   0|   58|          0|
    |trunc_ln52_6_reg_2322                                  |   58|   0|   58|          0|
    |trunc_ln52_7_reg_2327                                  |   58|   0|   58|          0|
    |trunc_ln52_8_reg_2342                                  |   58|   0|   58|          0|
    |trunc_ln52_9_reg_2347                                  |   58|   0|   58|          0|
    |trunc_ln52_reg_2262                                    |   58|   0|   58|          0|
    |trunc_ln6_reg_2664                                     |   58|   0|   58|          0|
    |trunc_ln70_5_reg_2638                                  |   70|   0|   70|          0|
    |trunc_ln82_1_reg_2078                                  |   61|   0|   61|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 9418|   0| 9418|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          test|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          test|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          test|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WDATA        |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_WSTRB        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RDATA        |   in|   64|       m_axi|           mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|           mem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

