Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Tue Feb  4 17:44:27 2025
| Host              : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing -max_paths 10 -file ./report/fir_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 1.026ns (44.628%)  route 1.273ns (55.372%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.028     0.028    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/Q
                         net (fo=4, unplaced)         0.149     0.254    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96[0]
                         LUT2 (Prop_LUT2_I1_O)        0.072     0.326 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.211     0.537    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     0.664 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     0.669    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     0.755 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry__0/O[4]
                         net (fo=6, unplaced)         0.245     1.000    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2[12]
                         LUT6 (Prop_LUT6_I1_O)        0.123     1.123 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11/O
                         net (fo=1, unplaced)         0.029     1.152    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     1.318 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/CO[7]
                         net (fo=1, unplaced)         0.005     1.323    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.379 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1/O[0]
                         net (fo=5, unplaced)         0.203     1.582    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_n_15
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.620 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23/O
                         net (fo=1, unplaced)         0.185     1.805    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     1.843 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7/O
                         net (fo=1, unplaced)         0.210     2.053    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     2.180 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, unplaced)         0.005     2.185    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     2.301 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[7]
                         net (fo=1, unplaced)         0.026     2.327    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[31]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.026ns (44.648%)  route 1.272ns (55.352%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.028     0.028    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/Q
                         net (fo=4, unplaced)         0.149     0.254    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96[0]
                         LUT2 (Prop_LUT2_I1_O)        0.072     0.326 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.211     0.537    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     0.664 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     0.669    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     0.755 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry__0/O[4]
                         net (fo=6, unplaced)         0.245     1.000    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2[12]
                         LUT6 (Prop_LUT6_I1_O)        0.123     1.123 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11/O
                         net (fo=1, unplaced)         0.029     1.152    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     1.318 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/CO[7]
                         net (fo=1, unplaced)         0.005     1.323    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.379 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1/O[0]
                         net (fo=5, unplaced)         0.203     1.582    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_n_15
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.620 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23/O
                         net (fo=1, unplaced)         0.185     1.805    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     1.843 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7/O
                         net (fo=1, unplaced)         0.210     2.053    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     2.180 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, unplaced)         0.005     2.185    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     2.301 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[5]
                         net (fo=1, unplaced)         0.025     2.326    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[29]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[29]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[29]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.326    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.013ns (44.313%)  route 1.273ns (55.687%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.028     0.028    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/Q
                         net (fo=4, unplaced)         0.149     0.254    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96[0]
                         LUT2 (Prop_LUT2_I1_O)        0.072     0.326 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.211     0.537    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     0.664 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     0.669    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     0.755 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry__0/O[4]
                         net (fo=6, unplaced)         0.245     1.000    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2[12]
                         LUT6 (Prop_LUT6_I1_O)        0.123     1.123 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11/O
                         net (fo=1, unplaced)         0.029     1.152    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     1.318 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/CO[7]
                         net (fo=1, unplaced)         0.005     1.323    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.379 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1/O[0]
                         net (fo=5, unplaced)         0.203     1.582    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_n_15
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.620 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23/O
                         net (fo=1, unplaced)         0.185     1.805    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     1.843 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7/O
                         net (fo=1, unplaced)         0.210     2.053    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     2.180 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, unplaced)         0.005     2.185    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.103     2.288 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[6]
                         net (fo=1, unplaced)         0.026     2.314    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[30]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[30]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.314    
  -------------------------------------------------------------------
                         slack                                  2.697    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.996ns (43.915%)  route 1.272ns (56.085%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.028     0.028    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/Q
                         net (fo=4, unplaced)         0.149     0.254    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96[0]
                         LUT2 (Prop_LUT2_I1_O)        0.072     0.326 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.211     0.537    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     0.664 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     0.669    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     0.755 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry__0/O[4]
                         net (fo=6, unplaced)         0.245     1.000    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2[12]
                         LUT6 (Prop_LUT6_I1_O)        0.123     1.123 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11/O
                         net (fo=1, unplaced)         0.029     1.152    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     1.318 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/CO[7]
                         net (fo=1, unplaced)         0.005     1.323    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.379 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1/O[0]
                         net (fo=5, unplaced)         0.203     1.582    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_n_15
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.620 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23/O
                         net (fo=1, unplaced)         0.185     1.805    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     1.843 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7/O
                         net (fo=1, unplaced)         0.210     2.053    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     2.180 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, unplaced)         0.005     2.185    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     2.271 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[4]
                         net (fo=1, unplaced)         0.025     2.296    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[28]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[28]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[28]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.296    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.992ns (43.797%)  route 1.273ns (56.203%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.028     0.028    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/Q
                         net (fo=4, unplaced)         0.149     0.254    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96[0]
                         LUT2 (Prop_LUT2_I1_O)        0.072     0.326 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.211     0.537    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     0.664 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     0.669    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     0.755 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry__0/O[4]
                         net (fo=6, unplaced)         0.245     1.000    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2[12]
                         LUT6 (Prop_LUT6_I1_O)        0.123     1.123 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11/O
                         net (fo=1, unplaced)         0.029     1.152    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     1.318 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/CO[7]
                         net (fo=1, unplaced)         0.005     1.323    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.379 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1/O[0]
                         net (fo=5, unplaced)         0.203     1.582    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_n_15
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.620 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23/O
                         net (fo=1, unplaced)         0.185     1.805    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     1.843 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7/O
                         net (fo=1, unplaced)         0.210     2.053    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     2.180 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, unplaced)         0.005     2.185    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.082     2.267 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[3]
                         net (fo=1, unplaced)         0.026     2.293    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[27]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[27]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[27]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.986ns (43.667%)  route 1.272ns (56.333%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.028     0.028    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/Q
                         net (fo=4, unplaced)         0.149     0.254    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96[0]
                         LUT2 (Prop_LUT2_I1_O)        0.072     0.326 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.211     0.537    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     0.664 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     0.669    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     0.755 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry__0/O[4]
                         net (fo=6, unplaced)         0.245     1.000    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2[12]
                         LUT6 (Prop_LUT6_I1_O)        0.123     1.123 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11/O
                         net (fo=1, unplaced)         0.029     1.152    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     1.318 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/CO[7]
                         net (fo=1, unplaced)         0.005     1.323    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.379 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1/O[0]
                         net (fo=5, unplaced)         0.203     1.582    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_n_15
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.620 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23/O
                         net (fo=1, unplaced)         0.185     1.805    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     1.843 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7/O
                         net (fo=1, unplaced)         0.210     2.053    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     2.180 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, unplaced)         0.005     2.185    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     2.261 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[1]
                         net (fo=1, unplaced)         0.025     2.286    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[25]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[25]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[25]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.286    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.733ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.977ns (43.422%)  route 1.273ns (56.578%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.028     0.028    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/Q
                         net (fo=4, unplaced)         0.149     0.254    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96[0]
                         LUT2 (Prop_LUT2_I1_O)        0.072     0.326 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.211     0.537    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     0.664 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     0.669    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     0.755 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry__0/O[4]
                         net (fo=6, unplaced)         0.245     1.000    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2[12]
                         LUT6 (Prop_LUT6_I1_O)        0.123     1.123 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11/O
                         net (fo=1, unplaced)         0.029     1.152    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     1.318 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/CO[7]
                         net (fo=1, unplaced)         0.005     1.323    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.379 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1/O[0]
                         net (fo=5, unplaced)         0.203     1.582    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_n_15
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.620 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23/O
                         net (fo=1, unplaced)         0.185     1.805    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     1.843 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7/O
                         net (fo=1, unplaced)         0.210     2.053    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     2.180 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, unplaced)         0.005     2.185    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.067     2.252 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[2]
                         net (fo=1, unplaced)         0.026     2.278    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[26]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[26]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[26]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.278    
  -------------------------------------------------------------------
                         slack                                  2.733    

Slack (MET) :             2.734ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.981ns (43.619%)  route 1.268ns (56.381%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.028     0.028    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/Q
                         net (fo=4, unplaced)         0.149     0.254    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96[0]
                         LUT2 (Prop_LUT2_I1_O)        0.072     0.326 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.211     0.537    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     0.664 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     0.669    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     0.755 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry__0/O[4]
                         net (fo=6, unplaced)         0.245     1.000    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2[12]
                         LUT6 (Prop_LUT6_I1_O)        0.123     1.123 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11/O
                         net (fo=1, unplaced)         0.029     1.152    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     1.318 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/CO[7]
                         net (fo=1, unplaced)         0.005     1.323    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.379 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1/O[0]
                         net (fo=5, unplaced)         0.203     1.582    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_n_15
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.620 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23/O
                         net (fo=1, unplaced)         0.185     1.805    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     1.843 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7/O
                         net (fo=1, unplaced)         0.210     2.053    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_O[7])
                                                      0.198     2.251 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/O[7]
                         net (fo=1, unplaced)         0.026     2.277    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[23]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[23]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[23]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.277    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.979ns (43.589%)  route 1.267ns (56.411%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.028     0.028    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/Q
                         net (fo=4, unplaced)         0.149     0.254    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96[0]
                         LUT2 (Prop_LUT2_I1_O)        0.072     0.326 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.211     0.537    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     0.664 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     0.669    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     0.755 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry__0/O[4]
                         net (fo=6, unplaced)         0.245     1.000    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2[12]
                         LUT6 (Prop_LUT6_I1_O)        0.123     1.123 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11/O
                         net (fo=1, unplaced)         0.029     1.152    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     1.318 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/CO[7]
                         net (fo=1, unplaced)         0.005     1.323    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.379 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1/O[0]
                         net (fo=5, unplaced)         0.203     1.582    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_n_15
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.620 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23/O
                         net (fo=1, unplaced)         0.185     1.805    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     1.843 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7/O
                         net (fo=1, unplaced)         0.210     2.053    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_O[5])
                                                      0.196     2.249 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/O[5]
                         net (fo=1, unplaced)         0.025     2.274    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[21]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[21]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[21]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.274    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.966ns (43.164%)  route 1.272ns (56.836%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.028     0.028    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96_reg[0]/Q
                         net (fo=4, unplaced)         0.149     0.254    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_7_fu_96[0]
                         LUT2 (Prop_LUT2_I1_O)        0.072     0.326 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.211     0.537    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     0.664 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     0.669    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     0.755 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2_carry__0/O[4]
                         net (fo=6, unplaced)         0.245     1.000    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp1_fu_294_p2[12]
                         LUT6 (Prop_LUT6_I1_O)        0.123     1.123 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11/O
                         net (fo=1, unplaced)         0.029     1.152    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_11_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     1.318 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0/CO[7]
                         net (fo=1, unplaced)         0.005     1.323    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.379 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1/O[0]
                         net (fo=5, unplaced)         0.203     1.582    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_n_15
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.620 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23/O
                         net (fo=1, unplaced)         0.185     1.805    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_23_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     1.843 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7/O
                         net (fo=1, unplaced)         0.210     2.053    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     2.180 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1/CO[7]
                         net (fo=1, unplaced)         0.005     2.185    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     2.241 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[0]
                         net (fo=1, unplaced)         0.025     2.266    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[24]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[24]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[24]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                  2.745    




