
---------- Begin Simulation Statistics ----------
final_tick                               1191177754000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93405                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740324                       # Number of bytes of host memory used
host_op_rate                                    93677                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15426.94                       # Real time elapsed on the host
host_tick_rate                               77214117                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440951542                       # Number of instructions simulated
sim_ops                                    1445156568                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.191178                       # Number of seconds simulated
sim_ticks                                1191177754000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.828067                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              171096472                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           194808422                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16846243                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        265015438                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20773401                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21485405                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          712004                       # Number of indirect misses.
system.cpu0.branchPred.lookups              334466502                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2149999                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050474                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10279360                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313653722                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32550937                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160679                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       69731086                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250506554                       # Number of instructions committed
system.cpu0.commit.committedOps            1251560321                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2198627307                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.569246                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.308438                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1581811041     71.95%     71.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    364144160     16.56%     88.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     96120879      4.37%     92.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     88214326      4.01%     96.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     21819593      0.99%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5591812      0.25%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3735416      0.17%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4639143      0.21%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32550937      1.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2198627307                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112922                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209806575                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697259                       # Number of loads committed
system.cpu0.commit.membars                    2104090                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104096      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699521599     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831874      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747725     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255142     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251560321                       # Class of committed instruction
system.cpu0.commit.refs                     536002895                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250506554                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251560321                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.896725                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.896725                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            286795926                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6594287                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           169548531                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1350428036                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               976443862                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                936692039                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10293862                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13678103                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4119302                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  334466502                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                249477796                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1244979987                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5231067                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          175                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1381989013                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 195                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          405                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               33721616                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.141014                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         952503421                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         191869873                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.582659                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2214344991                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.625717                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.902199                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1238124194     55.91%     55.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               727382655     32.85%     88.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               128662544      5.81%     94.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                98350211      4.44%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12377446      0.56%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4614046      0.21%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  626076      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203733      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4086      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2214344991                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      157522630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10346231                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               321467677                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.543666                       # Inst execution rate
system.cpu0.iew.exec_refs                   556300895                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 149535653                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              211115308                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            416641337                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2414396                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5562599                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           152992329                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1321241651                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            406765242                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7586663                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1289504677                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                964628                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11836468                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10293862                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13930438                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       182192                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20991495                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        17336                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13304                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4571826                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     27944078                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5686693                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13304                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       684242                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9661989                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                544260564                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1280671021                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.892065                       # average fanout of values written-back
system.cpu0.iew.wb_producers                485515580                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.539942                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1280753958                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1582422753                       # number of integer regfile reads
system.cpu0.int_regfile_writes              819900134                       # number of integer regfile writes
system.cpu0.ipc                              0.527224                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.527224                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106218      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            720321284     55.53%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833672      0.91%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100414      0.16%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           411854085     31.75%     88.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          148875617     11.48%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1297091341                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1960262                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001511                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 318771     16.26%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1373629     70.07%     86.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               267860     13.66%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1296945332                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4810613096                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1280670970                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1390935974                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1313997339                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1297091341                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7244312                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       69681326                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           125266                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4083633                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     41505867                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2214344991                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.585768                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.803034                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1260998781     56.95%     56.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          683373144     30.86%     87.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          214268569      9.68%     97.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43630816      1.97%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8773007      0.40%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1472555      0.07%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1152937      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             485270      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             189912      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2214344991                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.546865                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         21705014                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3038813                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           416641337                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          152992329                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2074                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2371867621                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10495215                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              231688537                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800534522                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6120029                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               991240357                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              23518100                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                28375                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1636006494                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1336016393                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          863886067                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                924779621                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              26133129                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10293862                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             56184257                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                63351540                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1636006450                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        158357                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6307                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15109170                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6260                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3487341491                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2658319921                       # The number of ROB writes
system.cpu0.timesIdled                       31331513                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2041                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.515032                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15502054                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            17713590                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3348156                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22949629                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            674186                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         691593                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           17407                       # Number of indirect misses.
system.cpu1.branchPred.lookups               26756851                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        42752                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050233                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2362177                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16228493                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2247670                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151418                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       28346610                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67678074                       # Number of instructions committed
system.cpu1.commit.committedOps              68728513                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    320597433                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.214376                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.927942                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    292235502     91.15%     91.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14082818      4.39%     95.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5311583      1.66%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4084567      1.27%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       903434      0.28%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       438042      0.14%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1073197      0.33%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       220620      0.07%     99.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2247670      0.70%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    320597433                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074821                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65713083                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16751714                       # Number of loads committed
system.cpu1.commit.membars                    2100524                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100524      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43601160     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17801947     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5224738      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68728513                       # Class of committed instruction
system.cpu1.commit.refs                      23026697                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67678074                       # Number of Instructions Simulated
system.cpu1.committedOps                     68728513                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.828514                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.828514                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            245870674                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1018411                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13867264                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             106664502                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23700644                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 51395436                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2363735                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1777080                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2666661                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   26756851                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19997931                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    300187506                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               632764                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     119105081                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6699428                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.081879                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22459917                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16176240                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.364476                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         325997150                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.373897                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.845132                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               252047339     77.32%     77.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                45223900     13.87%     91.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16553228      5.08%     96.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8379741      2.57%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1364571      0.42%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1609821      0.49%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  817478      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     917      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     155      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           325997150                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         787346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2435457                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19486848                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.243833                       # Inst execution rate
system.cpu1.iew.exec_refs                    26056837                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6624982                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              202939813                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             24619179                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2069878                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1981551                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8974522                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           97040396                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19431855                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1622890                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             79680889                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1006039                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9411895                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2363735                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11580090                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        84625                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          704765                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        16626                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2160                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10770                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      7867465                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2699539                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2160                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       412640                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2022817                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 44944544                       # num instructions consuming a value
system.cpu1.iew.wb_count                     78559217                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.817443                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36739588                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.240401                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      78611390                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               101733456                       # number of integer regfile reads
system.cpu1.int_regfile_writes               52072241                       # number of integer regfile writes
system.cpu1.ipc                              0.207103                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.207103                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100752      2.58%      2.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52732282     64.86%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  55      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.44% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20838462     25.63%     93.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5632128      6.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              81303779                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1575241                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019375                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 359482     22.82%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                965521     61.29%     84.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               250236     15.89%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              80778254                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         490333466                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     78559205                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        125353818                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  90832325                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 81303779                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6208071                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       28311882                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           153543                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3056653                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     18322656                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    325997150                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.249400                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.726585                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          276321137     84.76%     84.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           31252051      9.59%     94.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11332039      3.48%     97.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3669350      1.13%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2052307      0.63%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             518009      0.16%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             504784      0.15%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             228161      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             119312      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      325997150                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.248799                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         11953506                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1791590                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            24619179                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8974522                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    228                       # number of misc regfile reads
system.cpu1.numCycles                       326784496                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2055564864                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              221360608                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45687407                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5825133                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                27044802                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5411512                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                52040                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            128227881                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             101872120                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           68483320                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 49867990                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              13991647                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2363735                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             25334573                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                22795913                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       128227869                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25442                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               837                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12011199                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           832                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   415423690                       # The number of ROB reads
system.cpu1.rob.rob_writes                  199557127                       # The number of ROB writes
system.cpu1.timesIdled                          18421                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.160815                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               14526166                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            17260011                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3408411                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         22611457                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            624165                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         639863                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           15698                       # Number of indirect misses.
system.cpu2.branchPred.lookups               25703760                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31072                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050190                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2084998                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15106241                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2149720                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151318                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30985771                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64206723                       # Number of instructions committed
system.cpu2.commit.committedOps              65257136                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    305580144                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.213552                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.926939                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    278735554     91.22%     91.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13206287      4.32%     95.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5126012      1.68%     97.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3890208      1.27%     98.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       853501      0.28%     98.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       406577      0.13%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1002443      0.33%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       209842      0.07%     99.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2149720      0.70%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    305580144                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1014110                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62356412                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15864432                       # Number of loads committed
system.cpu2.commit.membars                    2100500                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100500      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41208809     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16914622     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5033061      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65257136                       # Class of committed instruction
system.cpu2.commit.refs                      21947695                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64206723                       # Number of Instructions Simulated
system.cpu2.committedOps                     65257136                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.851854                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.851854                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            233736005                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1364270                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13009334                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             104417294                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                23111187                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 49229097                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2086439                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1795330                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2774696                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   25703760                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 19646899                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    285396323                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               659049                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     118558585                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6819704                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.082510                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          22131246                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15150331                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.380579                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         310937424                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.390939                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.864657                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               238088131     76.57%     76.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                43683954     14.05%     90.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16873590      5.43%     96.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 8261584      2.66%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1300342      0.42%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 2239899      0.72%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  488916      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     867      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     141      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           310937424                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         584249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2152784                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18775512                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.246029                       # Inst execution rate
system.cpu2.iew.exec_refs                    24787414                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6407069                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              190886229                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             25100998                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2216675                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1253083                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             9003909                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           96210131                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18380345                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1241621                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             76643415                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1066497                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              9172214                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2086439                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             11248545                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        85010                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          616691                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        16485                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2171                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12668                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      9236566                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2920646                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2171                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       442592                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1710192                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 43110169                       # num instructions consuming a value
system.cpu2.iew.wb_count                     75588924                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.819837                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 35343326                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.242644                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      75637108                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                98282978                       # number of integer regfile reads
system.cpu2.int_regfile_writes               49999372                       # number of integer regfile writes
system.cpu2.ipc                              0.206107                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.206107                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100700      2.70%      2.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             50624984     65.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19741425     25.35%     93.04% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5417782      6.96%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              77885036                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1534669                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.019704                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 353459     23.03%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     23.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                938637     61.16%     84.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               242571     15.81%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              77318991                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         468382665                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     75588912                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        127164605                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  89533021                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 77885036                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6677110                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30952994                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           140526                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3525792                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     20663181                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    310937424                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.250485                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.727829                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          263278426     84.67%     84.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           30144261      9.69%     94.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10700049      3.44%     97.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3470328      1.12%     98.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2037668      0.66%     99.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             493264      0.16%     99.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             486625      0.16%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             221473      0.07%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             105330      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      310937424                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.250015                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         13412884                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1888338                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            25100998                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            9003909                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    200                       # number of misc regfile reads
system.cpu2.numCycles                       311521673                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2070827901                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              209561025                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43504333                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5914440                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                26322947                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               4974102                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                42761                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            126471686                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             100527014                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           67187229                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 47794972                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              14153023                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2086439                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             25139739                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                23682896                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       126471674                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         32302                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               793                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 12941799                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           793                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   399672278                       # The number of ROB reads
system.cpu2.rob.rob_writes                  197848915                       # The number of ROB writes
system.cpu2.timesIdled                          16283                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            80.548675                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10601786                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            13161962                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1572383                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         16457618                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            520707                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         536393                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           15686                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18754745                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19029                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050204                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1093314                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13572206                       # Number of branches committed
system.cpu3.commit.bw_lim_events              2100516                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151369                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       11705370                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58560191                       # Number of instructions committed
system.cpu3.commit.committedOps              59610598                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    276195573                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.215827                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.946925                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    252265660     91.34%     91.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11760941      4.26%     95.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4403508      1.59%     97.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3352207      1.21%     98.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       766011      0.28%     98.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       358764      0.13%     98.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       991734      0.36%     99.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       196232      0.07%     99.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2100516      0.76%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    276195573                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865924                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56858997                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14734368                       # Number of loads committed
system.cpu3.commit.membars                    2100483                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100483      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37259460     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15784572     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4465939      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59610598                       # Class of committed instruction
system.cpu3.commit.refs                      20250523                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58560191                       # Number of Instructions Simulated
system.cpu3.committedOps                     59610598                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.760287                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.760287                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            226747885                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               514752                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9844618                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              75471174                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13839614                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 34205303                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1094476                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1122264                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2484563                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18754745                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12356029                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    263318950                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               130842                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      82027633                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                3147090                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.067278                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13479328                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11122493                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.294255                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         278371841                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.300107                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.751519                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               226710425     81.44%     81.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                32223176     11.58%     93.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                10636038      3.82%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6431171      2.31%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1247484      0.45%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  979390      0.35%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  143664      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     359      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     134      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           278371841                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         391463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1147137                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                15174255                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.237995                       # Inst execution rate
system.cpu3.iew.exec_refs                    22585698                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5724105                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              183887593                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17924685                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1207096                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1063973                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6197963                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           71289773                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16861593                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           970207                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             66344359                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                942317                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              8759516                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1094476                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             10910341                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        77543                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          518067                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        13874                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1445                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10675                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3190317                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       681808                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1445                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       369813                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        777324                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 37831398                       # num instructions consuming a value
system.cpu3.iew.wb_count                     65470781                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.841062                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31818543                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.234862                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      65512519                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                84328746                       # number of integer regfile reads
system.cpu3.int_regfile_writes               44067724                       # number of integer regfile writes
system.cpu3.ipc                              0.210071                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.210071                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100723      3.12%      3.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             42355807     62.92%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.04% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18146560     26.96%     93.00% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4711328      7.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              67314566                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1512941                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.022476                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 344582     22.78%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                925020     61.14%     83.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               243337     16.08%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66726770                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         414640826                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     65470769                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         82969976                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  67654992                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 67314566                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3634781                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       11679174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           126938                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        483412                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5968128                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    278371841                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.241815                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.729573                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          238110548     85.54%     85.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           24907266      8.95%     94.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            9319929      3.35%     97.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2812892      1.01%     98.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1973712      0.71%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             463108      0.17%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             469299      0.17%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             218112      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              96975      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      278371841                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.241476                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          7581239                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          770438                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17924685                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6197963                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    240                       # number of misc regfile reads
system.cpu3.numCycles                       278763304                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2103585148                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              202341210                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39890987                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6349890                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                15790628                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               4783228                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                39974                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             93444613                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              73689894                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49679404                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34084494                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              13772413                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1094476                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             25031495                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 9788417                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        93444601                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         29538                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               872                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 13638036                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           871                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   345409634                       # The number of ROB reads
system.cpu3.rob.rob_writes                  144812317                       # The number of ROB writes
system.cpu3.timesIdled                          11023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         15762174                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             23721275                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            45689690                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            4718055                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3687142                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     18241413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      36367503                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       854183                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       204349                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69363327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6120421                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139501519                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6324770                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14937220                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3811772                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         14314216                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1050                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            612                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3281404                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3281374                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14937221                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         21205                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     54586075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               54586075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1409943488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1409943488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1394                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18241492                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18241492    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18241492                       # Request fanout histogram
system.membus.respLayer1.occupancy        93534816842                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         55469552731                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                237                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          119                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    8698226184.873949                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   52731835193.919395                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          115     96.64%     96.64% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.84%     97.48% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.84%     98.32% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.84%     99.16% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.84%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 506449907000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            119                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   156088838000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1035088916000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     19614151                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        19614151                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     19614151                       # number of overall hits
system.cpu2.icache.overall_hits::total       19614151                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        32748                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         32748                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        32748                       # number of overall misses
system.cpu2.icache.overall_misses::total        32748                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    861242499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    861242499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    861242499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    861242499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     19646899                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     19646899                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     19646899                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     19646899                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001667                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001667                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001667                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001667                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 26299.086937                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 26299.086937                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 26299.086937                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 26299.086937                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          824                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    68.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        27824                       # number of writebacks
system.cpu2.icache.writebacks::total            27824                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         4892                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         4892                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         4892                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         4892                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        27856                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        27856                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        27856                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        27856                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    760308499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    760308499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    760308499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    760308499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001418                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001418                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001418                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001418                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 27294.245369                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 27294.245369                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 27294.245369                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 27294.245369                       # average overall mshr miss latency
system.cpu2.icache.replacements                 27824                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     19614151                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       19614151                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        32748                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        32748                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    861242499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    861242499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     19646899                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     19646899                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001667                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001667                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 26299.086937                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 26299.086937                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         4892                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         4892                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        27856                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        27856                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    760308499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    760308499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001418                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001418                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 27294.245369                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 27294.245369                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.140694                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           19237218                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            27824                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           691.389376                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        328075000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.140694                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.973147                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.973147                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         39321654                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        39321654                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17441354                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17441354                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17441354                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17441354                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4964326                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4964326                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4964326                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4964326                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 610359073335                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 610359073335                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 610359073335                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 610359073335                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22405680                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22405680                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22405680                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22405680                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.221566                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.221566                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.221566                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.221566                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 122949.031416                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 122949.031416                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 122949.031416                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 122949.031416                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      8445666                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       416699                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            89623                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3446                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    94.235475                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   120.922519                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1462024                       # number of writebacks
system.cpu2.dcache.writebacks::total          1462024                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3915892                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3915892                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3915892                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3915892                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1048434                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1048434                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1048434                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1048434                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 121935420696                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 121935420696                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 121935420696                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 121935420696                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.046793                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.046793                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.046793                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.046793                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 116302.428857                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116302.428857                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 116302.428857                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116302.428857                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1462024                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14575536                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14575536                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2797499                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2797499                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 311799430000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 311799430000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17373035                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17373035                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.161025                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.161025                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 111456.493818                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111456.493818                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2209385                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2209385                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       588114                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       588114                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  63691690000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  63691690000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033852                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033852                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 108298.204090                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108298.204090                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2865818                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2865818                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2166827                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2166827                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 298559643335                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 298559643335                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5032645                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5032645                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.430554                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.430554                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 137786.562257                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 137786.562257                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1706507                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1706507                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       460320                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       460320                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  58243730696                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  58243730696                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091467                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091467                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126528.785836                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126528.785836                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          344                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          344                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          204                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          204                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6870000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6870000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.372263                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.372263                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 33676.470588                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 33676.470588                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          109                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          109                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           95                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           95                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      4068000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      4068000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.173358                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.173358                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 42821.052632                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42821.052632                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          215                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1547000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1547000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.448718                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.448718                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         8840                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         8840                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          172                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1406000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1406000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.441026                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.441026                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8174.418605                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8174.418605                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       590000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       590000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       559000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       559000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634865                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634865                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415325                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415325                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  49091707500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  49091707500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050190                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050190                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395476                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395476                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 118200.704268                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 118200.704268                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415325                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415325                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  48676382500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  48676382500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395476                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395476                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 117200.704268                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 117200.704268                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.941927                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19539709                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1463615                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.350307                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        328086500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.941927                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.904435                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.904435                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48377263                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48377263                       # Number of data accesses
system.cpu3.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7905734778.195489                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   49929376861.946587                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          129     96.99%     96.99% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.74% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 506450605000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   139715028500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1051462725500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12337579                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12337579                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12337579                       # number of overall hits
system.cpu3.icache.overall_hits::total       12337579                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18450                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18450                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18450                       # number of overall misses
system.cpu3.icache.overall_misses::total        18450                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    508985998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    508985998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    508985998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    508985998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12356029                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12356029                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12356029                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12356029                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001493                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001493                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001493                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001493                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 27587.316965                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 27587.316965                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 27587.316965                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 27587.316965                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          461                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    51.222222                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16868                       # number of writebacks
system.cpu3.icache.writebacks::total            16868                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1550                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1550                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1550                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1550                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16900                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16900                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16900                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16900                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    463119998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    463119998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    463119998                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    463119998                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001368                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001368                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001368                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001368                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 27403.550178                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 27403.550178                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 27403.550178                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 27403.550178                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16868                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12337579                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12337579                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18450                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18450                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    508985998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    508985998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12356029                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12356029                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001493                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001493                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 27587.316965                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 27587.316965                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1550                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1550                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16900                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16900                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    463119998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    463119998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001368                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001368                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 27403.550178                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 27403.550178                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.990955                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11978676                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16868                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           710.142044                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        333457000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.990955                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999717                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999717                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24728958                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24728958                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15653327                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15653327                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15653327                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15653327                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4803018                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4803018                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4803018                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4803018                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 591623883921                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 591623883921                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 591623883921                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 591623883921                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20456345                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20456345                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20456345                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20456345                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.234794                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.234794                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.234794                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.234794                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 123177.527946                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 123177.527946                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 123177.527946                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 123177.527946                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      8169742                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       444168                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            81942                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3449                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    99.701521                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   128.781676                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1330415                       # number of writebacks
system.cpu3.dcache.writebacks::total          1330415                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3829762                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3829762                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3829762                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3829762                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       973256                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       973256                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       973256                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       973256                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 113972823188                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 113972823188                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 113972823188                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 113972823188                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047577                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047577                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047577                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047577                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 117104.670496                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 117104.670496                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 117104.670496                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 117104.670496                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1330415                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13262126                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13262126                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2728710                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2728710                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 304966013500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 304966013500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15990836                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15990836                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.170642                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.170642                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 111761.973057                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111761.973057                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2173004                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2173004                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       555706                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       555706                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  61183180000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  61183180000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.034752                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.034752                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110099.908945                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110099.908945                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2391201                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2391201                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2074308                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2074308                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 286657870421                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 286657870421                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4465509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4465509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.464518                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.464518                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 138194.458307                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 138194.458307                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1656758                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1656758                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       417550                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       417550                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  52789643188                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  52789643188                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093506                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093506                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126427.118161                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126427.118161                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          355                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          355                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          207                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          207                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5877500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5877500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.368327                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.368327                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28393.719807                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28393.719807                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          113                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3384000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3384000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.167260                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.167260                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data        36000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total        36000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          224                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          224                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          178                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1645500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1645500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          402                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          402                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.442786                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.442786                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9244.382022                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9244.382022                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          175                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          175                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1500500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1500500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.435323                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.435323                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8574.285714                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8574.285714                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       459000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       459000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       429000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       429000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691368                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691368                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358836                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358836                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  41730851000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  41730851000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050204                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050204                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341682                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341682                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 116295.051221                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 116295.051221                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358836                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358836                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  41372015000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  41372015000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341682                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341682                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 115295.051221                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 115295.051221                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.143378                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17675191                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1331909                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.270570                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        333468500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.143378                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.879481                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.879481                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44346960                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44346960                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 40                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       262380875                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   504620187.814268                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1599430000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             20                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1185930136500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5247617500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    212764702                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       212764702                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    212764702                       # number of overall hits
system.cpu0.icache.overall_hits::total      212764702                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36713093                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36713093                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36713093                       # number of overall misses
system.cpu0.icache.overall_misses::total     36713093                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 484873669495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 484873669495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 484873669495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 484873669495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    249477795                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    249477795                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    249477795                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    249477795                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.147160                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.147160                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.147160                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.147160                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13207.104874                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13207.104874                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13207.104874                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13207.104874                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2498                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          645                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.960000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   161.250000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34632021                       # number of writebacks
system.cpu0.icache.writebacks::total         34632021                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2081038                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2081038                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2081038                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2081038                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34632055                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34632055                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34632055                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34632055                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 430292583996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 430292583996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 430292583996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 430292583996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.138818                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.138818                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.138818                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.138818                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12424.691056                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12424.691056                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12424.691056                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12424.691056                       # average overall mshr miss latency
system.cpu0.icache.replacements              34632021                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    212764702                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      212764702                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36713093                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36713093                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 484873669495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 484873669495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    249477795                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    249477795                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.147160                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.147160                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13207.104874                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13207.104874                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2081038                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2081038                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34632055                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34632055                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 430292583996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 430292583996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.138818                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.138818                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12424.691056                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12424.691056                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          247396497                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34632021                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.143577                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        533587643                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       533587643                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    479772286                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       479772286                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    479772286                       # number of overall hits
system.cpu0.dcache.overall_hits::total      479772286                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     46985627                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      46985627                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     46985627                       # number of overall misses
system.cpu0.dcache.overall_misses::total     46985627                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1459205047746                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1459205047746                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1459205047746                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1459205047746                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    526757913                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    526757913                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    526757913                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    526757913                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.089198                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.089198                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.089198                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.089198                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31056.413225                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31056.413225                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31056.413225                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31056.413225                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14857566                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       406957                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           208675                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3232                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    71.199550                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   125.914913                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     30592117                       # number of writebacks
system.cpu0.dcache.writebacks::total         30592117                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16858489                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16858489                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16858489                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16858489                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30127138                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30127138                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30127138                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30127138                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 564635735884                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 564635735884                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 564635735884                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 564635735884                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057194                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057194                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057194                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057194                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18741.764846                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18741.764846                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18741.764846                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18741.764846                       # average overall mshr miss latency
system.cpu0.dcache.replacements              30592117                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    342501582                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      342501582                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38005237                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38005237                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 938657495500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 938657495500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    380506819                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    380506819                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.099881                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.099881                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24698.109250                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24698.109250                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11114054                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11114054                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26891183                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26891183                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 440572138000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 440572138000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070672                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070672                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16383.516411                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16383.516411                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137270704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137270704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8980390                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8980390                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 520547552246                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 520547552246                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251094                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251094                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.061404                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061404                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 57964.916028                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 57964.916028                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5744435                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5744435                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3235955                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3235955                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 124063597884                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 124063597884                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022126                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022126                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 38339.098623                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38339.098623                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3194                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3194                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          994                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          994                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8182500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8182500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.237345                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.237345                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8231.891348                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8231.891348                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          946                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          946                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           48                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1802000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1802000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011461                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011461                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 37541.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37541.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3854                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3854                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          211                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          211                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1826500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1826500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4065                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4065                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.051907                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051907                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8656.398104                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8656.398104                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          207                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          207                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1619500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1619500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.050923                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.050923                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7823.671498                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7823.671498                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584135                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584135                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466339                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466339                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  54740090000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  54740090000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050474                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050474                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443932                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443932                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 117382.612220                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 117382.612220                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466339                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466339                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  54273751000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  54273751000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443932                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443932                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 116382.612220                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 116382.612220                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996362                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          510955894                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         30593208                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.701612                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996362                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999886                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999886                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1086226520                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1086226520                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34501988                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28481196                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               24231                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              294928                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               23872                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              287020                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               14365                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              279514                       # number of demand (read+write) hits
system.l2.demand_hits::total                 63907114                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34501988                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28481196                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              24231                       # number of overall hits
system.l2.overall_hits::.cpu1.data             294928                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              23872                       # number of overall hits
system.l2.overall_hits::.cpu2.data             287020                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              14365                       # number of overall hits
system.l2.overall_hits::.cpu3.data             279514                       # number of overall hits
system.l2.overall_hits::total                63907114                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            130066                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2104428                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5015                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1241026                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3984                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1169073                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2535                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1044708                       # number of demand (read+write) misses
system.l2.demand_misses::total                5700835                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           130066                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2104428                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5015                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1241026                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3984                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1169073                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2535                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1044708                       # number of overall misses
system.l2.overall_misses::total               5700835                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  12316223893                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 254229790669                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    572862958                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 171009800880                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    443693462                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 163005779841                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    271790486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 148081825416                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     749931767605                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  12316223893                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 254229790669                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    572862958                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 171009800880                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    443693462                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 163005779841                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    271790486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 148081825416                       # number of overall miss cycles
system.l2.overall_miss_latency::total    749931767605                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34632054                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        30585624                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           29246                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1535954                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           27856                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1456093                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16900                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1324222                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69607949                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34632054                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       30585624                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          29246                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1535954                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          27856                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1456093                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16900                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1324222                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69607949                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003756                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.068804                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.171476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.807984                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.143021                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.802883                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.150000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.788922                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081899                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003756                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.068804                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.171476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.807984                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.143021                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.802883                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.150000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.788922                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081899                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94692.109337                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 120807.074734                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 114229.901894                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 137797.113743                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 111368.840863                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 139431.652122                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 107215.181854                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 141744.703224                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 131547.706188                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94692.109337                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 120807.074734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 114229.901894                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 137797.113743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 111368.840863                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 139431.652122                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 107215.181854                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 141744.703224                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 131547.706188                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           10825967                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    426411                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.388573                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  12156558                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3811771                       # number of writebacks
system.l2.writebacks::total                   3811771                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            175                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         188603                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            341                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          46996                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            349                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          45159                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            302                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          45874                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              327799                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           175                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        188603                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           341                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         46996                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           349                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         45159                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           302                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         45874                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             327799                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       129891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1915825                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4674                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1194030                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1123914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       998834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5373036                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       129891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1915825                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4674                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1194030                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1123914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       998834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     13099373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18472409                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  11006316899                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 221657873086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    501589464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 154813037678                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    382533968                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 147640150705                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    227182986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 133932959798                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 670161644584                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  11006316899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 221657873086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    501589464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 154813037678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    382533968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 147640150705                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    227182986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 133932959798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1386108775623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2056270420207                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.062638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.159817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.777387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.130493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.771870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.132130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.754280                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077190                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.062638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.159817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.777387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.130493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.771870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.132130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.754280                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.265378                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84735.023204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 115698.392643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 107314.818999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 129655.902848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 105236.304814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 131362.498114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 101738.909987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 134089.307931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 124726.810798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84735.023204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 115698.392643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 107314.818999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 129655.902848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 105236.304814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 131362.498114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 101738.909987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 134089.307931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 105814.894776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111315.769384                       # average overall mshr miss latency
system.l2.replacements                       24167929                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8176153                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8176153                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      8176154                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8176154                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     61017855                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61017855                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     61017856                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61017856                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     13099373                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       13099373                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1386108775623                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1386108775623                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 105814.894776                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 105814.894776                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   46                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            56                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                176                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       215500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        77500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       145500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       438500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              222                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.835821                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.744186                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.762712                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.811321                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.792793                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3848.214286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2421.875000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3233.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2491.477273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           173                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1135500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       661500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       955499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       867500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3619999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.835821                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.720930                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.728814                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.811321                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.779279                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20276.785714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21338.709677                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22220.906977                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20174.418605                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20924.849711                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           33                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              121                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        60000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       121000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            140                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.814815                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.775000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.945946                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.864286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1386.363636                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data   983.870968                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  1714.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         1000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           33                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          119                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       672000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       445500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       622500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       735500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2475500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.775000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.918919                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.850000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20363.636364                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21214.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20080.645161                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21632.352941                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20802.521008                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2534634                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            92872                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            95618                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           103675                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2826799                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1164603                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         830464                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         772874                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         665558                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3433499                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 144202747774                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 109121015976                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 103326884945                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  90656488013                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  447307136708                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3699237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       923336                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       868492                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       769233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6260298                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.314822                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.899417                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.889903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.865223                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.548456                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 123821.377563                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131397.647551                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 133691.759517                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 136211.251330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 130277.345853                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        98994                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        19188                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        18336                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        18692                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           155210                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1065609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       811276                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       754538                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       646866                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3278289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 125812797098                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  99195687163                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  93971332160                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  82366879208                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 401346695629                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.288062                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.878636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.868791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.840923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.523663                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 118066.567660                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 122271.196440                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 124541.550141                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 127332.212866                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 122425.660346                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34501988                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         24231                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         23872                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         14365                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34564456                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       130066                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5015                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3984                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2535                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           141600                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  12316223893                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    572862958                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    443693462                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    271790486                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13604570799                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34632054                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        29246                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        27856                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16900                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34706056                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003756                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.171476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.143021                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.150000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004080                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94692.109337                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 114229.901894                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 111368.840863                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 107215.181854                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96077.477394                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          175                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          341                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          349                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          302                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1167                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       129891                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4674                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3635                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2233                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       140433                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  11006316899                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    501589464                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    382533968                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    227182986                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12117623317                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003751                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.159817                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.130493                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.132130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84735.023204                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 107314.818999                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 105236.304814                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 101738.909987                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86287.577115                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25946562                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       202056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       191402                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       175839                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26515859                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       939825                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       410562                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       396199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       379150                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2125736                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 110027042895                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  61888784904                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  59678894896                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  57425337403                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 289020060098                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26886387                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       612618                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       587601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       554989                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28641595                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.034955                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.670176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.674265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.683167                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.074218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 117071.840923                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 150741.629532                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 150628.585373                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 151458.096803                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 135962.349087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        89609                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        27808                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        26823                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        27182                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       171422                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       850216                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       382754                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       369376                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       351968                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1954314                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  95845075988                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55617350515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  53668818545                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  51566080590                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 256697325638                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.031623                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.624784                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.628617                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.634189                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068233                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 112730.266177                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 145308.345608                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 145295.900505                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 146507.866028                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 131349.069616                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          334                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          259                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          252                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          276                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1121                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         5776                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         5704                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         5813                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         5934                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           23227                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     44784120                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     40919111                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     38961605                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     47826540                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    172491376                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         6110                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         5963                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         6065                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         6210                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         24348                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.945336                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.956565                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.958450                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.955556                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.953959                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7753.483380                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7173.757188                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  6702.495269                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  8059.747219                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7426.330391                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          503                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          480                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          472                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          568                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         2023                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         5273                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         5224                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         5341                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         5366                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        21204                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    109790877                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    108921854                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data    111968781                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data    112033774                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    442715286                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.863011                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.876069                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.880627                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.864090                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.870872                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20821.330742                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20850.278331                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20964.010672                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20878.452106                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20878.857102                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999900                       # Cycle average of tags in use
system.l2.tags.total_refs                   151320325                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24171072                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.260389                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.583742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.754481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.321494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.020685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.481969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.010695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.429610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.010578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.370162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.016484                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.430996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.058664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.145648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.005784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.344008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1134784624                       # Number of tag accesses
system.l2.tags.data_accesses               1134784624                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8312960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     122772160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        299136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      76451840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        232640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      71961088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        142912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      63957312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    821859968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1165990016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8312960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       299136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       232640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       142912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8987648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    243953408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       243953408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         129890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1918315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1194560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1124392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         999333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12841562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18218594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3811772                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3811772                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6978774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        103067875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           251126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         64181722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           195303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         60411712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           119975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         53692500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    689955773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             978854761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6978774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       251126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       195303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       119975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7545178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      204800171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            204800171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      204800171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6978774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       103067875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          251126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        64181722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          195303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        60411712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          119975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        53692500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    689955773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1183654932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3748350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    129890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1856138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1183684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1112375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    986049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12838075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003351241250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231892                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231892                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25496534                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3537624                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    18218595                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3811773                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18218595                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3811773                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 101842                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 63423                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1043108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1036522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1038192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1173012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1894812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1350030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1100728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1063398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1037383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1176641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1052664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1066402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1021232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1023086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1012259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1027284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            235060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            239118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            234850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            235882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            248947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           237084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           227868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           227375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232281                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1083365757532                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                90583765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1423054876282                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     59799.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                78549.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        22                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13919282                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1635198                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              18218595                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3811773                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1270324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1259259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1370189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1329704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1145112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  983205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  838412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  751762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  671048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  645712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1087821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2825095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1703593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 628834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 542322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 453808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 339445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 189674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  53239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  28195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 118008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 157972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 186349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 204021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 213089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 217832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 221127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 226214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 227445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 230583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 227998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 218494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 211976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 210136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  37060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  21564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  19564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  26336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  32757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  38151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  41619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  44099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  45087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  46071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  46750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  47196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  47619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  48315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  50595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  57093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  28752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     52                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6310591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.748106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.200699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.183229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2768134     43.86%     43.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2026963     32.12%     75.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       306904      4.86%     80.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       234030      3.71%     84.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       351772      5.57%     90.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       136686      2.17%     92.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        72111      1.14%     93.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        36545      0.58%     94.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       377446      5.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6310591                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.125735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.782690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    538.275363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       231887    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-253951            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231892                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.164132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.152016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.664637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           216004     93.15%     93.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1408      0.61%     93.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9808      4.23%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2941      1.27%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1026      0.44%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              397      0.17%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              165      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               75      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               38      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231892                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1159472192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6517888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239893312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1165990080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            243953472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       973.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       201.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    978.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    204.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1191177742500                       # Total gap between requests
system.mem_ctrls.avgGap                      54069.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8312960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    118792832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       299136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     75755776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       232640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     71192000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       142912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     63107136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    821636800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239893312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6978773.715413090773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 99727208.303791075945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 251126.247947038151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 63597373.058395788074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 195302.505624194193                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 59766059.062919676304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 119975.376907517377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 52978773.141191489995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 689768422.253459930420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 201391699.261032372713                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       129890                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1918315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4674                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1194560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3635                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1124392                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2233                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       999333                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12841563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3811773                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5612818345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 142140201073                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    302995318                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 104914054951                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    228324197                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 100605792329                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    132420967                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  92151847906                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 976966421196                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29153390607644                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43212.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     74096.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     64825.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     87826.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     62812.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     89475.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     59301.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     92213.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     76078.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7648249.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21559979700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11459374410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         60097030140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9753992820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     94030085760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     209384892120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     281088138240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       687373493190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        577.053669                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 728116583124                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  39775840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 423285330876                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          23497747140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12489318435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         69256586280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9812305440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     94030085760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     380641831020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     136871768640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       726599642715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        609.984228                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 350934305322                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  39775840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 800467608678                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                271                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          136                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7554880268.382353                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   49387175771.634666                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          132     97.06%     97.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.79% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        47000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 506450282000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            136                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   163714037500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1027463716500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19964202                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19964202                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19964202                       # number of overall hits
system.cpu1.icache.overall_hits::total       19964202                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33729                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33729                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33729                       # number of overall misses
system.cpu1.icache.overall_misses::total        33729                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1014394999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1014394999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1014394999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1014394999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19997931                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19997931                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19997931                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19997931                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001687                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001687                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001687                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001687                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 30074.861366                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30074.861366                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 30074.861366                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30074.861366                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          551                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    61.222222                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        29214                       # number of writebacks
system.cpu1.icache.writebacks::total            29214                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4483                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4483                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4483                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4483                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        29246                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        29246                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        29246                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        29246                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    896486499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    896486499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    896486499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    896486499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001462                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001462                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001462                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001462                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 30653.302982                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30653.302982                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 30653.302982                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30653.302982                       # average overall mshr miss latency
system.cpu1.icache.replacements                 29214                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19964202                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19964202                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33729                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33729                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1014394999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1014394999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19997931                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19997931                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001687                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001687                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 30074.861366                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30074.861366                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4483                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4483                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        29246                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        29246                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    896486499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    896486499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001462                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001462                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 30653.302982                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30653.302982                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990934                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19718342                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            29214                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           674.962073                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        321872000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990934                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999717                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999717                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         40025108                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40025108                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18422724                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18422724                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18422724                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18422724                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5136040                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5136040                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5136040                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5136040                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 624517692689                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 624517692689                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 624517692689                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 624517692689                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23558764                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23558764                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23558764                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23558764                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.218010                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.218010                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.218010                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.218010                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 121595.176963                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121595.176963                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 121595.176963                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121595.176963                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8637905                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       406612                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            89536                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3414                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    96.474100                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   119.101347                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1541801                       # number of writebacks
system.cpu1.dcache.writebacks::total          1541801                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4038941                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4038941                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4038941                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4038941                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1097099                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1097099                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1097099                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1097099                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 126536775487                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 126536775487                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 126536775487                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 126536775487                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046569                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046569                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046569                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046569                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 115337.608992                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 115337.608992                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 115337.608992                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 115337.608992                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1541801                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15434774                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15434774                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2899673                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2899673                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 322911918500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 322911918500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18334447                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18334447                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158154                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158154                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 111361.494382                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111361.494382                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2286554                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2286554                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       613119                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       613119                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  66081678000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  66081678000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033441                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033441                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 107779.530564                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107779.530564                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2987950                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2987950                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2236367                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2236367                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 301605774189                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 301605774189                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5224317                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5224317                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.428069                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.428069                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 134864.167728                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 134864.167728                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1752387                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1752387                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       483980                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       483980                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  60455097487                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  60455097487                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092640                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092640                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124912.387882                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124912.387882                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          351                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          351                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          223                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          223                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6501000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6501000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.388502                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.388502                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29152.466368                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29152.466368                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          116                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          116                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3980000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3980000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.202091                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.202091                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 34310.344828                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34310.344828                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          167                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1245500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1245500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.436031                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.436031                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7458.083832                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7458.083832                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          157                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1107500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1107500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.409922                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.409922                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7054.140127                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7054.140127                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       292000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       292000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       273000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       273000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603688                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603688                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446545                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446545                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  52770653500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  52770653500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050233                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050233                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425187                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425187                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 118175.443684                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 118175.443684                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446545                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446545                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  52324108500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  52324108500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425187                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425187                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 117175.443684                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 117175.443684                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.983854                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20569996                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1543500                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.326852                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        321883500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.983854                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.905745                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.905745                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50763436                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50763436                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1191177754000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63350346                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11987925                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61456130                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20356159                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         22363334                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1095                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           631                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1726                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           80                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           80                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6263629                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6263629                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34706056                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28644292                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        24348                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        24348                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103896128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     91777687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        87706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4627717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        83536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4388318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        50668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3993317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             208905077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4432900736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3915375488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3741440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    196976384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3563520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    186759488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2161152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    169896896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8911375104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        46538740                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244344512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        116268380                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.069599                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.320050                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              109490653     94.17%     94.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6162868      5.30%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  90426      0.08%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 350673      0.30%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 172422      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1338      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          116268380                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139494182024                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2192075469                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          42005003                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1994077091                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25522619                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45890367703                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51953663803                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2312016921                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          44077024                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6005                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1896704476500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115697                       # Simulator instruction rate (inst/s)
host_mem_usage                                 784356                       # Number of bytes of host memory used
host_op_rate                                   116372                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21289.81                       # Real time elapsed on the host
host_tick_rate                               33139181                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463169305                       # Number of instructions simulated
sim_ops                                    2477540450                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.705527                       # Number of seconds simulated
sim_ticks                                705526722500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.253217                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               90739495                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           100538793                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10576225                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        125163756                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9194106                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9308723                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          114617                       # Number of indirect misses.
system.cpu0.branchPred.lookups              170087353                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       140832                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24244                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10169327                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67398600                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9521753                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5849060                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      276618818                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           275074796                       # Number of instructions committed
system.cpu0.commit.committedOps             277974988                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1355256310                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.205109                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.894684                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1235105079     91.13%     91.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     62464276      4.61%     95.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23631654      1.74%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14488347      1.07%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4795718      0.35%     98.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3140119      0.23%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1040676      0.08%     99.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1068688      0.08%     99.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9521753      0.70%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1355256310                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7510482                       # Number of function calls committed.
system.cpu0.commit.int_insts                263885636                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63827290                       # Number of loads committed
system.cpu0.commit.membars                    4356247                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4357082      1.57%      1.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       203772796     73.31%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63851062     22.97%     97.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5887800      2.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        277974988                       # Class of committed instruction
system.cpu0.commit.refs                      69739400                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  275074796                       # Number of Instructions Simulated
system.cpu0.committedOps                    277974988                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.113494                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.113494                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            982142116                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               417939                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76157034                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             597739725                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                98333420                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                299304775                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10170963                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               443660                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9386501                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  170087353                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102961895                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1271938289                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1648046                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     697489275                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                6987                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        43264                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21169672                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.120921                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         116764317                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          99933601                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.495871                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1399337775                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.505479                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.919634                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               953035407     68.11%     68.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               264902393     18.93%     87.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               144134986     10.30%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17445779      1.25%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5209862      0.37%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9958418      0.71%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1384567      0.10%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3244337      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22026      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1399337775                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2176                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1372                       # number of floating regfile writes
system.cpu0.idleCycles                        7255624                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10798382                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               108566837                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.332885                       # Inst execution rate
system.cpu0.iew.exec_refs                   117704084                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7036728                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              168379009                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            126424642                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3045268                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5980522                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9513870                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          553685827                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            110667356                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9603209                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            468234104                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1123305                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             58784264                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10170963                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             60477373                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1031861                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          189875                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          677                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1336                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11364                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62597352                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3601760                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1336                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4923853                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5874529                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                343393576                       # num instructions consuming a value
system.cpu0.iew.wb_count                    454043203                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753578                       # average fanout of values written-back
system.cpu0.iew.wb_producers                258774004                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.322796                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     455323259                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               608243995                       # number of integer regfile reads
system.cpu0.int_regfile_writes              344158289                       # number of integer regfile writes
system.cpu0.ipc                              0.195561                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.195561                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4364913      0.91%      0.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            352247718     73.72%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32658      0.01%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82884      0.02%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 82      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                874      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                46      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           114052230     23.87%     98.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7054634      1.48%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            526      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            69      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             477837312                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2323                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4598                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2258                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2517                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1480349                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003098                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 649776     43.89%     43.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    125      0.01%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     43.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                803496     54.28%     98.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                26840      1.81%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               32      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             474950425                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2357325711                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    454040945                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        829395262                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 543247420                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                477837312                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10438407                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      275710842                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           837560                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4589347                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    129835035                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1399337775                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.341474                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.838496                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1123964187     80.32%     80.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          148683158     10.63%     90.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           84979259      6.07%     97.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22626757      1.62%     98.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9479108      0.68%     99.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5759537      0.41%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2728858      0.20%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             707188      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             409723      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1399337775                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.339712                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6236610                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          978554                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           126424642                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9513870                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3399                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1406593399                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4460107                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              306555488                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205566372                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5941636                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               106534380                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              63625588                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1333170                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            764482107                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             576283755                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          433645856                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                297452072                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7387077                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10170963                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             80244910                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               228079489                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2298                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       764479809                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     598379962                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3201143                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30694875                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3201841                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1900320199                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1153600548                       # The number of ROB writes
system.cpu0.timesIdled                         331383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  704                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.879269                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               84101167                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            92541641                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9298354                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        112092951                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           8386176                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        8399187                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13011                       # Number of indirect misses.
system.cpu1.branchPred.lookups              154295660                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       132593                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1663                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9056967                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64083619                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9479203                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5795863                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      244713519                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           258938783                       # Number of instructions committed
system.cpu1.commit.committedOps             261835471                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1205063152                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.217279                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.928108                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1093407834     90.73%     90.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     57383783      4.76%     95.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22296919      1.85%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13587947      1.13%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4322073      0.36%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2589166      0.21%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       947326      0.08%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1048901      0.09%     99.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9479203      0.79%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1205063152                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7093018                       # Number of function calls committed.
system.cpu1.commit.int_insts                247852180                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60414311                       # Number of loads committed
system.cpu1.commit.membars                    4345344                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4345344      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192615297     73.56%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             52      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60415974     23.07%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4458708      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        261835471                       # Class of committed instruction
system.cpu1.commit.refs                      64874682                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  258938783                       # Number of Instructions Simulated
system.cpu1.committedOps                    261835471                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.805955                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.805955                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            872405452                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               243485                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            71368520                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             544397743                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                81225635                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                272844493                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9057526                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               217842                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8337128                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  154295660                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 93351917                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1136269901                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1468442                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     628986699                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18597826                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.123987                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          98301420                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          92487343                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.505434                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1243870234                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.513244                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.915386                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               839165524     67.46%     67.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               237029057     19.06%     86.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               137142340     11.03%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14949308      1.20%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3278060      0.26%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 7716798      0.62%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1573379      0.13%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 3014967      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     801      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1243870234                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         578032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9649682                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               102034632                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.351159                       # Inst execution rate
system.cpu1.iew.exec_refs                   109034337                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5248866                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              113191444                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            116292530                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2840318                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          5014867                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7416011                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          505634779                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            103785471                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8652833                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            436999178                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                737258                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             61882423                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9057526                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             62897658                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       975924                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11507                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          174                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     55878219                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2955640                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           174                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4323266                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5326416                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                318915421                       # num instructions consuming a value
system.cpu1.iew.wb_count                    423359669                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.759900                       # average fanout of values written-back
system.cpu1.iew.wb_producers                242343803                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.340199                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     424659386                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               566560630                       # number of integer regfile reads
system.cpu1.int_regfile_writes              321165668                       # number of integer regfile writes
system.cpu1.ipc                              0.208075                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.208075                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4345852      0.98%      0.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            329266903     73.88%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  83      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           106778587     23.96%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5260490      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             445652011                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1452495                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003259                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 679207     46.76%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                773247     53.24%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   41      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             442758654                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2137494387                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    423359669                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        749434155                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 495730956                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                445652011                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9903823                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      243799308                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           867636                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       4107960                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    105481047                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1243870234                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.358279                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.861146                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          989147553     79.52%     79.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          135983509     10.93%     90.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           79636431      6.40%     96.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           20796357      1.67%     98.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8843730      0.71%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5648787      0.45%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2715731      0.22%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             691760      0.06%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             406376      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1243870234                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.358112                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5836085                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          833383                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           116292530                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7416011                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    508                       # number of misc regfile reads
system.cpu1.numCycles                      1244448266                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   166392281                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              251458903                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            193943129                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3882778                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                88424367                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              59920236                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1069813                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            693809579                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             525172332                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          395584130                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                271386337                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7035880                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9057526                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             74207108                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               201641001                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       693809579                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     549335993                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           3041414                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26479014                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       3043429                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1702130001                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1052236600                       # The number of ROB writes
system.cpu1.timesIdled                           5200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            89.998872                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               86106817                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            95675440                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         10089690                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        106636668                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8888620                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        9273199                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          384579                       # Number of indirect misses.
system.cpu2.branchPred.lookups              149023098                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       131618                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1703                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9089790                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61403249                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9648901                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4953651                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      221276962                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           249118900                       # Number of instructions committed
system.cpu2.commit.committedOps             251594516                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   1063939107                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.236475                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.970205                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    955813694     89.84%     89.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     57275258      5.38%     95.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20701776      1.95%     97.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12479655      1.17%     98.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4279220      0.40%     98.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2247628      0.21%     98.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       520312      0.05%     99.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       972663      0.09%     99.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9648901      0.91%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   1063939107                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6554878                       # Number of function calls committed.
system.cpu2.commit.int_insts                238238192                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58218556                       # Number of loads committed
system.cpu2.commit.membars                    3713754                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3713754      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185413615     73.70%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             50      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58220259     23.14%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4246742      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251594516                       # Class of committed instruction
system.cpu2.commit.refs                      62467001                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  249118900                       # Number of Instructions Simulated
system.cpu2.committedOps                    251594516                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.416951                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.416951                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            722451064                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1003707                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72300389                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             519909996                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                83946459                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                277528502                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9090303                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               474684                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6716496                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  149023098                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 92627021                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    990988818                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1439756                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     605560832                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               20180406                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.135433                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          98653776                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          94995437                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.550337                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        1099732824                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.558875                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.922745                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               703337341     63.96%     63.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               235728385     21.44%     85.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               134095576     12.19%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                12785634      1.16%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2876330      0.26%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 7020408      0.64%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1500261      0.14%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2382785      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    6104      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          1099732824                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         613201                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9595412                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                97118501                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.377054                       # Inst execution rate
system.cpu2.iew.exec_refs                   103144002                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5058430                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               90023849                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            108709886                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2158932                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         11022640                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6736284                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          471962792                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             98085572                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8388948                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            414889570                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                700618                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             64677095                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9090303                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             65578543                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       967482                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           11754                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          167                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     50491330                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2487839                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           167                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3831679                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5763733                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                295508933                       # num instructions consuming a value
system.cpu2.iew.wb_count                    401668585                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.772168                       # average fanout of values written-back
system.cpu2.iew.wb_producers                228182534                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.365038                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     402703213                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               538409142                       # number of integer regfile reads
system.cpu2.int_regfile_writes              304051639                       # number of integer regfile writes
system.cpu2.ipc                              0.226401                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.226401                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3714213      0.88%      0.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            313624050     74.09%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  85      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           100868533     23.83%     98.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5071541      1.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             423278518                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1623854                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.003836                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 852199     52.48%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     52.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                771627     47.52%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   28      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             421188159                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1948851257                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    401668585                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        692331151                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 464120801                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                423278518                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7841991                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      220368276                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           937543                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2888340                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     88902377                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   1099732824                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.384892                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.874919                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          854274474     77.68%     77.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          131646389     11.97%     89.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           78936656      7.18%     96.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18900888      1.72%     98.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7532437      0.68%     99.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5223224      0.47%     99.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2119990      0.19%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             699783      0.06%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             398983      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     1099732824                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.384678                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5169162                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          787796                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           108709886                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6736284                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    459                       # number of misc regfile reads
system.cpu2.numCycles                      1100346025                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   310495057                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              238522418                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186746407                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3124630                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                91935596                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              59517747                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              1030207                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            654679828                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             496886516                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          372900133                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                274052945                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               7149052                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9090303                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             72746727                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               186153726                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       654679828                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     413384835                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2311471                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 23574135                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2313593                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1527159578                       # The number of ROB reads
system.cpu2.rob.rob_writes                  981670172                       # The number of ROB writes
system.cpu2.timesIdled                           5230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.764050                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               75438419                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            82209121                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          7479193                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         95128317                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6627048                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6641345                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           14297                       # Number of indirect misses.
system.cpu3.branchPred.lookups              132119566                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       133271                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1681                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7358407                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58474117                       # Number of branches committed
system.cpu3.commit.bw_lim_events             11129927                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3789776                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      212297415                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           239085284                       # Number of instructions committed
system.cpu3.commit.committedOps             240978907                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    906932309                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.265708                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.078314                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    812920735     89.63%     89.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     46979615      5.18%     94.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17077894      1.88%     96.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11156626      1.23%     97.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3855708      0.43%     98.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2058132      0.23%     98.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       654986      0.07%     98.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1098686      0.12%     98.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     11129927      1.23%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    906932309                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5803889                       # Number of function calls committed.
system.cpu3.commit.int_insts                228484989                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55812900                       # Number of loads committed
system.cpu3.commit.membars                    2840768                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2840768      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       178354021     74.01%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             74      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55814581     23.16%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3969367      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240978907                       # Class of committed instruction
system.cpu3.commit.refs                      59783948                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  239085284                       # Number of Instructions Simulated
system.cpu3.committedOps                    240978907                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.935347                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.935347                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            603809046                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               121962                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            65938500                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             485017337                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                71211647                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                250495439                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7358980                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               104975                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7441814                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  132119566                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 80061235                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    848919825                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1351327                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     548099582                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               14959532                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.140421                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          83917335                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          82065467                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.582537                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         940316926                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.588619                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.922552                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               581605133     61.85%     61.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               210655143     22.40%     84.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               126373832     13.44%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                10110337      1.08%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2581376      0.27%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6348921      0.68%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  812343      0.09%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1828179      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1662      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           940316926                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         566557                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7879560                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                92136495                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.422444                       # Inst execution rate
system.cpu3.iew.exec_refs                    98859304                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4774325                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               89915418                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            104129645                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1712502                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          4194213                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6327538                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          452466508                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             94084979                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7521568                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            397470639                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                817136                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             63440515                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7358980                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             64492863                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       941232                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           11685                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          138                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     48316745                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2356490                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           138                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3352790                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4526770                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                286699742                       # num instructions consuming a value
system.cpu3.iew.wb_count                    385028062                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.771193                       # average fanout of values written-back
system.cpu3.iew.wb_producers                221100716                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.409220                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     386251195                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               516696438                       # number of integer regfile reads
system.cpu3.int_regfile_writes              292767698                       # number of integer regfile writes
system.cpu3.ipc                              0.254107                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.254107                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2841272      0.70%      0.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            300557288     74.21%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 114      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     74.91% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            96806551     23.90%     98.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4786886      1.18%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             404992207                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1909121                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004714                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1142310     59.83%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     59.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                766767     40.16%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   44      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             404060056                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1753157066                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    385028062                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        663954205                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 446421202                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                404992207                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6045306                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      211487601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           946605                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2255530                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     87333669                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    940316926                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.430698                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.942356                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          712808187     75.81%     75.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          118831277     12.64%     88.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           72652687      7.73%     96.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18593020      1.98%     98.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7900105      0.84%     98.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5312607      0.56%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            3018937      0.32%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             801429      0.09%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             398677      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      940316926                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.430438                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4807361                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          837320                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           104129645                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6327538                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    504                       # number of misc regfile reads
system.cpu3.numCycles                       940883483                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   469957970                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              243708429                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179543903                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3194893                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                77476571                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              59225029                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               990848                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            621724437                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             469993252                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          355793889                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                249312576                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               7290978                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7358980                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             72637514                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               176249986                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       621724437                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     289822856                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1826508                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 22766584                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1828733                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1349075740                       # The number of ROB reads
system.cpu3.rob.rob_writes                  940145282                       # The number of ROB writes
system.cpu3.timesIdled                           5311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         55735975                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             23915319                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            84299590                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            2434527                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5021119                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     78258314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     155633271                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2395337                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1080029                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31104452                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     26243472                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     64456027                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       27323501                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           78023629                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5177284                       # Transaction distribution
system.membus.trans_dist::WritebackClean          249                       # Transaction distribution
system.membus.trans_dist::CleanEvict         72210427                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            20773                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5663                       # Transaction distribution
system.membus.trans_dist::ReadExReq            189855                       # Transaction distribution
system.membus.trans_dist::ReadExResp           189787                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      78023628                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          5293                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    233846588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              233846588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5337020736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5337020736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4407                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          78245212                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                78245212    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            78245212                       # Request fanout histogram
system.membus.respLayer1.occupancy       402214204363                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             57.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        197547847267                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              28.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                596                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          299                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    519578123.745819                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1467235772.476188                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        78500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6313638000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            299                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   550172863500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 155353859000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     92620713                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        92620713                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     92620713                       # number of overall hits
system.cpu2.icache.overall_hits::total       92620713                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6308                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6308                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6308                       # number of overall misses
system.cpu2.icache.overall_misses::total         6308                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    551922998                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    551922998                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    551922998                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    551922998                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     92627021                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     92627021                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     92627021                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     92627021                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000068                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000068                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 87495.719404                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 87495.719404                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 87495.719404                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 87495.719404                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1782                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           54                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5821                       # number of writebacks
system.cpu2.icache.writebacks::total             5821                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          487                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          487                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          487                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          487                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5821                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5821                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5821                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5821                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    513463998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    513463998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    513463998                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    513463998                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 88208.898471                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 88208.898471                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 88208.898471                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 88208.898471                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5821                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     92620713                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       92620713                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6308                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6308                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    551922998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    551922998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     92627021                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     92627021                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 87495.719404                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 87495.719404                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          487                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          487                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5821                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5821                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    513463998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    513463998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 88208.898471                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 88208.898471                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           93031323                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5853                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15894.639159                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        185259863                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       185259863                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     78568500                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        78568500                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     78568500                       # number of overall hits
system.cpu2.dcache.overall_hits::total       78568500                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     16575928                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      16575928                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     16575928                       # number of overall misses
system.cpu2.dcache.overall_misses::total     16575928                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1750786013984                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1750786013984                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1750786013984                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1750786013984                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     95144428                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     95144428                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     95144428                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     95144428                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.174219                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.174219                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.174219                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.174219                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 105622.201905                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105622.201905                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 105622.201905                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 105622.201905                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     98787908                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       448066                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1096126                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5708                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    90.124592                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    78.497898                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6917604                       # number of writebacks
system.cpu2.dcache.writebacks::total          6917604                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      9649570                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      9649570                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      9649570                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      9649570                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6926358                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6926358                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6926358                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6926358                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 849568123610                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 849568123610                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 849568123610                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 849568123610                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.072798                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.072798                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.072798                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.072798                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 122657.264266                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 122657.264266                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 122657.264266                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 122657.264266                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6917602                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     76850704                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       76850704                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     15284717                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15284717                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1609108279500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1609108279500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     92135421                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     92135421                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.165894                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.165894                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 105275.634446                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105275.634446                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8472579                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8472579                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6812138                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6812138                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 836610044000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 836610044000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.073936                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.073936                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 122811.669993                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 122811.669993                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1717796                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1717796                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1291211                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1291211                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 141677734484                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 141677734484                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3009007                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3009007                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.429115                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.429115                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 109724.696029                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 109724.696029                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1176991                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1176991                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       114220                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       114220                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  12958079610                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  12958079610                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.037959                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037959                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 113448.429434                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 113448.429434                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1234281                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1234281                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3840                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3840                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    139745000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    139745000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1238121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1238121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003101                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003101                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 36391.927083                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36391.927083                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          268                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          268                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3572                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3572                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    127821000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    127821000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002885                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002885                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 35784.154535                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35784.154535                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1236003                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1236003                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1664                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1664                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     33097000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     33097000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1237667                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1237667                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001344                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001344                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 19890.024038                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 19890.024038                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1651                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1651                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     31498000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     31498000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001334                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001334                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 19078.134464                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 19078.134464                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1324000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1324000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1272000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1272000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          358                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            358                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1345                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1345                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     65988497                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     65988497                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1703                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1703                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.789783                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.789783                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 49062.079554                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 49062.079554                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1345                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1345                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     64643497                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     64643497                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.789783                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.789783                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 48062.079554                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 48062.079554                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.433337                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           87989447                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6926383                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.703520                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.433337                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.982292                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.982292                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        202170189                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       202170189                       # Number of data accesses
system.cpu3.numPwrStateTransitions                558                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          280                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    839589717.857143                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2239338192.614383                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          280    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8709806000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            280                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   470441601500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 235085121000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     80054910                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        80054910                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     80054910                       # number of overall hits
system.cpu3.icache.overall_hits::total       80054910                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6325                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6325                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6325                       # number of overall misses
system.cpu3.icache.overall_misses::total         6325                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    507450000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    507450000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    507450000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    507450000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     80061235                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     80061235                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     80061235                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     80061235                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000079                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000079                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 80229.249012                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 80229.249012                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 80229.249012                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 80229.249012                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1178                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    58.900000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5811                       # number of writebacks
system.cpu3.icache.writebacks::total             5811                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          514                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          514                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          514                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          514                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5811                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5811                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5811                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5811                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    467762500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    467762500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    467762500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    467762500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000073                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000073                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 80496.041989                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 80496.041989                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 80496.041989                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 80496.041989                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5811                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     80054910                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       80054910                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6325                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6325                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    507450000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    507450000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     80061235                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     80061235                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 80229.249012                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 80229.249012                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          514                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          514                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5811                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5811                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    467762500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    467762500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 80496.041989                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 80496.041989                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           80436524                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5843                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         13766.305665                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        160128281                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       160128281                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     75189837                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        75189837                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     75189837                       # number of overall hits
system.cpu3.dcache.overall_hits::total       75189837                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     16306170                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      16306170                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     16306170                       # number of overall misses
system.cpu3.dcache.overall_misses::total     16306170                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1703053047496                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1703053047496                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1703053047496                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1703053047496                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     91496007                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     91496007                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     91496007                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     91496007                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.178217                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.178217                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.178217                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.178217                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 104442.247781                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 104442.247781                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 104442.247781                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 104442.247781                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     95311837                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       418980                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1060527                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5710                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    89.872146                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    73.376532                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6200557                       # number of writebacks
system.cpu3.dcache.writebacks::total          6200557                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     10097055                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     10097055                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     10097055                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     10097055                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6209115                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6209115                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6209115                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6209115                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 761642985097                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 761642985097                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 761642985097                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 761642985097                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.067862                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.067862                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.067862                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.067862                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 122665.304975                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 122665.304975                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 122665.304975                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 122665.304975                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6200556                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     73438128                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       73438128                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     15035335                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     15035335                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1560283687500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1560283687500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     88473463                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     88473463                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.169942                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.169942                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103774.454477                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103774.454477                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      8940580                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      8940580                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6094755                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6094755                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 748567729000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 748567729000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.068888                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.068888                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 122821.627613                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 122821.627613                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1751709                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1751709                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1270835                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1270835                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 142769359996                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 142769359996                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3022544                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3022544                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.420452                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.420452                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 112342.955613                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 112342.955613                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1156475                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1156475                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       114360                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       114360                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  13075256097                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  13075256097                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037836                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037836                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 114334.173636                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 114334.173636                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       943339                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       943339                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3844                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3844                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    135425000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    135425000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       947183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       947183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.004058                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.004058                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 35230.228928                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35230.228928                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          281                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          281                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3563                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3563                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    121572500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    121572500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003762                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003762                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 34120.825147                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34120.825147                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       945433                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       945433                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1362                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1362                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     27167000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     27167000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       946795                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       946795                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001439                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001439                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 19946.402349                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 19946.402349                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1344                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1344                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     25881000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     25881000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001420                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001420                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 19256.696429                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 19256.696429                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1198500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1198500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1140500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1140500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          372                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            372                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1309                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1309                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     64548997                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     64548997                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1681                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1681                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.778703                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.778703                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 49311.686020                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 49311.686020                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1309                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1309                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     63239997                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     63239997                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.778703                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.778703                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 48311.686020                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 48311.686020                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.465094                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           83311681                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6209214                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.417428                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.465094                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.983284                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.983284                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        192992521                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       192992521                       # Number of data accesses
system.cpu0.numPwrStateTransitions                158                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    28229025.316456                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   20524416.076034                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           79    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       363000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    133762500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   703296629500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2230093000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    102518059                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       102518059                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    102518059                       # number of overall hits
system.cpu0.icache.overall_hits::total      102518059                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       443836                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        443836                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       443836                       # number of overall misses
system.cpu0.icache.overall_misses::total       443836                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9784730000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9784730000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9784730000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9784730000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102961895                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102961895                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102961895                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102961895                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004311                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004311                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004311                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004311                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22045.823232                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22045.823232                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22045.823232                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22045.823232                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4616                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.111111                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       401014                       # number of writebacks
system.cpu0.icache.writebacks::total           401014                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        42807                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        42807                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        42807                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        42807                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       401029                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       401029                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       401029                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       401029                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8649198500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8649198500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8649198500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8649198500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003895                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003895                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003895                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003895                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21567.513821                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21567.513821                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21567.513821                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21567.513821                       # average overall mshr miss latency
system.cpu0.icache.replacements                401014                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    102518059                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      102518059                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       443836                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       443836                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9784730000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9784730000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102961895                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102961895                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004311                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004311                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22045.823232                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22045.823232                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        42807                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        42807                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       401029                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       401029                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8649198500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8649198500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003895                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003895                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21567.513821                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21567.513821                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999921                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102919347                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           401062                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           256.617049                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999921                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        206324820                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       206324820                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     89676446                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89676446                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     89676446                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89676446                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19034874                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19034874                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19034874                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19034874                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1927858034893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1927858034893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1927858034893                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1927858034893                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    108711320                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    108711320                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    108711320                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    108711320                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175096                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175096                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175096                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175096                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 101280.315010                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 101280.315010                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 101280.315010                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 101280.315010                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    107420528                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       349609                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1267421                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4671                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    84.755206                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.846714                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9567586                       # number of writebacks
system.cpu0.dcache.writebacks::total          9567586                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9460779                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9460779                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9460779                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9460779                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9574095                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9574095                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9574095                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9574095                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1082815787818                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1082815787818                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1082815787818                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1082815787818                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088069                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088069                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088069                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088069                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 113098.500466                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 113098.500466                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 113098.500466                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 113098.500466                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9567585                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     86683478                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       86683478                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17607006                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17607006                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1779284747000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1779284747000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    104290484                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    104290484                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.168827                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.168827                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 101055.497283                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 101055.497283                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8200738                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8200738                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9406268                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9406268                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1067889520500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1067889520500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090193                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090193                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 113529.565658                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 113529.565658                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2992968                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2992968                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1427868                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1427868                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 148573287893                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 148573287893                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4420836                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4420836                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.322986                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.322986                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 104052.536994                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 104052.536994                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1260041                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1260041                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       167827                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       167827                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  14926267318                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  14926267318                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037963                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037963                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88938.414665                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88938.414665                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1475966                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1475966                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         8715                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         8715                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    184027500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    184027500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1484681                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1484681                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.005870                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005870                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 21116.179002                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21116.179002                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5254                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5254                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3461                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3461                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    119073500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    119073500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002331                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002331                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 34404.362901                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34404.362901                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1465409                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1465409                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1609                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1609                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     35783500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     35783500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1467018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1467018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001097                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001097                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 22239.589807                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 22239.589807                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1591                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1591                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     34196500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     34196500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001085                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001085                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 21493.714645                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21493.714645                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        22500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        22500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21236                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21236                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3008                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3008                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     94905995                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     94905995                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24244                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24244                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.124072                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.124072                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 31551.195146                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 31551.195146                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3006                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3006                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     91892495                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     91892495                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.123989                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.123989                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 30569.692282                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 30569.692282                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987240                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          102240662                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9575061                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.677808                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987240                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999601                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999601                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        232949555                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       232949555                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              359334                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1259431                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1166                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              873593                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1109                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              756199                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1261                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              719084                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3971177                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             359334                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1259431                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1166                       # number of overall hits
system.l2.overall_hits::.cpu1.data             873593                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1109                       # number of overall hits
system.l2.overall_hits::.cpu2.data             756199                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1261                       # number of overall hits
system.l2.overall_hits::.cpu3.data             719084                       # number of overall hits
system.l2.overall_hits::total                 3971177                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             41688                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8300374                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4579                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7045904                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4712                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6154871                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4550                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5474728                       # number of demand (read+write) misses
system.l2.demand_misses::total               27031406                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            41688                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8300374                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4579                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7045904                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4712                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6154871                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4550                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5474728                       # number of overall misses
system.l2.overall_misses::total              27031406                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3707850893                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1042031092916                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    463720971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 920616323242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    489607471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 819177552733                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    442606446                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 733105484763                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3520034239435                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3707850893                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1042031092916                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    463720971                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 920616323242                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    489607471                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 819177552733                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    442606446                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 733105484763                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3520034239435                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          401022                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9559805                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5745                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7919497                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5821                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6911070                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5811                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6193812                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31002583                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         401022                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9559805                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5745                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7919497                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5821                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6911070                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5811                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6193812                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31002583                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.103954                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.868258                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.797041                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.889691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.809483                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.890581                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.782998                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.883903                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.871908                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.103954                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.868258                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.797041                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.889691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.809483                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.890581                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.782998                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.883903                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.871908                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88942.882676                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 125540.257935                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101271.231928                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 130659.788047                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 103906.509126                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 133094.187146                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 97276.141978                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 133907.197721                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 130220.168327                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88942.882676                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 125540.257935                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101271.231928                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 130659.788047                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 103906.509126                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 133094.187146                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 97276.141978                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 133907.197721                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 130220.168327                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           68767620                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   4392134                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.656995                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  50290173                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5177246                       # number of writebacks
system.l2.writebacks::total                   5177246                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            252                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         114809                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            630                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         104586                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            690                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         102678                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            591                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         118139                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              442375                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           252                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        114809                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           630                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        104586                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           690                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        102678                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           591                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        118139                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             442375                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        41436                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8185565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6941318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6052193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5356589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26589031                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        41436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8185565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6941318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6052193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5356589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     52152303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         78741334                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3277112894                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 950851202842                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    378941974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 842607377368                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    397161472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 750231162655                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    361110451                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 670013212898                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3218117282554                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3277112894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 950851202842                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    378941974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 842607377368                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    397161472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 750231162655                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    361110451                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 670013212898                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 5565218359315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8783335641869                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.103326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.856248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.687380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.876485                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.690947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.875724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.681294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.864829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.857639                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.103326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.856248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.687380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.876485                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.690947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.875724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.681294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.864829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.539831                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79088.543634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 116161.951294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 95958.970372                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 121390.113141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 98747.258081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 123960.217834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 91212.541298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 125082.064892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 121031.762404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79088.543634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 116161.951294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 95958.970372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 121390.113141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 98747.258081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 123960.217834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 91212.541298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 125082.064892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 106710.884068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111546.695943                       # average overall mshr miss latency
system.l2.replacements                      103885012                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5465242                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5465242                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           38                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             38                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5465280                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5465280                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000007                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000007                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           38                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           38                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000007                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000007                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24198675                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24198675                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          249                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            249                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24198924                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24198924                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000010                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000010                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          249                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          249                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000010                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000010                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     52152303                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       52152303                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 5565218359315                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 5565218359315                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 106710.884068                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 106710.884068                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             768                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1025                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             657                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             578                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3028                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4255                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6822                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          3975                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3831                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              18883                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     20647487                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     33248967                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     17007494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     17971481                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     88875429                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5023                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7847                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4632                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4409                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21911                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.847103                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.869377                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.858161                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.868905                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.861805                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4852.523384                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4873.785840                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  4278.614843                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4691.067867                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4706.637134                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          135                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          275                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          152                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          179                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             741                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4120                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6547                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         3823                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3652                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         18142                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     90735472                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    147642418                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     85290967                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     84118458                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    407787315                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.820227                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.834332                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.825345                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.828306                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.827986                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22023.172816                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22551.155949                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22309.957363                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 23033.531763                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22477.528112                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           107                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           114                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           101                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           102                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                424                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          883                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          891                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          824                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          681                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3279                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4397993                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4083998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      4229996                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      3026996                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     15738983                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          990                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1005                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          925                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          783                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3703                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.891919                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.886567                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.890811                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.869732                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.885498                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4980.739524                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4583.611672                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5133.490291                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4444.928047                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4799.933821                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           32                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           25                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           28                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           22                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           107                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          851                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          866                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          796                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          659                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3172                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     19136491                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     18915993                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     17794994                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     14115998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     69963476                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.859596                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.861692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.860541                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.841635                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.856603                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 22487.063455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21842.948037                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 22355.520101                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21420.330804                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22056.581337                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            65741                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            28954                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            27847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            29393                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                151935                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          95927                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          78801                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          80142                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          78536                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              333406                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  13155647852                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11647607119                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  11816008111                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  11888684963                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   48507948045                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       161668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       107755                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       107989                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       107929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            485341                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.593358                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.731298                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.742131                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.727664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.686952                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 137142.283737                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 147810.397317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 147438.398231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 151378.793967                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 145492.126851                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        38924                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        35066                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        36916                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        35375                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           146281                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        57003                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        43735                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        43226                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        43161                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         187125                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   8466219953                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   7449519576                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   7432513635                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   7522878992                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30871132156                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.352593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.405874                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.400282                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.399902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.385554                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 148522.357648                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 170333.133097                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 171945.441054                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 174298.069832                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 164975.990146                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        359334                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1166                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1261                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             362870                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        41688                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4579                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4550                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            55529                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3707850893                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    463720971                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    489607471                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    442606446                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5103785781                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       401022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5745                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5821                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5811                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         418399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.103954                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.797041                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.809483                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.782998                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.132718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88942.882676                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101271.231928                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 103906.509126                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 97276.141978                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91912.078031                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          252                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          630                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          690                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          591                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2163                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        41436                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3949                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4022                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3959                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        53366                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3277112894                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    378941974                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    397161472                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    361110451                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4414326791                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.103326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.687380                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.690947                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.681294                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.127548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79088.543634                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 95958.970372                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 98747.258081                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 91212.541298                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82717.962579                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1193690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       844639                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       728352                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       689691                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3456372                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8204447                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6967103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      6074729                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5396192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26642471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1028875445064                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 908968716123                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 807361544622                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 721216799800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3466422505609                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9398137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7811742                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6803081                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6085883                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30098843                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.872987                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.891876                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.892938                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.886674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.885166                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 125404.606193                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 130465.807111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 132904.948455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 133652.916686                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 130108.896641                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        75885                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        69520                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        65762                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        82764                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       293931                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8128562                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6897583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      6008967                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5313428                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26348540                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 942384982889                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 835157857792                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 742798649020                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 662490333906                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3182831823607                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.864912                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.882976                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.883271                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.873074                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.875400                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 115935.018136                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 121079.783714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 123615.032171                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 124682.283058                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 120797.274673                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1400                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1139                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          944                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data         1092                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4575                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2598                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         2053                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         2143                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         2177                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            8971                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     64870359                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     42014930                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     49527346                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     55283329                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    211695964                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3998                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         3192                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         3087                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         3269                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         13546                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.649825                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.643170                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.694201                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.665953                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.662262                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 24969.345266                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 20465.138821                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 23111.220719                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 25394.271475                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23597.811169                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1091                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          781                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          904                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          906                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         3682                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1507                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1272                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1239                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         1271                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         5289                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     32122941                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     27326032                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     26565025                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     27271527                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    113285525                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.376938                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.398496                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.401361                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.388804                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.390447                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21315.820173                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21482.729560                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21440.698144                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21456.748230                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21419.082057                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999763                       # Cycle average of tags in use
system.l2.tags.total_refs                   111858311                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 103893329                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.076665                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.694213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.128576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.736935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.206237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.570150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.209632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    32.441312                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.292097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.074015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.050097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.040159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.034526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.506895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 589542081                       # Number of tag accesses
system.l2.tags.data_accesses                589542081                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2652032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     523952000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        252736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     444311232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        257408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     387398400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        253376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     342880576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3303700864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5005658624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2652032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       252736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       257408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       253376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3415552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    331346176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       331346176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          41438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8186750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6942363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6053100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5357509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     51620326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            78213416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5177284                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5177284                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3758939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        742639482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           358223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        629758190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           364845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        549091037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           359130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        485992330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4682602031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7094924210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3758939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       358223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       364845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       359130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4841138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      469643694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            469643694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      469643694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3758939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       742639482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          358223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       629758190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          364845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       549091037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          359130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       485992330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4682602031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7564567903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5156653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     41430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8127174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6915111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6023781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5330411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  51538113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000467402250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       320610                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       320610                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            90797477                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4877424                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    78213415                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5177533                       # Number of write requests accepted
system.mem_ctrls.readBursts                  78213415                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5177533                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 225465                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 20880                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4789914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4705830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4682273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4589684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4675420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5357800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5301245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5170554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5180877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5470077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5196160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          5002072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4521974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4483034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4424579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4436457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            318137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            322375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            321167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            327281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            334865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            339213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            334343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            330606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            337517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           353710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           340255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           294906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           294084                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4575277790864                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               389939750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            6037551853364                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     58666.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                77416.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        99                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 52709137                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3260145                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              78213415                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5177533                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1979640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2541819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2568881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2718010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2653540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2720198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2732508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2788612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2807109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 3054439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                6103475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               16680716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               16244160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                4684381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                3159832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                2193187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1319086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 694908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 232113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 111336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  86340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 155887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 202357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 230815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 248124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 259458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 267115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 272733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 277502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 282082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 281728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 282678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 283089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 283794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 284129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 286309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 107305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  73951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  55204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  43579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  35756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  30139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  33082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  35027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  34469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  33032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  31916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  32254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  34555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  38639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  44392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  50505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  56081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  60040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  62498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  64565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  65710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  71758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  44442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    154                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     27175310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    195.812060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.131400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   203.369284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      9434017     34.72%     34.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     11298431     41.58%     76.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1917460      7.06%     83.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1731389      6.37%     89.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1468970      5.41%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       390028      1.44%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       172840      0.64%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       165283      0.61%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       596892      2.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     27175310                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       320610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     243.248314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    154.864262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    275.634259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        141764     44.22%     44.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        86188     26.88%     71.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        35637     11.12%     82.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        21060      6.57%     88.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        12486      3.89%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         6780      2.11%     94.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         4483      1.40%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         3187      0.99%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151         2421      0.76%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         1878      0.59%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         1481      0.46%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          905      0.28%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          750      0.23%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          469      0.15%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          372      0.12%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047          257      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          179      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303          104      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           88      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           49      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           33      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           18      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        320610                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       320610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.083843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.077767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.469132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           308324     96.17%     96.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3132      0.98%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5611      1.75%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2303      0.72%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              813      0.25%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              280      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               97      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               32      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        320610                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4991228800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14429760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               330025024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5005658560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            331362112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7074.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       467.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7094.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    469.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        58.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    55.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  705526601500                       # Total gap between requests
system.mem_ctrls.avgGap                       8460.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2651520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    520139136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       252736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    442567104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       257408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    385521984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       253376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    341146304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3298439232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    330025024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3758213.424722548109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 737235202.313686966896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 358223.142993708490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 627286096.877783417702                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 364845.145890274900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 546431441.510707616806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 359130.266678169661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 483534206.601224780083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4675144295.473513603210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 467771118.336343348026                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        41438                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8186750                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3949                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6942363                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6053100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3959                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5357509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     51620325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5177533                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1561332561                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 609921363833                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    212253593                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 552969789417                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    227319879                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 497646205535                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    194227902                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 446403498789                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3928415861855                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 19890767079238                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37678.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     74501.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53748.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     79651.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     56519.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     82213.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     49059.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     83322.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     76102.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3841746.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          96652045140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          51371784090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        276426742200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13251940920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      55693759680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     319717777170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1686238560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       814800287760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1154.882249                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1785156856                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  23559120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 680182445644                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          97379661120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          51758517360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        280407220800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13665725100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      55693759680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     318568793970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2653803360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       820127481390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1162.432910                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4311512405                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  23559120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 677656090095                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                564                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          283                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    294355939.929329                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   738894013.998990                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          283    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3061251000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            283                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   622223991500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  83302731000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     93345682                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        93345682                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     93345682                       # number of overall hits
system.cpu1.icache.overall_hits::total       93345682                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6235                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6235                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6235                       # number of overall misses
system.cpu1.icache.overall_misses::total         6235                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    525622000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    525622000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    525622000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    525622000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     93351917                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     93351917                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     93351917                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     93351917                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000067                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000067                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 84301.844427                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84301.844427                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 84301.844427                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84301.844427                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          897                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    49.833333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5745                       # number of writebacks
system.cpu1.icache.writebacks::total             5745                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          490                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          490                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          490                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          490                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5745                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5745                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5745                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5745                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    487619500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    487619500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    487619500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    487619500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000062                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000062                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000062                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000062                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 84877.197563                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84877.197563                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 84877.197563                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84877.197563                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5745                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     93345682                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       93345682                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6235                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6235                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    525622000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    525622000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     93351917                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     93351917                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 84301.844427                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84301.844427                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          490                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          490                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5745                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5745                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    487619500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    487619500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 84877.197563                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84877.197563                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           93626533                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5777                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         16206.773931                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        186709579                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       186709579                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     83461561                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        83461561                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     83461561                       # number of overall hits
system.cpu1.dcache.overall_hits::total       83461561                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17176827                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17176827                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17176827                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17176827                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1804548153054                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1804548153054                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1804548153054                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1804548153054                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    100638388                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    100638388                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    100638388                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    100638388                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.170679                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.170679                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.170679                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.170679                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 105057.130345                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105057.130345                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 105057.130345                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105057.130345                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    100789958                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       357851                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1128354                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4847                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    89.324767                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.829379                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7925209                       # number of writebacks
system.cpu1.dcache.writebacks::total          7925209                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9242890                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9242890                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9242890                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9242890                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7933937                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7933937                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7933937                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7933937                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 954246701176                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 954246701176                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 954246701176                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 954246701176                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.078836                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.078836                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.078836                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.078836                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 120274.045682                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 120274.045682                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 120274.045682                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 120274.045682                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7925209                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     81729166                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       81729166                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     15898862                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     15898862                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1664776234000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1664776234000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     97628028                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     97628028                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.162851                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.162851                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 104710.402166                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104710.402166                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8082319                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8082319                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7816543                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7816543                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 941338568000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 941338568000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.080065                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.080065                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 120429.014207                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 120429.014207                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1732395                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1732395                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1277965                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1277965                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 139771919054                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 139771919054                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3010360                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3010360                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.424522                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.424522                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 109370.694075                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 109370.694075                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1160571                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1160571                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       117394                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       117394                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12908133176                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12908133176                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038997                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038997                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 109955.646592                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 109955.646592                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1444873                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1444873                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3888                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3888                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    142026000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    142026000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1448761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1448761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002684                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002684                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36529.320988                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36529.320988                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          284                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          284                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3604                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3604                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    127827500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    127827500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002488                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002488                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 35468.229745                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35468.229745                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1446589                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1446589                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1704                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1704                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     35358500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     35358500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1448293                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1448293                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001177                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001177                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 20750.293427                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 20750.293427                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1685                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1685                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     33726500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     33726500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001163                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001163                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 20015.727003                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 20015.727003                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1152500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1152500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1099500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1099500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          342                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            342                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1321                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1321                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     63716499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     63716499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1663                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1663                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.794348                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.794348                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 48233.534444                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 48233.534444                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1321                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1321                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     62395499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     62395499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.794348                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.794348                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 47233.534444                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 47233.534444                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.970717                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           94321839                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7930753                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.893176                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.970717                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999085                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999085                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        215004935                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       215004935                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 705526722500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30559363                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10642526                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25564045                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        98707873                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         83601423                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23849                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6104                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          29953                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          167                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          167                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           486628                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          486628                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        418407                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30140957                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        13546                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        13546                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1203066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28719602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23797376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        17463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20770331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18618243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93160749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     51330304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1224153152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       735360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1014061440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       745088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    885034496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       743808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    793239936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3970043584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       187534480                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334134080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        219980092                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.149749                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.434947                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              191141605     86.89%     86.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26819885     12.19%     99.08% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 549606      0.25%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 853392      0.39%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 615603      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          219980092                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        64380140945                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10401397591                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9066708                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9324294996                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9007309                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14375052485                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         601713647                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11910372232                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8925260                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            34517                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
