#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Fri Feb 27 15:36:31 2015
# Process ID: 3208
# Log file: /home/moro/Apuntes/EMB3/Exercises/FSM2/planAhead_run_1/planAhead.log
# Journal file: /home/moro/Apuntes/EMB3/Exercises/FSM2/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/moro/Apuntes/EMB3/Exercises/FSM2/pa.fromNcd.tcl
# create_project -name FSM2 -dir "/home/moro/Apuntes/EMB3/Exercises/FSM2/planAhead_run_1" -part xc6slx45fgg484-3
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2664.965 ; gain = 20.141
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/moro/Apuntes/EMB3/Exercises/FSM2} }
# set_property target_constrs_file "rmemb3_xc6slx45_master.ucf" [current_fileset -constrset]
Adding file '/home/moro/Apuntes/EMB3/Exercises/FSM2/rmemb3_xc6slx45_master.ucf' to fileset 'constrs_1'
# add_files [list {rmemb3_xc6slx45_master.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45fgg484-3
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design FSM.ngc ...
WARNING:NetListWriters:298 - No output is written to FSM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FSM.edif ...
ngc2edif: Total memory usage is 103916 kilobytes

Parsing EDIF File [./planAhead_run_1/FSM2.data/cache/FSM_ngc_2b467b9d.edif]
Finished Parsing EDIF File [./planAhead_run_1/FSM2.data/cache/FSM_ngc_2b467b9d.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx45/fgg484/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/moro/Apuntes/EMB3/Exercises/FSM2/rmemb3_xc6slx45_master.ucf]
Finished Parsing UCF File [/home/moro/Apuntes/EMB3/Exercises/FSM2/rmemb3_xc6slx45_master.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 4927e23b
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2814.059 ; gain = 140.082
# read_xdl -file "/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.ncd"
Release 14.7 - xdl P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx45.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "FSM" is an NCD, version 3.2, device xc6slx45, package fgg484, speed -3
Successfully converted design '/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.ncd' to '/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : /home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : /home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.ncd
INFO: [Designutils 20-671] Placed 173 instances
read_xdl: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2814.059 ; gain = 0.000
# if {[catch {read_twx -name results_1 -file "/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"/home/moro/Apuntes/EMB3/Exercises/FSM2/FSM.twx\": $eInfo"
# }
INFO: [Timing 38-71] No path element with name clk_scale<1>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name clk_scale<3>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name clk_scale<1>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name clk_scale<3>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name clk_scale<1>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name clk_scale<12>_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name clk_scale<8>_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name clk_scale<13>_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name clk_scale<4>_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name clk_scale<5>_rt.1 found. It will be ignored.
INFO: [Timing 38-71] No path element with name clk_scale<3>_rt.1 found. It will be ignored.
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See /home/moro/Apuntes/EMB3/Exercises/FSM2/planAhead_pid3208.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Feb 27 15:47:01 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
