/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [8:0] _03_;
  wire [8:0] _04_;
  wire [7:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [31:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire celloutsig_0_80z;
  reg [5:0] celloutsig_0_81z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [19:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire [8:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [22:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_1z & celloutsig_0_3z);
  assign celloutsig_0_80z = ~(celloutsig_0_44z[4] & _00_);
  assign celloutsig_1_15z = ~(celloutsig_1_11z & celloutsig_1_4z);
  assign celloutsig_0_16z = ~(in_data[50] & celloutsig_0_14z);
  assign celloutsig_0_31z = ~(celloutsig_0_12z[7] & celloutsig_0_12z[4]);
  assign celloutsig_0_21z = !(celloutsig_0_19z ? celloutsig_0_14z : celloutsig_0_17z[17]);
  assign celloutsig_0_33z = ~celloutsig_0_7z[17];
  assign celloutsig_0_69z = ~celloutsig_0_0z;
  assign celloutsig_1_7z = ~celloutsig_1_2z[4];
  assign celloutsig_0_24z = ~celloutsig_0_1z;
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[75]) & in_data[63]);
  assign celloutsig_1_0z = in_data[102] | in_data[190];
  assign celloutsig_0_9z = _02_ | celloutsig_0_2z;
  assign celloutsig_1_6z = in_data[136] ^ in_data[167];
  assign celloutsig_1_10z = celloutsig_1_0z ^ celloutsig_1_4z;
  assign celloutsig_0_13z = celloutsig_0_2z ^ celloutsig_0_6z;
  assign celloutsig_0_18z = in_data[14] ^ celloutsig_0_10z;
  assign celloutsig_0_22z = celloutsig_0_7z[5] ^ celloutsig_0_1z;
  assign celloutsig_0_25z = celloutsig_0_10z ^ celloutsig_0_24z;
  reg [8:0] _25_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _25_ <= 9'h000;
    else _25_ <= { _03_[8:5], _02_, _03_[3], celloutsig_0_31z, celloutsig_0_35z, celloutsig_0_22z };
  assign { _04_[8:3], _01_, _04_[1:0] } = _25_;
  reg [7:0] _26_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _26_ <= 8'h00;
    else _26_ <= { in_data[21:16], celloutsig_0_0z, celloutsig_0_5z };
  assign { _00_, _03_[8:5], _02_, _03_[3], _05_[0] } = _26_;
  assign celloutsig_1_1z = in_data[119:97] / { 1'h1, in_data[143:122] };
  assign celloutsig_1_9z = { celloutsig_1_2z[6:3], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_5z } / { 1'h1, celloutsig_1_1z[6:1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_6z = { in_data[41:38], celloutsig_0_0z } >= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_26z = { in_data[36:20], celloutsig_0_3z, celloutsig_0_19z } >= { celloutsig_0_17z[9:0], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_11z };
  assign celloutsig_1_4z = celloutsig_1_1z[16:14] > { celloutsig_1_1z[16:15], celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[89:84], celloutsig_0_2z } <= { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_35z = ! { celloutsig_0_17z[6:2], celloutsig_0_26z, celloutsig_0_12z };
  assign celloutsig_1_14z = { celloutsig_1_13z[6:1], celloutsig_1_6z } < { celloutsig_1_2z[9:4], celloutsig_1_3z };
  assign celloutsig_1_8z = celloutsig_1_0z & ~(celloutsig_1_2z[8]);
  assign celloutsig_1_11z = celloutsig_1_3z & ~(celloutsig_1_3z);
  assign celloutsig_0_15z = celloutsig_0_5z & ~(celloutsig_0_13z);
  assign celloutsig_0_12z = { celloutsig_0_7z[9:5], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_5z } % { 1'h1, _03_[7:5], _02_, _03_[3], _05_[0], celloutsig_0_4z };
  assign celloutsig_0_7z = { in_data[49:47], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } % { 1'h1, in_data[79:72], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_17z = celloutsig_1_16z[5] ? { celloutsig_1_1z[15:9], celloutsig_1_14z, celloutsig_1_4z } : { celloutsig_1_16z[9:6], 1'h0, celloutsig_1_16z[4:1] };
  assign celloutsig_1_13z = - { celloutsig_1_1z[19:6], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_1_16z = - { celloutsig_1_2z[6:0], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_0_17z = - { in_data[70:47], celloutsig_0_12z };
  assign celloutsig_1_3z = celloutsig_1_2z[10] & celloutsig_1_0z;
  assign celloutsig_1_12z = celloutsig_1_1z[18] & celloutsig_1_1z[22];
  assign celloutsig_1_5z = ~^ { celloutsig_1_2z[9:7], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_1z[18:14], celloutsig_1_14z, celloutsig_1_4z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_3z = ^ { in_data[27:26], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_19z = ^ { celloutsig_0_17z[29:15], celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_44z = { celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_33z, celloutsig_0_2z, celloutsig_0_14z } << { in_data[29:26], celloutsig_0_15z };
  assign celloutsig_1_2z = in_data[148:138] << celloutsig_1_1z[21:11];
  assign celloutsig_0_11z = ~((celloutsig_0_2z & celloutsig_0_5z) | _03_[6]);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_81z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_81z = { _04_[8:5], celloutsig_0_69z, celloutsig_0_5z };
  assign celloutsig_0_0z = ~((in_data[4] & in_data[5]) | (in_data[69] & in_data[29]));
  assign celloutsig_0_2z = ~((in_data[19] & celloutsig_0_1z) | (in_data[86] & in_data[2]));
  assign celloutsig_1_19z = ~((celloutsig_1_6z & celloutsig_1_9z[9]) | (celloutsig_1_15z & celloutsig_1_17z[8]));
  assign { _03_[4], _03_[2:0] } = { _02_, celloutsig_0_31z, celloutsig_0_35z, celloutsig_0_22z };
  assign _04_[2] = _01_;
  assign _05_[7:1] = { _00_, _03_[8:5], _02_, _03_[3] };
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
