<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: TP_Actionneur/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_acdc5646ab76ff805fc9533ee37267c8.html">TP_Actionneur</a></li><li class="navelem"><a class="el" href="dir_9d613ef6b237bc423428f19c8d2ae9ad.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_51160d3d92f8b9f00407d5b00509b989.html">STM32G4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_2553cce30c4c31bfbf91533634913688.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32g4xx_ll_dma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32g4xx__ll__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#ifndef __STM32G4xx_LL_DMA_H</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define __STM32G4xx_LL_DMA_H</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32g4xx_8h.html">stm32g4xx.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32g4xx__ll__dmamux_8h.html">stm32g4xx_ll_dmamux.h</a>&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#if defined (DMA1) || defined (DMA2)</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t CHANNEL_OFFSET_TAB[] =</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;{</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  (uint8_t)(DMA1_Channel1_BASE - DMA1_BASE),</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  (uint8_t)(DMA1_Channel2_BASE - DMA1_BASE),</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  (uint8_t)(DMA1_Channel3_BASE - DMA1_BASE),</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  (uint8_t)(DMA1_Channel4_BASE - DMA1_BASE),</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  (uint8_t)(DMA1_Channel5_BASE - DMA1_BASE),</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  (uint8_t)(DMA1_Channel6_BASE - DMA1_BASE)</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel7)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  ,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  (uint8_t)(DMA1_Channel7_BASE - DMA1_BASE)</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel8)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  ,</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  (uint8_t)(DMA1_Channel8_BASE - DMA1_BASE)</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;};</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* Define used to get CSELR register offset */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define DMA_CSELR_OFFSET                  (uint32_t)(DMA1_CSELR_BASE - DMA1_BASE)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* Defines used for the bit position in the register and perform offsets */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define DMA_POSITION_CSELR_CXS            POSITION_VAL(DMA_CSELR_C1S &lt;&lt; ((Channel-1U)*4U))</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;{</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  uint32_t PeriphOrM2MSrcAddress;  </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  uint32_t MemoryOrM2MDstAddress;  </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  uint32_t Direction;              </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  uint32_t Mode;                   </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  uint32_t PeriphOrM2MSrcIncMode;  </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  uint32_t MemoryOrM2MDstIncMode;  </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  uint32_t PeriphOrM2MSrcDataSize; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  uint32_t MemoryOrM2MDstDataSize; </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  uint32_t NbData;                 </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  uint32_t PeriphRequest;          </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  uint32_t Priority;               </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;} LL_DMA_InitTypeDef;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CGIF1                 DMA_IFCR_CGIF1        </span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTCIF1                DMA_IFCR_CTCIF1       </span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CHTIF1                DMA_IFCR_CHTIF1       </span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTEIF1                DMA_IFCR_CTEIF1       </span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CGIF2                 DMA_IFCR_CGIF2        </span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTCIF2                DMA_IFCR_CTCIF2       </span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CHTIF2                DMA_IFCR_CHTIF2       </span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTEIF2                DMA_IFCR_CTEIF2       </span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CGIF3                 DMA_IFCR_CGIF3        </span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTCIF3                DMA_IFCR_CTCIF3       </span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CHTIF3                DMA_IFCR_CHTIF3       </span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTEIF3                DMA_IFCR_CTEIF3       </span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CGIF4                 DMA_IFCR_CGIF4        </span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTCIF4                DMA_IFCR_CTCIF4       </span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CHTIF4                DMA_IFCR_CHTIF4       </span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTEIF4                DMA_IFCR_CTEIF4       </span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CGIF5                 DMA_IFCR_CGIF5        </span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTCIF5                DMA_IFCR_CTCIF5       </span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CHTIF5                DMA_IFCR_CHTIF5       </span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTEIF5                DMA_IFCR_CTEIF5       </span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CGIF6                 DMA_IFCR_CGIF6        </span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTCIF6                DMA_IFCR_CTCIF6       </span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CHTIF6                DMA_IFCR_CHTIF6       </span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTEIF6                DMA_IFCR_CTEIF6       </span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel7)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CGIF7                 DMA_IFCR_CGIF7        </span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTCIF7                DMA_IFCR_CTCIF7       </span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CHTIF7                DMA_IFCR_CHTIF7       </span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTEIF7                DMA_IFCR_CTEIF7       </span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel8)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CGIF8                 DMA_IFCR_CGIF8        </span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTCIF8                DMA_IFCR_CTCIF8       </span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CHTIF8                DMA_IFCR_CHTIF8       </span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define LL_DMA_IFCR_CTEIF8                DMA_IFCR_CTEIF8       </span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_GIF1                   DMA_ISR_GIF1          </span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TCIF1                  DMA_ISR_TCIF1         </span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_HTIF1                  DMA_ISR_HTIF1         </span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TEIF1                  DMA_ISR_TEIF1         </span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_GIF2                   DMA_ISR_GIF2          </span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TCIF2                  DMA_ISR_TCIF2         </span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_HTIF2                  DMA_ISR_HTIF2         </span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TEIF2                  DMA_ISR_TEIF2         </span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_GIF3                   DMA_ISR_GIF3          </span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TCIF3                  DMA_ISR_TCIF3         </span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_HTIF3                  DMA_ISR_HTIF3         </span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TEIF3                  DMA_ISR_TEIF3         </span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_GIF4                   DMA_ISR_GIF4          </span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TCIF4                  DMA_ISR_TCIF4         </span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_HTIF4                  DMA_ISR_HTIF4         </span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TEIF4                  DMA_ISR_TEIF4         </span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_GIF5                   DMA_ISR_GIF5          </span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TCIF5                  DMA_ISR_TCIF5         </span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_HTIF5                  DMA_ISR_HTIF5         </span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TEIF5                  DMA_ISR_TEIF5         </span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_GIF6                   DMA_ISR_GIF6          </span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TCIF6                  DMA_ISR_TCIF6         </span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_HTIF6                  DMA_ISR_HTIF6         </span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TEIF6                  DMA_ISR_TEIF6         </span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel7)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_GIF7                   DMA_ISR_GIF7          </span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TCIF7                  DMA_ISR_TCIF7         </span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_HTIF7                  DMA_ISR_HTIF7         </span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TEIF7                  DMA_ISR_TEIF7         </span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel8)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_GIF8                   DMA_ISR_GIF8          </span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TCIF8                  DMA_ISR_TCIF8         </span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_HTIF8                  DMA_ISR_HTIF8         </span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define LL_DMA_ISR_TEIF8                  DMA_ISR_TEIF8         </span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define LL_DMA_CCR_TCIE                   DMA_CCR_TCIE          </span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define LL_DMA_CCR_HTIE                   DMA_CCR_HTIE          </span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define LL_DMA_CCR_TEIE                   DMA_CCR_TEIE          </span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_1                  0x00000000U </span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_2                  0x00000001U </span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_3                  0x00000002U </span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_4                  0x00000003U </span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_5                  0x00000004U </span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_6                  0x00000005U </span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel7)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_7                  0x00000006U </span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel8)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_8                  0x00000007U </span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_ALL                0xFFFF0000U </span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U             </span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR             </span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM         </span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define LL_DMA_MODE_NORMAL                0x00000000U             </span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define LL_DMA_MODE_CIRCULAR              DMA_CCR_CIRC            </span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define LL_DMA_PERIPH_INCREMENT           DMA_CCR_PINC            </span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define LL_DMA_PERIPH_NOINCREMENT         0x00000000U             </span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define LL_DMA_MEMORY_INCREMENT           DMA_CCR_MINC            </span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define LL_DMA_MEMORY_NOINCREMENT         0x00000000U             </span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define LL_DMA_PDATAALIGN_BYTE            0x00000000U             </span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define LL_DMA_PDATAALIGN_HALFWORD        DMA_CCR_PSIZE_0         </span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define LL_DMA_PDATAALIGN_WORD            DMA_CCR_PSIZE_1         </span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define LL_DMA_MDATAALIGN_BYTE            0x00000000U             </span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define LL_DMA_MDATAALIGN_HALFWORD        DMA_CCR_MSIZE_0         </span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define LL_DMA_MDATAALIGN_WORD            DMA_CCR_MSIZE_1         </span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_LOW               0x00000000U             </span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_MEDIUM            DMA_CCR_PL_0            </span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_HIGH              DMA_CCR_PL_1            </span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_VERYHIGH          DMA_CCR_PL              </span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160; </div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel8)</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">  (((uint32_t)(__CHANNEL_INSTANCE__) &gt; ((uint32_t)DMA1_Channel8)) ?  DMA2 : DMA1)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">  (((uint32_t)(__CHANNEL_INSTANCE__) &gt; ((uint32_t)DMA1_Channel6)) ?  DMA2 : DMA1)</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel8)</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">  (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel6)) ? LL_DMA_CHANNEL_6 : \</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel7)) ? LL_DMA_CHANNEL_7 : \</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel7)) ? LL_DMA_CHANNEL_7 : \</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">   LL_DMA_CHANNEL_8)</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">  (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">   LL_DMA_CHANNEL_6)</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160; </div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel8)</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">  ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA2_Channel1 : \</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA2_Channel2 : \</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA2_Channel3 : \</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA2_Channel4 : \</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA2_Channel5 : \</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA2_Channel6 : \</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_7))) ? DMA1_Channel7 : \</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_7))) ? DMA2_Channel7 : \</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_8))) ? DMA1_Channel8 : \</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">   DMA2_Channel8)</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">  ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA2_Channel1 : \</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA2_Channel2 : \</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA2_Channel3 : \</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA2_Channel4 : \</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA2_Channel5 : \</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">   DMA2_Channel6)</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160; </div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableChannel(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;{</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  SET_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>);</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;}</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160; </div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableChannel(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;{</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  CLEAR_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>);</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;}</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160; </div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;{</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR,</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;                    <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;}</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160; </div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ConfigTransfer(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;{</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  MODIFY_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR,</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;             <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>,</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;             Configuration);</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;}</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160; </div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetDataTransferDirection(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Direction)</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;{</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  MODIFY_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR,</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;             <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>, Direction);</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;}</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160; </div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;{</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR,</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;                   <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>));</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;}</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160; </div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMode(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Mode)</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;{</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  MODIFY_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>,</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;             Mode);</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;}</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160; </div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetMode(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;{</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR,</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;                   <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>));</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;}</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160; </div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphIncMode(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;{</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  MODIFY_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>,</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;             PeriphOrM2MSrcIncMode);</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;}</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160; </div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;{</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR,</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;                   <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>));</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;}</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160; </div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemoryIncMode(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;{</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  MODIFY_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>,</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;             MemoryOrM2MDstIncMode);</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;}</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160; </div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;{</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR,</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;                   <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>));</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;}</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160; </div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphSize(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;{</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  MODIFY_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>,</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;             PeriphOrM2MSrcDataSize);</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;}</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160; </div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;{</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR,</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                   <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>));</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;}</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160; </div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemorySize(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;{</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  MODIFY_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>,</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;             MemoryOrM2MDstDataSize);</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;}</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160; </div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetMemorySize(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;{</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR,</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;                   <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>));</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;}</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160; </div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetChannelPriorityLevel(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Priority)</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;{</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  MODIFY_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>,</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;             Priority);</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;}</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160; </div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;{</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR,</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;                   <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>));</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;}</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160; </div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetDataLength(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t NbData)</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;{</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  MODIFY_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CNDTR,</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;             <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>, NbData);</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;}</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160; </div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetDataLength(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;{</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CNDTR,</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;                   <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>));</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;}</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160; </div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ConfigAddresses(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t SrcAddress,</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;                                            uint32_t DstAddress, uint32_t Direction)</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;{</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160; </div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <span class="comment">/* Direction Memory to Periph */</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <span class="keywordflow">if</span> (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  {</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    WRITE_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CMAR, SrcAddress);</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    WRITE_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CPAR, DstAddress);</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  }</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <span class="comment">/* Direction Periph to Memory and Memory to Memory */</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  {</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    WRITE_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CPAR, SrcAddress);</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    WRITE_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CMAR, DstAddress);</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  }</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;}</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160; </div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemoryAddress(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryAddress)</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;{</div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  WRITE_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CMAR, MemoryAddress);</div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;}</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160; </div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphAddress(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t PeriphAddress)</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;{</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  WRITE_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CPAR, PeriphAddress);</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;}</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160; </div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;{</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;  <span class="keywordflow">return</span> (READ_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CMAR));</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;}</div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160; </div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;{</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  <span class="keywordflow">return</span> (READ_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CPAR));</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;}</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160; </div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetM2MSrcAddress(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryAddress)</div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;{</div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  WRITE_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CPAR, MemoryAddress);</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;}</div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160; </div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetM2MDstAddress(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryAddress)</div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;{</div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  WRITE_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CMAR, MemoryAddress);</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;}</div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160; </div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;{</div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <span class="keywordflow">return</span> (READ_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CPAR));</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;}</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160; </div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;{</div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <span class="keywordflow">return</span> (READ_REG(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CMAR));</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;}</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160; </div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphRequest(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t PeriphRequest)</div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;{</div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) &gt;&gt; 10U) * 8U);</div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)-&gt;CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);</div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;}</div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160; </div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;__STATIC_INLINE uint32_t LL_DMA_GetPeriphRequest(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;{</div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) &gt;&gt; 10U) * 8U);</div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;  <span class="keywordflow">return</span> (READ_BIT((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)-&gt;CCR, DMAMUX_CxCR_DMAREQ_ID));</div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;}</div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160; </div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI1(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;{</div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;}</div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160; </div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI2(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;{</div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;}</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160; </div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI3(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;{</div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;}</div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160; </div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI4(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;{</div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;}</div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160; </div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI5(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;{</div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;}</div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160; </div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI6(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;{</div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;}</div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160; </div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel7)</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI7(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;{</div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;}</div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160; </div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel8)</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI8(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;{</div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf955f5f84ba76817c51157c73126901f">DMA_ISR_GIF8</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf955f5f84ba76817c51157c73126901f">DMA_ISR_GIF8</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;}</div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160; </div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;{</div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;}</div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160; </div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;{</div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;}</div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160; </div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;{</div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;}</div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160; </div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;{</div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;}</div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160; </div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;{</div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;}</div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160; </div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;{</div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;}</div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160; </div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel7)</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;{</div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;}</div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160; </div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel8)</span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC8(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;{</div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga9e99c08495d3177d1b7db64668feb65c">DMA_ISR_TCIF8</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga9e99c08495d3177d1b7db64668feb65c">DMA_ISR_TCIF8</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;}</div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160; </div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;{</div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;}</div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160; </div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;{</div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;}</div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160; </div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;{</div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;}</div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160; </div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;{</div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;}</div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160; </div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;{</div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;}</div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160; </div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;{</div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;}</div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160; </div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel8)</span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;{</div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;}</div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160; </div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel8)</span></div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT8(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;{</div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga42263df5c14bb520aaf821f2550a334d">DMA_ISR_HTIF8</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga42263df5c14bb520aaf821f2550a334d">DMA_ISR_HTIF8</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;}</div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160; </div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;{</div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;}</div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160; </div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;{</div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;}</div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160; </div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;{</div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;}</div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160; </div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;{</div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;}</div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160; </div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;{</div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;}</div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160; </div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;{</div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;}</div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160; </div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel7)</span></div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;{</div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;}</div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160; </div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel8)</span></div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE8(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;{</div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4639b7fb8c6c48254ed1316cbc08fd31">DMA_ISR_TEIF8</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4639b7fb8c6c48254ed1316cbc08fd31">DMA_ISR_TEIF8</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;}</div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160; </div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI1(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;{</div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>);</div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;}</div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160; </div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI2(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;{</div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>);</div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;}</div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160; </div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI3(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;{</div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>);</div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;}</div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160; </div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI4(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;{</div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>);</div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;}</div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160; </div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI5(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;{</div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>);</div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;}</div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160; </div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI6(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;{</div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a>);</div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;}</div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160; </div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel7)</span></div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI7(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;{</div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a>);</div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;}</div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160; </div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel8)</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI8(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;{</div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaad7e55615ea1fdd32c8183e154cf1bb4">DMA_IFCR_CGIF8</a>);</div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;}</div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160; </div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC1(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;{</div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>);</div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;}</div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160; </div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC2(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;{</div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>);</div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;}</div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160; </div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC3(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;{</div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>);</div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;}</div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160; </div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC4(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;{</div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>);</div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;}</div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160; </div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC5(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;{</div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>);</div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;}</div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160; </div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC6(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;{</div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a>);</div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;}</div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160; </div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel7)</span></div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC7(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;{</div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a>);</div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;}</div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160; </div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel8)</span></div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC8(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;{</div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad8ca38dcf0a3da8b204f6ed82f781e92">DMA_IFCR_CTCIF8</a>);</div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;}</div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160; </div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT1(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;{</div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>);</div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;}</div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160; </div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT2(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;{</div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>);</div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;}</div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160; </div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT3(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;{</div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>);</div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;}</div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160; </div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT4(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;{</div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>);</div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;}</div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160; </div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT5(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;{</div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>);</div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;}</div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160; </div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT6(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;{</div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a>);</div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;}</div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160; </div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel7)</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT7(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;{</div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a>);</div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;}</div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160; </div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel8)</span></div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT8(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;{</div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga634c13ed54c0ea37b71b7b37a6994e23">DMA_IFCR_CHTIF8</a>);</div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;}</div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160; </div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE1(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;{</div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>);</div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;}</div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160; </div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE2(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;{</div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>);</div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;}</div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160; </div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE3(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;{</div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>);</div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;}</div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160; </div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE4(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;{</div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>);</div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;}</div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160; </div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE5(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;{</div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>);</div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;}</div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160; </div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE6(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;{</div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a>);</div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;}</div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160; </div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel7)</span></div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE7(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;{</div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a>);</div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;}</div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160; </div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#if defined (DMA1_Channel8)</span></div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE8(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;{</div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;  WRITE_REG(DMAx-&gt;<a class="code" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ab6178b757566c2f4672d8a6cc4684d">DMA_IFCR_CTEIF8</a>);</div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;}</div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1_Channel8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160; </div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_TC(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;{</div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;  SET_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>);</div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;}</div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160; </div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_HT(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;{</div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;  SET_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>);</div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;}</div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160; </div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_TE(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;{</div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;  SET_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>);</div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;}</div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160; </div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_TC(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;{</div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;  CLEAR_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>);</div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;}</div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160; </div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_HT(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;{</div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;  CLEAR_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>);</div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;}</div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160; </div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_TE(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;{</div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;  CLEAR_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>);</div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;}</div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160; </div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;{</div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR,</div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;                    <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;}</div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160; </div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;{</div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR,</div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;                    <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;}</div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160; </div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;{</div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(((<a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))-&gt;CCR,</div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;                    <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;}</div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160; </div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;uint32_t LL_DMA_Init(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;uint32_t LL_DMA_DeInit(<a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel);</div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="keywordtype">void</span> LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160; </div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160; </div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1 || DMA2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160; </div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;}</div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160; </div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32G4xx_LL_DMA_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160; </div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga028cb96357bd24868a74ee1134a35b7e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a></div><div class="ttdeci">#define DMA_CCR_PINC</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3436</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0d98e88c334091e20e931372646a6b0d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a></div><div class="ttdeci">#define DMA_IFCR_CGIF3</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3344</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0f0fae31377ab1d33e36cead97b1811b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a></div><div class="ttdeci">#define DMA_CCR_HTIE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3424</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga12fcc1471918f3e7b293b2d825177253"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a></div><div class="ttdeci">#define DMA_ISR_TEIF4</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3267</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1a1522414af27c7fff2cc27edac1d680"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a></div><div class="ttdeci">#define DMA_ISR_TCIF1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3225</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1a8d824b9bff520523fccfbe57b07516"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a></div><div class="ttdeci">#define DMA_CCR_PSIZE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3443</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1e523c5cbf5594ffe8540c317bce6933"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF6</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3389</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga26bfd55e965445ae253a5c5fa8f1769a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a></div><div class="ttdeci">#define DMA_ISR_TEIF1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3231</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga28664595df654d9d8052fb6f9cc48495"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a></div><div class="ttdeci">#define DMA_ISR_TCIF3</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3249</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2d76395cf6c6ef50e05c96d7ae723058"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a></div><div class="ttdeci">#define DMA_ISR_TCIF6</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3285</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2dea86ca2ec8aa945b840f2c1866e1f6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF3</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3350</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3475228c998897d0f408a4c5da066186"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a></div><div class="ttdeci">#define DMA_ISR_GIF1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3222</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga34b431fd4e034f8333e44594712f75eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF4</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3359</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3c23c727a4dbbc45a356c8418299275d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF5</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3374</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3d1f2b8c82b1e20b4311af8ca9576736"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a></div><div class="ttdeci">#define DMA_ISR_HTIF5</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3276</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3dd2204c9046500140e3c720fb5a415f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a></div><div class="ttdeci">#define DMA_CCR_TEIE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3427</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3e769c78024a22b4d1f528ce03ccc760"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3338</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4076bf1ed67fb39d4a0175e5943d5f2d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF7</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3401</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga41b6d9787aeff76a51581d9488b4604f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a></div><div class="ttdeci">#define DMA_ISR_HTIF6</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3288</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga42263df5c14bb520aaf821f2550a334d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga42263df5c14bb520aaf821f2550a334d">DMA_ISR_HTIF8</a></div><div class="ttdeci">#define DMA_ISR_HTIF8</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3312</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga42f9b12c4c80cbb7cd0f94f139c73de3"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a></div><div class="ttdeci">#define DMA_ISR_TEIF5</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3279</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga445471396e741418bcd6f63404f4052c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a></div><div class="ttdeci">#define DMA_CCR_CIRC</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3433</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga44fa823dbb15b829621961efc60d6a95"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a></div><div class="ttdeci">#define DMA_ISR_GIF2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3234</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4528af54928542c09502c01827418732"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a></div><div class="ttdeci">#define DMA_ISR_TCIF7</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3297</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4639b7fb8c6c48254ed1316cbc08fd31"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4639b7fb8c6c48254ed1316cbc08fd31">DMA_ISR_TEIF8</a></div><div class="ttdeci">#define DMA_ISR_TEIF8</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3315</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga492495253fe3f05ea83dd3c3dbb5dddf"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a></div><div class="ttdeci">#define DMA_CCR_MSIZE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3449</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4abb0afb7dbe362c150bf80c4c751a67"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3341</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga53bb9a00737c52faffaaa91ff08b34a1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a></div><div class="ttdeci">#define DMA_ISR_HTIF3</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3252</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga59bad79f1ae37b69b048834808e8d067"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF3</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3353</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5bcd07efcadd5fef598edec1cca70e38"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a></div><div class="ttdeci">#define DMA_ISR_TEIF2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3243</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5c87a41026384e25fe2312d03af76215"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a></div><div class="ttdeci">#define DMA_CCR_MEM2MEM</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3461</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5ea57d09f13edbd6ad8afe9465e0fa70"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a></div><div class="ttdeci">#define DMA_ISR_TCIF5</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3273</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5f83359698adf05854b55705f78d8a5c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a></div><div class="ttdeci">#define DMA_ISR_HTIF1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3228</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga60085fa798cf77f80365839e7d88c8f1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3323</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga631741eb4843eda3578808a3d8b527b2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a></div><div class="ttdeci">#define DMA_ISR_TCIF2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3237</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga634c13ed54c0ea37b71b7b37a6994e23"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga634c13ed54c0ea37b71b7b37a6994e23">DMA_IFCR_CHTIF8</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF8</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3410</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga66e9aa2475130fbf63db304ceea019eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3326</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga684cf326c770f1ab21c604a5f62907ad"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a></div><div class="ttdeci">#define DMA_ISR_HTIF4</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3264</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6ab6178b757566c2f4672d8a6cc4684d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6ab6178b757566c2f4672d8a6cc4684d">DMA_IFCR_CTEIF8</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF8</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3413</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6ec6326d337a773b4ced9d8a680c05a9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF5</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3377</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6fdda8f7f2507c1d3988c7310a35d46c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF4</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3365</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga73d22139e4567c89e2afcb4aef71104c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a></div><div class="ttdeci">#define DMA_IFCR_CGIF4</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3356</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga75ad797334d9fb70750ace14b16e0122"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a></div><div class="ttdeci">#define DMA_IFCR_CGIF1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3320</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga769016c2b0bf22ff3ad6967b3dc0e2bb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a></div><div class="ttdeci">#define DMA_ISR_HTIF7</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3300</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7fc61098c5cf9a7d53ddcb155e34c984"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a></div><div class="ttdeci">#define DMA_IFCR_CGIF6</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3380</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga83d4d9cba635d1e33e3477b773379cfd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a></div><div class="ttdeci">#define DMA_ISR_GIF5</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3270</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8505b947a04834750e164dc320dfae09"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3335</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga86f178e879b2d8ceeea351e4750272dd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a></div><div class="ttdeci">#define DMA_ISR_GIF7</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3294</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8ee1947aef188f437f37d3ff444f8646"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a></div><div class="ttdeci">#define DMA_ISR_HTIF2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3240</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8f1ece172cf3c3e696b86d401d7345a2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a></div><div class="ttdeci">#define DMA_CCR_DIR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3430</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga943245d2a8300854d53fd07bb957a6fc"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a></div><div class="ttdeci">#define DMA_IFCR_CGIF5</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3368</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga950664b81ec2d4d843f89ef102107d7b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF4</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3362</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga97726688157629243aa59bb60e33c284"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a></div><div class="ttdeci">#define DMA_CCR_PL</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3455</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga989699cace2fa87efa867b825c1deb29"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3329</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga9e99c08495d3177d1b7db64668feb65c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga9e99c08495d3177d1b7db64668feb65c">DMA_ISR_TCIF8</a></div><div class="ttdeci">#define DMA_ISR_TCIF8</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3309</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa189138f534283d876f654ec9474987e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a></div><div class="ttdeci">#define DMA_CCR_MINC</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3439</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa624379143a2535d7a60d87d59834d10"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a></div><div class="ttdeci">#define DMA_ISR_TEIF3</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3255</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa7378f7a26730bfd5c950b7c7efb9272"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF7</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3398</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaaba9cd82cab0cca23de038e946f81c6a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a></div><div class="ttdeci">#define DMA_CCR_TCIE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3421</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaad7e55615ea1fdd32c8183e154cf1bb4"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaad7e55615ea1fdd32c8183e154cf1bb4">DMA_IFCR_CGIF8</a></div><div class="ttdeci">#define DMA_IFCR_CGIF8</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3404</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaad9f01dfeb289156448f5a5a0ad54099"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a></div><div class="ttdeci">#define DMA_IFCR_CGIF7</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3392</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaae4c7d1d10beb535aec39de9a8bdc327"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF5</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3371</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab907e446bbf1e1400dc5fdbd929d0e5f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a></div><div class="ttdeci">#define DMA_IFCR_CGIF2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3332</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gababa3817d21a78079be76bc26b2c10f2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a></div><div class="ttdeci">#define DMA_CCR_EN</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3418</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac26181e8c2bd1fddc1e774cb7b621e5b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF7</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3395</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac3dca486df2f235aac8f3975f5f4ab75"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF6</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3383</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac55f4836aa8e6cfc9bdcadfabf65b5d8"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a></div><div class="ttdeci">#define DMA_ISR_GIF6</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3282</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacb0bd8fb0e580688c5cf617b618bbc17"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a></div><div class="ttdeci">#define DMA_ISR_GIF3</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3246</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaccb4c0c5e0f2e01dec12ba366b83cb4d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF3</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3347</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad42c0abbace3b816e7669e27b3676d2a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a></div><div class="ttdeci">#define DMA_CNDTR_NDT</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3466</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad7d4e46949a35cf037a303bd65a0c87a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a></div><div class="ttdeci">#define DMA_ISR_TCIF4</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3261</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad8ca38dcf0a3da8b204f6ed82f781e92"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad8ca38dcf0a3da8b204f6ed82f781e92">DMA_IFCR_CTCIF8</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF8</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3407</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae47d914969922381708ae06c1c71123a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a></div><div class="ttdeci">#define DMA_ISR_TEIF6</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3291</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae67273db02ffd8f2bfe0a5c93e9282a4"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF6</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3386</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf4f69823d44810c353af1f0a89eaf180"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a></div><div class="ttdeci">#define DMA_ISR_GIF4</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3258</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf8333b3c78b7d0a07bd4b1e91e902b31"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a></div><div class="ttdeci">#define DMA_ISR_TEIF7</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3303</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf955f5f84ba76817c51157c73126901f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf955f5f84ba76817c51157c73126901f">DMA_ISR_GIF8</a></div><div class="ttdeci">#define DMA_ISR_GIF8</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:3306</div></div>
<div class="ttc" id="astm32g4xx_8h_html"><div class="ttname"><a href="stm32g4xx_8h.html">stm32g4xx.h</a></div><div class="ttdoc">CMSIS STM32G4xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astm32g4xx__ll__dmamux_8h_html"><div class="ttname"><a href="stm32g4xx__ll__dmamux_8h.html">stm32g4xx_ll_dmamux.h</a></div><div class="ttdoc">Header file of DMAMUX LL module.</div></div>
<div class="ttc" id="astructDMA__Channel__TypeDef_html"><div class="ttname"><a href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:391</div></div>
<div class="ttc" id="astructDMA__TypeDef_html"><div class="ttname"><a href="structDMA__TypeDef.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:399</div></div>
<div class="ttc" id="astructDMA__TypeDef_html_a30576220ca1968e61666d92092e8911e"><div class="ttname"><a href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">DMA_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:401</div></div>
<div class="ttc" id="astructDMA__TypeDef_html_aa341a859df2f59bf6c0f7a000ab8734b"><div class="ttname"><a href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">DMA_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:400</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
