
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
            (rising edge-triggered flip-flop clocked by clk0)
Endpoint: grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.05                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.24    0.24 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.07    0.00    0.25 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.19    0.43 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.11                           clknet_1_0__leaf_clk0 (net)
                  0.12    0.01    0.44 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                  0.11    0.36    0.80 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/Q (sky130_fd_sc_hd__sdfrtp_1)
     3    0.01                           grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_11_.in (net)
                  0.11    0.00    0.80 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/SCD (sky130_fd_sc_hd__sdfrtp_4)
                                  0.80   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.05                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.07    0.00    0.27 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.20    0.48 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.11                           clknet_1_0__leaf_clk0 (net)
                  0.12    0.01    0.49 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_4)
                          0.10    0.59   clock uncertainty
                         -0.05    0.54   clock reconvergence pessimism
                         -0.20    0.34   library hold time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
            (rising edge-triggered flip-flop clocked by clk0)
Endpoint: grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.05                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.24    0.24 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.07    0.00    0.25 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.19    0.43 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.11                           clknet_1_0__leaf_clk0 (net)
                  0.12    0.01    0.44 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                  0.12    0.36    0.80 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/Q (sky130_fd_sc_hd__sdfrtp_1)
     3    0.01                           grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_11_.in (net)
                  0.12    0.00    0.80 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/SCD (sky130_fd_sc_hd__sdfrtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.05                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.07    0.00    0.27 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.20    0.48 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.11                           clknet_1_0__leaf_clk0 (net)
                  0.12    0.01    0.49 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.59   clock uncertainty
                         -0.05    0.54   clock reconvergence pessimism
                         -0.20    0.34   library hold time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
            (rising edge-triggered flip-flop clocked by clk0)
Endpoint: grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.05                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.24    0.24 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.07    0.00    0.25 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.19    0.43 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.11                           clknet_1_0__leaf_clk0 (net)
                  0.12    0.00    0.44 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                  0.12    0.36    0.80 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/Q (sky130_fd_sc_hd__sdfrtp_1)
     3    0.01                           grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_11_.in (net)
                  0.12    0.00    0.80 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/SCD (sky130_fd_sc_hd__sdfrtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.05                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.07    0.00    0.27 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.20    0.48 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.11                           clknet_1_0__leaf_clk0 (net)
                  0.12    0.01    0.48 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.58   clock uncertainty
                         -0.05    0.54   clock reconvergence pessimism
                         -0.20    0.34   library hold time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
            (rising edge-triggered flip-flop clocked by clk0)
Endpoint: grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.05                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.24    0.24 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.07    0.00    0.25 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.19    0.43 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.11                           clknet_1_0__leaf_clk0 (net)
                  0.12    0.01    0.44 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                  0.12    0.36    0.80 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/Q (sky130_fd_sc_hd__sdfrtp_1)
     3    0.01                           grid_clb_1__1_.logical_tile_clb_mode_clb__0.direct_interc_86_.in (net)
                  0.12    0.00    0.80 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/SCD (sky130_fd_sc_hd__sdfrtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.05                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.07    0.00    0.27 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.20    0.48 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.11                           clknet_1_0__leaf_clk0 (net)
                  0.12    0.01    0.49 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.59   clock uncertainty
                         -0.05    0.54   clock reconvergence pessimism
                         -0.20    0.34   library hold time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
            (rising edge-triggered flip-flop clocked by clk0)
Endpoint: grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.05                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.24    0.24 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.07    0.00    0.25 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.19    0.43 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.11                           clknet_1_0__leaf_clk0 (net)
                  0.12    0.01    0.44 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                  0.12    0.36    0.80 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/Q (sky130_fd_sc_hd__sdfrtp_1)
     3    0.01                           grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_11_.in (net)
                  0.12    0.00    0.80 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/SCD (sky130_fd_sc_hd__sdfrtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.05                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk0 (net)
                  0.07    0.00    0.27 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.20    0.48 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.11                           clknet_1_0__leaf_clk0 (net)
                  0.12    0.01    0.48 ^ grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.58   clock uncertainty
                         -0.05    0.54   clock reconvergence pessimism
                         -0.20    0.34   library hold time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: cbx_1__1_.mem_top_ipin_13.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cbx_1__1_.mem_top_ipin_13.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.33    0.33 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.16                           clknet_0_prog_clk (net)
                  0.18    0.01    0.34 ^ clkbuf_3_1__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.22    0.56 ^ clkbuf_3_1__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.10                           clknet_3_1__leaf_prog_clk (net)
                  0.12    0.00    0.56 ^ clkbuf_leaf_5_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.15    0.71 ^ clkbuf_leaf_5_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.03                           clknet_leaf_5_prog_clk (net)
                  0.05    0.00    0.71 ^ cbx_1__1_.mem_top_ipin_13.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.12    0.39    1.10 ^ cbx_1__1_.mem_top_ipin_13.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_2)
     4    0.02                           cbx_1__1_.mem_top_ipin_13.mem_out[0] (net)
                  0.12    0.00    1.10 ^ cbx_1__1_.mem_top_ipin_13.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.10   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.16                           clknet_0_prog_clk (net)
                  0.18    0.01    0.37 ^ clkbuf_3_1__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.24    0.61 ^ clkbuf_3_1__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.10                           clknet_3_1__leaf_prog_clk (net)
                  0.12    0.00    0.62 ^ clkbuf_leaf_6_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.17    0.79 ^ clkbuf_leaf_6_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.03                           clknet_leaf_6_prog_clk (net)
                  0.05    0.00    0.79 ^ cbx_1__1_.mem_top_ipin_13.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.10    0.89   clock uncertainty
                         -0.06    0.83   clock reconvergence pessimism
                         -0.05    0.78   library hold time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: sb_1__1_.mem_left_track_21.sky130_fd_sc_hd__dfrtp_1_2_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_1__1_.mem_left_track_21.sky130_fd_sc_hd__dfrtp_1_3_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.33    0.33 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.16                           clknet_0_prog_clk (net)
                  0.18    0.01    0.34 ^ clkbuf_3_5__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.23    0.57 ^ clkbuf_3_5__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_3_5__leaf_prog_clk (net)
                  0.14    0.01    0.57 ^ clkbuf_leaf_19_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.17    0.75 ^ clkbuf_leaf_19_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    15    0.05                           clknet_leaf_19_prog_clk (net)
                  0.07    0.00    0.75 ^ sb_1__1_.mem_left_track_21.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.13    0.38    1.12 ^ sb_1__1_.mem_left_track_21.sky130_fd_sc_hd__dfrtp_1_2_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           sb_1__1_.mem_left_track_21.mem_out[2] (net)
                  0.13    0.00    1.12 ^ sb_1__1_.mem_left_track_21.sky130_fd_sc_hd__dfrtp_1_3_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.12   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.16                           clknet_0_prog_clk (net)
                  0.18    0.01    0.37 ^ clkbuf_3_5__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.26    0.63 ^ clkbuf_3_5__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.12                           clknet_3_5__leaf_prog_clk (net)
                  0.14    0.01    0.63 ^ clkbuf_leaf_19_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    0.82 ^ clkbuf_leaf_19_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    15    0.05                           clknet_leaf_19_prog_clk (net)
                  0.07    0.00    0.83 ^ sb_1__1_.mem_left_track_21.sky130_fd_sc_hd__dfrtp_1_3_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.93   clock uncertainty
                         -0.08    0.85   clock reconvergence pessimism
                         -0.05    0.80   library hold time
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: cbx_1__1_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cbx_1__1_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.33    0.33 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.16                           clknet_0_prog_clk (net)
                  0.18    0.01    0.34 ^ clkbuf_3_4__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.22    0.56 ^ clkbuf_3_4__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.10                           clknet_3_4__leaf_prog_clk (net)
                  0.12    0.00    0.56 ^ clkbuf_leaf_8_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    0.70 ^ clkbuf_leaf_8_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     3    0.02                           clknet_leaf_8_prog_clk (net)
                  0.04    0.00    0.70 ^ cbx_1__1_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.12    0.38    1.08 ^ cbx_1__1_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_2)
     5    0.02                           cbx_1__1_.mem_top_ipin_2.mem_out[1] (net)
                  0.12    0.00    1.08 ^ cbx_1__1_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.08   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.16                           clknet_0_prog_clk (net)
                  0.18    0.01    0.37 ^ clkbuf_3_4__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.24    0.61 ^ clkbuf_3_4__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.10                           clknet_3_4__leaf_prog_clk (net)
                  0.12    0.00    0.62 ^ clkbuf_leaf_8_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.16    0.77 ^ clkbuf_leaf_8_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     3    0.02                           clknet_leaf_8_prog_clk (net)
                  0.04    0.00    0.77 ^ cbx_1__1_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.87   clock uncertainty
                         -0.07    0.80   clock reconvergence pessimism
                         -0.05    0.75   library hold time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: cbx_1__1_.mem_top_ipin_11.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cbx_1__1_.mem_top_ipin_11.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.33    0.33 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.16                           clknet_0_prog_clk (net)
                  0.18    0.01    0.34 ^ clkbuf_3_1__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.22    0.56 ^ clkbuf_3_1__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.10                           clknet_3_1__leaf_prog_clk (net)
                  0.12    0.00    0.56 ^ clkbuf_leaf_5_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.15    0.71 ^ clkbuf_leaf_5_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.03                           clknet_leaf_5_prog_clk (net)
                  0.05    0.00    0.71 ^ cbx_1__1_.mem_top_ipin_11.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.13    0.40    1.11 ^ cbx_1__1_.mem_top_ipin_11.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_2)
     4    0.03                           cbx_1__1_.mem_top_ipin_11.mem_out[0] (net)
                  0.13    0.00    1.12 ^ cbx_1__1_.mem_top_ipin_11.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.12   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.16                           clknet_0_prog_clk (net)
                  0.18    0.01    0.37 ^ clkbuf_3_1__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.24    0.61 ^ clkbuf_3_1__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.10                           clknet_3_1__leaf_prog_clk (net)
                  0.12    0.00    0.62 ^ clkbuf_leaf_4_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.17    0.79 ^ clkbuf_leaf_4_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.04                           clknet_leaf_4_prog_clk (net)
                  0.06    0.00    0.79 ^ cbx_1__1_.mem_top_ipin_11.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.10    0.89   clock uncertainty
                         -0.06    0.83   clock reconvergence pessimism
                         -0.05    0.78   library hold time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: sb_1__1_.mem_right_track_12.sky130_fd_sc_hd__dfrtp_1_2_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_1__1_.mem_right_track_12.sky130_fd_sc_hd__dfrtp_1_3_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.33    0.33 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.16                           clknet_0_prog_clk (net)
                  0.18    0.01    0.33 ^ clkbuf_3_6__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.22    0.56 ^ clkbuf_3_6__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.11                           clknet_3_6__leaf_prog_clk (net)
                  0.13    0.01    0.57 ^ clkbuf_leaf_34_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.17    0.74 ^ clkbuf_leaf_34_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    17    0.05                           clknet_leaf_34_prog_clk (net)
                  0.07    0.00    0.74 ^ sb_1__1_.mem_right_track_12.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.14    0.38    1.13 ^ sb_1__1_.mem_right_track_12.sky130_fd_sc_hd__dfrtp_1_2_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.02                           sb_1__1_.mem_right_track_12.mem_out[2] (net)
                  0.14    0.00    1.13 ^ sb_1__1_.mem_right_track_12.sky130_fd_sc_hd__dfrtp_1_3_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.13   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.16                           clknet_0_prog_clk (net)
                  0.18    0.01    0.37 ^ clkbuf_3_6__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.25    0.62 ^ clkbuf_3_6__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.11                           clknet_3_6__leaf_prog_clk (net)
                  0.13    0.01    0.63 ^ clkbuf_leaf_34_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    0.82 ^ clkbuf_leaf_34_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    17    0.05                           clknet_leaf_34_prog_clk (net)
                  0.07    0.00    0.82 ^ sb_1__1_.mem_right_track_12.sky130_fd_sc_hd__dfrtp_1_3_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.92   clock uncertainty
                         -0.08    0.84   clock reconvergence pessimism
                         -0.05    0.79   library hold time
                                  0.79   data required time
-----------------------------------------------------------------------------
                                  0.79   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


