-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sikep503_kem_enc_hw_mp_mul_140 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_ce0 : OUT STD_LOGIC;
    a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    c_ce0 : OUT STD_LOGIC;
    c_we0 : OUT STD_LOGIC;
    c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of sikep503_kem_enc_hw_mp_mul_140 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal v_203_reg_320 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal trunc_ln143_fu_161_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln143_reg_328 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvars_iv31_load_reg_355 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_84_reg_363 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal trunc_ln156_fu_229_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln156_reg_371 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln156_8_fu_234_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln156_8_reg_376 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_start : STD_LOGIC;
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_done : STD_LOGIC;
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_idle : STD_LOGIC;
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_ready : STD_LOGIC;
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_a_ce0 : STD_LOGIC;
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_v_114_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_v_114_out_ap_vld : STD_LOGIC;
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_u_95_out_o : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_u_95_out_o_ap_vld : STD_LOGIC;
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_ce : STD_LOGIC;
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_start : STD_LOGIC;
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_done : STD_LOGIC;
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_idle : STD_LOGIC;
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_ready : STD_LOGIC;
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_a_ce0 : STD_LOGIC;
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_v_35_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_v_35_out_ap_vld : STD_LOGIC;
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_u_34_out : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_u_34_out_ap_vld : STD_LOGIC;
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_ce : STD_LOGIC;
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal v_017_fu_44 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln156_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln150_fu_204_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal zext_ln163_fu_272_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal indvars_iv31_fu_36 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln143_13_fu_189_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_fu_40 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln143_fu_155_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln143_fu_149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal v_fu_60 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal u_34_reload_cast_fu_268_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_fu_64 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln156_13_fu_245_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_25_fu_68 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln156_fu_239_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_we0_local : STD_LOGIC;
    signal c_d0_local : STD_LOGIC_VECTOR (63 downto 0);
    signal c_ce0_local : STD_LOGIC;
    signal c_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln156_fu_215_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_381_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_381_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_381_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_381_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sikep503_kem_enc_hw_mp_mul_140_Pipeline_VITIS_LOOP_144_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln143 : IN STD_LOGIC_VECTOR (3 downto 0);
        indvars_iv31 : IN STD_LOGIC_VECTOR (3 downto 0);
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        empty : IN STD_LOGIC_VECTOR (2 downto 0);
        v_114_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        v_114_out_ap_vld : OUT STD_LOGIC;
        u_95_out_i : IN STD_LOGIC_VECTOR (3 downto 0);
        u_95_out_o : OUT STD_LOGIC_VECTOR (3 downto 0);
        u_95_out_o_ap_vld : OUT STD_LOGIC;
        grp_fu_381_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_381_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_381_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_381_p_ce : OUT STD_LOGIC );
    end component;


    component sikep503_kem_enc_hw_mp_mul_140_Pipeline_VITIS_LOOP_157_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        indvars_iv : IN STD_LOGIC_VECTOR (2 downto 0);
        zext_ln156 : IN STD_LOGIC_VECTOR (3 downto 0);
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        empty : IN STD_LOGIC_VECTOR (2 downto 0);
        v_35_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        v_35_out_ap_vld : OUT STD_LOGIC;
        u_34_out : OUT STD_LOGIC_VECTOR (2 downto 0);
        u_34_out_ap_vld : OUT STD_LOGIC;
        grp_fu_381_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_381_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_381_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_381_p_ce : OUT STD_LOGIC );
    end component;


    component sikep503_kem_enc_hw_mul_32s_32s_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102 : component sikep503_kem_enc_hw_mp_mul_140_Pipeline_VITIS_LOOP_144_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_start,
        ap_done => grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_done,
        ap_idle => grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_idle,
        ap_ready => grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_ready,
        zext_ln143 => v_203_reg_320,
        indvars_iv31 => indvars_iv31_load_reg_355,
        a_address0 => grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_a_address0,
        a_ce0 => grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_a_ce0,
        a_q0 => a_q0,
        empty => trunc_ln143_reg_328,
        v_114_out => grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_v_114_out,
        v_114_out_ap_vld => grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_v_114_out_ap_vld,
        u_95_out_i => v_017_fu_44,
        u_95_out_o => grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_u_95_out_o,
        u_95_out_o_ap_vld => grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_u_95_out_o_ap_vld,
        grp_fu_381_p_din0 => grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_din0,
        grp_fu_381_p_din1 => grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_din1,
        grp_fu_381_p_dout0 => grp_fu_381_p2,
        grp_fu_381_p_ce => grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_ce);

    grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115 : component sikep503_kem_enc_hw_mp_mul_140_Pipeline_VITIS_LOOP_157_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_start,
        ap_done => grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_done,
        ap_idle => grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_idle,
        ap_ready => grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_ready,
        indvars_iv => trunc_ln156_reg_371,
        zext_ln156 => v_fu_60,
        a_address0 => grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_a_address0,
        a_ce0 => grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_a_ce0,
        a_q0 => a_q0,
        empty => trunc_ln156_8_reg_376,
        v_35_out => grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_v_35_out,
        v_35_out_ap_vld => grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_v_35_out_ap_vld,
        u_34_out => grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_u_34_out,
        u_34_out_ap_vld => grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_u_34_out_ap_vld,
        grp_fu_381_p_din0 => grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_din0,
        grp_fu_381_p_din1 => grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_din1,
        grp_fu_381_p_dout0 => grp_fu_381_p2,
        grp_fu_381_p_ce => grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_ce);

    mul_32s_32s_32_2_1_U3261 : component sikep503_kem_enc_hw_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_381_p0,
        din1 => grp_fu_381_p1,
        ce => grp_fu_381_ce,
        dout => grp_fu_381_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_ready = ap_const_logic_1)) then 
                    grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln156_fu_220_p2 = ap_const_lv1_0))) then 
                    grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_ready = ap_const_logic_1)) then 
                    grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_25_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln143_fu_149_p2 = ap_const_lv1_1))) then 
                i_25_fu_68 <= ap_const_lv4_8;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln156_fu_220_p2 = ap_const_lv1_0))) then 
                i_25_fu_68 <= add_ln156_fu_239_p2;
            end if; 
        end if;
    end process;

    i_fu_40_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_40 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln143_fu_149_p2 = ap_const_lv1_0))) then 
                i_fu_40 <= add_ln143_fu_155_p2;
            end if; 
        end if;
    end process;

    indvars_iv31_fu_36_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvars_iv31_fu_36 <= ap_const_lv4_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                indvars_iv31_fu_36 <= add_ln143_13_fu_189_p2;
            end if; 
        end if;
    end process;

    indvars_iv_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln143_fu_149_p2 = ap_const_lv1_1))) then 
                indvars_iv_fu_64 <= ap_const_lv4_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln156_fu_220_p2 = ap_const_lv1_0))) then 
                indvars_iv_fu_64 <= add_ln156_13_fu_245_p2;
            end if; 
        end if;
    end process;

    v_017_fu_44_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                v_017_fu_44 <= ap_const_lv4_0;
            elsif (((grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_u_95_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                v_017_fu_44 <= grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_u_95_out_o;
            end if; 
        end if;
    end process;

    v_fu_60_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln143_fu_149_p2 = ap_const_lv1_1))) then 
                v_fu_60 <= v_017_fu_44;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                v_fu_60 <= u_34_reload_cast_fu_268_p1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                i_84_reg_363 <= i_25_fu_68;
                trunc_ln156_8_reg_376 <= trunc_ln156_8_fu_234_p1;
                trunc_ln156_reg_371 <= trunc_ln156_fu_229_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                indvars_iv31_load_reg_355 <= indvars_iv31_fu_36;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                trunc_ln143_reg_328 <= trunc_ln143_fu_161_p1;
                v_203_reg_320 <= v_017_fu_44;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state6, grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_done, grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_done, ap_CS_fsm_state4, icmp_ln156_fu_220_p2, ap_CS_fsm_state7, icmp_ln143_fu_149_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln143_fu_149_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln156_fu_220_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;

    a_address0_assign_proc : process(grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_a_address0, grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_a_address0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            a_address0 <= grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_a_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            a_address0 <= grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_a_address0;
        else 
            a_address0 <= "XXXX";
        end if; 
    end process;


    a_ce0_assign_proc : process(grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_a_ce0, grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_a_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            a_ce0 <= grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_a_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            a_ce0 <= grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_a_ce0;
        else 
            a_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln143_13_fu_189_p2 <= std_logic_vector(unsigned(indvars_iv31_fu_36) + unsigned(ap_const_lv4_1));
    add_ln143_fu_155_p2 <= std_logic_vector(unsigned(i_fu_40) + unsigned(ap_const_lv4_1));
    add_ln156_13_fu_245_p2 <= std_logic_vector(unsigned(indvars_iv_fu_64) + unsigned(ap_const_lv4_1));
    add_ln156_fu_239_p2 <= std_logic_vector(unsigned(i_25_fu_68) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_done)
    begin
        if ((grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_done)
    begin
        if ((grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6, icmp_ln156_fu_220_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln156_fu_220_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6, icmp_ln156_fu_220_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln156_fu_220_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    c_address0 <= c_address0_local;

    c_address0_local_assign_proc : process(ap_CS_fsm_state6, zext_ln150_fu_204_p1, ap_CS_fsm_state5, zext_ln163_fu_272_p1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            c_address0_local <= zext_ln163_fu_272_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            c_address0_local <= ap_const_lv32_F(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            c_address0_local <= zext_ln150_fu_204_p1(4 - 1 downto 0);
        else 
            c_address0_local <= "XXXX";
        end if; 
    end process;

    c_ce0 <= c_ce0_local;

    c_ce0_local_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            c_ce0_local <= ap_const_logic_1;
        else 
            c_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    c_d0 <= c_d0_local;

    c_d0_local_assign_proc : process(ap_CS_fsm_state6, grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_v_114_out, grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_v_35_out, ap_CS_fsm_state5, ap_CS_fsm_state8, zext_ln156_fu_215_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            c_d0_local <= grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_v_35_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            c_d0_local <= zext_ln156_fu_215_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            c_d0_local <= grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_v_114_out;
        else 
            c_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    c_we0 <= c_we0_local;

    c_we0_local_assign_proc : process(ap_CS_fsm_state6, icmp_ln156_fu_220_p2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln156_fu_220_p2 = ap_const_lv1_1)))) then 
            c_we0_local <= ap_const_logic_1;
        else 
            c_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_381_ce_assign_proc : process(grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_ce, grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_381_ce <= grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_381_ce <= grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_ce;
        else 
            grp_fu_381_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_381_p0_assign_proc : process(grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_din0, grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_381_p0 <= grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_381_p0 <= grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_din0;
        else 
            grp_fu_381_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_381_p1_assign_proc : process(grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_din1, grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_381_p1 <= grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_381_p1 <= grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_din1;
        else 
            grp_fu_381_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_start <= grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_start_reg;
    grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_start <= grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_start_reg;
    icmp_ln143_fu_149_p2 <= "1" when (i_fu_40 = ap_const_lv4_8) else "0";
    icmp_ln156_fu_220_p2 <= "1" when (i_25_fu_68 = ap_const_lv4_F) else "0";
    trunc_ln143_fu_161_p1 <= i_fu_40(3 - 1 downto 0);
    trunc_ln156_8_fu_234_p1 <= i_25_fu_68(3 - 1 downto 0);
    trunc_ln156_fu_229_p1 <= indvars_iv_fu_64(3 - 1 downto 0);
    u_34_reload_cast_fu_268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_u_34_out),4));
    zext_ln150_fu_204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln143_reg_328),32));
    zext_ln156_fu_215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v_fu_60),64));
    zext_ln163_fu_272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_84_reg_363),32));
end behav;
