Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0c8e886f912b48c282d4c525d7a6fdaa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testlab10_1_behav xil_defaultlib.testlab10_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture a of entity xil_defaultlib.lab10_1 [lab10_1_default]
Compiling architecture a of entity xil_defaultlib.testlab10_1
Built simulation snapshot testlab10_1_behav
