{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448239000484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448239000485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 19:36:40 2015 " "Processing started: Sun Nov 22 19:36:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448239000485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448239000485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448239000485 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1448239001044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21_12bit-behavior " "Found design unit 1: mux21_12bit-behavior" {  } { { "mux21_12bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/mux21_12bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001784 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21_12bit " "Found entity 1: mux21_12bit" {  } { { "mux21_12bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/mux21_12bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448239001784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/lab2 - copy/g10_mastermind_score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/lab2 - copy/g10_mastermind_score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_mastermind_score-implementation " "Found design unit 1: g10_mastermind_score-implementation" {  } { { "../Lab3/Lab2 - Copy/g10_mastermind_score.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/Lab2 - Copy/g10_mastermind_score.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001791 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_mastermind_score " "Found entity 1: g10_mastermind_score" {  } { { "../Lab3/Lab2 - Copy/g10_mastermind_score.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/Lab2 - Copy/g10_mastermind_score.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448239001791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/lab2 - copy/g10_comp3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/lab2 - copy/g10_comp3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_comp3-bdf_type " "Found design unit 1: g10_comp3-bdf_type" {  } { { "../Lab3/Lab2 - Copy/g10_comp3.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/Lab2 - Copy/g10_comp3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001801 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_comp3 " "Found entity 1: g10_comp3" {  } { { "../Lab3/Lab2 - Copy/g10_comp3.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/Lab2 - Copy/g10_comp3.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448239001801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_possibility_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_possibility_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_possibility_table-behavior " "Found design unit 1: g10_possibility_table-behavior" {  } { { "../Lab3/g10_possibility_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_possibility_table.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001810 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_possibility_table " "Found entity 1: g10_possibility_table" {  } { { "../Lab3/g10_possibility_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_possibility_table.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448239001810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_mastermind_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_mastermind_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_mastermind_controller-behavior " "Found design unit 1: g10_mastermind_controller-behavior" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001816 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_mastermind_controller " "Found entity 1: g10_mastermind_controller" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448239001816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_mastermind_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_mastermind_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_mastermind_datapath-behavior " "Found design unit 1: g10_mastermind_datapath-behavior" {  } { { "g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001824 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_mastermind_datapath " "Found entity 1: g10_mastermind_datapath" {  } { { "g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448239001824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_4bit-behavior " "Found design unit 1: register_4bit-behavior" {  } { { "register_4bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_4bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001835 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_4bit " "Found entity 1: register_4bit" {  } { { "register_4bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448239001835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_12bit-behavior " "Found design unit 1: register_12bit-behavior" {  } { { "register_12bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_12bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001846 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_12bit " "Found entity 1: register_12bit" {  } { { "register_12bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_12bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448239001846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_comp4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_comp4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_comp4-bdf_type " "Found design unit 1: g10_comp4-bdf_type" {  } { { "g10_comp4.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_comp4.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001856 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_comp4 " "Found entity 1: g10_comp4" {  } { { "g10_comp4.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_comp4.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448239001856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_3bit-behavior " "Found design unit 1: register_3bit-behavior" {  } { { "register_3bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_3bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001862 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_3bit " "Found entity 1: register_3bit" {  } { { "register_3bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_3bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448239001862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448239001862 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g10_mastermind_controller " "Elaborating entity \"g10_mastermind_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1448239001908 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_present g10_mastermind_controller.vhd(37) " "VHDL Process Statement warning at g10_mastermind_controller.vhd(37): signal \"y_present\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448239001938 "|g10_mastermind_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SOLVED g10_mastermind_controller.vhd(33) " "VHDL Process Statement warning at g10_mastermind_controller.vhd(33): inferring latch(es) for signal or variable \"SOLVED\", which holds its previous value in one or more paths through the process" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1448239001938 "|g10_mastermind_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_next g10_mastermind_controller.vhd(33) " "VHDL Process Statement warning at g10_mastermind_controller.vhd(33): inferring latch(es) for signal or variable \"y_next\", which holds its previous value in one or more paths through the process" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1448239001939 "|g10_mastermind_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TC_EN g10_mastermind_controller.vhd(33) " "VHDL Process Statement warning at g10_mastermind_controller.vhd(33): inferring latch(es) for signal or variable \"TC_EN\", which holds its previous value in one or more paths through the process" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1448239001939 "|g10_mastermind_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TM_EN g10_mastermind_controller.vhd(33) " "VHDL Process Statement warning at g10_mastermind_controller.vhd(33): inferring latch(es) for signal or variable \"TM_EN\", which holds its previous value in one or more paths through the process" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1448239001939 "|g10_mastermind_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TM_IN g10_mastermind_controller.vhd(33) " "VHDL Process Statement warning at g10_mastermind_controller.vhd(33): inferring latch(es) for signal or variable \"TM_IN\", which holds its previous value in one or more paths through the process" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1448239001939 "|g10_mastermind_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "GR_SEL g10_mastermind_controller.vhd(33) " "VHDL Process Statement warning at g10_mastermind_controller.vhd(33): inferring latch(es) for signal or variable \"GR_SEL\", which holds its previous value in one or more paths through the process" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1448239001939 "|g10_mastermind_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "P_SEL g10_mastermind_controller.vhd(33) " "VHDL Process Statement warning at g10_mastermind_controller.vhd(33): inferring latch(es) for signal or variable \"P_SEL\", which holds its previous value in one or more paths through the process" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1448239001939 "|g10_mastermind_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "GR_LD g10_mastermind_controller.vhd(33) " "VHDL Process Statement warning at g10_mastermind_controller.vhd(33): inferring latch(es) for signal or variable \"GR_LD\", which holds its previous value in one or more paths through the process" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1448239001939 "|g10_mastermind_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SR_LD g10_mastermind_controller.vhd(33) " "VHDL Process Statement warning at g10_mastermind_controller.vhd(33): inferring latch(es) for signal or variable \"SR_LD\", which holds its previous value in one or more paths through the process" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1448239001939 "|g10_mastermind_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SR_SEL g10_mastermind_controller.vhd(33) " "VHDL Process Statement warning at g10_mastermind_controller.vhd(33): inferring latch(es) for signal or variable \"SR_SEL\", which holds its previous value in one or more paths through the process" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1448239001939 "|g10_mastermind_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TC_RST g10_mastermind_controller.vhd(33) " "VHDL Process Statement warning at g10_mastermind_controller.vhd(33): inferring latch(es) for signal or variable \"TC_RST\", which holds its previous value in one or more paths through the process" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1448239001940 "|g10_mastermind_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TC_RST g10_mastermind_controller.vhd(33) " "Inferred latch for \"TC_RST\" at g10_mastermind_controller.vhd(33)" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448239001940 "|g10_mastermind_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SR_SEL g10_mastermind_controller.vhd(33) " "Inferred latch for \"SR_SEL\" at g10_mastermind_controller.vhd(33)" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448239001940 "|g10_mastermind_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SR_LD g10_mastermind_controller.vhd(33) " "Inferred latch for \"SR_LD\" at g10_mastermind_controller.vhd(33)" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448239001940 "|g10_mastermind_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GR_LD g10_mastermind_controller.vhd(33) " "Inferred latch for \"GR_LD\" at g10_mastermind_controller.vhd(33)" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448239001940 "|g10_mastermind_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_SEL g10_mastermind_controller.vhd(33) " "Inferred latch for \"P_SEL\" at g10_mastermind_controller.vhd(33)" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448239001940 "|g10_mastermind_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GR_SEL g10_mastermind_controller.vhd(33) " "Inferred latch for \"GR_SEL\" at g10_mastermind_controller.vhd(33)" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448239001940 "|g10_mastermind_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TM_IN g10_mastermind_controller.vhd(33) " "Inferred latch for \"TM_IN\" at g10_mastermind_controller.vhd(33)" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448239001940 "|g10_mastermind_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TM_EN g10_mastermind_controller.vhd(33) " "Inferred latch for \"TM_EN\" at g10_mastermind_controller.vhd(33)" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448239001940 "|g10_mastermind_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TC_EN g10_mastermind_controller.vhd(33) " "Inferred latch for \"TC_EN\" at g10_mastermind_controller.vhd(33)" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448239001941 "|g10_mastermind_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.G g10_mastermind_controller.vhd(33) " "Inferred latch for \"y_next.G\" at g10_mastermind_controller.vhd(33)" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448239001941 "|g10_mastermind_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.F g10_mastermind_controller.vhd(33) " "Inferred latch for \"y_next.F\" at g10_mastermind_controller.vhd(33)" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448239001941 "|g10_mastermind_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.E g10_mastermind_controller.vhd(33) " "Inferred latch for \"y_next.E\" at g10_mastermind_controller.vhd(33)" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448239001941 "|g10_mastermind_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.D g10_mastermind_controller.vhd(33) " "Inferred latch for \"y_next.D\" at g10_mastermind_controller.vhd(33)" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448239001941 "|g10_mastermind_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.C g10_mastermind_controller.vhd(33) " "Inferred latch for \"y_next.C\" at g10_mastermind_controller.vhd(33)" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448239001941 "|g10_mastermind_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.B g10_mastermind_controller.vhd(33) " "Inferred latch for \"y_next.B\" at g10_mastermind_controller.vhd(33)" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448239001942 "|g10_mastermind_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.A g10_mastermind_controller.vhd(33) " "Inferred latch for \"y_next.A\" at g10_mastermind_controller.vhd(33)" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448239001942 "|g10_mastermind_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SOLVED g10_mastermind_controller.vhd(33) " "Inferred latch for \"SOLVED\" at g10_mastermind_controller.vhd(33)" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448239001942 "|g10_mastermind_controller"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GR_LD\$latch SR_SEL\$latch " "Duplicate LATCH primitive \"GR_LD\$latch\" merged with LATCH primitive \"SR_SEL\$latch\"" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448239009811 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SR_LD\$latch SR_SEL\$latch " "Duplicate LATCH primitive \"SR_LD\$latch\" merged with LATCH primitive \"SR_SEL\$latch\"" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448239009811 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1448239009811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SR_SEL\$latch " "Latch SR_SEL\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.D " "Ports D and ENA on the latch are fed by the same signal y_present.D" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1448239009811 ""}  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1448239009811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P_SEL\$latch " "Latch P_SEL\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.D " "Ports D and ENA on the latch are fed by the same signal y_present.D" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1448239009811 ""}  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1448239009811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GR_SEL\$latch " "Latch GR_SEL\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.G " "Ports D and ENA on the latch are fed by the same signal y_present.G" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1448239009812 ""}  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1448239009812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TM_IN\$latch " "Latch TM_IN\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.F " "Ports D and ENA on the latch are fed by the same signal y_present.F" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1448239009812 ""}  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1448239009812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TC_EN\$latch " "Latch TC_EN\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.D " "Ports D and ENA on the latch are fed by the same signal y_present.D" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1448239009812 ""}  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1448239009812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next.D_69099 " "Latch y_next.D_69099 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.A " "Ports D and ENA on the latch are fed by the same signal y_present.A" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1448239009812 ""}  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1448239009812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next.B_84687 " "Latch y_next.B_84687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.A " "Ports D and ENA on the latch are fed by the same signal y_present.A" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1448239009812 ""}  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1448239009812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next.C_76893 " "Latch y_next.C_76893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.A " "Ports D and ENA on the latch are fed by the same signal y_present.A" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1448239009813 ""}  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1448239009813 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TC_RST VCC " "Pin \"TC_RST\" is stuck at VCC" {  } { { "g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1448239009850 "|g10_mastermind_controller|TC_RST"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1448239009850 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1448239010195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448239010195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1448239010268 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1448239010268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1448239010268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1448239010268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448239010314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 19:36:50 2015 " "Processing ended: Sun Nov 22 19:36:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448239010314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448239010314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448239010314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448239010314 ""}
