Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov  7 13:46:53 2022
| Host         : MagicBook-Domenico running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART2_timing_summary_routed.rpt -pb UART2_timing_summary_routed.pb -rpx UART2_timing_summary_routed.rpx -warn_on_violation
| Design       : UART2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  73          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (73)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (156)
5. checking no_input_delay (10)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (73)
-------------------------
 There are 73 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (156)
--------------------------------------------------
 There are 156 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  164          inf        0.000                      0                  164           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX/rdReg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBOUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.237ns  (logic 4.163ns (66.747%)  route 2.074ns (33.253%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  UART_RX/rdReg_reg[7]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  UART_RX/rdReg_reg[7]/Q
                         net (fo=1, routed)           2.074     2.493    DBOUT_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         3.744     6.237 r  DBOUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.237    DBOUT[7]
    V11                                                               r  DBOUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX/rdReg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.235ns  (logic 4.145ns (66.487%)  route 2.089ns (33.513%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  UART_RX/rdReg_reg[5]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  UART_RX/rdReg_reg[5]/Q
                         net (fo=1, routed)           2.089     2.508    DBOUT_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         3.726     6.235 r  DBOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.235    DBOUT[5]
    V14                                                               r  DBOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX/rdReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.084ns  (logic 4.008ns (65.888%)  route 2.075ns (34.112%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  UART_RX/rdReg_reg[2]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART_RX/rdReg_reg[2]/Q
                         net (fo=1, routed)           2.075     2.531    DBOUT_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         3.552     6.084 r  DBOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.084    DBOUT[2]
    U14                                                               r  DBOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX/rdReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.044ns  (logic 4.162ns (68.870%)  route 1.881ns (31.130%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  UART_RX/rdReg_reg[6]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  UART_RX/rdReg_reg[6]/Q
                         net (fo=1, routed)           1.881     2.300    DBOUT_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         3.743     6.044 r  DBOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.044    DBOUT[6]
    V12                                                               r  DBOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX/rdReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.876ns  (logic 4.010ns (68.253%)  route 1.865ns (31.747%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  UART_RX/rdReg_reg[1]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART_RX/rdReg_reg[1]/Q
                         net (fo=1, routed)           1.865     2.321    DBOUT_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.554     5.876 r  DBOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.876    DBOUT[1]
    T15                                                               r  DBOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX/rdReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBOUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.846ns  (logic 4.146ns (70.920%)  route 1.700ns (29.080%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  UART_RX/rdReg_reg[4]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  UART_RX/rdReg_reg[4]/Q
                         net (fo=1, routed)           1.700     2.119    DBOUT_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         3.727     5.846 r  DBOUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.846    DBOUT[4]
    V15                                                               r  DBOUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX/rdReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.806ns  (logic 3.987ns (68.681%)  route 1.818ns (31.319%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  UART_RX/rdReg_reg[3]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART_RX/rdReg_reg[3]/Q
                         net (fo=1, routed)           1.818     2.274    DBOUT_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         3.531     5.806 r  DBOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.806    DBOUT[3]
    T16                                                               r  DBOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX/rdReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.537ns  (logic 4.004ns (72.310%)  route 1.533ns (27.690%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  UART_RX/rdReg_reg[0]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART_RX/rdReg_reg[0]/Q
                         net (fo=1, routed)           1.533     1.989    DBOUT_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548     5.537 r  DBOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.537    DBOUT[0]
    V16                                                               r  DBOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_RX/rdReg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.732ns  (logic 1.102ns (23.292%)  route 3.630ns (76.708%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E18                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  reset_IBUF_inst/O
                         net (fo=12, routed)          3.078     4.056    UART_RX/SR[0]
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.124     4.180 r  UART_RX/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.551     4.732    UART_RX/rdReg0
    SLICE_X0Y67          FDRE                                         r  UART_RX/rdReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_RX/rdReg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.732ns  (logic 1.102ns (23.292%)  route 3.630ns (76.708%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E18                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  reset_IBUF_inst/O
                         net (fo=12, routed)          3.078     4.056    UART_RX/SR[0]
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.124     4.180 r  UART_RX/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.551     4.732    UART_RX/rdReg0
    SLICE_X0Y67          FDRE                                         r  UART_RX/rdReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX/rdSReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX/rdReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.539%)  route 0.125ns (49.461%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  UART_RX/rdSReg_reg[4]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART_RX/rdSReg_reg[4]/Q
                         net (fo=2, routed)           0.125     0.253    UART_RX/p_3_in13_in
    SLICE_X0Y67          FDRE                                         r  UART_RX/rdReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX/rdSReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX/rdSReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.849%)  route 0.116ns (45.151%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  UART_RX/rdSReg_reg[3]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_RX/rdSReg_reg[3]/Q
                         net (fo=2, routed)           0.116     0.257    UART_RX/p_4_in10_in
    SLICE_X1Y67          FDRE                                         r  UART_RX/rdSReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX/rdSReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX/rdReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.475%)  route 0.131ns (50.525%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  UART_RX/rdSReg_reg[6]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART_RX/rdSReg_reg[6]/Q
                         net (fo=2, routed)           0.131     0.259    UART_RX/p_1_in9_in
    SLICE_X0Y67          FDRE                                         r  UART_RX/rdReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX/rdSReg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX/rdReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.576%)  route 0.136ns (51.424%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  UART_RX/rdSReg_reg[5]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART_RX/rdSReg_reg[5]/Q
                         net (fo=2, routed)           0.136     0.264    UART_RX/p_2_in8_in
    SLICE_X0Y67          FDRE                                         r  UART_RX/rdReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX/FSM_onehot_strCur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX/dataCtr_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.084%)  route 0.144ns (52.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  UART_RX/FSM_onehot_strCur_reg[5]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART_RX/FSM_onehot_strCur_reg[5]/Q
                         net (fo=14, routed)          0.144     0.272    UART_RX/dataIncr
    SLICE_X0Y68          FDRE                                         r  UART_RX/dataCtr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX/FSM_onehot_strCur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX/dataCtr_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.084%)  route 0.144ns (52.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  UART_RX/FSM_onehot_strCur_reg[5]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART_RX/FSM_onehot_strCur_reg[5]/Q
                         net (fo=14, routed)          0.144     0.272    UART_RX/dataIncr
    SLICE_X0Y68          FDRE                                         r  UART_RX/dataCtr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX/FSM_onehot_strCur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX/dataCtr_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.084%)  route 0.144ns (52.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  UART_RX/FSM_onehot_strCur_reg[5]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART_RX/FSM_onehot_strCur_reg[5]/Q
                         net (fo=14, routed)          0.144     0.272    UART_RX/dataIncr
    SLICE_X0Y68          FDRE                                         r  UART_RX/dataCtr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX/FSM_onehot_strCur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX/dataCtr_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.084%)  route 0.144ns (52.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  UART_RX/FSM_onehot_strCur_reg[5]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART_RX/FSM_onehot_strCur_reg[5]/Q
                         net (fo=14, routed)          0.144     0.272    UART_RX/dataIncr
    SLICE_X0Y68          FDRE                                         r  UART_RX/dataCtr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX/rdSReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX/rdReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.668%)  route 0.132ns (48.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  UART_RX/rdSReg_reg[3]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_RX/rdSReg_reg[3]/Q
                         net (fo=2, routed)           0.132     0.273    UART_RX/p_4_in10_in
    SLICE_X0Y67          FDRE                                         r  UART_RX/rdReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX/FSM_onehot_strCur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX/FSM_onehot_strCur_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  UART_RX/FSM_onehot_strCur_reg[3]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART_RX/FSM_onehot_strCur_reg[3]/Q
                         net (fo=2, routed)           0.069     0.197    UART_RX/CE
    SLICE_X1Y69          LUT3 (Prop_lut3_I2_O)        0.099     0.296 r  UART_RX/FSM_onehot_strCur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.296    UART_RX/FSM_onehot_strCur[0]_i_1_n_0
    SLICE_X1Y69          FDSE                                         r  UART_RX/FSM_onehot_strCur_reg[0]/D
  -------------------------------------------------------------------    -------------------





