// Seed: 1857994230
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always_ff @(posedge id_3) begin : LABEL_0
    assume #1  (-1 + -1);
    else $signed(59);
    ;
  end
  logic id_4;
  wire [1 : 1] id_5;
endmodule
module module_1 ();
  parameter id_1 = 1'h0;
  always @(negedge id_1 or posedge 1 == id_1) begin : LABEL_0
    wait (-1);
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
