## Generated by dsanner using Cronus - Date:  20200420 Time: 63633

target = p9n.phb:k0:n0:s0:p00:c2
ATTR_PROC_PHB_TCE_TAG_ENABLE    u64    0xffffffff00000000
ATTR_PROC_PHB_SYSTEM_CONFIGURATION    u64    0x4210000040000000
ATTR_PROC_PHB_DLP_LANEEQ_CONTROL_0    u64    0x5454545454545454
ATTR_PROC_PHB_DLP_LANEEQ_CONTROL_1    u64    0x5454545454545454
ATTR_PROC_PHB_DLP_LANEEQ_CONTROL_2    u64    0x5454545454545454
ATTR_PROC_PHB_DLP_LANEEQ_CONTROL_3    u64    0x5454545454545454
ATTR_PROC_PHB_DLP_LANEEQ_CONTROL2_0    u64    0x7777777777777777
ATTR_PROC_PHB_DLP_LANEEQ_CONTROL2_1    u64    0x7777777777777777
ATTR_PROC_PHB_DLP_LANEEQ_CONTROL2_2    u64    0x7777777777777777
ATTR_PROC_PHB_DLP_LANEEQ_CONTROL2_3    u64    0x7777777777777777
ATTR_PROC_PHB_CFG_LINK_CTRL_STATUS_2    u64    0x0400fe070400fe07
ATTR_PROC_PHB_CONTROL    u64    0x0000100000000000
ATTR_PROC_PHB_INTERUPT_NOTIFY_BASE_ADDR    u64    0x0000000000000000
ATTR_PROC_PHB_INTERUPT_NOTIFY_BASE_INDEX    u64    0x0000000000000000
ATTR_PROC_PHB_RTT_BASE_ADDR    u64    0x8000000001c00000
ATTR_PROC_PHB_PELTV_BASE_ADDR    u64    0x800000001e000000
ATTR_PROC_PHB_M32_STARTING_ADDR    u64    0x0000000080000000
ATTR_PROC_PHB_PEST_BASE_ADDR    u64    0x800000001f000000
ATTR_PROC_PHB_CRW_BASE_ADDR    u64    0x0000000000000000
ATTR_PROC_PHB_ASN_COMPARE_MASK    u64    0x0000000000000000
ATTR_PROC_PHB_CAPI_COMPARE_MASK    u64    0x0000000000000000
ATTR_PROC_PHB_PCIE_OUT_REQ_UPPER_ADDR    u64    0x0000000000000000
ATTR_PROC_PHB_CONFIGURATION    u64    0x0002000000000000
ATTR_PROC_PHB_IODA_ADDR_CONFIG[0] u64[20] 0x0002000000000000
ATTR_PROC_PHB_IODA_ADDR_CONFIG[1] u64[20] 0x0009000000000000
ATTR_PROC_PHB_IODA_ADDR_CONFIG[2] u64[20] 0x000a000000000000
ATTR_PROC_PHB_IODA_ADDR_CONFIG[3] u64[20] 0x000a000000000004
ATTR_PROC_PHB_IODA_ADDR_CONFIG[4] u64[20] 0x0006000000000000
ATTR_PROC_PHB_IODA_ADDR_CONFIG[5] u64[20] 0x0006000000000001
ATTR_PROC_PHB_IODA_ADDR_CONFIG[6] u64[20] 0x000a000000000008
ATTR_PROC_PHB_IODA_ADDR_CONFIG[7] u64[20] 0x000a00000000000c
ATTR_PROC_PHB_IODA_ADDR_CONFIG[8] u64[20] 0x000b000000000000
ATTR_PROC_PHB_IODA_ADDR_CONFIG[9] u64[20] 0x000b000000000004
ATTR_PROC_PHB_IODA_ADDR_CONFIG[10] u64[20] 0x000b000000000008
ATTR_PROC_PHB_IODA_ADDR_CONFIG[11] u64[20] 0x000b00000000000c
ATTR_PROC_PHB_IODA_ADDR_CONFIG[12] u64[20] 0x0010000000000000
ATTR_PROC_PHB_IODA_ADDR_CONFIG[13] u64[20] 0x0010000000000001
ATTR_PROC_PHB_IODA_ADDR_CONFIG[14] u64[20] 0x0010000000000002
ATTR_PROC_PHB_IODA_ADDR_CONFIG[15] u64[20] 0x0010000000000003
ATTR_PROC_PHB_IODA_ADDR_CONFIG[16] u64[20] 0x0011000000000000
ATTR_PROC_PHB_IODA_ADDR_CONFIG[17] u64[20] 0x0011000000000001
ATTR_PROC_PHB_IODA_ADDR_CONFIG[18] u64[20] 0x0011000000000002
ATTR_PROC_PHB_IODA_ADDR_CONFIG[19] u64[20] 0x0011000000000003
ATTR_PROC_PHB_IODA_DATA_CONFIG[0] u64[20] 0x0000000000000000
ATTR_PROC_PHB_IODA_DATA_CONFIG[1] u64[20] 0x00000001e0000b13
ATTR_PROC_PHB_IODA_DATA_CONFIG[2] u64[20] 0x8000000000000300
ATTR_PROC_PHB_IODA_DATA_CONFIG[3] u64[20] 0x8000000040001300
ATTR_PROC_PHB_IODA_DATA_CONFIG[4] u64[20] 0x0000000000000000
ATTR_PROC_PHB_IODA_DATA_CONFIG[5] u64[20] 0x0000000000000000
ATTR_PROC_PHB_IODA_DATA_CONFIG[6] u64[20] 0x8000000080002300
ATTR_PROC_PHB_IODA_DATA_CONFIG[7] u64[20] 0x80000000c0003300
ATTR_PROC_PHB_IODA_DATA_CONFIG[8] u64[20] 0x0000000000000003
ATTR_PROC_PHB_IODA_DATA_CONFIG[9] u64[20] 0x0000000040001003
ATTR_PROC_PHB_IODA_DATA_CONFIG[10] u64[20] 0x0000000080002003
ATTR_PROC_PHB_IODA_DATA_CONFIG[11] u64[20] 0x00000000c0003003
ATTR_PROC_PHB_IODA_DATA_CONFIG[12] u64[20] 0xe00600c100000000
ATTR_PROC_PHB_IODA_DATA_CONFIG[13] u64[20] 0x80ffffff80000000
ATTR_PROC_PHB_IODA_DATA_CONFIG[14] u64[20] 0xa006004000000000
ATTR_PROC_PHB_IODA_DATA_CONFIG[15] u64[20] 0x80ffffe000000000
ATTR_PROC_PHB_IODA_DATA_CONFIG[16] u64[20] 0x0000000000000000
ATTR_PROC_PHB_IODA_DATA_CONFIG[17] u64[20] 0x0000000000000000
ATTR_PROC_PHB_IODA_DATA_CONFIG[18] u64[20] 0x0000000100000000
ATTR_PROC_PHB_IODA_DATA_CONFIG[19] u64[20] 0x0000000100000000
ATTR_PROC_PHB_CFG_PRIM_SEC_SUB    u64    0x0001020000010200
ATTR_PROC_PHB_CFG_DEVICE_CTRL_STATUS    u64    0x40000f0040000f00
ATTR_PROC_PHB_CFG_DEVICE_CTRL_STATUS2    u64    0x0500000005000000
ATTR_PROC_PHB_CFG_AER_UE_MASK    u64    0x00d0000000d00000
ATTR_PROC_PHB_CFG_AER_CAP_CTRL    u64    0x4001000040010000
ATTR_PROC_PHB_ERR_PBL_INF_ENABLE    u64    0x000000004d1780f8
ATTR_PROC_PHB_ERR_PBL_ECRC_ENABLE    u64    0x0000000000000000
ATTR_PROC_PHB_ERR_PBL_FAT_ENABLE    u64    0xffffffffb2e87f07
ATTR_PROC_PHB_ERR_REGB_INF_ENABLE    u64    0x2130006efca8bc00
ATTR_PROC_PHB_ERR_REGB_ECRC_ENABLE    u64    0x0000000000000000
ATTR_PROC_PHB_ERR_REGB_FAT_ENABLE    u64    0xde8fff91035743ff
ATTR_PROC_PHB_TXE_ERR_LEM_REPORT_ENABLE    u64    0xffffffffffffffff
ATTR_PROC_PHB_TXE_ERR_EEH_FREEZE_ENABLE    u64    0x0000400a00000000
ATTR_PROC_PHB_TXE_ERR_AIB_FENCE_ENABLE    u64    0xdff7fd01f7ddfff0
ATTR_PROC_PHB_RXE_ARB_ERR_LEM_REPORT_ENABLE    u64    0xffffffffffffffff
ATTR_PROC_PHB_RXE_ARB_ERR_EEH_FREEZE_ENABLE    u64    0xc00008b801000060
ATTR_PROC_PHB_RXE_ARB_ERR_AIB_FENCE_ENABLE    u64    0x3bffd703fe7fbf8f
ATTR_PROC_PHB_RXE_MRG_ERR_LEM_REPORT_ENABLE    u64    0xffffffffffffffff
ATTR_PROC_PHB_RXE_MRG_ERR_EEH_FREEZE_ENABLE    u64    0x0000600000000000
ATTR_PROC_PHB_RXE_MRG_ERR_AIB_FENCE_ENABLE    u64    0xffff9effff7fff57
ATTR_PROC_PHB_RXE_TCE_ERR_LEM_REPORT_ENABLE    u64    0xffffffffffffffff
ATTR_PROC_PHB_RXE_TCE_ERR_EEH_FREEZE_ENABLE    u64    0x60000000c0000000
ATTR_PROC_PHB_RXE_TCE_ERR_AIB_FENCE_ENABLE    u64    0x9faeffaf3fffffff
ATTR_PROC_PHB_ERR_LEM_REPORT_ENABLE    u64    0xffffffffffffffff
ATTR_PROC_PHB_ERR_EEH_FREEZE_ENABLE    u64    0x0000004000000000
ATTR_PROC_PHB_ERR_AIB_FENCE_ENABLE    u64    0x35777033ff000000
ATTR_PROC_PHB_PBL_NBW_COMPARE_MASK    u64    0x0000000000000000
ATTR_PROC_PHB_CFG_COMMAND_STATUS    u64    0x0600000006000000
ATTR_PROC_PHB_ERR_SYSTEM_INT_ENABLE    u64    0xca8880cc00000000
ATTR_PROC_PHB_TXE_ERR_SYSTEM_INT_ENABLE    u64    0x200840fe08200000
ATTR_PROC_PHB_RXE_ARB_ERR_SYSTEM_INT_ENABLE    u64    0xc40028fc01804070
ATTR_PROC_PHB_RXE_MRG_ERR_SYSTEM_INT_ENABLE    u64    0x00006100008000a8
ATTR_PROC_PHB_RXE_TCE_ERR_SYSTEM_INT_ENABLE    u64    0x60510050c0000000
ATTR_PROC_PHB_LEM_ACTION0    u64    0xffffffffffffffff
ATTR_PROC_PHB_LEM_ACTION1    u64    0xffffffffffffffff
ATTR_PROC_PHB_PCIE_MISC_STRAP    u64    0x0000060000000000
ATTR_PROC_PHB_PCIE_DLP_CONTROL    u64    0x300080fa0000f000
ATTR_PROC_PHB_LEM_ERROR_MASK    u64    0x0000000000000000
ATTR_PROC_PHB_SPECULATION_CONTROL    u64    0xf000000000000000
ATTR_PROC_PHB_TIMEOUT_CONTROL1    u64    0x0016160000200000
ATTR_PROC_PHB_TIMEOUT_CONTROL2    u64    0x0000181700000000
ATTR_PROC_PHB_PBL_TIMEOUT_CONTROL    u64    0x2014000000000000

target = k0
ATTR_SECURE_SETTINGS    u8    0x10
ATTR_SYSTEM_IPL_PHASE    u8    0x01
ATTR_FABRIC_ADDR_EXTENSION_GROUP_ID    u8    0x00
ATTR_FABRIC_ADDR_EXTENSION_CHIP_ID    u8    0x00
ATTR_MAX_INTERLEAVE_GROUP_SIZE    u64    0x0000000000001000
ATTR_SMF_ENABLED    u8    0x00
ATTR_PROC_FABRIC_CORE_FLOOR_RATIO    u8    0x04
ATTR_PROC_FABRIC_CORE_CEILING_RATIO    u8    0x02
ATTR_PROC_FABRIC_ASYNC_SAFE_MODE    u8    0x00
ATTR_PROC_EPS_GB_PERCENTAGE    s8    0x14
ATTR_PROC_EPS_READ_CYCLES_T0    u32    0x0000000c
ATTR_PROC_EPS_READ_CYCLES_T1    u32    0x0000000c
ATTR_PROC_EPS_READ_CYCLES_T2    u32    0x0000005f
ATTR_PROC_EPS_WRITE_CYCLES_T1    u32    0x00000000
ATTR_PROC_EPS_WRITE_CYCLES_T2    u32    0x0000001a
ATTR_CRONUS_OCMB_SCOM_MODE    u8    0x01

target = p9n:k0:n0:s0:p00
ATTR_FILTER_PLL_BUCKET    u8    0x00
ATTR_MASTER_CORE    u8    0x06
ATTR_MASTER_EX    u8    0x03
ATTR_MC_SYNC_MODE    u8    0x00
ATTR_MSS_MEM_MC_IN_GROUP[0] u8[8] 0xff
ATTR_MSS_MEM_MC_IN_GROUP[1] u8[8] 0x00
ATTR_MSS_MEM_MC_IN_GROUP[2] u8[8] 0x00
ATTR_MSS_MEM_MC_IN_GROUP[3] u8[8] 0x00
ATTR_MSS_MEM_MC_IN_GROUP[4] u8[8] 0x00
ATTR_MSS_MEM_MC_IN_GROUP[5] u8[8] 0x00
ATTR_MSS_MEM_MC_IN_GROUP[6] u8[8] 0x00
ATTR_MSS_MEM_MC_IN_GROUP[7] u8[8] 0x00
ATTR_PROC_MEM_BASES[0] u64[8] 0x0000000000000000
ATTR_PROC_MEM_BASES[1] u64[8] 0x0000000000000000
ATTR_PROC_MEM_BASES[2] u64[8] 0x0000000000000000
ATTR_PROC_MEM_BASES[3] u64[8] 0x0000000000000000
ATTR_PROC_MEM_BASES[4] u64[8] 0x0000000000000000
ATTR_PROC_MEM_BASES[5] u64[8] 0x0000000000000000
ATTR_PROC_MEM_BASES[6] u64[8] 0x0000000000000000
ATTR_PROC_MEM_BASES[7] u64[8] 0x0000000000000000
ATTR_PROC_MEM_BASES_ACK[0] u64[8] 0x0000000000000000
ATTR_PROC_MEM_BASES_ACK[1] u64[8] 0x0000000000000000
ATTR_PROC_MEM_BASES_ACK[2] u64[8] 0x0000000000000000
ATTR_PROC_MEM_BASES_ACK[3] u64[8] 0x0000000000000000
ATTR_PROC_MEM_BASES_ACK[4] u64[8] 0x0000000000000000
ATTR_PROC_MEM_BASES_ACK[5] u64[8] 0x0000000000000000
ATTR_PROC_MEM_BASES_ACK[6] u64[8] 0x0000000000000000
ATTR_PROC_MEM_BASES_ACK[7] u64[8] 0x0000000000000000
ATTR_PROC_MEM_SIZES[0] u64[8] 0x0000002000000000
ATTR_PROC_MEM_SIZES[1] u64[8] 0x0000000000000000
ATTR_PROC_MEM_SIZES[2] u64[8] 0x0000000000000000
ATTR_PROC_MEM_SIZES[3] u64[8] 0x0000000000000000
ATTR_PROC_MEM_SIZES[4] u64[8] 0x0000000000000000
ATTR_PROC_MEM_SIZES[5] u64[8] 0x0000000000000000
ATTR_PROC_MEM_SIZES[6] u64[8] 0x0000000000000000
ATTR_PROC_MEM_SIZES[7] u64[8] 0x0000000000000000
ATTR_PROC_MEM_SIZES_ACK[0] u64[8] 0x0000002000000000
ATTR_PROC_MEM_SIZES_ACK[1] u64[8] 0x0000000000000000
ATTR_PROC_MEM_SIZES_ACK[2] u64[8] 0x0000000000000000
ATTR_PROC_MEM_SIZES_ACK[3] u64[8] 0x0000000000000000
ATTR_PROC_MEM_SIZES_ACK[4] u64[8] 0x0000000000000000
ATTR_PROC_MEM_SIZES_ACK[5] u64[8] 0x0000000000000000
ATTR_PROC_MEM_SIZES_ACK[6] u64[8] 0x0000000000000000
ATTR_PROC_MEM_SIZES_ACK[7] u64[8] 0x0000000000000000
ATTR_MSS_MCS_GROUP_32[0][0] u32[16][21] 0x00000010
ATTR_MSS_MCS_GROUP_32[0][1] u32[16][21] 0x00000008
ATTR_MSS_MCS_GROUP_32[0][2] u32[16][21] 0x00000080
ATTR_MSS_MCS_GROUP_32[0][3] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[0][4] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[0][5] u32[16][21] 0x00000004
ATTR_MSS_MCS_GROUP_32[0][6] u32[16][21] 0x00000002
ATTR_MSS_MCS_GROUP_32[0][7] u32[16][21] 0x00000006
ATTR_MSS_MCS_GROUP_32[0][8] u32[16][21] 0x00000001
ATTR_MSS_MCS_GROUP_32[0][9] u32[16][21] 0x00000005
ATTR_MSS_MCS_GROUP_32[0][10] u32[16][21] 0x00000003
ATTR_MSS_MCS_GROUP_32[0][11] u32[16][21] 0x00000007
ATTR_MSS_MCS_GROUP_32[0][12] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[0][13] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[0][14] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[0][15] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[0][16] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[0][17] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[0][18] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[0][19] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[0][20] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][0] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][1] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][2] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][3] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][4] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][5] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][6] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][7] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][8] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][9] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][10] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][11] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][12] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][13] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][14] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][15] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][16] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][17] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][18] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][19] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[1][20] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][0] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][1] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][2] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][3] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][4] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][5] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][6] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][7] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][8] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][9] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][10] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][11] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][12] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][13] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][14] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][15] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][16] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][17] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][18] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][19] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[2][20] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][0] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][1] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][2] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][3] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][4] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][5] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][6] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][7] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][8] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][9] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][10] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][11] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][12] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][13] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][14] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][15] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][16] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][17] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][18] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][19] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[3][20] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][0] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][1] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][2] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][3] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][4] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][5] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][6] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][7] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][8] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][9] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][10] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][11] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][12] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][13] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][14] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][15] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][16] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][17] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][18] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][19] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[4][20] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][0] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][1] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][2] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][3] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][4] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][5] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][6] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][7] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][8] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][9] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][10] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][11] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][12] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][13] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][14] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][15] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][16] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][17] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][18] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][19] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[5][20] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][0] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][1] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][2] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][3] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][4] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][5] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][6] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][7] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][8] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][9] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][10] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][11] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][12] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][13] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][14] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][15] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][16] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][17] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][18] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][19] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[6][20] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][0] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][1] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][2] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][3] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][4] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][5] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][6] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][7] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][8] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][9] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][10] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][11] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][12] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][13] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][14] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][15] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][16] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][17] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][18] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][19] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[7][20] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][0] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][1] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][2] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][3] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][4] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][5] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][6] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][7] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][8] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][9] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][10] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][11] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][12] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][13] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][14] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][15] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][16] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][17] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][18] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][19] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[8][20] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][0] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][1] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][2] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][3] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][4] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][5] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][6] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][7] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][8] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][9] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][10] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][11] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][12] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][13] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][14] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][15] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][16] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][17] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][18] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][19] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[9][20] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][0] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][1] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][2] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][3] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][4] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][5] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][6] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][7] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][8] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][9] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][10] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][11] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][12] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][13] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][14] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][15] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][16] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][17] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][18] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][19] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[10][20] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][0] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][1] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][2] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][3] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][4] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][5] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][6] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][7] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][8] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][9] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][10] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][11] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][12] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][13] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][14] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][15] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][16] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][17] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][18] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][19] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[11][20] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][0] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][1] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][2] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][3] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][4] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][5] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][6] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][7] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][8] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][9] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][10] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][11] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][12] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][13] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][14] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][15] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][16] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][17] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][18] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][19] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[12][20] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][0] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][1] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][2] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][3] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][4] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][5] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][6] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][7] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][8] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][9] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][10] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][11] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][12] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][13] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][14] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][15] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][16] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][17] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][18] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][19] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[13][20] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][0] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][1] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][2] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][3] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][4] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][5] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][6] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][7] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][8] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][9] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][10] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][11] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][12] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][13] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][14] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][15] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][16] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][17] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][18] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][19] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[14][20] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][0] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][1] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][2] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][3] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][4] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][5] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][6] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][7] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][8] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][9] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][10] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][11] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][12] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][13] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][14] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][15] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][16] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][17] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][18] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][19] u32[16][21] 0x00000000
ATTR_MSS_MCS_GROUP_32[15][20] u32[16][21] 0x00000000
ATTR_PROC_NHTM_BAR_BASE_ADDR    u64    0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[0] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[1] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[2] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[3] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[4] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[5] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[6] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[7] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[8] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[9] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[10] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[11] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[12] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[13] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[14] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[15] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[16] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[17] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[18] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[19] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[20] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[21] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[22] u64[24] 0x0000000000000000
ATTR_PROC_CHTM_BAR_BASE_ADDR[23] u64[24] 0x0000000000000000
ATTR_PROC_OCC_SANDBOX_BASE_ADDR    u64    0x0000000000000000
ATTR_PROC_SMF_BAR_BASE_ADDR    u64    0x0000000000000000
ATTR_HTM_QUEUES[0] u8[8] 0x00
ATTR_HTM_QUEUES[1] u8[8] 0x00
ATTR_HTM_QUEUES[2] u8[8] 0x00
ATTR_HTM_QUEUES[3] u8[8] 0x00
ATTR_HTM_QUEUES[4] u8[8] 0x00
ATTR_HTM_QUEUES[5] u8[8] 0x00
ATTR_HTM_QUEUES[6] u8[8] 0x00
ATTR_HTM_QUEUES[7] u8[8] 0x00
ATTR_ECID[0] u64[2] 0x018518010229070e
ATTR_ECID[1] u64[2] 0x772c000000f30468
ATTR_PROC_FABRIC_X_ATTACHED_CHIP_CNFG[0] u8[7] 0x00
ATTR_PROC_FABRIC_X_ATTACHED_CHIP_CNFG[1] u8[7] 0x01
ATTR_PROC_FABRIC_X_ATTACHED_CHIP_CNFG[2] u8[7] 0x00
ATTR_PROC_FABRIC_X_ATTACHED_CHIP_CNFG[3] u8[7] 0x00
ATTR_PROC_FABRIC_X_ATTACHED_CHIP_CNFG[4] u8[7] 0x00
ATTR_PROC_FABRIC_X_ATTACHED_CHIP_CNFG[5] u8[7] 0x00
ATTR_PROC_FABRIC_X_ATTACHED_CHIP_CNFG[6] u8[7] 0x00
ATTR_PROC_FABRIC_X_LINKS_CNFG    u8    0x01
ATTR_PROC_FABRIC_X_ATTACHED_LINK_ID[0] u8[7] 0x00
ATTR_PROC_FABRIC_X_ATTACHED_LINK_ID[1] u8[7] 0x01
ATTR_PROC_FABRIC_X_ATTACHED_LINK_ID[2] u8[7] 0x00
ATTR_PROC_FABRIC_X_ATTACHED_LINK_ID[3] u8[7] 0x00
ATTR_PROC_FABRIC_X_ATTACHED_LINK_ID[4] u8[7] 0x00
ATTR_PROC_FABRIC_X_ATTACHED_LINK_ID[5] u8[7] 0x00
ATTR_PROC_FABRIC_X_ATTACHED_LINK_ID[6] u8[7] 0x00
ATTR_PROC_FABRIC_X_ATTACHED_CHIP_ID[0] u8[7] 0x00
ATTR_PROC_FABRIC_X_ATTACHED_CHIP_ID[1] u8[7] 0x01
ATTR_PROC_FABRIC_X_ATTACHED_CHIP_ID[2] u8[7] 0x00
ATTR_PROC_FABRIC_X_ATTACHED_CHIP_ID[3] u8[7] 0x00
ATTR_PROC_FABRIC_X_ATTACHED_CHIP_ID[4] u8[7] 0x00
ATTR_PROC_FABRIC_X_ATTACHED_CHIP_ID[5] u8[7] 0x00
ATTR_PROC_FABRIC_X_ATTACHED_CHIP_ID[6] u8[7] 0x00
ATTR_PROC_FABRIC_A_ATTACHED_CHIP_CNFG[0] u8[4] 0x00
ATTR_PROC_FABRIC_A_ATTACHED_CHIP_CNFG[1] u8[4] 0x00
ATTR_PROC_FABRIC_A_ATTACHED_CHIP_CNFG[2] u8[4] 0x00
ATTR_PROC_FABRIC_A_ATTACHED_CHIP_CNFG[3] u8[4] 0x00
ATTR_PROC_FABRIC_A_LINKS_CNFG    u8    0x00
ATTR_PROC_FABRIC_A_ATTACHED_LINK_ID[0] u8[4] 0x00
ATTR_PROC_FABRIC_A_ATTACHED_LINK_ID[1] u8[4] 0x00
ATTR_PROC_FABRIC_A_ATTACHED_LINK_ID[2] u8[4] 0x00
ATTR_PROC_FABRIC_A_ATTACHED_LINK_ID[3] u8[4] 0x00
ATTR_PROC_FABRIC_A_ATTACHED_CHIP_ID[0] u8[4] 0x00
ATTR_PROC_FABRIC_A_ATTACHED_CHIP_ID[1] u8[4] 0x00
ATTR_PROC_FABRIC_A_ATTACHED_CHIP_ID[2] u8[4] 0x00
ATTR_PROC_FABRIC_A_ATTACHED_CHIP_ID[3] u8[4] 0x00
ATTR_PROC_FABRIC_X_LINK_DELAY[0] u32[7] 0xffffffff
ATTR_PROC_FABRIC_X_LINK_DELAY[1] u32[7] 0x00001ffe
ATTR_PROC_FABRIC_X_LINK_DELAY[2] u32[7] 0xffffffff
ATTR_PROC_FABRIC_X_LINK_DELAY[3] u32[7] 0xffffffff
ATTR_PROC_FABRIC_X_LINK_DELAY[4] u32[7] 0xffffffff
ATTR_PROC_FABRIC_X_LINK_DELAY[5] u32[7] 0xffffffff
ATTR_PROC_FABRIC_X_LINK_DELAY[6] u32[7] 0xffffffff
ATTR_PROC_FABRIC_X_ADDR_DIS[0] u8[7] 0x00
ATTR_PROC_FABRIC_X_ADDR_DIS[1] u8[7] 0x00
ATTR_PROC_FABRIC_X_ADDR_DIS[2] u8[7] 0x00
ATTR_PROC_FABRIC_X_ADDR_DIS[3] u8[7] 0x00
ATTR_PROC_FABRIC_X_ADDR_DIS[4] u8[7] 0x00
ATTR_PROC_FABRIC_X_ADDR_DIS[5] u8[7] 0x00
ATTR_PROC_FABRIC_X_ADDR_DIS[6] u8[7] 0x00
ATTR_PROC_FABRIC_X_AGGREGATE    u8    0x00
ATTR_PROC_FABRIC_A_LINK_DELAY[0] u32[4] 0xffffffff
ATTR_PROC_FABRIC_A_LINK_DELAY[1] u32[4] 0xffffffff
ATTR_PROC_FABRIC_A_LINK_DELAY[2] u32[4] 0xffffffff
ATTR_PROC_FABRIC_A_LINK_DELAY[3] u32[4] 0xffffffff
ATTR_PROC_FABRIC_A_ADDR_DIS[0] u8[4] 0x00
ATTR_PROC_FABRIC_A_ADDR_DIS[1] u8[4] 0x00
ATTR_PROC_FABRIC_A_ADDR_DIS[2] u8[4] 0x00
ATTR_PROC_FABRIC_A_ADDR_DIS[3] u8[4] 0x00
ATTR_PROC_FABRIC_A_AGGREGATE    u8    0x00
ATTR_PROC_FABRIC_OPTICS_CONFIG_MODE[0] u8[4] 0x02
ATTR_PROC_FABRIC_OPTICS_CONFIG_MODE[1] u8[4] 0x00
ATTR_PROC_FABRIC_OPTICS_CONFIG_MODE[2] u8[4] 0x00
ATTR_PROC_FABRIC_OPTICS_CONFIG_MODE[3] u8[4] 0x02
ATTR_PROC_FABRIC_SYSTEM_MASTER_CHIP    u8    0x01
ATTR_PROC_FABRIC_GROUP_MASTER_CHIP    u8    0x00
ATTR_PROC_NPU_REGION_ENABLED    u8    0x01
ATTR_MSS_MEM_IPL_COMPLETE    u8    0x01
ATTR_PROC_DPLL_DIVIDER    u32    0x00000008
ATTR_PSTATES_ENABLED    u8    0x00
ATTR_RESCLK_ENABLED    u8    0x00
ATTR_VDM_ENABLED    u8    0x00
ATTR_IVRM_ENABLED    u8    0x00
ATTR_WOF_ENABLED    u8    0x00
ATTR_WOV_UNDERV_ENABLED    u8    0x00
ATTR_WOV_OVERV_ENABLED    u8    0x00
ATTR_STOPGPE_BOOT_COPIER_IVPR_OFFSET    u32    0x80100200
ATTR_PSTATEGPE_BOOT_COPIER_IVPR_OFFSET    u32    0x80300400

target = p9n.mcbist:k0:n0:s0:p00:c0
ATTR_MSS_VOLT_VDDR    u32    0x000004b0
ATTR_MSS_VOLT_VPP    u32    0x000009c4
ATTR_MSS_FREQ    u64    0x0000000000000a6a

target = p9n.mcbist:k0:n0:s0:p00:c1
ATTR_MSS_VOLT_VDDR    u32    0x000004b0
ATTR_MSS_VOLT_VPP    u32    0x000009c4
ATTR_MSS_FREQ    u64    0x0000000000000a6a

target = p9n.mcs:k0:n0:s0:p00:c0
ATTR_EFF_DIMM_TYPE[0][0] u8[2][2] 0x01
ATTR_EFF_DIMM_TYPE[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_TYPE[1][0] u8[2][2] 0x01
ATTR_EFF_DIMM_TYPE[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_GEN[0][0] u8[2][2] 0x02
ATTR_EFF_DRAM_GEN[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_GEN[1][0] u8[2][2] 0x02
ATTR_EFF_DRAM_GEN[1][1] u8[2][2] 0x00
ATTR_EFF_HYBRID[0][0] u8[2][2] 0x00
ATTR_EFF_HYBRID[0][1] u8[2][2] 0x00
ATTR_EFF_HYBRID[1][0] u8[2][2] 0x00
ATTR_EFF_HYBRID[1][1] u8[2][2] 0x00
ATTR_EFF_HYBRID_MEMORY_TYPE[0][0] u8[2][2] 0x00
ATTR_EFF_HYBRID_MEMORY_TYPE[0][1] u8[2][2] 0x00
ATTR_EFF_HYBRID_MEMORY_TYPE[1][0] u8[2][2] 0x00
ATTR_EFF_HYBRID_MEMORY_TYPE[1][1] u8[2][2] 0x00
ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM[0][0] u8[2][2] 0x01
ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM[0][1] u8[2][2] 0x00
ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM[1][0] u8[2][2] 0x01
ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_RANKS_CONFIGED[0][0] u8[2][2] 0x80
ATTR_EFF_DIMM_RANKS_CONFIGED[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_RANKS_CONFIGED[1][0] u8[2][2] 0x80
ATTR_EFF_DIMM_RANKS_CONFIGED[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_CL[0] u8[2] 0x13
ATTR_EFF_DRAM_CL[1] u8[2] 0x13
ATTR_MSS_VPD_MT_0_VERSION_LAYOUT    u8    0x00
ATTR_MSS_VPD_MT_1_VERSION_DATA    u8    0x02
ATTR_MSS_VPD_MT_2_SIGNATURE_HASH    u32    0xa895b17f
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CA[0][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CA[0][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CA[1][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CA[1][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CKE[0][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CKE[0][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CKE[1][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CKE[1][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CS[0][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CS[0][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CS[1][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CS[1][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_ODT[0][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_ODT[0][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_ODT[1][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_ODT[1][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][0][0] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][0][1] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][0][2] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][0][3] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][1][0] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][1][1] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][1][2] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][1][3] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][0][0] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][0][1] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][0][2] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][0][3] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][1][0] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][1][1] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][1][2] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][1][3] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][0][0] u8[2][2][4] 0x50
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][0][0] u8[2][2][4] 0x50
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_MC_BIAS_TRIM[0] u8[2] 0x03
ATTR_MSS_VPD_MT_MC_BIAS_TRIM[1] u8[2] 0x03
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_RD_UP[0] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_RD_UP[1] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_WR_DOWN[0] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_WR_DOWN[1] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_WR_UP[0] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_WR_UP[1] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_CTLE_CAP[0] u64[2] 0x5555555555000000
ATTR_MSS_VPD_MT_MC_DQ_CTLE_CAP[1] u64[2] 0x5555555555000000
ATTR_MSS_VPD_MT_MC_DQ_CTLE_RES[0] u64[2] 0xb6db6db6db6db6d0
ATTR_MSS_VPD_MT_MC_DQ_CTLE_RES[1] u64[2] 0xb6db6db6db6db6d0
ATTR_MSS_VPD_MT_MC_DRV_IMP_CLK[0] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CLK[1] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CMD_ADDR[0] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CMD_ADDR[1] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CNTL[0] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CNTL[1] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CSCID[0] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CSCID[1] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][0] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][1] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][2] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][3] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][4] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][0] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][1] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][2] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][3] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][4] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][0] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][1] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][2] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][3] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][4] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][0] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][1] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][2] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][3] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][4] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_ODT_RD[0][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][0][0] u8[2][2][4] 0x80
ATTR_MSS_VPD_MT_ODT_WR[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][0][0] u8[2][2][4] 0x80
ATTR_MSS_VPD_MT_ODT_WR[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_PREAMBLE[0] u8[2] 0x00
ATTR_MSS_VPD_MT_PREAMBLE[1] u8[2] 0x00
ATTR_MSS_VPD_MT_VREF_DRAM_WR[0] u8[2] 0x0e
ATTR_MSS_VPD_MT_VREF_DRAM_WR[1] u8[2] 0x0e
ATTR_MSS_VPD_MT_VREF_MC_RD[0] u32[2] 0x00011eb8
ATTR_MSS_VPD_MT_VREF_MC_RD[1] u32[2] 0x00011eb8
ATTR_MSS_VPD_MT_WINDAGE_RD_CTR[0] s16[2] 0x0000
ATTR_MSS_VPD_MT_WINDAGE_RD_CTR[1] s16[2] 0x0000
ATTR_MSS_VPD_CKE_MAP[0][0][0] u8[2][2][4] 0x80
ATTR_MSS_VPD_CKE_MAP[0][0][1] u8[2][2][4] 0x40
ATTR_MSS_VPD_CKE_MAP[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[0][1][0] u8[2][2][4] 0x08
ATTR_MSS_VPD_CKE_MAP[0][1][1] u8[2][2][4] 0x04
ATTR_MSS_VPD_CKE_MAP[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[1][0][0] u8[2][2][4] 0x80
ATTR_MSS_VPD_CKE_MAP[1][0][1] u8[2][2][4] 0x40
ATTR_MSS_VPD_CKE_MAP[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[1][1][0] u8[2][2][4] 0x08
ATTR_MSS_VPD_CKE_MAP[1][1][1] u8[2][2][4] 0x04
ATTR_MSS_VPD_CKE_MAP[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_DQ_MAP[0][0] u8[2][72] 0x08
ATTR_MSS_VPD_DQ_MAP[0][1] u8[2][72] 0x09
ATTR_MSS_VPD_DQ_MAP[0][2] u8[2][72] 0x0a
ATTR_MSS_VPD_DQ_MAP[0][3] u8[2][72] 0x0b
ATTR_MSS_VPD_DQ_MAP[0][4] u8[2][72] 0x0d
ATTR_MSS_VPD_DQ_MAP[0][5] u8[2][72] 0x0c
ATTR_MSS_VPD_DQ_MAP[0][6] u8[2][72] 0x0f
ATTR_MSS_VPD_DQ_MAP[0][7] u8[2][72] 0x0e
ATTR_MSS_VPD_DQ_MAP[0][8] u8[2][72] 0x11
ATTR_MSS_VPD_DQ_MAP[0][9] u8[2][72] 0x10
ATTR_MSS_VPD_DQ_MAP[0][10] u8[2][72] 0x13
ATTR_MSS_VPD_DQ_MAP[0][11] u8[2][72] 0x12
ATTR_MSS_VPD_DQ_MAP[0][12] u8[2][72] 0x15
ATTR_MSS_VPD_DQ_MAP[0][13] u8[2][72] 0x14
ATTR_MSS_VPD_DQ_MAP[0][14] u8[2][72] 0x16
ATTR_MSS_VPD_DQ_MAP[0][15] u8[2][72] 0x17
ATTR_MSS_VPD_DQ_MAP[0][16] u8[2][72] 0x01
ATTR_MSS_VPD_DQ_MAP[0][17] u8[2][72] 0x00
ATTR_MSS_VPD_DQ_MAP[0][18] u8[2][72] 0x03
ATTR_MSS_VPD_DQ_MAP[0][19] u8[2][72] 0x02
ATTR_MSS_VPD_DQ_MAP[0][20] u8[2][72] 0x05
ATTR_MSS_VPD_DQ_MAP[0][21] u8[2][72] 0x04
ATTR_MSS_VPD_DQ_MAP[0][22] u8[2][72] 0x06
ATTR_MSS_VPD_DQ_MAP[0][23] u8[2][72] 0x07
ATTR_MSS_VPD_DQ_MAP[0][24] u8[2][72] 0x19
ATTR_MSS_VPD_DQ_MAP[0][25] u8[2][72] 0x18
ATTR_MSS_VPD_DQ_MAP[0][26] u8[2][72] 0x1a
ATTR_MSS_VPD_DQ_MAP[0][27] u8[2][72] 0x1b
ATTR_MSS_VPD_DQ_MAP[0][28] u8[2][72] 0x1c
ATTR_MSS_VPD_DQ_MAP[0][29] u8[2][72] 0x1d
ATTR_MSS_VPD_DQ_MAP[0][30] u8[2][72] 0x1f
ATTR_MSS_VPD_DQ_MAP[0][31] u8[2][72] 0x1e
ATTR_MSS_VPD_DQ_MAP[0][32] u8[2][72] 0x29
ATTR_MSS_VPD_DQ_MAP[0][33] u8[2][72] 0x28
ATTR_MSS_VPD_DQ_MAP[0][34] u8[2][72] 0x2a
ATTR_MSS_VPD_DQ_MAP[0][35] u8[2][72] 0x2b
ATTR_MSS_VPD_DQ_MAP[0][36] u8[2][72] 0x2d
ATTR_MSS_VPD_DQ_MAP[0][37] u8[2][72] 0x2c
ATTR_MSS_VPD_DQ_MAP[0][38] u8[2][72] 0x2f
ATTR_MSS_VPD_DQ_MAP[0][39] u8[2][72] 0x2e
ATTR_MSS_VPD_DQ_MAP[0][40] u8[2][72] 0x20
ATTR_MSS_VPD_DQ_MAP[0][41] u8[2][72] 0x21
ATTR_MSS_VPD_DQ_MAP[0][42] u8[2][72] 0x22
ATTR_MSS_VPD_DQ_MAP[0][43] u8[2][72] 0x23
ATTR_MSS_VPD_DQ_MAP[0][44] u8[2][72] 0x24
ATTR_MSS_VPD_DQ_MAP[0][45] u8[2][72] 0x25
ATTR_MSS_VPD_DQ_MAP[0][46] u8[2][72] 0x26
ATTR_MSS_VPD_DQ_MAP[0][47] u8[2][72] 0x27
ATTR_MSS_VPD_DQ_MAP[0][48] u8[2][72] 0x30
ATTR_MSS_VPD_DQ_MAP[0][49] u8[2][72] 0x31
ATTR_MSS_VPD_DQ_MAP[0][50] u8[2][72] 0x32
ATTR_MSS_VPD_DQ_MAP[0][51] u8[2][72] 0x33
ATTR_MSS_VPD_DQ_MAP[0][52] u8[2][72] 0x34
ATTR_MSS_VPD_DQ_MAP[0][53] u8[2][72] 0x35
ATTR_MSS_VPD_DQ_MAP[0][54] u8[2][72] 0x36
ATTR_MSS_VPD_DQ_MAP[0][55] u8[2][72] 0x37
ATTR_MSS_VPD_DQ_MAP[0][56] u8[2][72] 0x38
ATTR_MSS_VPD_DQ_MAP[0][57] u8[2][72] 0x39
ATTR_MSS_VPD_DQ_MAP[0][58] u8[2][72] 0x3a
ATTR_MSS_VPD_DQ_MAP[0][59] u8[2][72] 0x3b
ATTR_MSS_VPD_DQ_MAP[0][60] u8[2][72] 0x3c
ATTR_MSS_VPD_DQ_MAP[0][61] u8[2][72] 0x3d
ATTR_MSS_VPD_DQ_MAP[0][62] u8[2][72] 0x3e
ATTR_MSS_VPD_DQ_MAP[0][63] u8[2][72] 0x3f
ATTR_MSS_VPD_DQ_MAP[0][64] u8[2][72] 0x42
ATTR_MSS_VPD_DQ_MAP[0][65] u8[2][72] 0x41
ATTR_MSS_VPD_DQ_MAP[0][66] u8[2][72] 0x43
ATTR_MSS_VPD_DQ_MAP[0][67] u8[2][72] 0x40
ATTR_MSS_VPD_DQ_MAP[0][68] u8[2][72] 0x46
ATTR_MSS_VPD_DQ_MAP[0][69] u8[2][72] 0x47
ATTR_MSS_VPD_DQ_MAP[0][70] u8[2][72] 0x44
ATTR_MSS_VPD_DQ_MAP[0][71] u8[2][72] 0x45
ATTR_MSS_VPD_DQ_MAP[1][0] u8[2][72] 0x13
ATTR_MSS_VPD_DQ_MAP[1][1] u8[2][72] 0x10
ATTR_MSS_VPD_DQ_MAP[1][2] u8[2][72] 0x12
ATTR_MSS_VPD_DQ_MAP[1][3] u8[2][72] 0x11
ATTR_MSS_VPD_DQ_MAP[1][4] u8[2][72] 0x17
ATTR_MSS_VPD_DQ_MAP[1][5] u8[2][72] 0x16
ATTR_MSS_VPD_DQ_MAP[1][6] u8[2][72] 0x14
ATTR_MSS_VPD_DQ_MAP[1][7] u8[2][72] 0x15
ATTR_MSS_VPD_DQ_MAP[1][8] u8[2][72] 0x0a
ATTR_MSS_VPD_DQ_MAP[1][9] u8[2][72] 0x0b
ATTR_MSS_VPD_DQ_MAP[1][10] u8[2][72] 0x08
ATTR_MSS_VPD_DQ_MAP[1][11] u8[2][72] 0x09
ATTR_MSS_VPD_DQ_MAP[1][12] u8[2][72] 0x0e
ATTR_MSS_VPD_DQ_MAP[1][13] u8[2][72] 0x0d
ATTR_MSS_VPD_DQ_MAP[1][14] u8[2][72] 0x0c
ATTR_MSS_VPD_DQ_MAP[1][15] u8[2][72] 0x0f
ATTR_MSS_VPD_DQ_MAP[1][16] u8[2][72] 0x00
ATTR_MSS_VPD_DQ_MAP[1][17] u8[2][72] 0x03
ATTR_MSS_VPD_DQ_MAP[1][18] u8[2][72] 0x02
ATTR_MSS_VPD_DQ_MAP[1][19] u8[2][72] 0x01
ATTR_MSS_VPD_DQ_MAP[1][20] u8[2][72] 0x04
ATTR_MSS_VPD_DQ_MAP[1][21] u8[2][72] 0x06
ATTR_MSS_VPD_DQ_MAP[1][22] u8[2][72] 0x05
ATTR_MSS_VPD_DQ_MAP[1][23] u8[2][72] 0x07
ATTR_MSS_VPD_DQ_MAP[1][24] u8[2][72] 0x18
ATTR_MSS_VPD_DQ_MAP[1][25] u8[2][72] 0x1b
ATTR_MSS_VPD_DQ_MAP[1][26] u8[2][72] 0x1a
ATTR_MSS_VPD_DQ_MAP[1][27] u8[2][72] 0x19
ATTR_MSS_VPD_DQ_MAP[1][28] u8[2][72] 0x1f
ATTR_MSS_VPD_DQ_MAP[1][29] u8[2][72] 0x1d
ATTR_MSS_VPD_DQ_MAP[1][30] u8[2][72] 0x1e
ATTR_MSS_VPD_DQ_MAP[1][31] u8[2][72] 0x1c
ATTR_MSS_VPD_DQ_MAP[1][32] u8[2][72] 0x38
ATTR_MSS_VPD_DQ_MAP[1][33] u8[2][72] 0x39
ATTR_MSS_VPD_DQ_MAP[1][34] u8[2][72] 0x3a
ATTR_MSS_VPD_DQ_MAP[1][35] u8[2][72] 0x3b
ATTR_MSS_VPD_DQ_MAP[1][36] u8[2][72] 0x3c
ATTR_MSS_VPD_DQ_MAP[1][37] u8[2][72] 0x3d
ATTR_MSS_VPD_DQ_MAP[1][38] u8[2][72] 0x3e
ATTR_MSS_VPD_DQ_MAP[1][39] u8[2][72] 0x3f
ATTR_MSS_VPD_DQ_MAP[1][40] u8[2][72] 0x28
ATTR_MSS_VPD_DQ_MAP[1][41] u8[2][72] 0x29
ATTR_MSS_VPD_DQ_MAP[1][42] u8[2][72] 0x2a
ATTR_MSS_VPD_DQ_MAP[1][43] u8[2][72] 0x2b
ATTR_MSS_VPD_DQ_MAP[1][44] u8[2][72] 0x2c
ATTR_MSS_VPD_DQ_MAP[1][45] u8[2][72] 0x2d
ATTR_MSS_VPD_DQ_MAP[1][46] u8[2][72] 0x2e
ATTR_MSS_VPD_DQ_MAP[1][47] u8[2][72] 0x2f
ATTR_MSS_VPD_DQ_MAP[1][48] u8[2][72] 0x30
ATTR_MSS_VPD_DQ_MAP[1][49] u8[2][72] 0x31
ATTR_MSS_VPD_DQ_MAP[1][50] u8[2][72] 0x32
ATTR_MSS_VPD_DQ_MAP[1][51] u8[2][72] 0x33
ATTR_MSS_VPD_DQ_MAP[1][52] u8[2][72] 0x34
ATTR_MSS_VPD_DQ_MAP[1][53] u8[2][72] 0x35
ATTR_MSS_VPD_DQ_MAP[1][54] u8[2][72] 0x36
ATTR_MSS_VPD_DQ_MAP[1][55] u8[2][72] 0x37
ATTR_MSS_VPD_DQ_MAP[1][56] u8[2][72] 0x20
ATTR_MSS_VPD_DQ_MAP[1][57] u8[2][72] 0x21
ATTR_MSS_VPD_DQ_MAP[1][58] u8[2][72] 0x22
ATTR_MSS_VPD_DQ_MAP[1][59] u8[2][72] 0x23
ATTR_MSS_VPD_DQ_MAP[1][60] u8[2][72] 0x24
ATTR_MSS_VPD_DQ_MAP[1][61] u8[2][72] 0x25
ATTR_MSS_VPD_DQ_MAP[1][62] u8[2][72] 0x26
ATTR_MSS_VPD_DQ_MAP[1][63] u8[2][72] 0x27
ATTR_MSS_VPD_DQ_MAP[1][64] u8[2][72] 0x40
ATTR_MSS_VPD_DQ_MAP[1][65] u8[2][72] 0x42
ATTR_MSS_VPD_DQ_MAP[1][66] u8[2][72] 0x43
ATTR_MSS_VPD_DQ_MAP[1][67] u8[2][72] 0x41
ATTR_MSS_VPD_DQ_MAP[1][68] u8[2][72] 0x44
ATTR_MSS_VPD_DQ_MAP[1][69] u8[2][72] 0x47
ATTR_MSS_VPD_DQ_MAP[1][70] u8[2][72] 0x45
ATTR_MSS_VPD_DQ_MAP[1][71] u8[2][72] 0x46
ATTR_MSS_VPD_MR_0_VERSION_LAYOUT    u8    0x00
ATTR_MSS_VPD_MR_1_VERSION_DATA    u8    0x01
ATTR_MSS_VPD_MR_2_SIGNATURE_HASH    u32    0x90058697
ATTR_MSS_VPD_MR_DPHY_GPO[0] u8[2] 0x05
ATTR_MSS_VPD_MR_DPHY_GPO[1] u8[2] 0x05
ATTR_MSS_VPD_MR_DPHY_RLO[0] u8[2] 0x06
ATTR_MSS_VPD_MR_DPHY_RLO[1] u8[2] 0x06
ATTR_MSS_VPD_MR_DPHY_WLO[0] u8[2] 0x02
ATTR_MSS_VPD_MR_DPHY_WLO[1] u8[2] 0x02
ATTR_MSS_VPD_MR_MC_2N_MODE_AUTOSET    u8    0x01
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A00[0] u8[2] 0x18
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A00[1] u8[2] 0x29
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A01[0] u8[2] 0x19
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A01[1] u8[2] 0x29
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A02[0] u8[2] 0x19
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A02[1] u8[2] 0x23
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A03[0] u8[2] 0x1a
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A03[1] u8[2] 0x23
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A04[0] u8[2] 0x18
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A04[1] u8[2] 0x22
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A05[0] u8[2] 0x18
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A05[1] u8[2] 0x1f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A06[0] u8[2] 0x18
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A06[1] u8[2] 0x27
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A07[0] u8[2] 0x17
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A07[1] u8[2] 0x21
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A08[0] u8[2] 0x18
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A08[1] u8[2] 0x25
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A09[0] u8[2] 0x17
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A09[1] u8[2] 0x27
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A10[0] u8[2] 0x18
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A10[1] u8[2] 0x2c
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A11[0] u8[2] 0x17
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A11[1] u8[2] 0x21
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A12[0] u8[2] 0x19
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A12[1] u8[2] 0x25
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A13[0] u8[2] 0x18
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A13[1] u8[2] 0x29
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A17[0] u8[2] 0x18
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A17[1] u8[2] 0x27
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BA0[0] u8[2] 0x19
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BA0[1] u8[2] 0x26
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BA1[0] u8[2] 0x18
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BA1[1] u8[2] 0x2c
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BG0[0] u8[2] 0x17
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BG0[1] u8[2] 0x28
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BG1[0] u8[2] 0x16
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BG1[1] u8[2] 0x22
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C0[0] u8[2] 0x19
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C0[1] u8[2] 0x2b
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C1[0] u8[2] 0x1a
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C1[1] u8[2] 0x29
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C2[0] u8[2] 0x16
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C2[1] u8[2] 0x2c
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ACTN[0] u8[2] 0x18
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ACTN[1] u8[2] 0x27
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_CASN_A15[0] u8[2] 0x19
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_CASN_A15[1] u8[2] 0x27
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_RASN_A16[0] u8[2] 0x18
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_RASN_A16[1] u8[2] 0x27
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_WEN_A14[0] u8[2] 0x17
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_WEN_A14[1] u8[2] 0x29
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_PAR[0] u8[2] 0x19
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_PAR[1] u8[2] 0x25
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CKE0[0] u8[2] 0x18
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CKE0[1] u8[2] 0x29
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CKE1[0] u8[2] 0x0c
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CKE1[1] u8[2] 0x20
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CSN0[0] u8[2] 0x18
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CSN0[1] u8[2] 0x27
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CSN1[0] u8[2] 0x18
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CSN1[1] u8[2] 0x28
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_ODT0[0] u8[2] 0x18
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_ODT0[1] u8[2] 0x2b
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_ODT1[0] u8[2] 0x1a
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_ODT1[1] u8[2] 0x2a
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CKE0[0] u8[2] 0x18
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CKE0[1] u8[2] 0x29
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CKE1[0] u8[2] 0x0c
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CKE1[1] u8[2] 0x20
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CSN0[0] u8[2] 0x18
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CSN0[1] u8[2] 0x27
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CSN1[0] u8[2] 0x18
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CSN1[1] u8[2] 0x28
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_ODT0[0] u8[2] 0x18
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_ODT0[1] u8[2] 0x2b
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_ODT1[0] u8[2] 0x1a
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_ODT1[1] u8[2] 0x2a
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D0_CLKN[0] u8[2] 0x60
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D0_CLKN[1] u8[2] 0x6c
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D0_CLKP[0] u8[2] 0x60
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D0_CLKP[1] u8[2] 0x6c
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D1_CLKN[0] u8[2] 0x60
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D1_CLKN[1] u8[2] 0x6c
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D1_CLKP[0] u8[2] 0x60
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D1_CLKP[1] u8[2] 0x6c
ATTR_MSS_VPD_MR_TSYS_ADR    u8    0x7f
ATTR_MSS_VPD_MR_TSYS_DATA    u8    0x7c
ATTR_EFF_DRAM_ODIC[0][0][0] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[0][0][1] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[0][0][2] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[0][0][3] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[1][0][0] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[1][0][1] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[1][0][2] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[1][0][3] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][0][0] u8[2][2][4] 0x80
ATTR_MSS_EFF_ODT_WR[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][0][0] u8[2][2][4] 0x80
ATTR_MSS_EFF_ODT_WR[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][0][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][0][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_DPHY_RLO[0] u8[2] 0x06
ATTR_MSS_EFF_DPHY_RLO[1] u8[2] 0x06
ATTR_MSS_EFF_DPHY_WLO[0] u8[2] 0x02
ATTR_MSS_EFF_DPHY_WLO[1] u8[2] 0x02
ATTR_EFF_RCD_MFG_ID[0][0] u16[2][2] 0x3286
ATTR_EFF_RCD_MFG_ID[0][1] u16[2][2] 0x0000
ATTR_EFF_RCD_MFG_ID[1][0] u16[2][2] 0x3286
ATTR_EFF_RCD_MFG_ID[1][1] u16[2][2] 0x0000
ATTR_EFF_REGISTER_TYPE[0][0] u8[2][2] 0x01
ATTR_EFF_REGISTER_TYPE[0][1] u8[2][2] 0x00
ATTR_EFF_REGISTER_TYPE[1][0] u8[2][2] 0x01
ATTR_EFF_REGISTER_TYPE[1][1] u8[2][2] 0x00
ATTR_EFF_REGISTER_REV[0][0] u8[2][2] 0xa0
ATTR_EFF_REGISTER_REV[0][1] u8[2][2] 0x00
ATTR_EFF_REGISTER_REV[1][0] u8[2][2] 0xa0
ATTR_EFF_REGISTER_REV[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_MFG_ID[0][0] u16[2][2] 0x80ce
ATTR_EFF_DRAM_MFG_ID[0][1] u16[2][2] 0x0000
ATTR_EFF_DRAM_MFG_ID[1][0] u16[2][2] 0x80ce
ATTR_EFF_DRAM_MFG_ID[1][1] u16[2][2] 0x0000
ATTR_EFF_DRAM_WIDTH[0][0] u8[2][2] 0x04
ATTR_EFF_DRAM_WIDTH[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_WIDTH[1][0] u8[2][2] 0x04
ATTR_EFF_DRAM_WIDTH[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DENSITY[0][0] u8[2][2] 0x08
ATTR_EFF_DRAM_DENSITY[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DENSITY[1][0] u8[2][2] 0x08
ATTR_EFF_DRAM_DENSITY[1][1] u8[2][2] 0x00
ATTR_EFF_NUM_RANKS_PER_DIMM[0][0] u8[2][2] 0x01
ATTR_EFF_NUM_RANKS_PER_DIMM[0][1] u8[2][2] 0x00
ATTR_EFF_NUM_RANKS_PER_DIMM[1][0] u8[2][2] 0x01
ATTR_EFF_NUM_RANKS_PER_DIMM[1][1] u8[2][2] 0x00
ATTR_EFF_PRIM_DIE_COUNT[0][0] u8[2][2] 0x01
ATTR_EFF_PRIM_DIE_COUNT[0][1] u8[2][2] 0x00
ATTR_EFF_PRIM_DIE_COUNT[1][0] u8[2][2] 0x01
ATTR_EFF_PRIM_DIE_COUNT[1][1] u8[2][2] 0x00
ATTR_EFF_PRIM_STACK_TYPE[0][0] u8[2][2] 0x00
ATTR_EFF_PRIM_STACK_TYPE[0][1] u8[2][2] 0x00
ATTR_EFF_PRIM_STACK_TYPE[1][0] u8[2][2] 0x00
ATTR_EFF_PRIM_STACK_TYPE[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_SIZE[0][0] u32[2][2] 0x00000010
ATTR_EFF_DIMM_SIZE[0][1] u32[2][2] 0x00000000
ATTR_EFF_DIMM_SIZE[1][0] u32[2][2] 0x00000010
ATTR_EFF_DIMM_SIZE[1][1] u32[2][2] 0x00000000
ATTR_EFF_DRAM_TREFI[0] u16[2] 0x2838
ATTR_EFF_DRAM_TREFI[1] u16[2] 0x2838
ATTR_EFF_DRAM_TRFC[0] u16[2] 0x01d3
ATTR_EFF_DRAM_TRFC[1] u16[2] 0x01d3
ATTR_EFF_DRAM_TRFC_DLR[0] u8[2] 0xa0
ATTR_EFF_DRAM_TRFC_DLR[1] u8[2] 0xa0
ATTR_EFF_DIMM_RCD_MIRROR_MODE[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_RCD_MIRROR_MODE[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_RCD_MIRROR_MODE[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_RCD_MIRROR_MODE[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_BANK_BITS[0][0] u8[2][2] 0x02
ATTR_EFF_DRAM_BANK_BITS[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_BANK_BITS[1][0] u8[2][2] 0x02
ATTR_EFF_DRAM_BANK_BITS[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_ROW_BITS[0][0] u8[2][2] 0x11
ATTR_EFF_DRAM_ROW_BITS[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_ROW_BITS[1][0] u8[2][2] 0x11
ATTR_EFF_DRAM_ROW_BITS[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_TDQS[0] u8[2] 0x00
ATTR_EFF_DRAM_TDQS[1] u8[2] 0x00
ATTR_EFF_DRAM_TCCD_L[0] u8[2] 0x07
ATTR_EFF_DRAM_TCCD_L[1] u8[2] 0x07
ATTR_EFF_DIMM_DDR4_RC00[0][0] u8[2][2] 0x02
ATTR_EFF_DIMM_DDR4_RC00[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC00[1][0] u8[2][2] 0x02
ATTR_EFF_DIMM_DDR4_RC00[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC01[0][0] u8[2][2] 0x0c
ATTR_EFF_DIMM_DDR4_RC01[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC01[1][0] u8[2][2] 0x0c
ATTR_EFF_DIMM_DDR4_RC01[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC02[0][0] u8[2][2] 0x01
ATTR_EFF_DIMM_DDR4_RC02[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC02[1][0] u8[2][2] 0x01
ATTR_EFF_DIMM_DDR4_RC02[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC03[0][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC03[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC03[1][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC03[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC04[0][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC04[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC04[1][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC04[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC05[0][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC05[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC05[1][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC05[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC06_07[0][0] u8[2][2] 0x0f
ATTR_EFF_DIMM_DDR4_RC06_07[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC06_07[1][0] u8[2][2] 0x0f
ATTR_EFF_DIMM_DDR4_RC06_07[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC08[0][0] u8[2][2] 0x0b
ATTR_EFF_DIMM_DDR4_RC08[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC08[1][0] u8[2][2] 0x0b
ATTR_EFF_DIMM_DDR4_RC08[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC09[0][0] u8[2][2] 0x0c
ATTR_EFF_DIMM_DDR4_RC09[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC09[1][0] u8[2][2] 0x0c
ATTR_EFF_DIMM_DDR4_RC09[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0A[0][0] u8[2][2] 0x04
ATTR_EFF_DIMM_DDR4_RC0A[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0A[1][0] u8[2][2] 0x04
ATTR_EFF_DIMM_DDR4_RC0A[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0B[0][0] u8[2][2] 0x0e
ATTR_EFF_DIMM_DDR4_RC0B[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0B[1][0] u8[2][2] 0x0e
ATTR_EFF_DIMM_DDR4_RC0B[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0C[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0C[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0C[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0C[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0D[0][0] u8[2][2] 0x04
ATTR_EFF_DIMM_DDR4_RC0D[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0D[1][0] u8[2][2] 0x04
ATTR_EFF_DIMM_DDR4_RC0D[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0E[0][0] u8[2][2] 0x0d
ATTR_EFF_DIMM_DDR4_RC0E[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0E[1][0] u8[2][2] 0x0d
ATTR_EFF_DIMM_DDR4_RC0E[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0F[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0F[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0F[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0F[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_1x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_1x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_1x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_1x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_2x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_2x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_2x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_2x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_3x[0][0] u8[2][2] 0x47
ATTR_EFF_DIMM_DDR4_RC_3x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_3x[1][0] u8[2][2] 0x47
ATTR_EFF_DIMM_DDR4_RC_3x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_4x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_4x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_4x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_4x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_5x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_5x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_5x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_5x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_6x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_6x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_6x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_6x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_7x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_7x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_7x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_7x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_8x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_8x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_8x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_8x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_9x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_9x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_9x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_9x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Ax[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Ax[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Ax[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Ax[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Bx[0][0] u8[2][2] 0x07
ATTR_EFF_DIMM_DDR4_RC_Bx[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Bx[1][0] u8[2][2] 0x07
ATTR_EFF_DIMM_DDR4_RC_Bx[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_TWR[0] u8[2] 0x14
ATTR_EFF_DRAM_TWR[1] u8[2] 0x14
ATTR_EFF_DRAM_RBT[0][0] u8[2][2] 0x00
ATTR_EFF_DRAM_RBT[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_RBT[1][0] u8[2][2] 0x00
ATTR_EFF_DRAM_RBT[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_TM[0][0] u8[2][2] 0x00
ATTR_EFF_DRAM_TM[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_TM[1][0] u8[2][2] 0x00
ATTR_EFF_DRAM_TM[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_CWL[0] u8[2] 0x0e
ATTR_EFF_DRAM_CWL[1] u8[2] 0x0e
ATTR_EFF_DRAM_LPASR[0] u8[2] 0x00
ATTR_EFF_DRAM_LPASR[1] u8[2] 0x00
ATTR_EFF_DRAM_DLL_ENABLE[0][0] u8[2][2] 0x01
ATTR_EFF_DRAM_DLL_ENABLE[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DLL_ENABLE[1][0] u8[2][2] 0x01
ATTR_EFF_DRAM_DLL_ENABLE[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DLL_RESET[0][0] u8[2][2] 0x01
ATTR_EFF_DRAM_DLL_RESET[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DLL_RESET[1][0] u8[2][2] 0x01
ATTR_EFF_DRAM_DLL_RESET[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_WR_LVL_ENABLE[0] u8[2] 0x00
ATTR_EFF_DRAM_WR_LVL_ENABLE[1] u8[2] 0x00
ATTR_EFF_DRAM_OUTPUT_BUFFER[0] u8[2] 0x00
ATTR_EFF_DRAM_OUTPUT_BUFFER[1] u8[2] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][0][0] u8[2][2][4] 0x0e
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][0][0] u8[2][2][4] 0x0e
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][0][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][0][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][0][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][0][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_CA_PARITY_LATENCY[0] u8[2] 0x00
ATTR_EFF_CA_PARITY_LATENCY[1] u8[2] 0x00
ATTR_EFF_CA_PARITY_ERROR_STATUS[0] u8[2] 0x00
ATTR_EFF_CA_PARITY_ERROR_STATUS[1] u8[2] 0x00
ATTR_EFF_CA_PARITY[0] u8[2] 0x00
ATTR_EFF_CA_PARITY[1] u8[2] 0x00
ATTR_EFF_CRC_ERROR_CLEAR[0] u8[2] 0x00
ATTR_EFF_CRC_ERROR_CLEAR[1] u8[2] 0x00
ATTR_EFF_ODT_INPUT_BUFF[0] u8[2] 0x00
ATTR_EFF_ODT_INPUT_BUFF[1] u8[2] 0x00
ATTR_EFF_DRAM_PPR[0][0] u8[2][2] 0x01
ATTR_EFF_DRAM_PPR[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_PPR[1][0] u8[2][2] 0x01
ATTR_EFF_DRAM_PPR[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_SOFT_PPR[0][0] u8[2][2] 0x01
ATTR_EFF_DRAM_SOFT_PPR[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_SOFT_PPR[1][0] u8[2][2] 0x01
ATTR_EFF_DRAM_SOFT_PPR[1][1] u8[2][2] 0x00
ATTR_EFF_RD_PREAMBLE_TRAIN[0] u8[2] 0x00
ATTR_EFF_RD_PREAMBLE_TRAIN[1] u8[2] 0x00
ATTR_EFF_RD_PREAMBLE[0] u8[2] 0x00
ATTR_EFF_RD_PREAMBLE[1] u8[2] 0x00
ATTR_EFF_WR_PREAMBLE[0] u8[2] 0x00
ATTR_EFF_WR_PREAMBLE[1] u8[2] 0x00
ATTR_EFF_SELF_REF_ABORT[0] u8[2] 0x00
ATTR_EFF_SELF_REF_ABORT[1] u8[2] 0x00
ATTR_EFF_CS_CMD_LATENCY[0] u8[2] 0x00
ATTR_EFF_CS_CMD_LATENCY[1] u8[2] 0x00
ATTR_EFF_INTERNAL_VREF_MONITOR[0] u8[2] 0x00
ATTR_EFF_INTERNAL_VREF_MONITOR[1] u8[2] 0x00
ATTR_EFF_MAX_POWERDOWN_MODE[0] u8[2] 0x00
ATTR_EFF_MAX_POWERDOWN_MODE[1] u8[2] 0x00
ATTR_EFF_MPR_RD_FORMAT[0] u8[2] 0x00
ATTR_EFF_MPR_RD_FORMAT[1] u8[2] 0x00
ATTR_EFF_TEMP_READOUT[0] u8[2] 0x00
ATTR_EFF_TEMP_READOUT[1] u8[2] 0x00
ATTR_EFF_CRC_WR_LATENCY[0] u8[2] 0x05
ATTR_EFF_CRC_WR_LATENCY[1] u8[2] 0x05
ATTR_EFF_PER_DRAM_ACCESS[0] u8[2] 0x00
ATTR_EFF_PER_DRAM_ACCESS[1] u8[2] 0x00
ATTR_EFF_GEARDOWN_MODE[0] u8[2] 0x00
ATTR_EFF_GEARDOWN_MODE[1] u8[2] 0x00
ATTR_EFF_MPR_PAGE[0] u8[2] 0x00
ATTR_EFF_MPR_PAGE[1] u8[2] 0x00
ATTR_EFF_MPR_MODE[0] u8[2] 0x00
ATTR_EFF_MPR_MODE[1] u8[2] 0x00
ATTR_EFF_WRITE_CRC[0] u8[2] 0x00
ATTR_EFF_WRITE_CRC[1] u8[2] 0x00
ATTR_EFF_ZQCAL_INTERVAL[0] u32[2] 0x010f3159
ATTR_EFF_ZQCAL_INTERVAL[1] u32[2] 0x010f3159
ATTR_EFF_MEMCAL_INTERVAL[0] u32[2] 0x04f73f74
ATTR_EFF_MEMCAL_INTERVAL[1] u32[2] 0x04f73f74
ATTR_EFF_DRAM_TRP[0] u8[2] 0x13
ATTR_EFF_DRAM_TRP[1] u8[2] 0x13
ATTR_EFF_DRAM_TRCD[0] u8[2] 0x13
ATTR_EFF_DRAM_TRCD[1] u8[2] 0x13
ATTR_EFF_DRAM_TRC[0] u8[2] 0x3d
ATTR_EFF_DRAM_TRC[1] u8[2] 0x3d
ATTR_EFF_DRAM_TWTR_L[0] u8[2] 0x0a
ATTR_EFF_DRAM_TWTR_L[1] u8[2] 0x0a
ATTR_EFF_DRAM_TWTR_S[0] u8[2] 0x04
ATTR_EFF_DRAM_TWTR_S[1] u8[2] 0x04
ATTR_EFF_DRAM_TRRD_S[0] u8[2] 0x04
ATTR_EFF_DRAM_TRRD_S[1] u8[2] 0x04
ATTR_EFF_DRAM_TRRD_L[0] u8[2] 0x07
ATTR_EFF_DRAM_TRRD_L[1] u8[2] 0x07
ATTR_EFF_DRAM_TRRD_DLR[0] u8[2] 0x04
ATTR_EFF_DRAM_TRRD_DLR[1] u8[2] 0x04
ATTR_EFF_DRAM_TFAW[0] u8[2] 0x10
ATTR_EFF_DRAM_TFAW[1] u8[2] 0x10
ATTR_EFF_DRAM_TFAW_DLR[0] u8[2] 0x10
ATTR_EFF_DRAM_TFAW_DLR[1] u8[2] 0x10
ATTR_EFF_DRAM_TRAS[0] u8[2] 0x2b
ATTR_EFF_DRAM_TRAS[1] u8[2] 0x2b
ATTR_EFF_DRAM_TRTP[0] u8[2] 0x0a
ATTR_EFF_DRAM_TRTP[1] u8[2] 0x0a
ATTR_EFF_READ_DBI[0] u8[2] 0x00
ATTR_EFF_READ_DBI[1] u8[2] 0x00
ATTR_EFF_WRITE_DBI[0] u8[2] 0x00
ATTR_EFF_WRITE_DBI[1] u8[2] 0x00
ATTR_EFF_DRAM_AL[0] u8[2] 0x00
ATTR_EFF_DRAM_AL[1] u8[2] 0x00
ATTR_EFF_DATA_MASK[0] u8[2] 0x00
ATTR_EFF_DATA_MASK[1] u8[2] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][0][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][0][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][0][0] u8[2][2][4] 0x04
ATTR_EFF_DRAM_RTT_WR[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][0][0] u8[2][2][4] 0x04
ATTR_EFF_DRAM_RTT_WR[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][0][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][0][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_PHY_SEQ_REFRESH[0] u8[2] 0x01
ATTR_MSS_PHY_SEQ_REFRESH[1] u8[2] 0x01
ATTR_EFF_PACKAGE_RANK_MAP[0][0][0] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][1] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][2] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][3] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][4] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][5] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][6] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][7] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][8] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][9] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][10] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][11] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][12] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][13] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][14] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][15] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][16] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][17] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][0] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][1] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][2] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][3] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][4] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][5] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][6] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][7] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][8] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][9] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][10] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][11] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][12] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][13] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][14] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][15] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][16] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][17] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][0] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][1] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][2] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][3] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][4] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][5] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][6] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][7] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][8] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][9] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][10] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][11] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][12] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][13] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][14] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][15] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][16] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][17] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][0] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][1] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][2] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][3] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][4] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][5] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][6] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][7] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][8] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][9] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][10] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][11] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][12] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][13] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][14] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][15] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][16] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][17] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][0][0] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][1] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][2] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][3] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][4] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][5] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][6] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][7] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][8] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][9] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][10] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][11] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][12] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][13] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][14] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][15] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][16] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][17] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][1][0] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][1] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][2] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][3] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][4] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][5] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][6] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][7] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][8] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][9] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][10] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][11] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][12] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][13] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][14] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][15] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][16] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][17] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][0][0] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][1] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][2] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][3] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][4] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][5] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][6] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][7] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][8] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][9] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][10] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][11] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][12] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][13] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][14] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][15] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][16] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][17] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][1][0] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][1] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][2] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][3] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][4] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][5] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][6] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][7] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][8] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][9] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][10] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][11] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][12] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][13] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][14] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][15] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][16] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][17] u8[2][2][18] 0x00
ATTR_MSS_EFF_WR_CRC[0] u8[2] 0x00
ATTR_MSS_EFF_WR_CRC[1] u8[2] 0x00
ATTR_MSS_CAL_STEP_ENABLE[0] u32[2] 0xfffffc00
ATTR_MSS_CAL_STEP_ENABLE[1] u32[2] 0xfffffc00
ATTR_MSS_RDVREF_CAL_ENABLE[0] u16[2] 0xffff
ATTR_MSS_RDVREF_CAL_ENABLE[1] u16[2] 0xffff
ATTR_MSS_CUSTOM_TRAINING_ADV_WR_PATTERN[0] u8[2] 0x69
ATTR_MSS_CUSTOM_TRAINING_ADV_WR_PATTERN[1] u8[2] 0x69
ATTR_MSS_CUSTOM_TRAINING_ADV_PATTERNS[0] u32[2] 0x8e942bc6
ATTR_MSS_CUSTOM_TRAINING_ADV_PATTERNS[1] u32[2] 0x8e942bc6
ATTR_MSS_CUSTOM_TRAINING_ADV_BACKUP_PATTERNS[0] u32[2] 0xea0ca6c9
ATTR_MSS_CUSTOM_TRAINING_ADV_BACKUP_PATTERNS[1] u32[2] 0xea0ca6c9
ATTR_MSS_CUSTOM_TRAINING_ADV_BACKUP_PATTERNS2[0] u32[2] 0x13ec02fd
ATTR_MSS_CUSTOM_TRAINING_ADV_BACKUP_PATTERNS2[1] u32[2] 0x13ec02fd
ATTR_MSS_RUNTIME_MEM_M_DRAM_CLOCKS[0] u32[2] 0x00000200
ATTR_MSS_RUNTIME_MEM_M_DRAM_CLOCKS[1] u32[2] 0x00000200
ATTR_MSS_MEM_WATT_TARGET[0][0] u32[2][2] 0x00000708
ATTR_MSS_MEM_WATT_TARGET[0][1] u32[2][2] 0x00000708
ATTR_MSS_MEM_WATT_TARGET[1][0] u32[2][2] 0x00000708
ATTR_MSS_MEM_WATT_TARGET[1][1] u32[2][2] 0x00000708
ATTR_MSS_RUNTIME_MEM_THROTTLED_N_COMMANDS_PER_PORT[0] u16[2] 0x0080
ATTR_MSS_RUNTIME_MEM_THROTTLED_N_COMMANDS_PER_PORT[1] u16[2] 0x0080
ATTR_MSS_RUNTIME_MEM_THROTTLED_N_COMMANDS_PER_SLOT[0] u16[2] 0x0080
ATTR_MSS_RUNTIME_MEM_THROTTLED_N_COMMANDS_PER_SLOT[1] u16[2] 0x0080
ATTR_MSS_TOTAL_PWR_SLOPE[0][0] u16[2][2] 0x026d
ATTR_MSS_TOTAL_PWR_SLOPE[0][1] u16[2][2] 0x0000
ATTR_MSS_TOTAL_PWR_SLOPE[1][0] u16[2][2] 0x026d
ATTR_MSS_TOTAL_PWR_SLOPE[1][1] u16[2][2] 0x0000
ATTR_MSS_TOTAL_PWR_INTERCEPT[0][0] u16[2][2] 0x0163
ATTR_MSS_TOTAL_PWR_INTERCEPT[0][1] u16[2][2] 0x0000
ATTR_MSS_TOTAL_PWR_INTERCEPT[1][0] u16[2][2] 0x0163
ATTR_MSS_TOTAL_PWR_INTERCEPT[1][1] u16[2][2] 0x0000
ATTR_MSS_DIMM_THERMAL_LIMIT[0][0] u32[2][2] 0x00000708
ATTR_MSS_DIMM_THERMAL_LIMIT[0][1] u32[2][2] 0x00000000
ATTR_MSS_DIMM_THERMAL_LIMIT[1][0] u32[2][2] 0x00000708
ATTR_MSS_DIMM_THERMAL_LIMIT[1][1] u32[2][2] 0x00000000
ATTR_MSS_PORT_MAXPOWER[0] u32[2] 0x000003d0
ATTR_MSS_PORT_MAXPOWER[1] u32[2] 0x000003d0
ATTR_MSS_MEM_THROTTLED_N_COMMANDS_PER_SLOT[0] u16[2] 0x0080
ATTR_MSS_MEM_THROTTLED_N_COMMANDS_PER_SLOT[1] u16[2] 0x0080
ATTR_MSS_MEM_THROTTLED_N_COMMANDS_PER_PORT[0] u16[2] 0x0080
ATTR_MSS_MEM_THROTTLED_N_COMMANDS_PER_PORT[1] u16[2] 0x0080

target = dimm:k0:n0:s0:p00
ATTR_MEM_DIMM_POS_METADATA    u32    0x00000000
ATTR_MEM_DRAM_GEN_METADATA    u8    0x02
ATTR_MEM_DIMM_TYPE_METADATA    u8    0x01
ATTR_BAD_DQ_BITMAP[0][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][9] u8[4][10] 0x00

target = dimm:k0:n0:s0:p02
ATTR_MEM_DIMM_POS_METADATA    u32    0x00000002
ATTR_MEM_DRAM_GEN_METADATA    u8    0x02
ATTR_MEM_DIMM_TYPE_METADATA    u8    0x01
ATTR_BAD_DQ_BITMAP[0][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][9] u8[4][10] 0x00

target = p9n.mcs:k0:n0:s0:p00:c1
ATTR_EFF_DIMM_TYPE[0][0] u8[2][2] 0x01
ATTR_EFF_DIMM_TYPE[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_TYPE[1][0] u8[2][2] 0x01
ATTR_EFF_DIMM_TYPE[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_GEN[0][0] u8[2][2] 0x02
ATTR_EFF_DRAM_GEN[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_GEN[1][0] u8[2][2] 0x02
ATTR_EFF_DRAM_GEN[1][1] u8[2][2] 0x00
ATTR_EFF_HYBRID[0][0] u8[2][2] 0x00
ATTR_EFF_HYBRID[0][1] u8[2][2] 0x00
ATTR_EFF_HYBRID[1][0] u8[2][2] 0x00
ATTR_EFF_HYBRID[1][1] u8[2][2] 0x00
ATTR_EFF_HYBRID_MEMORY_TYPE[0][0] u8[2][2] 0x00
ATTR_EFF_HYBRID_MEMORY_TYPE[0][1] u8[2][2] 0x00
ATTR_EFF_HYBRID_MEMORY_TYPE[1][0] u8[2][2] 0x00
ATTR_EFF_HYBRID_MEMORY_TYPE[1][1] u8[2][2] 0x00
ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM[0][0] u8[2][2] 0x01
ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM[0][1] u8[2][2] 0x00
ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM[1][0] u8[2][2] 0x01
ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_RANKS_CONFIGED[0][0] u8[2][2] 0x80
ATTR_EFF_DIMM_RANKS_CONFIGED[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_RANKS_CONFIGED[1][0] u8[2][2] 0x80
ATTR_EFF_DIMM_RANKS_CONFIGED[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_CL[0] u8[2] 0x13
ATTR_EFF_DRAM_CL[1] u8[2] 0x13
ATTR_MSS_VPD_MT_0_VERSION_LAYOUT    u8    0x00
ATTR_MSS_VPD_MT_1_VERSION_DATA    u8    0x02
ATTR_MSS_VPD_MT_2_SIGNATURE_HASH    u32    0xa895b17f
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CA[0][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CA[0][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CA[1][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CA[1][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CKE[0][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CKE[0][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CKE[1][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CKE[1][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CS[0][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CS[0][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CS[1][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CS[1][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_ODT[0][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_ODT[0][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_ODT[1][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_ODT[1][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][0][0] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][0][1] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][0][2] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][0][3] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][1][0] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][1][1] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][1][2] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][1][3] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][0][0] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][0][1] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][0][2] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][0][3] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][1][0] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][1][1] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][1][2] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][1][3] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][0][0] u8[2][2][4] 0x50
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][0][0] u8[2][2][4] 0x50
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_MC_BIAS_TRIM[0] u8[2] 0x03
ATTR_MSS_VPD_MT_MC_BIAS_TRIM[1] u8[2] 0x03
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_RD_UP[0] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_RD_UP[1] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_WR_DOWN[0] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_WR_DOWN[1] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_WR_UP[0] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_WR_UP[1] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_CTLE_CAP[0] u64[2] 0x5555555555000000
ATTR_MSS_VPD_MT_MC_DQ_CTLE_CAP[1] u64[2] 0x5555555555000000
ATTR_MSS_VPD_MT_MC_DQ_CTLE_RES[0] u64[2] 0xb6db6db6db6db6d0
ATTR_MSS_VPD_MT_MC_DQ_CTLE_RES[1] u64[2] 0xb6db6db6db6db6d0
ATTR_MSS_VPD_MT_MC_DRV_IMP_CLK[0] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CLK[1] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CMD_ADDR[0] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CMD_ADDR[1] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CNTL[0] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CNTL[1] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CSCID[0] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CSCID[1] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][0] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][1] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][2] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][3] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][4] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][0] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][1] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][2] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][3] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][4] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][0] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][1] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][2] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][3] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][4] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][0] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][1] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][2] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][3] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][4] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_ODT_RD[0][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][0][0] u8[2][2][4] 0x80
ATTR_MSS_VPD_MT_ODT_WR[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][0][0] u8[2][2][4] 0x80
ATTR_MSS_VPD_MT_ODT_WR[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_PREAMBLE[0] u8[2] 0x00
ATTR_MSS_VPD_MT_PREAMBLE[1] u8[2] 0x00
ATTR_MSS_VPD_MT_VREF_DRAM_WR[0] u8[2] 0x0e
ATTR_MSS_VPD_MT_VREF_DRAM_WR[1] u8[2] 0x0e
ATTR_MSS_VPD_MT_VREF_MC_RD[0] u32[2] 0x00011eb8
ATTR_MSS_VPD_MT_VREF_MC_RD[1] u32[2] 0x00011eb8
ATTR_MSS_VPD_MT_WINDAGE_RD_CTR[0] s16[2] 0x0000
ATTR_MSS_VPD_MT_WINDAGE_RD_CTR[1] s16[2] 0x0000
ATTR_MSS_VPD_CKE_MAP[0][0][0] u8[2][2][4] 0x80
ATTR_MSS_VPD_CKE_MAP[0][0][1] u8[2][2][4] 0x40
ATTR_MSS_VPD_CKE_MAP[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[0][1][0] u8[2][2][4] 0x08
ATTR_MSS_VPD_CKE_MAP[0][1][1] u8[2][2][4] 0x04
ATTR_MSS_VPD_CKE_MAP[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[1][0][0] u8[2][2][4] 0x80
ATTR_MSS_VPD_CKE_MAP[1][0][1] u8[2][2][4] 0x40
ATTR_MSS_VPD_CKE_MAP[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[1][1][0] u8[2][2][4] 0x08
ATTR_MSS_VPD_CKE_MAP[1][1][1] u8[2][2][4] 0x04
ATTR_MSS_VPD_CKE_MAP[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_DQ_MAP[0][0] u8[2][72] 0x00
ATTR_MSS_VPD_DQ_MAP[0][1] u8[2][72] 0x01
ATTR_MSS_VPD_DQ_MAP[0][2] u8[2][72] 0x02
ATTR_MSS_VPD_DQ_MAP[0][3] u8[2][72] 0x03
ATTR_MSS_VPD_DQ_MAP[0][4] u8[2][72] 0x04
ATTR_MSS_VPD_DQ_MAP[0][5] u8[2][72] 0x05
ATTR_MSS_VPD_DQ_MAP[0][6] u8[2][72] 0x06
ATTR_MSS_VPD_DQ_MAP[0][7] u8[2][72] 0x07
ATTR_MSS_VPD_DQ_MAP[0][8] u8[2][72] 0x08
ATTR_MSS_VPD_DQ_MAP[0][9] u8[2][72] 0x09
ATTR_MSS_VPD_DQ_MAP[0][10] u8[2][72] 0x0a
ATTR_MSS_VPD_DQ_MAP[0][11] u8[2][72] 0x0b
ATTR_MSS_VPD_DQ_MAP[0][12] u8[2][72] 0x0c
ATTR_MSS_VPD_DQ_MAP[0][13] u8[2][72] 0x0d
ATTR_MSS_VPD_DQ_MAP[0][14] u8[2][72] 0x0e
ATTR_MSS_VPD_DQ_MAP[0][15] u8[2][72] 0x0f
ATTR_MSS_VPD_DQ_MAP[0][16] u8[2][72] 0x10
ATTR_MSS_VPD_DQ_MAP[0][17] u8[2][72] 0x11
ATTR_MSS_VPD_DQ_MAP[0][18] u8[2][72] 0x12
ATTR_MSS_VPD_DQ_MAP[0][19] u8[2][72] 0x13
ATTR_MSS_VPD_DQ_MAP[0][20] u8[2][72] 0x14
ATTR_MSS_VPD_DQ_MAP[0][21] u8[2][72] 0x15
ATTR_MSS_VPD_DQ_MAP[0][22] u8[2][72] 0x16
ATTR_MSS_VPD_DQ_MAP[0][23] u8[2][72] 0x17
ATTR_MSS_VPD_DQ_MAP[0][24] u8[2][72] 0x18
ATTR_MSS_VPD_DQ_MAP[0][25] u8[2][72] 0x19
ATTR_MSS_VPD_DQ_MAP[0][26] u8[2][72] 0x1a
ATTR_MSS_VPD_DQ_MAP[0][27] u8[2][72] 0x1b
ATTR_MSS_VPD_DQ_MAP[0][28] u8[2][72] 0x1c
ATTR_MSS_VPD_DQ_MAP[0][29] u8[2][72] 0x1d
ATTR_MSS_VPD_DQ_MAP[0][30] u8[2][72] 0x1e
ATTR_MSS_VPD_DQ_MAP[0][31] u8[2][72] 0x1f
ATTR_MSS_VPD_DQ_MAP[0][32] u8[2][72] 0x20
ATTR_MSS_VPD_DQ_MAP[0][33] u8[2][72] 0x21
ATTR_MSS_VPD_DQ_MAP[0][34] u8[2][72] 0x22
ATTR_MSS_VPD_DQ_MAP[0][35] u8[2][72] 0x23
ATTR_MSS_VPD_DQ_MAP[0][36] u8[2][72] 0x24
ATTR_MSS_VPD_DQ_MAP[0][37] u8[2][72] 0x25
ATTR_MSS_VPD_DQ_MAP[0][38] u8[2][72] 0x26
ATTR_MSS_VPD_DQ_MAP[0][39] u8[2][72] 0x27
ATTR_MSS_VPD_DQ_MAP[0][40] u8[2][72] 0x28
ATTR_MSS_VPD_DQ_MAP[0][41] u8[2][72] 0x29
ATTR_MSS_VPD_DQ_MAP[0][42] u8[2][72] 0x2a
ATTR_MSS_VPD_DQ_MAP[0][43] u8[2][72] 0x2b
ATTR_MSS_VPD_DQ_MAP[0][44] u8[2][72] 0x2c
ATTR_MSS_VPD_DQ_MAP[0][45] u8[2][72] 0x2d
ATTR_MSS_VPD_DQ_MAP[0][46] u8[2][72] 0x2e
ATTR_MSS_VPD_DQ_MAP[0][47] u8[2][72] 0x2f
ATTR_MSS_VPD_DQ_MAP[0][48] u8[2][72] 0x30
ATTR_MSS_VPD_DQ_MAP[0][49] u8[2][72] 0x31
ATTR_MSS_VPD_DQ_MAP[0][50] u8[2][72] 0x32
ATTR_MSS_VPD_DQ_MAP[0][51] u8[2][72] 0x33
ATTR_MSS_VPD_DQ_MAP[0][52] u8[2][72] 0x34
ATTR_MSS_VPD_DQ_MAP[0][53] u8[2][72] 0x35
ATTR_MSS_VPD_DQ_MAP[0][54] u8[2][72] 0x36
ATTR_MSS_VPD_DQ_MAP[0][55] u8[2][72] 0x37
ATTR_MSS_VPD_DQ_MAP[0][56] u8[2][72] 0x38
ATTR_MSS_VPD_DQ_MAP[0][57] u8[2][72] 0x39
ATTR_MSS_VPD_DQ_MAP[0][58] u8[2][72] 0x3a
ATTR_MSS_VPD_DQ_MAP[0][59] u8[2][72] 0x3b
ATTR_MSS_VPD_DQ_MAP[0][60] u8[2][72] 0x3c
ATTR_MSS_VPD_DQ_MAP[0][61] u8[2][72] 0x3d
ATTR_MSS_VPD_DQ_MAP[0][62] u8[2][72] 0x3e
ATTR_MSS_VPD_DQ_MAP[0][63] u8[2][72] 0x3f
ATTR_MSS_VPD_DQ_MAP[0][64] u8[2][72] 0x40
ATTR_MSS_VPD_DQ_MAP[0][65] u8[2][72] 0x41
ATTR_MSS_VPD_DQ_MAP[0][66] u8[2][72] 0x42
ATTR_MSS_VPD_DQ_MAP[0][67] u8[2][72] 0x43
ATTR_MSS_VPD_DQ_MAP[0][68] u8[2][72] 0x44
ATTR_MSS_VPD_DQ_MAP[0][69] u8[2][72] 0x45
ATTR_MSS_VPD_DQ_MAP[0][70] u8[2][72] 0x46
ATTR_MSS_VPD_DQ_MAP[0][71] u8[2][72] 0x47
ATTR_MSS_VPD_DQ_MAP[1][0] u8[2][72] 0x00
ATTR_MSS_VPD_DQ_MAP[1][1] u8[2][72] 0x01
ATTR_MSS_VPD_DQ_MAP[1][2] u8[2][72] 0x02
ATTR_MSS_VPD_DQ_MAP[1][3] u8[2][72] 0x03
ATTR_MSS_VPD_DQ_MAP[1][4] u8[2][72] 0x04
ATTR_MSS_VPD_DQ_MAP[1][5] u8[2][72] 0x05
ATTR_MSS_VPD_DQ_MAP[1][6] u8[2][72] 0x06
ATTR_MSS_VPD_DQ_MAP[1][7] u8[2][72] 0x07
ATTR_MSS_VPD_DQ_MAP[1][8] u8[2][72] 0x08
ATTR_MSS_VPD_DQ_MAP[1][9] u8[2][72] 0x09
ATTR_MSS_VPD_DQ_MAP[1][10] u8[2][72] 0x0a
ATTR_MSS_VPD_DQ_MAP[1][11] u8[2][72] 0x0b
ATTR_MSS_VPD_DQ_MAP[1][12] u8[2][72] 0x0c
ATTR_MSS_VPD_DQ_MAP[1][13] u8[2][72] 0x0d
ATTR_MSS_VPD_DQ_MAP[1][14] u8[2][72] 0x0e
ATTR_MSS_VPD_DQ_MAP[1][15] u8[2][72] 0x0f
ATTR_MSS_VPD_DQ_MAP[1][16] u8[2][72] 0x10
ATTR_MSS_VPD_DQ_MAP[1][17] u8[2][72] 0x11
ATTR_MSS_VPD_DQ_MAP[1][18] u8[2][72] 0x12
ATTR_MSS_VPD_DQ_MAP[1][19] u8[2][72] 0x13
ATTR_MSS_VPD_DQ_MAP[1][20] u8[2][72] 0x14
ATTR_MSS_VPD_DQ_MAP[1][21] u8[2][72] 0x15
ATTR_MSS_VPD_DQ_MAP[1][22] u8[2][72] 0x16
ATTR_MSS_VPD_DQ_MAP[1][23] u8[2][72] 0x17
ATTR_MSS_VPD_DQ_MAP[1][24] u8[2][72] 0x18
ATTR_MSS_VPD_DQ_MAP[1][25] u8[2][72] 0x19
ATTR_MSS_VPD_DQ_MAP[1][26] u8[2][72] 0x1a
ATTR_MSS_VPD_DQ_MAP[1][27] u8[2][72] 0x1b
ATTR_MSS_VPD_DQ_MAP[1][28] u8[2][72] 0x1c
ATTR_MSS_VPD_DQ_MAP[1][29] u8[2][72] 0x1d
ATTR_MSS_VPD_DQ_MAP[1][30] u8[2][72] 0x1e
ATTR_MSS_VPD_DQ_MAP[1][31] u8[2][72] 0x1f
ATTR_MSS_VPD_DQ_MAP[1][32] u8[2][72] 0x20
ATTR_MSS_VPD_DQ_MAP[1][33] u8[2][72] 0x21
ATTR_MSS_VPD_DQ_MAP[1][34] u8[2][72] 0x22
ATTR_MSS_VPD_DQ_MAP[1][35] u8[2][72] 0x23
ATTR_MSS_VPD_DQ_MAP[1][36] u8[2][72] 0x24
ATTR_MSS_VPD_DQ_MAP[1][37] u8[2][72] 0x25
ATTR_MSS_VPD_DQ_MAP[1][38] u8[2][72] 0x26
ATTR_MSS_VPD_DQ_MAP[1][39] u8[2][72] 0x27
ATTR_MSS_VPD_DQ_MAP[1][40] u8[2][72] 0x28
ATTR_MSS_VPD_DQ_MAP[1][41] u8[2][72] 0x29
ATTR_MSS_VPD_DQ_MAP[1][42] u8[2][72] 0x2a
ATTR_MSS_VPD_DQ_MAP[1][43] u8[2][72] 0x2b
ATTR_MSS_VPD_DQ_MAP[1][44] u8[2][72] 0x2c
ATTR_MSS_VPD_DQ_MAP[1][45] u8[2][72] 0x2d
ATTR_MSS_VPD_DQ_MAP[1][46] u8[2][72] 0x2e
ATTR_MSS_VPD_DQ_MAP[1][47] u8[2][72] 0x2f
ATTR_MSS_VPD_DQ_MAP[1][48] u8[2][72] 0x30
ATTR_MSS_VPD_DQ_MAP[1][49] u8[2][72] 0x31
ATTR_MSS_VPD_DQ_MAP[1][50] u8[2][72] 0x32
ATTR_MSS_VPD_DQ_MAP[1][51] u8[2][72] 0x33
ATTR_MSS_VPD_DQ_MAP[1][52] u8[2][72] 0x34
ATTR_MSS_VPD_DQ_MAP[1][53] u8[2][72] 0x35
ATTR_MSS_VPD_DQ_MAP[1][54] u8[2][72] 0x36
ATTR_MSS_VPD_DQ_MAP[1][55] u8[2][72] 0x37
ATTR_MSS_VPD_DQ_MAP[1][56] u8[2][72] 0x38
ATTR_MSS_VPD_DQ_MAP[1][57] u8[2][72] 0x39
ATTR_MSS_VPD_DQ_MAP[1][58] u8[2][72] 0x3a
ATTR_MSS_VPD_DQ_MAP[1][59] u8[2][72] 0x3b
ATTR_MSS_VPD_DQ_MAP[1][60] u8[2][72] 0x3c
ATTR_MSS_VPD_DQ_MAP[1][61] u8[2][72] 0x3d
ATTR_MSS_VPD_DQ_MAP[1][62] u8[2][72] 0x3e
ATTR_MSS_VPD_DQ_MAP[1][63] u8[2][72] 0x3f
ATTR_MSS_VPD_DQ_MAP[1][64] u8[2][72] 0x40
ATTR_MSS_VPD_DQ_MAP[1][65] u8[2][72] 0x41
ATTR_MSS_VPD_DQ_MAP[1][66] u8[2][72] 0x42
ATTR_MSS_VPD_DQ_MAP[1][67] u8[2][72] 0x43
ATTR_MSS_VPD_DQ_MAP[1][68] u8[2][72] 0x44
ATTR_MSS_VPD_DQ_MAP[1][69] u8[2][72] 0x45
ATTR_MSS_VPD_DQ_MAP[1][70] u8[2][72] 0x46
ATTR_MSS_VPD_DQ_MAP[1][71] u8[2][72] 0x47
ATTR_MSS_VPD_MR_0_VERSION_LAYOUT    u8    0x00
ATTR_MSS_VPD_MR_1_VERSION_DATA    u8    0x01
ATTR_MSS_VPD_MR_2_SIGNATURE_HASH    u32    0x1791b29f
ATTR_MSS_VPD_MR_DPHY_GPO[0] u8[2] 0x05
ATTR_MSS_VPD_MR_DPHY_GPO[1] u8[2] 0x05
ATTR_MSS_VPD_MR_DPHY_RLO[0] u8[2] 0x06
ATTR_MSS_VPD_MR_DPHY_RLO[1] u8[2] 0x06
ATTR_MSS_VPD_MR_DPHY_WLO[0] u8[2] 0x02
ATTR_MSS_VPD_MR_DPHY_WLO[1] u8[2] 0x02
ATTR_MSS_VPD_MR_MC_2N_MODE_AUTOSET    u8    0x01
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A00[0] u8[2] 0x0e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A00[1] u8[2] 0x25
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A01[0] u8[2] 0x11
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A01[1] u8[2] 0x28
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A02[0] u8[2] 0x0d
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A02[1] u8[2] 0x21
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A03[0] u8[2] 0x0f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A03[1] u8[2] 0x28
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A04[0] u8[2] 0x0e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A04[1] u8[2] 0x27
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A05[0] u8[2] 0x0d
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A05[1] u8[2] 0x22
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A06[0] u8[2] 0x11
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A06[1] u8[2] 0x27
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A07[0] u8[2] 0x0d
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A07[1] u8[2] 0x25
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A08[0] u8[2] 0x0e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A08[1] u8[2] 0x29
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A09[0] u8[2] 0x0a
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A09[1] u8[2] 0x26
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A10[0] u8[2] 0x0f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A10[1] u8[2] 0x28
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A11[0] u8[2] 0x0f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A11[1] u8[2] 0x21
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A12[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A12[1] u8[2] 0x28
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A13[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A13[1] u8[2] 0x25
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A17[0] u8[2] 0x0c
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A17[1] u8[2] 0x29
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BA0[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BA0[1] u8[2] 0x29
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BA1[0] u8[2] 0x0e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BA1[1] u8[2] 0x29
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BG0[0] u8[2] 0x12
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BG0[1] u8[2] 0x28
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BG1[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BG1[1] u8[2] 0x23
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C0[0] u8[2] 0x07
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C0[1] u8[2] 0x28
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C1[0] u8[2] 0x08
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C1[1] u8[2] 0x29
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C2[0] u8[2] 0x09
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C2[1] u8[2] 0x29
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ACTN[0] u8[2] 0x11
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ACTN[1] u8[2] 0x27
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_CASN_A15[0] u8[2] 0x0f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_CASN_A15[1] u8[2] 0x2a
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_RASN_A16[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_RASN_A16[1] u8[2] 0x26
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_WEN_A14[0] u8[2] 0x0f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_WEN_A14[1] u8[2] 0x27
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_PAR[0] u8[2] 0x0f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_PAR[1] u8[2] 0x25
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CKE0[0] u8[2] 0x0e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CKE0[1] u8[2] 0x2a
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CKE1[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CKE1[1] u8[2] 0x20
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CSN0[0] u8[2] 0x0b
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CSN0[1] u8[2] 0x28
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CSN1[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CSN1[1] u8[2] 0x28
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_ODT0[0] u8[2] 0x0f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_ODT0[1] u8[2] 0x28
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_ODT1[0] u8[2] 0x0e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_ODT1[1] u8[2] 0x29
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CKE0[0] u8[2] 0x0e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CKE0[1] u8[2] 0x2a
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CKE1[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CKE1[1] u8[2] 0x20
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CSN0[0] u8[2] 0x0b
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CSN0[1] u8[2] 0x28
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CSN1[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CSN1[1] u8[2] 0x28
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_ODT0[0] u8[2] 0x0f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_ODT0[1] u8[2] 0x28
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_ODT1[0] u8[2] 0x0e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_ODT1[1] u8[2] 0x29
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D0_CLKN[0] u8[2] 0x53
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D0_CLKN[1] u8[2] 0x6a
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D0_CLKP[0] u8[2] 0x53
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D0_CLKP[1] u8[2] 0x6a
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D1_CLKN[0] u8[2] 0x53
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D1_CLKN[1] u8[2] 0x6a
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D1_CLKP[0] u8[2] 0x53
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D1_CLKP[1] u8[2] 0x6a
ATTR_MSS_VPD_MR_TSYS_ADR    u8    0x7f
ATTR_MSS_VPD_MR_TSYS_DATA    u8    0x7c
ATTR_EFF_DRAM_ODIC[0][0][0] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[0][0][1] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[0][0][2] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[0][0][3] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[1][0][0] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[1][0][1] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[1][0][2] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[1][0][3] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][0][0] u8[2][2][4] 0x80
ATTR_MSS_EFF_ODT_WR[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][0][0] u8[2][2][4] 0x80
ATTR_MSS_EFF_ODT_WR[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][0][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][0][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_DPHY_RLO[0] u8[2] 0x06
ATTR_MSS_EFF_DPHY_RLO[1] u8[2] 0x06
ATTR_MSS_EFF_DPHY_WLO[0] u8[2] 0x02
ATTR_MSS_EFF_DPHY_WLO[1] u8[2] 0x02
ATTR_EFF_RCD_MFG_ID[0][0] u16[2][2] 0x3286
ATTR_EFF_RCD_MFG_ID[0][1] u16[2][2] 0x0000
ATTR_EFF_RCD_MFG_ID[1][0] u16[2][2] 0x3286
ATTR_EFF_RCD_MFG_ID[1][1] u16[2][2] 0x0000
ATTR_EFF_REGISTER_TYPE[0][0] u8[2][2] 0x01
ATTR_EFF_REGISTER_TYPE[0][1] u8[2][2] 0x00
ATTR_EFF_REGISTER_TYPE[1][0] u8[2][2] 0x01
ATTR_EFF_REGISTER_TYPE[1][1] u8[2][2] 0x00
ATTR_EFF_REGISTER_REV[0][0] u8[2][2] 0xa0
ATTR_EFF_REGISTER_REV[0][1] u8[2][2] 0x00
ATTR_EFF_REGISTER_REV[1][0] u8[2][2] 0xa0
ATTR_EFF_REGISTER_REV[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_MFG_ID[0][0] u16[2][2] 0x80ce
ATTR_EFF_DRAM_MFG_ID[0][1] u16[2][2] 0x0000
ATTR_EFF_DRAM_MFG_ID[1][0] u16[2][2] 0x80ce
ATTR_EFF_DRAM_MFG_ID[1][1] u16[2][2] 0x0000
ATTR_EFF_DRAM_WIDTH[0][0] u8[2][2] 0x04
ATTR_EFF_DRAM_WIDTH[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_WIDTH[1][0] u8[2][2] 0x04
ATTR_EFF_DRAM_WIDTH[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DENSITY[0][0] u8[2][2] 0x08
ATTR_EFF_DRAM_DENSITY[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DENSITY[1][0] u8[2][2] 0x08
ATTR_EFF_DRAM_DENSITY[1][1] u8[2][2] 0x00
ATTR_EFF_NUM_RANKS_PER_DIMM[0][0] u8[2][2] 0x01
ATTR_EFF_NUM_RANKS_PER_DIMM[0][1] u8[2][2] 0x00
ATTR_EFF_NUM_RANKS_PER_DIMM[1][0] u8[2][2] 0x01
ATTR_EFF_NUM_RANKS_PER_DIMM[1][1] u8[2][2] 0x00
ATTR_EFF_PRIM_DIE_COUNT[0][0] u8[2][2] 0x01
ATTR_EFF_PRIM_DIE_COUNT[0][1] u8[2][2] 0x00
ATTR_EFF_PRIM_DIE_COUNT[1][0] u8[2][2] 0x01
ATTR_EFF_PRIM_DIE_COUNT[1][1] u8[2][2] 0x00
ATTR_EFF_PRIM_STACK_TYPE[0][0] u8[2][2] 0x00
ATTR_EFF_PRIM_STACK_TYPE[0][1] u8[2][2] 0x00
ATTR_EFF_PRIM_STACK_TYPE[1][0] u8[2][2] 0x00
ATTR_EFF_PRIM_STACK_TYPE[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_SIZE[0][0] u32[2][2] 0x00000010
ATTR_EFF_DIMM_SIZE[0][1] u32[2][2] 0x00000000
ATTR_EFF_DIMM_SIZE[1][0] u32[2][2] 0x00000010
ATTR_EFF_DIMM_SIZE[1][1] u32[2][2] 0x00000000
ATTR_EFF_DRAM_TREFI[0] u16[2] 0x2838
ATTR_EFF_DRAM_TREFI[1] u16[2] 0x2838
ATTR_EFF_DRAM_TRFC[0] u16[2] 0x01d3
ATTR_EFF_DRAM_TRFC[1] u16[2] 0x01d3
ATTR_EFF_DRAM_TRFC_DLR[0] u8[2] 0xa0
ATTR_EFF_DRAM_TRFC_DLR[1] u8[2] 0xa0
ATTR_EFF_DIMM_RCD_MIRROR_MODE[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_RCD_MIRROR_MODE[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_RCD_MIRROR_MODE[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_RCD_MIRROR_MODE[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_BANK_BITS[0][0] u8[2][2] 0x02
ATTR_EFF_DRAM_BANK_BITS[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_BANK_BITS[1][0] u8[2][2] 0x02
ATTR_EFF_DRAM_BANK_BITS[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_ROW_BITS[0][0] u8[2][2] 0x11
ATTR_EFF_DRAM_ROW_BITS[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_ROW_BITS[1][0] u8[2][2] 0x11
ATTR_EFF_DRAM_ROW_BITS[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_TDQS[0] u8[2] 0x00
ATTR_EFF_DRAM_TDQS[1] u8[2] 0x00
ATTR_EFF_DRAM_TCCD_L[0] u8[2] 0x07
ATTR_EFF_DRAM_TCCD_L[1] u8[2] 0x07
ATTR_EFF_DIMM_DDR4_RC00[0][0] u8[2][2] 0x02
ATTR_EFF_DIMM_DDR4_RC00[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC00[1][0] u8[2][2] 0x02
ATTR_EFF_DIMM_DDR4_RC00[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC01[0][0] u8[2][2] 0x0c
ATTR_EFF_DIMM_DDR4_RC01[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC01[1][0] u8[2][2] 0x0c
ATTR_EFF_DIMM_DDR4_RC01[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC02[0][0] u8[2][2] 0x01
ATTR_EFF_DIMM_DDR4_RC02[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC02[1][0] u8[2][2] 0x01
ATTR_EFF_DIMM_DDR4_RC02[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC03[0][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC03[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC03[1][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC03[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC04[0][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC04[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC04[1][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC04[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC05[0][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC05[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC05[1][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC05[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC06_07[0][0] u8[2][2] 0x0f
ATTR_EFF_DIMM_DDR4_RC06_07[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC06_07[1][0] u8[2][2] 0x0f
ATTR_EFF_DIMM_DDR4_RC06_07[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC08[0][0] u8[2][2] 0x0b
ATTR_EFF_DIMM_DDR4_RC08[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC08[1][0] u8[2][2] 0x0b
ATTR_EFF_DIMM_DDR4_RC08[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC09[0][0] u8[2][2] 0x0c
ATTR_EFF_DIMM_DDR4_RC09[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC09[1][0] u8[2][2] 0x0c
ATTR_EFF_DIMM_DDR4_RC09[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0A[0][0] u8[2][2] 0x04
ATTR_EFF_DIMM_DDR4_RC0A[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0A[1][0] u8[2][2] 0x04
ATTR_EFF_DIMM_DDR4_RC0A[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0B[0][0] u8[2][2] 0x0e
ATTR_EFF_DIMM_DDR4_RC0B[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0B[1][0] u8[2][2] 0x0e
ATTR_EFF_DIMM_DDR4_RC0B[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0C[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0C[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0C[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0C[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0D[0][0] u8[2][2] 0x04
ATTR_EFF_DIMM_DDR4_RC0D[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0D[1][0] u8[2][2] 0x04
ATTR_EFF_DIMM_DDR4_RC0D[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0E[0][0] u8[2][2] 0x0d
ATTR_EFF_DIMM_DDR4_RC0E[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0E[1][0] u8[2][2] 0x0d
ATTR_EFF_DIMM_DDR4_RC0E[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0F[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0F[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0F[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0F[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_1x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_1x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_1x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_1x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_2x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_2x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_2x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_2x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_3x[0][0] u8[2][2] 0x47
ATTR_EFF_DIMM_DDR4_RC_3x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_3x[1][0] u8[2][2] 0x47
ATTR_EFF_DIMM_DDR4_RC_3x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_4x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_4x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_4x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_4x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_5x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_5x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_5x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_5x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_6x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_6x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_6x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_6x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_7x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_7x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_7x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_7x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_8x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_8x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_8x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_8x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_9x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_9x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_9x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_9x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Ax[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Ax[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Ax[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Ax[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Bx[0][0] u8[2][2] 0x07
ATTR_EFF_DIMM_DDR4_RC_Bx[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Bx[1][0] u8[2][2] 0x07
ATTR_EFF_DIMM_DDR4_RC_Bx[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_TWR[0] u8[2] 0x14
ATTR_EFF_DRAM_TWR[1] u8[2] 0x14
ATTR_EFF_DRAM_RBT[0][0] u8[2][2] 0x00
ATTR_EFF_DRAM_RBT[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_RBT[1][0] u8[2][2] 0x00
ATTR_EFF_DRAM_RBT[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_TM[0][0] u8[2][2] 0x00
ATTR_EFF_DRAM_TM[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_TM[1][0] u8[2][2] 0x00
ATTR_EFF_DRAM_TM[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_CWL[0] u8[2] 0x0e
ATTR_EFF_DRAM_CWL[1] u8[2] 0x0e
ATTR_EFF_DRAM_LPASR[0] u8[2] 0x00
ATTR_EFF_DRAM_LPASR[1] u8[2] 0x00
ATTR_EFF_DRAM_DLL_ENABLE[0][0] u8[2][2] 0x01
ATTR_EFF_DRAM_DLL_ENABLE[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DLL_ENABLE[1][0] u8[2][2] 0x01
ATTR_EFF_DRAM_DLL_ENABLE[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DLL_RESET[0][0] u8[2][2] 0x01
ATTR_EFF_DRAM_DLL_RESET[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DLL_RESET[1][0] u8[2][2] 0x01
ATTR_EFF_DRAM_DLL_RESET[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_WR_LVL_ENABLE[0] u8[2] 0x00
ATTR_EFF_DRAM_WR_LVL_ENABLE[1] u8[2] 0x00
ATTR_EFF_DRAM_OUTPUT_BUFFER[0] u8[2] 0x00
ATTR_EFF_DRAM_OUTPUT_BUFFER[1] u8[2] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][0][0] u8[2][2][4] 0x0e
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][0][0] u8[2][2][4] 0x0e
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][0][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][0][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][0][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][0][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_CA_PARITY_LATENCY[0] u8[2] 0x00
ATTR_EFF_CA_PARITY_LATENCY[1] u8[2] 0x00
ATTR_EFF_CA_PARITY_ERROR_STATUS[0] u8[2] 0x00
ATTR_EFF_CA_PARITY_ERROR_STATUS[1] u8[2] 0x00
ATTR_EFF_CA_PARITY[0] u8[2] 0x00
ATTR_EFF_CA_PARITY[1] u8[2] 0x00
ATTR_EFF_CRC_ERROR_CLEAR[0] u8[2] 0x00
ATTR_EFF_CRC_ERROR_CLEAR[1] u8[2] 0x00
ATTR_EFF_ODT_INPUT_BUFF[0] u8[2] 0x00
ATTR_EFF_ODT_INPUT_BUFF[1] u8[2] 0x00
ATTR_EFF_DRAM_PPR[0][0] u8[2][2] 0x01
ATTR_EFF_DRAM_PPR[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_PPR[1][0] u8[2][2] 0x01
ATTR_EFF_DRAM_PPR[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_SOFT_PPR[0][0] u8[2][2] 0x01
ATTR_EFF_DRAM_SOFT_PPR[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_SOFT_PPR[1][0] u8[2][2] 0x01
ATTR_EFF_DRAM_SOFT_PPR[1][1] u8[2][2] 0x00
ATTR_EFF_RD_PREAMBLE_TRAIN[0] u8[2] 0x00
ATTR_EFF_RD_PREAMBLE_TRAIN[1] u8[2] 0x00
ATTR_EFF_RD_PREAMBLE[0] u8[2] 0x00
ATTR_EFF_RD_PREAMBLE[1] u8[2] 0x00
ATTR_EFF_WR_PREAMBLE[0] u8[2] 0x00
ATTR_EFF_WR_PREAMBLE[1] u8[2] 0x00
ATTR_EFF_SELF_REF_ABORT[0] u8[2] 0x00
ATTR_EFF_SELF_REF_ABORT[1] u8[2] 0x00
ATTR_EFF_CS_CMD_LATENCY[0] u8[2] 0x00
ATTR_EFF_CS_CMD_LATENCY[1] u8[2] 0x00
ATTR_EFF_INTERNAL_VREF_MONITOR[0] u8[2] 0x00
ATTR_EFF_INTERNAL_VREF_MONITOR[1] u8[2] 0x00
ATTR_EFF_MAX_POWERDOWN_MODE[0] u8[2] 0x00
ATTR_EFF_MAX_POWERDOWN_MODE[1] u8[2] 0x00
ATTR_EFF_MPR_RD_FORMAT[0] u8[2] 0x00
ATTR_EFF_MPR_RD_FORMAT[1] u8[2] 0x00
ATTR_EFF_TEMP_READOUT[0] u8[2] 0x00
ATTR_EFF_TEMP_READOUT[1] u8[2] 0x00
ATTR_EFF_CRC_WR_LATENCY[0] u8[2] 0x05
ATTR_EFF_CRC_WR_LATENCY[1] u8[2] 0x05
ATTR_EFF_PER_DRAM_ACCESS[0] u8[2] 0x00
ATTR_EFF_PER_DRAM_ACCESS[1] u8[2] 0x00
ATTR_EFF_GEARDOWN_MODE[0] u8[2] 0x00
ATTR_EFF_GEARDOWN_MODE[1] u8[2] 0x00
ATTR_EFF_MPR_PAGE[0] u8[2] 0x00
ATTR_EFF_MPR_PAGE[1] u8[2] 0x00
ATTR_EFF_MPR_MODE[0] u8[2] 0x00
ATTR_EFF_MPR_MODE[1] u8[2] 0x00
ATTR_EFF_WRITE_CRC[0] u8[2] 0x00
ATTR_EFF_WRITE_CRC[1] u8[2] 0x00
ATTR_EFF_ZQCAL_INTERVAL[0] u32[2] 0x010f3159
ATTR_EFF_ZQCAL_INTERVAL[1] u32[2] 0x010f3159
ATTR_EFF_MEMCAL_INTERVAL[0] u32[2] 0x04f73f74
ATTR_EFF_MEMCAL_INTERVAL[1] u32[2] 0x04f73f74
ATTR_EFF_DRAM_TRP[0] u8[2] 0x13
ATTR_EFF_DRAM_TRP[1] u8[2] 0x13
ATTR_EFF_DRAM_TRCD[0] u8[2] 0x13
ATTR_EFF_DRAM_TRCD[1] u8[2] 0x13
ATTR_EFF_DRAM_TRC[0] u8[2] 0x3d
ATTR_EFF_DRAM_TRC[1] u8[2] 0x3d
ATTR_EFF_DRAM_TWTR_L[0] u8[2] 0x0a
ATTR_EFF_DRAM_TWTR_L[1] u8[2] 0x0a
ATTR_EFF_DRAM_TWTR_S[0] u8[2] 0x04
ATTR_EFF_DRAM_TWTR_S[1] u8[2] 0x04
ATTR_EFF_DRAM_TRRD_S[0] u8[2] 0x04
ATTR_EFF_DRAM_TRRD_S[1] u8[2] 0x04
ATTR_EFF_DRAM_TRRD_L[0] u8[2] 0x07
ATTR_EFF_DRAM_TRRD_L[1] u8[2] 0x07
ATTR_EFF_DRAM_TRRD_DLR[0] u8[2] 0x04
ATTR_EFF_DRAM_TRRD_DLR[1] u8[2] 0x04
ATTR_EFF_DRAM_TFAW[0] u8[2] 0x10
ATTR_EFF_DRAM_TFAW[1] u8[2] 0x10
ATTR_EFF_DRAM_TFAW_DLR[0] u8[2] 0x10
ATTR_EFF_DRAM_TFAW_DLR[1] u8[2] 0x10
ATTR_EFF_DRAM_TRAS[0] u8[2] 0x2b
ATTR_EFF_DRAM_TRAS[1] u8[2] 0x2b
ATTR_EFF_DRAM_TRTP[0] u8[2] 0x0a
ATTR_EFF_DRAM_TRTP[1] u8[2] 0x0a
ATTR_EFF_READ_DBI[0] u8[2] 0x00
ATTR_EFF_READ_DBI[1] u8[2] 0x00
ATTR_EFF_WRITE_DBI[0] u8[2] 0x00
ATTR_EFF_WRITE_DBI[1] u8[2] 0x00
ATTR_EFF_DRAM_AL[0] u8[2] 0x00
ATTR_EFF_DRAM_AL[1] u8[2] 0x00
ATTR_EFF_DATA_MASK[0] u8[2] 0x00
ATTR_EFF_DATA_MASK[1] u8[2] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][0][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][0][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][0][0] u8[2][2][4] 0x04
ATTR_EFF_DRAM_RTT_WR[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][0][0] u8[2][2][4] 0x04
ATTR_EFF_DRAM_RTT_WR[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][0][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][0][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_PHY_SEQ_REFRESH[0] u8[2] 0x01
ATTR_MSS_PHY_SEQ_REFRESH[1] u8[2] 0x01
ATTR_EFF_PACKAGE_RANK_MAP[0][0][0] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][1] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][2] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][3] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][4] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][5] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][6] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][7] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][8] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][9] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][10] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][11] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][12] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][13] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][14] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][15] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][16] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][17] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][0] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][1] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][2] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][3] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][4] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][5] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][6] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][7] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][8] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][9] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][10] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][11] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][12] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][13] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][14] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][15] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][16] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][17] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][0] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][1] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][2] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][3] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][4] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][5] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][6] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][7] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][8] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][9] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][10] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][11] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][12] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][13] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][14] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][15] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][16] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][17] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][0] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][1] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][2] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][3] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][4] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][5] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][6] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][7] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][8] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][9] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][10] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][11] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][12] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][13] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][14] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][15] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][16] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][17] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][0][0] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][1] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][2] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][3] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][4] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][5] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][6] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][7] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][8] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][9] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][10] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][11] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][12] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][13] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][14] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][15] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][16] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][17] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][1][0] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][1] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][2] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][3] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][4] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][5] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][6] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][7] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][8] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][9] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][10] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][11] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][12] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][13] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][14] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][15] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][16] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][17] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][0][0] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][1] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][2] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][3] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][4] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][5] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][6] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][7] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][8] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][9] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][10] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][11] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][12] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][13] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][14] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][15] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][16] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][17] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][1][0] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][1] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][2] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][3] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][4] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][5] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][6] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][7] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][8] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][9] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][10] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][11] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][12] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][13] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][14] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][15] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][16] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][17] u8[2][2][18] 0x00
ATTR_MSS_EFF_WR_CRC[0] u8[2] 0x00
ATTR_MSS_EFF_WR_CRC[1] u8[2] 0x00
ATTR_MSS_CAL_STEP_ENABLE[0] u32[2] 0xfffffc00
ATTR_MSS_CAL_STEP_ENABLE[1] u32[2] 0xfffffc00
ATTR_MSS_RDVREF_CAL_ENABLE[0] u16[2] 0xffff
ATTR_MSS_RDVREF_CAL_ENABLE[1] u16[2] 0xffff
ATTR_MSS_CUSTOM_TRAINING_ADV_WR_PATTERN[0] u8[2] 0x69
ATTR_MSS_CUSTOM_TRAINING_ADV_WR_PATTERN[1] u8[2] 0x69
ATTR_MSS_CUSTOM_TRAINING_ADV_PATTERNS[0] u32[2] 0x8e942bc6
ATTR_MSS_CUSTOM_TRAINING_ADV_PATTERNS[1] u32[2] 0x8e942bc6
ATTR_MSS_CUSTOM_TRAINING_ADV_BACKUP_PATTERNS[0] u32[2] 0xea0ca6c9
ATTR_MSS_CUSTOM_TRAINING_ADV_BACKUP_PATTERNS[1] u32[2] 0xea0ca6c9
ATTR_MSS_CUSTOM_TRAINING_ADV_BACKUP_PATTERNS2[0] u32[2] 0x13ec02fd
ATTR_MSS_CUSTOM_TRAINING_ADV_BACKUP_PATTERNS2[1] u32[2] 0x13ec02fd
ATTR_MSS_RUNTIME_MEM_M_DRAM_CLOCKS[0] u32[2] 0x00000200
ATTR_MSS_RUNTIME_MEM_M_DRAM_CLOCKS[1] u32[2] 0x00000200
ATTR_MSS_MEM_WATT_TARGET[0][0] u32[2][2] 0x00000708
ATTR_MSS_MEM_WATT_TARGET[0][1] u32[2][2] 0x00000708
ATTR_MSS_MEM_WATT_TARGET[1][0] u32[2][2] 0x00000708
ATTR_MSS_MEM_WATT_TARGET[1][1] u32[2][2] 0x00000708
ATTR_MSS_RUNTIME_MEM_THROTTLED_N_COMMANDS_PER_PORT[0] u16[2] 0x0080
ATTR_MSS_RUNTIME_MEM_THROTTLED_N_COMMANDS_PER_PORT[1] u16[2] 0x0080
ATTR_MSS_RUNTIME_MEM_THROTTLED_N_COMMANDS_PER_SLOT[0] u16[2] 0x0080
ATTR_MSS_RUNTIME_MEM_THROTTLED_N_COMMANDS_PER_SLOT[1] u16[2] 0x0080
ATTR_MSS_TOTAL_PWR_SLOPE[0][0] u16[2][2] 0x026d
ATTR_MSS_TOTAL_PWR_SLOPE[0][1] u16[2][2] 0x0000
ATTR_MSS_TOTAL_PWR_SLOPE[1][0] u16[2][2] 0x026d
ATTR_MSS_TOTAL_PWR_SLOPE[1][1] u16[2][2] 0x0000
ATTR_MSS_TOTAL_PWR_INTERCEPT[0][0] u16[2][2] 0x0163
ATTR_MSS_TOTAL_PWR_INTERCEPT[0][1] u16[2][2] 0x0000
ATTR_MSS_TOTAL_PWR_INTERCEPT[1][0] u16[2][2] 0x0163
ATTR_MSS_TOTAL_PWR_INTERCEPT[1][1] u16[2][2] 0x0000
ATTR_MSS_DIMM_THERMAL_LIMIT[0][0] u32[2][2] 0x00000708
ATTR_MSS_DIMM_THERMAL_LIMIT[0][1] u32[2][2] 0x00000000
ATTR_MSS_DIMM_THERMAL_LIMIT[1][0] u32[2][2] 0x00000708
ATTR_MSS_DIMM_THERMAL_LIMIT[1][1] u32[2][2] 0x00000000
ATTR_MSS_PORT_MAXPOWER[0] u32[2] 0x000003d0
ATTR_MSS_PORT_MAXPOWER[1] u32[2] 0x000003d0
ATTR_MSS_MEM_THROTTLED_N_COMMANDS_PER_SLOT[0] u16[2] 0x0080
ATTR_MSS_MEM_THROTTLED_N_COMMANDS_PER_SLOT[1] u16[2] 0x0080
ATTR_MSS_MEM_THROTTLED_N_COMMANDS_PER_PORT[0] u16[2] 0x0080
ATTR_MSS_MEM_THROTTLED_N_COMMANDS_PER_PORT[1] u16[2] 0x0080

target = dimm:k0:n0:s0:p04
ATTR_MEM_DIMM_POS_METADATA    u32    0x00000004
ATTR_MEM_DRAM_GEN_METADATA    u8    0x02
ATTR_MEM_DIMM_TYPE_METADATA    u8    0x01
ATTR_BAD_DQ_BITMAP[0][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][9] u8[4][10] 0x00

target = dimm:k0:n0:s0:p06
ATTR_MEM_DIMM_POS_METADATA    u32    0x00000006
ATTR_MEM_DRAM_GEN_METADATA    u8    0x02
ATTR_MEM_DIMM_TYPE_METADATA    u8    0x01
ATTR_BAD_DQ_BITMAP[0][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][9] u8[4][10] 0x00

target = p9n.mcs:k0:n0:s0:p00:c2
ATTR_EFF_DIMM_TYPE[0][0] u8[2][2] 0x01
ATTR_EFF_DIMM_TYPE[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_TYPE[1][0] u8[2][2] 0x01
ATTR_EFF_DIMM_TYPE[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_GEN[0][0] u8[2][2] 0x02
ATTR_EFF_DRAM_GEN[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_GEN[1][0] u8[2][2] 0x02
ATTR_EFF_DRAM_GEN[1][1] u8[2][2] 0x00
ATTR_EFF_HYBRID[0][0] u8[2][2] 0x00
ATTR_EFF_HYBRID[0][1] u8[2][2] 0x00
ATTR_EFF_HYBRID[1][0] u8[2][2] 0x00
ATTR_EFF_HYBRID[1][1] u8[2][2] 0x00
ATTR_EFF_HYBRID_MEMORY_TYPE[0][0] u8[2][2] 0x00
ATTR_EFF_HYBRID_MEMORY_TYPE[0][1] u8[2][2] 0x00
ATTR_EFF_HYBRID_MEMORY_TYPE[1][0] u8[2][2] 0x00
ATTR_EFF_HYBRID_MEMORY_TYPE[1][1] u8[2][2] 0x00
ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM[0][0] u8[2][2] 0x01
ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM[0][1] u8[2][2] 0x00
ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM[1][0] u8[2][2] 0x01
ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_RANKS_CONFIGED[0][0] u8[2][2] 0x80
ATTR_EFF_DIMM_RANKS_CONFIGED[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_RANKS_CONFIGED[1][0] u8[2][2] 0x80
ATTR_EFF_DIMM_RANKS_CONFIGED[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_CL[0] u8[2] 0x13
ATTR_EFF_DRAM_CL[1] u8[2] 0x13
ATTR_MSS_VPD_MT_0_VERSION_LAYOUT    u8    0x00
ATTR_MSS_VPD_MT_1_VERSION_DATA    u8    0x02
ATTR_MSS_VPD_MT_2_SIGNATURE_HASH    u32    0xa895b17f
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CA[0][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CA[0][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CA[1][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CA[1][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CKE[0][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CKE[0][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CKE[1][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CKE[1][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CS[0][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CS[0][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CS[1][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CS[1][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_ODT[0][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_ODT[0][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_ODT[1][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_ODT[1][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][0][0] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][0][1] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][0][2] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][0][3] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][1][0] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][1][1] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][1][2] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][1][3] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][0][0] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][0][1] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][0][2] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][0][3] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][1][0] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][1][1] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][1][2] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][1][3] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][0][0] u8[2][2][4] 0x50
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][0][0] u8[2][2][4] 0x50
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_MC_BIAS_TRIM[0] u8[2] 0x03
ATTR_MSS_VPD_MT_MC_BIAS_TRIM[1] u8[2] 0x03
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_RD_UP[0] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_RD_UP[1] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_WR_DOWN[0] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_WR_DOWN[1] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_WR_UP[0] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_WR_UP[1] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_CTLE_CAP[0] u64[2] 0x5555555555000000
ATTR_MSS_VPD_MT_MC_DQ_CTLE_CAP[1] u64[2] 0x5555555555000000
ATTR_MSS_VPD_MT_MC_DQ_CTLE_RES[0] u64[2] 0xb6db6db6db6db6d0
ATTR_MSS_VPD_MT_MC_DQ_CTLE_RES[1] u64[2] 0xb6db6db6db6db6d0
ATTR_MSS_VPD_MT_MC_DRV_IMP_CLK[0] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CLK[1] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CMD_ADDR[0] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CMD_ADDR[1] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CNTL[0] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CNTL[1] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CSCID[0] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CSCID[1] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][0] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][1] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][2] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][3] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][4] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][0] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][1] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][2] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][3] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][4] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][0] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][1] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][2] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][3] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][4] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][0] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][1] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][2] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][3] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][4] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_ODT_RD[0][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][0][0] u8[2][2][4] 0x80
ATTR_MSS_VPD_MT_ODT_WR[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][0][0] u8[2][2][4] 0x80
ATTR_MSS_VPD_MT_ODT_WR[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_PREAMBLE[0] u8[2] 0x00
ATTR_MSS_VPD_MT_PREAMBLE[1] u8[2] 0x00
ATTR_MSS_VPD_MT_VREF_DRAM_WR[0] u8[2] 0x0e
ATTR_MSS_VPD_MT_VREF_DRAM_WR[1] u8[2] 0x0e
ATTR_MSS_VPD_MT_VREF_MC_RD[0] u32[2] 0x00011eb8
ATTR_MSS_VPD_MT_VREF_MC_RD[1] u32[2] 0x00011eb8
ATTR_MSS_VPD_MT_WINDAGE_RD_CTR[0] s16[2] 0x0000
ATTR_MSS_VPD_MT_WINDAGE_RD_CTR[1] s16[2] 0x0000
ATTR_MSS_VPD_CKE_MAP[0][0][0] u8[2][2][4] 0x80
ATTR_MSS_VPD_CKE_MAP[0][0][1] u8[2][2][4] 0x40
ATTR_MSS_VPD_CKE_MAP[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[0][1][0] u8[2][2][4] 0x08
ATTR_MSS_VPD_CKE_MAP[0][1][1] u8[2][2][4] 0x04
ATTR_MSS_VPD_CKE_MAP[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[1][0][0] u8[2][2][4] 0x80
ATTR_MSS_VPD_CKE_MAP[1][0][1] u8[2][2][4] 0x40
ATTR_MSS_VPD_CKE_MAP[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[1][1][0] u8[2][2][4] 0x08
ATTR_MSS_VPD_CKE_MAP[1][1][1] u8[2][2][4] 0x04
ATTR_MSS_VPD_CKE_MAP[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_DQ_MAP[0][0] u8[2][72] 0x00
ATTR_MSS_VPD_DQ_MAP[0][1] u8[2][72] 0x01
ATTR_MSS_VPD_DQ_MAP[0][2] u8[2][72] 0x02
ATTR_MSS_VPD_DQ_MAP[0][3] u8[2][72] 0x03
ATTR_MSS_VPD_DQ_MAP[0][4] u8[2][72] 0x04
ATTR_MSS_VPD_DQ_MAP[0][5] u8[2][72] 0x05
ATTR_MSS_VPD_DQ_MAP[0][6] u8[2][72] 0x06
ATTR_MSS_VPD_DQ_MAP[0][7] u8[2][72] 0x07
ATTR_MSS_VPD_DQ_MAP[0][8] u8[2][72] 0x08
ATTR_MSS_VPD_DQ_MAP[0][9] u8[2][72] 0x09
ATTR_MSS_VPD_DQ_MAP[0][10] u8[2][72] 0x0a
ATTR_MSS_VPD_DQ_MAP[0][11] u8[2][72] 0x0b
ATTR_MSS_VPD_DQ_MAP[0][12] u8[2][72] 0x0c
ATTR_MSS_VPD_DQ_MAP[0][13] u8[2][72] 0x0d
ATTR_MSS_VPD_DQ_MAP[0][14] u8[2][72] 0x0e
ATTR_MSS_VPD_DQ_MAP[0][15] u8[2][72] 0x0f
ATTR_MSS_VPD_DQ_MAP[0][16] u8[2][72] 0x10
ATTR_MSS_VPD_DQ_MAP[0][17] u8[2][72] 0x11
ATTR_MSS_VPD_DQ_MAP[0][18] u8[2][72] 0x12
ATTR_MSS_VPD_DQ_MAP[0][19] u8[2][72] 0x13
ATTR_MSS_VPD_DQ_MAP[0][20] u8[2][72] 0x14
ATTR_MSS_VPD_DQ_MAP[0][21] u8[2][72] 0x15
ATTR_MSS_VPD_DQ_MAP[0][22] u8[2][72] 0x16
ATTR_MSS_VPD_DQ_MAP[0][23] u8[2][72] 0x17
ATTR_MSS_VPD_DQ_MAP[0][24] u8[2][72] 0x18
ATTR_MSS_VPD_DQ_MAP[0][25] u8[2][72] 0x19
ATTR_MSS_VPD_DQ_MAP[0][26] u8[2][72] 0x1a
ATTR_MSS_VPD_DQ_MAP[0][27] u8[2][72] 0x1b
ATTR_MSS_VPD_DQ_MAP[0][28] u8[2][72] 0x1c
ATTR_MSS_VPD_DQ_MAP[0][29] u8[2][72] 0x1d
ATTR_MSS_VPD_DQ_MAP[0][30] u8[2][72] 0x1e
ATTR_MSS_VPD_DQ_MAP[0][31] u8[2][72] 0x1f
ATTR_MSS_VPD_DQ_MAP[0][32] u8[2][72] 0x20
ATTR_MSS_VPD_DQ_MAP[0][33] u8[2][72] 0x21
ATTR_MSS_VPD_DQ_MAP[0][34] u8[2][72] 0x22
ATTR_MSS_VPD_DQ_MAP[0][35] u8[2][72] 0x23
ATTR_MSS_VPD_DQ_MAP[0][36] u8[2][72] 0x24
ATTR_MSS_VPD_DQ_MAP[0][37] u8[2][72] 0x25
ATTR_MSS_VPD_DQ_MAP[0][38] u8[2][72] 0x26
ATTR_MSS_VPD_DQ_MAP[0][39] u8[2][72] 0x27
ATTR_MSS_VPD_DQ_MAP[0][40] u8[2][72] 0x28
ATTR_MSS_VPD_DQ_MAP[0][41] u8[2][72] 0x29
ATTR_MSS_VPD_DQ_MAP[0][42] u8[2][72] 0x2a
ATTR_MSS_VPD_DQ_MAP[0][43] u8[2][72] 0x2b
ATTR_MSS_VPD_DQ_MAP[0][44] u8[2][72] 0x2c
ATTR_MSS_VPD_DQ_MAP[0][45] u8[2][72] 0x2d
ATTR_MSS_VPD_DQ_MAP[0][46] u8[2][72] 0x2e
ATTR_MSS_VPD_DQ_MAP[0][47] u8[2][72] 0x2f
ATTR_MSS_VPD_DQ_MAP[0][48] u8[2][72] 0x30
ATTR_MSS_VPD_DQ_MAP[0][49] u8[2][72] 0x31
ATTR_MSS_VPD_DQ_MAP[0][50] u8[2][72] 0x32
ATTR_MSS_VPD_DQ_MAP[0][51] u8[2][72] 0x33
ATTR_MSS_VPD_DQ_MAP[0][52] u8[2][72] 0x34
ATTR_MSS_VPD_DQ_MAP[0][53] u8[2][72] 0x35
ATTR_MSS_VPD_DQ_MAP[0][54] u8[2][72] 0x36
ATTR_MSS_VPD_DQ_MAP[0][55] u8[2][72] 0x37
ATTR_MSS_VPD_DQ_MAP[0][56] u8[2][72] 0x38
ATTR_MSS_VPD_DQ_MAP[0][57] u8[2][72] 0x39
ATTR_MSS_VPD_DQ_MAP[0][58] u8[2][72] 0x3a
ATTR_MSS_VPD_DQ_MAP[0][59] u8[2][72] 0x3b
ATTR_MSS_VPD_DQ_MAP[0][60] u8[2][72] 0x3c
ATTR_MSS_VPD_DQ_MAP[0][61] u8[2][72] 0x3d
ATTR_MSS_VPD_DQ_MAP[0][62] u8[2][72] 0x3e
ATTR_MSS_VPD_DQ_MAP[0][63] u8[2][72] 0x3f
ATTR_MSS_VPD_DQ_MAP[0][64] u8[2][72] 0x40
ATTR_MSS_VPD_DQ_MAP[0][65] u8[2][72] 0x41
ATTR_MSS_VPD_DQ_MAP[0][66] u8[2][72] 0x42
ATTR_MSS_VPD_DQ_MAP[0][67] u8[2][72] 0x43
ATTR_MSS_VPD_DQ_MAP[0][68] u8[2][72] 0x44
ATTR_MSS_VPD_DQ_MAP[0][69] u8[2][72] 0x45
ATTR_MSS_VPD_DQ_MAP[0][70] u8[2][72] 0x46
ATTR_MSS_VPD_DQ_MAP[0][71] u8[2][72] 0x47
ATTR_MSS_VPD_DQ_MAP[1][0] u8[2][72] 0x00
ATTR_MSS_VPD_DQ_MAP[1][1] u8[2][72] 0x01
ATTR_MSS_VPD_DQ_MAP[1][2] u8[2][72] 0x02
ATTR_MSS_VPD_DQ_MAP[1][3] u8[2][72] 0x03
ATTR_MSS_VPD_DQ_MAP[1][4] u8[2][72] 0x04
ATTR_MSS_VPD_DQ_MAP[1][5] u8[2][72] 0x05
ATTR_MSS_VPD_DQ_MAP[1][6] u8[2][72] 0x06
ATTR_MSS_VPD_DQ_MAP[1][7] u8[2][72] 0x07
ATTR_MSS_VPD_DQ_MAP[1][8] u8[2][72] 0x08
ATTR_MSS_VPD_DQ_MAP[1][9] u8[2][72] 0x09
ATTR_MSS_VPD_DQ_MAP[1][10] u8[2][72] 0x0a
ATTR_MSS_VPD_DQ_MAP[1][11] u8[2][72] 0x0b
ATTR_MSS_VPD_DQ_MAP[1][12] u8[2][72] 0x0c
ATTR_MSS_VPD_DQ_MAP[1][13] u8[2][72] 0x0d
ATTR_MSS_VPD_DQ_MAP[1][14] u8[2][72] 0x0e
ATTR_MSS_VPD_DQ_MAP[1][15] u8[2][72] 0x0f
ATTR_MSS_VPD_DQ_MAP[1][16] u8[2][72] 0x10
ATTR_MSS_VPD_DQ_MAP[1][17] u8[2][72] 0x11
ATTR_MSS_VPD_DQ_MAP[1][18] u8[2][72] 0x12
ATTR_MSS_VPD_DQ_MAP[1][19] u8[2][72] 0x13
ATTR_MSS_VPD_DQ_MAP[1][20] u8[2][72] 0x14
ATTR_MSS_VPD_DQ_MAP[1][21] u8[2][72] 0x15
ATTR_MSS_VPD_DQ_MAP[1][22] u8[2][72] 0x16
ATTR_MSS_VPD_DQ_MAP[1][23] u8[2][72] 0x17
ATTR_MSS_VPD_DQ_MAP[1][24] u8[2][72] 0x18
ATTR_MSS_VPD_DQ_MAP[1][25] u8[2][72] 0x19
ATTR_MSS_VPD_DQ_MAP[1][26] u8[2][72] 0x1a
ATTR_MSS_VPD_DQ_MAP[1][27] u8[2][72] 0x1b
ATTR_MSS_VPD_DQ_MAP[1][28] u8[2][72] 0x1c
ATTR_MSS_VPD_DQ_MAP[1][29] u8[2][72] 0x1d
ATTR_MSS_VPD_DQ_MAP[1][30] u8[2][72] 0x1e
ATTR_MSS_VPD_DQ_MAP[1][31] u8[2][72] 0x1f
ATTR_MSS_VPD_DQ_MAP[1][32] u8[2][72] 0x20
ATTR_MSS_VPD_DQ_MAP[1][33] u8[2][72] 0x21
ATTR_MSS_VPD_DQ_MAP[1][34] u8[2][72] 0x22
ATTR_MSS_VPD_DQ_MAP[1][35] u8[2][72] 0x23
ATTR_MSS_VPD_DQ_MAP[1][36] u8[2][72] 0x24
ATTR_MSS_VPD_DQ_MAP[1][37] u8[2][72] 0x25
ATTR_MSS_VPD_DQ_MAP[1][38] u8[2][72] 0x26
ATTR_MSS_VPD_DQ_MAP[1][39] u8[2][72] 0x27
ATTR_MSS_VPD_DQ_MAP[1][40] u8[2][72] 0x28
ATTR_MSS_VPD_DQ_MAP[1][41] u8[2][72] 0x29
ATTR_MSS_VPD_DQ_MAP[1][42] u8[2][72] 0x2a
ATTR_MSS_VPD_DQ_MAP[1][43] u8[2][72] 0x2b
ATTR_MSS_VPD_DQ_MAP[1][44] u8[2][72] 0x2c
ATTR_MSS_VPD_DQ_MAP[1][45] u8[2][72] 0x2d
ATTR_MSS_VPD_DQ_MAP[1][46] u8[2][72] 0x2e
ATTR_MSS_VPD_DQ_MAP[1][47] u8[2][72] 0x2f
ATTR_MSS_VPD_DQ_MAP[1][48] u8[2][72] 0x30
ATTR_MSS_VPD_DQ_MAP[1][49] u8[2][72] 0x31
ATTR_MSS_VPD_DQ_MAP[1][50] u8[2][72] 0x32
ATTR_MSS_VPD_DQ_MAP[1][51] u8[2][72] 0x33
ATTR_MSS_VPD_DQ_MAP[1][52] u8[2][72] 0x34
ATTR_MSS_VPD_DQ_MAP[1][53] u8[2][72] 0x35
ATTR_MSS_VPD_DQ_MAP[1][54] u8[2][72] 0x36
ATTR_MSS_VPD_DQ_MAP[1][55] u8[2][72] 0x37
ATTR_MSS_VPD_DQ_MAP[1][56] u8[2][72] 0x38
ATTR_MSS_VPD_DQ_MAP[1][57] u8[2][72] 0x39
ATTR_MSS_VPD_DQ_MAP[1][58] u8[2][72] 0x3a
ATTR_MSS_VPD_DQ_MAP[1][59] u8[2][72] 0x3b
ATTR_MSS_VPD_DQ_MAP[1][60] u8[2][72] 0x3c
ATTR_MSS_VPD_DQ_MAP[1][61] u8[2][72] 0x3d
ATTR_MSS_VPD_DQ_MAP[1][62] u8[2][72] 0x3e
ATTR_MSS_VPD_DQ_MAP[1][63] u8[2][72] 0x3f
ATTR_MSS_VPD_DQ_MAP[1][64] u8[2][72] 0x40
ATTR_MSS_VPD_DQ_MAP[1][65] u8[2][72] 0x41
ATTR_MSS_VPD_DQ_MAP[1][66] u8[2][72] 0x42
ATTR_MSS_VPD_DQ_MAP[1][67] u8[2][72] 0x43
ATTR_MSS_VPD_DQ_MAP[1][68] u8[2][72] 0x44
ATTR_MSS_VPD_DQ_MAP[1][69] u8[2][72] 0x45
ATTR_MSS_VPD_DQ_MAP[1][70] u8[2][72] 0x46
ATTR_MSS_VPD_DQ_MAP[1][71] u8[2][72] 0x47
ATTR_MSS_VPD_MR_0_VERSION_LAYOUT    u8    0x00
ATTR_MSS_VPD_MR_1_VERSION_DATA    u8    0x01
ATTR_MSS_VPD_MR_2_SIGNATURE_HASH    u32    0xe31ca865
ATTR_MSS_VPD_MR_DPHY_GPO[0] u8[2] 0x05
ATTR_MSS_VPD_MR_DPHY_GPO[1] u8[2] 0x05
ATTR_MSS_VPD_MR_DPHY_RLO[0] u8[2] 0x06
ATTR_MSS_VPD_MR_DPHY_RLO[1] u8[2] 0x06
ATTR_MSS_VPD_MR_DPHY_WLO[0] u8[2] 0x02
ATTR_MSS_VPD_MR_DPHY_WLO[1] u8[2] 0x02
ATTR_MSS_VPD_MR_MC_2N_MODE_AUTOSET    u8    0x01
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A00[0] u8[2] 0x0f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A00[1] u8[2] 0x21
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A01[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A01[1] u8[2] 0x19
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A02[0] u8[2] 0x0e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A02[1] u8[2] 0x23
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A03[0] u8[2] 0x0f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A03[1] u8[2] 0x1d
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A04[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A04[1] u8[2] 0x20
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A05[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A05[1] u8[2] 0x23
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A06[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A06[1] u8[2] 0x19
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A07[0] u8[2] 0x11
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A07[1] u8[2] 0x1f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A08[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A08[1] u8[2] 0x1e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A09[0] u8[2] 0x0e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A09[1] u8[2] 0x1a
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A10[0] u8[2] 0x0f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A10[1] u8[2] 0x23
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A11[0] u8[2] 0x11
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A11[1] u8[2] 0x23
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A12[0] u8[2] 0x11
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A12[1] u8[2] 0x1d
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A13[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A13[1] u8[2] 0x24
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A17[0] u8[2] 0x0f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A17[1] u8[2] 0x24
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BA0[0] u8[2] 0x0d
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BA0[1] u8[2] 0x23
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BA1[0] u8[2] 0x0e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BA1[1] u8[2] 0x23
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BG0[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BG0[1] u8[2] 0x19
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BG1[0] u8[2] 0x11
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BG1[1] u8[2] 0x23
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C0[0] u8[2] 0x0d
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C0[1] u8[2] 0x23
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C1[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C1[1] u8[2] 0x21
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C2[0] u8[2] 0x0f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C2[1] u8[2] 0x1d
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ACTN[0] u8[2] 0x11
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ACTN[1] u8[2] 0x1c
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_CASN_A15[0] u8[2] 0x0c
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_CASN_A15[1] u8[2] 0x24
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_RASN_A16[0] u8[2] 0x0f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_RASN_A16[1] u8[2] 0x1f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_WEN_A14[0] u8[2] 0x0e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_WEN_A14[1] u8[2] 0x20
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_PAR[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_PAR[1] u8[2] 0x24
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CKE0[0] u8[2] 0x0e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CKE0[1] u8[2] 0x1a
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CKE1[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CKE1[1] u8[2] 0x20
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CSN0[0] u8[2] 0x0d
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CSN0[1] u8[2] 0x23
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CSN1[0] u8[2] 0x0e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CSN1[1] u8[2] 0x1f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_ODT0[0] u8[2] 0x0d
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_ODT0[1] u8[2] 0x1e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_ODT1[0] u8[2] 0x0f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_ODT1[1] u8[2] 0x1f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CKE0[0] u8[2] 0x0e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CKE0[1] u8[2] 0x1a
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CKE1[0] u8[2] 0x10
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CKE1[1] u8[2] 0x20
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CSN0[0] u8[2] 0x0d
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CSN0[1] u8[2] 0x23
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CSN1[0] u8[2] 0x0e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CSN1[1] u8[2] 0x1f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_ODT0[0] u8[2] 0x0d
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_ODT0[1] u8[2] 0x1e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_ODT1[0] u8[2] 0x0f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_ODT1[1] u8[2] 0x1f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D0_CLKN[0] u8[2] 0x54
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D0_CLKN[1] u8[2] 0x63
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D0_CLKP[0] u8[2] 0x54
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D0_CLKP[1] u8[2] 0x63
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D1_CLKN[0] u8[2] 0x54
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D1_CLKN[1] u8[2] 0x63
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D1_CLKP[0] u8[2] 0x54
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D1_CLKP[1] u8[2] 0x63
ATTR_MSS_VPD_MR_TSYS_ADR    u8    0x7f
ATTR_MSS_VPD_MR_TSYS_DATA    u8    0x7c
ATTR_EFF_DRAM_ODIC[0][0][0] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[0][0][1] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[0][0][2] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[0][0][3] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[1][0][0] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[1][0][1] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[1][0][2] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[1][0][3] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][0][0] u8[2][2][4] 0x80
ATTR_MSS_EFF_ODT_WR[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][0][0] u8[2][2][4] 0x80
ATTR_MSS_EFF_ODT_WR[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][0][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][0][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_DPHY_RLO[0] u8[2] 0x06
ATTR_MSS_EFF_DPHY_RLO[1] u8[2] 0x06
ATTR_MSS_EFF_DPHY_WLO[0] u8[2] 0x02
ATTR_MSS_EFF_DPHY_WLO[1] u8[2] 0x02
ATTR_EFF_RCD_MFG_ID[0][0] u16[2][2] 0x3286
ATTR_EFF_RCD_MFG_ID[0][1] u16[2][2] 0x0000
ATTR_EFF_RCD_MFG_ID[1][0] u16[2][2] 0x3286
ATTR_EFF_RCD_MFG_ID[1][1] u16[2][2] 0x0000
ATTR_EFF_REGISTER_TYPE[0][0] u8[2][2] 0x01
ATTR_EFF_REGISTER_TYPE[0][1] u8[2][2] 0x00
ATTR_EFF_REGISTER_TYPE[1][0] u8[2][2] 0x01
ATTR_EFF_REGISTER_TYPE[1][1] u8[2][2] 0x00
ATTR_EFF_REGISTER_REV[0][0] u8[2][2] 0xa0
ATTR_EFF_REGISTER_REV[0][1] u8[2][2] 0x00
ATTR_EFF_REGISTER_REV[1][0] u8[2][2] 0xa0
ATTR_EFF_REGISTER_REV[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_MFG_ID[0][0] u16[2][2] 0x80ce
ATTR_EFF_DRAM_MFG_ID[0][1] u16[2][2] 0x0000
ATTR_EFF_DRAM_MFG_ID[1][0] u16[2][2] 0x80ce
ATTR_EFF_DRAM_MFG_ID[1][1] u16[2][2] 0x0000
ATTR_EFF_DRAM_WIDTH[0][0] u8[2][2] 0x04
ATTR_EFF_DRAM_WIDTH[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_WIDTH[1][0] u8[2][2] 0x04
ATTR_EFF_DRAM_WIDTH[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DENSITY[0][0] u8[2][2] 0x08
ATTR_EFF_DRAM_DENSITY[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DENSITY[1][0] u8[2][2] 0x08
ATTR_EFF_DRAM_DENSITY[1][1] u8[2][2] 0x00
ATTR_EFF_NUM_RANKS_PER_DIMM[0][0] u8[2][2] 0x01
ATTR_EFF_NUM_RANKS_PER_DIMM[0][1] u8[2][2] 0x00
ATTR_EFF_NUM_RANKS_PER_DIMM[1][0] u8[2][2] 0x01
ATTR_EFF_NUM_RANKS_PER_DIMM[1][1] u8[2][2] 0x00
ATTR_EFF_PRIM_DIE_COUNT[0][0] u8[2][2] 0x01
ATTR_EFF_PRIM_DIE_COUNT[0][1] u8[2][2] 0x00
ATTR_EFF_PRIM_DIE_COUNT[1][0] u8[2][2] 0x01
ATTR_EFF_PRIM_DIE_COUNT[1][1] u8[2][2] 0x00
ATTR_EFF_PRIM_STACK_TYPE[0][0] u8[2][2] 0x00
ATTR_EFF_PRIM_STACK_TYPE[0][1] u8[2][2] 0x00
ATTR_EFF_PRIM_STACK_TYPE[1][0] u8[2][2] 0x00
ATTR_EFF_PRIM_STACK_TYPE[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_SIZE[0][0] u32[2][2] 0x00000010
ATTR_EFF_DIMM_SIZE[0][1] u32[2][2] 0x00000000
ATTR_EFF_DIMM_SIZE[1][0] u32[2][2] 0x00000010
ATTR_EFF_DIMM_SIZE[1][1] u32[2][2] 0x00000000
ATTR_EFF_DRAM_TREFI[0] u16[2] 0x2838
ATTR_EFF_DRAM_TREFI[1] u16[2] 0x2838
ATTR_EFF_DRAM_TRFC[0] u16[2] 0x01d3
ATTR_EFF_DRAM_TRFC[1] u16[2] 0x01d3
ATTR_EFF_DRAM_TRFC_DLR[0] u8[2] 0xa0
ATTR_EFF_DRAM_TRFC_DLR[1] u8[2] 0xa0
ATTR_EFF_DIMM_RCD_MIRROR_MODE[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_RCD_MIRROR_MODE[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_RCD_MIRROR_MODE[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_RCD_MIRROR_MODE[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_BANK_BITS[0][0] u8[2][2] 0x02
ATTR_EFF_DRAM_BANK_BITS[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_BANK_BITS[1][0] u8[2][2] 0x02
ATTR_EFF_DRAM_BANK_BITS[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_ROW_BITS[0][0] u8[2][2] 0x11
ATTR_EFF_DRAM_ROW_BITS[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_ROW_BITS[1][0] u8[2][2] 0x11
ATTR_EFF_DRAM_ROW_BITS[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_TDQS[0] u8[2] 0x00
ATTR_EFF_DRAM_TDQS[1] u8[2] 0x00
ATTR_EFF_DRAM_TCCD_L[0] u8[2] 0x07
ATTR_EFF_DRAM_TCCD_L[1] u8[2] 0x07
ATTR_EFF_DIMM_DDR4_RC00[0][0] u8[2][2] 0x02
ATTR_EFF_DIMM_DDR4_RC00[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC00[1][0] u8[2][2] 0x02
ATTR_EFF_DIMM_DDR4_RC00[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC01[0][0] u8[2][2] 0x0c
ATTR_EFF_DIMM_DDR4_RC01[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC01[1][0] u8[2][2] 0x0c
ATTR_EFF_DIMM_DDR4_RC01[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC02[0][0] u8[2][2] 0x01
ATTR_EFF_DIMM_DDR4_RC02[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC02[1][0] u8[2][2] 0x01
ATTR_EFF_DIMM_DDR4_RC02[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC03[0][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC03[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC03[1][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC03[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC04[0][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC04[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC04[1][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC04[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC05[0][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC05[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC05[1][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC05[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC06_07[0][0] u8[2][2] 0x0f
ATTR_EFF_DIMM_DDR4_RC06_07[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC06_07[1][0] u8[2][2] 0x0f
ATTR_EFF_DIMM_DDR4_RC06_07[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC08[0][0] u8[2][2] 0x0b
ATTR_EFF_DIMM_DDR4_RC08[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC08[1][0] u8[2][2] 0x0b
ATTR_EFF_DIMM_DDR4_RC08[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC09[0][0] u8[2][2] 0x0c
ATTR_EFF_DIMM_DDR4_RC09[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC09[1][0] u8[2][2] 0x0c
ATTR_EFF_DIMM_DDR4_RC09[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0A[0][0] u8[2][2] 0x04
ATTR_EFF_DIMM_DDR4_RC0A[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0A[1][0] u8[2][2] 0x04
ATTR_EFF_DIMM_DDR4_RC0A[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0B[0][0] u8[2][2] 0x0e
ATTR_EFF_DIMM_DDR4_RC0B[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0B[1][0] u8[2][2] 0x0e
ATTR_EFF_DIMM_DDR4_RC0B[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0C[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0C[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0C[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0C[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0D[0][0] u8[2][2] 0x04
ATTR_EFF_DIMM_DDR4_RC0D[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0D[1][0] u8[2][2] 0x04
ATTR_EFF_DIMM_DDR4_RC0D[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0E[0][0] u8[2][2] 0x0d
ATTR_EFF_DIMM_DDR4_RC0E[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0E[1][0] u8[2][2] 0x0d
ATTR_EFF_DIMM_DDR4_RC0E[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0F[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0F[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0F[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0F[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_1x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_1x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_1x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_1x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_2x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_2x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_2x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_2x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_3x[0][0] u8[2][2] 0x47
ATTR_EFF_DIMM_DDR4_RC_3x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_3x[1][0] u8[2][2] 0x47
ATTR_EFF_DIMM_DDR4_RC_3x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_4x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_4x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_4x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_4x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_5x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_5x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_5x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_5x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_6x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_6x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_6x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_6x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_7x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_7x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_7x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_7x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_8x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_8x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_8x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_8x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_9x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_9x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_9x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_9x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Ax[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Ax[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Ax[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Ax[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Bx[0][0] u8[2][2] 0x07
ATTR_EFF_DIMM_DDR4_RC_Bx[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Bx[1][0] u8[2][2] 0x07
ATTR_EFF_DIMM_DDR4_RC_Bx[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_TWR[0] u8[2] 0x14
ATTR_EFF_DRAM_TWR[1] u8[2] 0x14
ATTR_EFF_DRAM_RBT[0][0] u8[2][2] 0x00
ATTR_EFF_DRAM_RBT[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_RBT[1][0] u8[2][2] 0x00
ATTR_EFF_DRAM_RBT[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_TM[0][0] u8[2][2] 0x00
ATTR_EFF_DRAM_TM[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_TM[1][0] u8[2][2] 0x00
ATTR_EFF_DRAM_TM[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_CWL[0] u8[2] 0x0e
ATTR_EFF_DRAM_CWL[1] u8[2] 0x0e
ATTR_EFF_DRAM_LPASR[0] u8[2] 0x00
ATTR_EFF_DRAM_LPASR[1] u8[2] 0x00
ATTR_EFF_DRAM_DLL_ENABLE[0][0] u8[2][2] 0x01
ATTR_EFF_DRAM_DLL_ENABLE[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DLL_ENABLE[1][0] u8[2][2] 0x01
ATTR_EFF_DRAM_DLL_ENABLE[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DLL_RESET[0][0] u8[2][2] 0x01
ATTR_EFF_DRAM_DLL_RESET[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DLL_RESET[1][0] u8[2][2] 0x01
ATTR_EFF_DRAM_DLL_RESET[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_WR_LVL_ENABLE[0] u8[2] 0x00
ATTR_EFF_DRAM_WR_LVL_ENABLE[1] u8[2] 0x00
ATTR_EFF_DRAM_OUTPUT_BUFFER[0] u8[2] 0x00
ATTR_EFF_DRAM_OUTPUT_BUFFER[1] u8[2] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][0][0] u8[2][2][4] 0x0e
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][0][0] u8[2][2][4] 0x0e
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][0][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][0][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][0][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][0][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_CA_PARITY_LATENCY[0] u8[2] 0x00
ATTR_EFF_CA_PARITY_LATENCY[1] u8[2] 0x00
ATTR_EFF_CA_PARITY_ERROR_STATUS[0] u8[2] 0x00
ATTR_EFF_CA_PARITY_ERROR_STATUS[1] u8[2] 0x00
ATTR_EFF_CA_PARITY[0] u8[2] 0x00
ATTR_EFF_CA_PARITY[1] u8[2] 0x00
ATTR_EFF_CRC_ERROR_CLEAR[0] u8[2] 0x00
ATTR_EFF_CRC_ERROR_CLEAR[1] u8[2] 0x00
ATTR_EFF_ODT_INPUT_BUFF[0] u8[2] 0x00
ATTR_EFF_ODT_INPUT_BUFF[1] u8[2] 0x00
ATTR_EFF_DRAM_PPR[0][0] u8[2][2] 0x01
ATTR_EFF_DRAM_PPR[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_PPR[1][0] u8[2][2] 0x01
ATTR_EFF_DRAM_PPR[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_SOFT_PPR[0][0] u8[2][2] 0x01
ATTR_EFF_DRAM_SOFT_PPR[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_SOFT_PPR[1][0] u8[2][2] 0x01
ATTR_EFF_DRAM_SOFT_PPR[1][1] u8[2][2] 0x00
ATTR_EFF_RD_PREAMBLE_TRAIN[0] u8[2] 0x00
ATTR_EFF_RD_PREAMBLE_TRAIN[1] u8[2] 0x00
ATTR_EFF_RD_PREAMBLE[0] u8[2] 0x00
ATTR_EFF_RD_PREAMBLE[1] u8[2] 0x00
ATTR_EFF_WR_PREAMBLE[0] u8[2] 0x00
ATTR_EFF_WR_PREAMBLE[1] u8[2] 0x00
ATTR_EFF_SELF_REF_ABORT[0] u8[2] 0x00
ATTR_EFF_SELF_REF_ABORT[1] u8[2] 0x00
ATTR_EFF_CS_CMD_LATENCY[0] u8[2] 0x00
ATTR_EFF_CS_CMD_LATENCY[1] u8[2] 0x00
ATTR_EFF_INTERNAL_VREF_MONITOR[0] u8[2] 0x00
ATTR_EFF_INTERNAL_VREF_MONITOR[1] u8[2] 0x00
ATTR_EFF_MAX_POWERDOWN_MODE[0] u8[2] 0x00
ATTR_EFF_MAX_POWERDOWN_MODE[1] u8[2] 0x00
ATTR_EFF_MPR_RD_FORMAT[0] u8[2] 0x00
ATTR_EFF_MPR_RD_FORMAT[1] u8[2] 0x00
ATTR_EFF_TEMP_READOUT[0] u8[2] 0x00
ATTR_EFF_TEMP_READOUT[1] u8[2] 0x00
ATTR_EFF_CRC_WR_LATENCY[0] u8[2] 0x05
ATTR_EFF_CRC_WR_LATENCY[1] u8[2] 0x05
ATTR_EFF_PER_DRAM_ACCESS[0] u8[2] 0x00
ATTR_EFF_PER_DRAM_ACCESS[1] u8[2] 0x00
ATTR_EFF_GEARDOWN_MODE[0] u8[2] 0x00
ATTR_EFF_GEARDOWN_MODE[1] u8[2] 0x00
ATTR_EFF_MPR_PAGE[0] u8[2] 0x00
ATTR_EFF_MPR_PAGE[1] u8[2] 0x00
ATTR_EFF_MPR_MODE[0] u8[2] 0x00
ATTR_EFF_MPR_MODE[1] u8[2] 0x00
ATTR_EFF_WRITE_CRC[0] u8[2] 0x00
ATTR_EFF_WRITE_CRC[1] u8[2] 0x00
ATTR_EFF_ZQCAL_INTERVAL[0] u32[2] 0x010f3159
ATTR_EFF_ZQCAL_INTERVAL[1] u32[2] 0x010f3159
ATTR_EFF_MEMCAL_INTERVAL[0] u32[2] 0x04f73f74
ATTR_EFF_MEMCAL_INTERVAL[1] u32[2] 0x04f73f74
ATTR_EFF_DRAM_TRP[0] u8[2] 0x13
ATTR_EFF_DRAM_TRP[1] u8[2] 0x13
ATTR_EFF_DRAM_TRCD[0] u8[2] 0x13
ATTR_EFF_DRAM_TRCD[1] u8[2] 0x13
ATTR_EFF_DRAM_TRC[0] u8[2] 0x3d
ATTR_EFF_DRAM_TRC[1] u8[2] 0x3d
ATTR_EFF_DRAM_TWTR_L[0] u8[2] 0x0a
ATTR_EFF_DRAM_TWTR_L[1] u8[2] 0x0a
ATTR_EFF_DRAM_TWTR_S[0] u8[2] 0x04
ATTR_EFF_DRAM_TWTR_S[1] u8[2] 0x04
ATTR_EFF_DRAM_TRRD_S[0] u8[2] 0x04
ATTR_EFF_DRAM_TRRD_S[1] u8[2] 0x04
ATTR_EFF_DRAM_TRRD_L[0] u8[2] 0x07
ATTR_EFF_DRAM_TRRD_L[1] u8[2] 0x07
ATTR_EFF_DRAM_TRRD_DLR[0] u8[2] 0x04
ATTR_EFF_DRAM_TRRD_DLR[1] u8[2] 0x04
ATTR_EFF_DRAM_TFAW[0] u8[2] 0x10
ATTR_EFF_DRAM_TFAW[1] u8[2] 0x10
ATTR_EFF_DRAM_TFAW_DLR[0] u8[2] 0x10
ATTR_EFF_DRAM_TFAW_DLR[1] u8[2] 0x10
ATTR_EFF_DRAM_TRAS[0] u8[2] 0x2b
ATTR_EFF_DRAM_TRAS[1] u8[2] 0x2b
ATTR_EFF_DRAM_TRTP[0] u8[2] 0x0a
ATTR_EFF_DRAM_TRTP[1] u8[2] 0x0a
ATTR_EFF_READ_DBI[0] u8[2] 0x00
ATTR_EFF_READ_DBI[1] u8[2] 0x00
ATTR_EFF_WRITE_DBI[0] u8[2] 0x00
ATTR_EFF_WRITE_DBI[1] u8[2] 0x00
ATTR_EFF_DRAM_AL[0] u8[2] 0x00
ATTR_EFF_DRAM_AL[1] u8[2] 0x00
ATTR_EFF_DATA_MASK[0] u8[2] 0x00
ATTR_EFF_DATA_MASK[1] u8[2] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][0][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][0][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][0][0] u8[2][2][4] 0x04
ATTR_EFF_DRAM_RTT_WR[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][0][0] u8[2][2][4] 0x04
ATTR_EFF_DRAM_RTT_WR[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][0][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][0][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_PHY_SEQ_REFRESH[0] u8[2] 0x01
ATTR_MSS_PHY_SEQ_REFRESH[1] u8[2] 0x01
ATTR_EFF_PACKAGE_RANK_MAP[0][0][0] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][1] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][2] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][3] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][4] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][5] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][6] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][7] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][8] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][9] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][10] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][11] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][12] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][13] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][14] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][15] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][16] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][17] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][0] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][1] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][2] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][3] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][4] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][5] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][6] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][7] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][8] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][9] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][10] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][11] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][12] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][13] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][14] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][15] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][16] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][17] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][0] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][1] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][2] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][3] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][4] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][5] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][6] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][7] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][8] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][9] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][10] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][11] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][12] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][13] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][14] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][15] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][16] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][17] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][0] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][1] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][2] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][3] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][4] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][5] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][6] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][7] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][8] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][9] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][10] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][11] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][12] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][13] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][14] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][15] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][16] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][17] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][0][0] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][1] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][2] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][3] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][4] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][5] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][6] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][7] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][8] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][9] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][10] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][11] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][12] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][13] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][14] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][15] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][16] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][17] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][1][0] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][1] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][2] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][3] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][4] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][5] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][6] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][7] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][8] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][9] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][10] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][11] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][12] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][13] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][14] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][15] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][16] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][17] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][0][0] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][1] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][2] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][3] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][4] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][5] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][6] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][7] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][8] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][9] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][10] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][11] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][12] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][13] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][14] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][15] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][16] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][17] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][1][0] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][1] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][2] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][3] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][4] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][5] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][6] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][7] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][8] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][9] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][10] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][11] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][12] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][13] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][14] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][15] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][16] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][17] u8[2][2][18] 0x00
ATTR_MSS_EFF_WR_CRC[0] u8[2] 0x00
ATTR_MSS_EFF_WR_CRC[1] u8[2] 0x00
ATTR_MSS_CAL_STEP_ENABLE[0] u32[2] 0xfffffc00
ATTR_MSS_CAL_STEP_ENABLE[1] u32[2] 0xfffffc00
ATTR_MSS_RDVREF_CAL_ENABLE[0] u16[2] 0xffff
ATTR_MSS_RDVREF_CAL_ENABLE[1] u16[2] 0xffff
ATTR_MSS_CUSTOM_TRAINING_ADV_WR_PATTERN[0] u8[2] 0x69
ATTR_MSS_CUSTOM_TRAINING_ADV_WR_PATTERN[1] u8[2] 0x69
ATTR_MSS_CUSTOM_TRAINING_ADV_PATTERNS[0] u32[2] 0x8e942bc6
ATTR_MSS_CUSTOM_TRAINING_ADV_PATTERNS[1] u32[2] 0x8e942bc6
ATTR_MSS_CUSTOM_TRAINING_ADV_BACKUP_PATTERNS[0] u32[2] 0xea0ca6c9
ATTR_MSS_CUSTOM_TRAINING_ADV_BACKUP_PATTERNS[1] u32[2] 0xea0ca6c9
ATTR_MSS_CUSTOM_TRAINING_ADV_BACKUP_PATTERNS2[0] u32[2] 0x13ec02fd
ATTR_MSS_CUSTOM_TRAINING_ADV_BACKUP_PATTERNS2[1] u32[2] 0x13ec02fd
ATTR_MSS_RUNTIME_MEM_M_DRAM_CLOCKS[0] u32[2] 0x00000200
ATTR_MSS_RUNTIME_MEM_M_DRAM_CLOCKS[1] u32[2] 0x00000200
ATTR_MSS_MEM_WATT_TARGET[0][0] u32[2][2] 0x00000708
ATTR_MSS_MEM_WATT_TARGET[0][1] u32[2][2] 0x00000708
ATTR_MSS_MEM_WATT_TARGET[1][0] u32[2][2] 0x00000708
ATTR_MSS_MEM_WATT_TARGET[1][1] u32[2][2] 0x00000708
ATTR_MSS_RUNTIME_MEM_THROTTLED_N_COMMANDS_PER_PORT[0] u16[2] 0x0080
ATTR_MSS_RUNTIME_MEM_THROTTLED_N_COMMANDS_PER_PORT[1] u16[2] 0x0080
ATTR_MSS_RUNTIME_MEM_THROTTLED_N_COMMANDS_PER_SLOT[0] u16[2] 0x0080
ATTR_MSS_RUNTIME_MEM_THROTTLED_N_COMMANDS_PER_SLOT[1] u16[2] 0x0080
ATTR_MSS_TOTAL_PWR_SLOPE[0][0] u16[2][2] 0x026d
ATTR_MSS_TOTAL_PWR_SLOPE[0][1] u16[2][2] 0x0000
ATTR_MSS_TOTAL_PWR_SLOPE[1][0] u16[2][2] 0x026d
ATTR_MSS_TOTAL_PWR_SLOPE[1][1] u16[2][2] 0x0000
ATTR_MSS_TOTAL_PWR_INTERCEPT[0][0] u16[2][2] 0x0163
ATTR_MSS_TOTAL_PWR_INTERCEPT[0][1] u16[2][2] 0x0000
ATTR_MSS_TOTAL_PWR_INTERCEPT[1][0] u16[2][2] 0x0163
ATTR_MSS_TOTAL_PWR_INTERCEPT[1][1] u16[2][2] 0x0000
ATTR_MSS_DIMM_THERMAL_LIMIT[0][0] u32[2][2] 0x00000708
ATTR_MSS_DIMM_THERMAL_LIMIT[0][1] u32[2][2] 0x00000000
ATTR_MSS_DIMM_THERMAL_LIMIT[1][0] u32[2][2] 0x00000708
ATTR_MSS_DIMM_THERMAL_LIMIT[1][1] u32[2][2] 0x00000000
ATTR_MSS_PORT_MAXPOWER[0] u32[2] 0x000003d0
ATTR_MSS_PORT_MAXPOWER[1] u32[2] 0x000003d0
ATTR_MSS_MEM_THROTTLED_N_COMMANDS_PER_SLOT[0] u16[2] 0x0080
ATTR_MSS_MEM_THROTTLED_N_COMMANDS_PER_SLOT[1] u16[2] 0x0080
ATTR_MSS_MEM_THROTTLED_N_COMMANDS_PER_PORT[0] u16[2] 0x0080
ATTR_MSS_MEM_THROTTLED_N_COMMANDS_PER_PORT[1] u16[2] 0x0080

target = dimm:k0:n0:s0:p08
ATTR_MEM_DIMM_POS_METADATA    u32    0x00000008
ATTR_MEM_DRAM_GEN_METADATA    u8    0x02
ATTR_MEM_DIMM_TYPE_METADATA    u8    0x01
ATTR_BAD_DQ_BITMAP[0][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][9] u8[4][10] 0x00

target = dimm:k0:n0:s0:p10
ATTR_MEM_DIMM_POS_METADATA    u32    0x0000000a
ATTR_MEM_DRAM_GEN_METADATA    u8    0x02
ATTR_MEM_DIMM_TYPE_METADATA    u8    0x01
ATTR_BAD_DQ_BITMAP[0][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][9] u8[4][10] 0x00

target = p9n.mcs:k0:n0:s0:p00:c3
ATTR_EFF_DIMM_TYPE[0][0] u8[2][2] 0x01
ATTR_EFF_DIMM_TYPE[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_TYPE[1][0] u8[2][2] 0x01
ATTR_EFF_DIMM_TYPE[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_GEN[0][0] u8[2][2] 0x02
ATTR_EFF_DRAM_GEN[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_GEN[1][0] u8[2][2] 0x02
ATTR_EFF_DRAM_GEN[1][1] u8[2][2] 0x00
ATTR_EFF_HYBRID[0][0] u8[2][2] 0x00
ATTR_EFF_HYBRID[0][1] u8[2][2] 0x00
ATTR_EFF_HYBRID[1][0] u8[2][2] 0x00
ATTR_EFF_HYBRID[1][1] u8[2][2] 0x00
ATTR_EFF_HYBRID_MEMORY_TYPE[0][0] u8[2][2] 0x00
ATTR_EFF_HYBRID_MEMORY_TYPE[0][1] u8[2][2] 0x00
ATTR_EFF_HYBRID_MEMORY_TYPE[1][0] u8[2][2] 0x00
ATTR_EFF_HYBRID_MEMORY_TYPE[1][1] u8[2][2] 0x00
ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM[0][0] u8[2][2] 0x01
ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM[0][1] u8[2][2] 0x00
ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM[1][0] u8[2][2] 0x01
ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_RANKS_CONFIGED[0][0] u8[2][2] 0x80
ATTR_EFF_DIMM_RANKS_CONFIGED[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_RANKS_CONFIGED[1][0] u8[2][2] 0x80
ATTR_EFF_DIMM_RANKS_CONFIGED[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_CL[0] u8[2] 0x13
ATTR_EFF_DRAM_CL[1] u8[2] 0x13
ATTR_MSS_VPD_MT_0_VERSION_LAYOUT    u8    0x00
ATTR_MSS_VPD_MT_1_VERSION_DATA    u8    0x02
ATTR_MSS_VPD_MT_2_SIGNATURE_HASH    u32    0xa895b17f
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CA[0][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CA[0][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CA[1][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CA[1][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CKE[0][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CKE[0][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CKE[1][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CKE[1][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CS[0][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CS[0][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CS[1][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CS[1][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_ODT[0][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_ODT[0][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_ODT[1][0] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DIMM_RCD_IBT_ODT[1][1] u8[2][2] 0x0a
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][0][0] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][0][1] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][0][2] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][0][3] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][1][0] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][1][1] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][1][2] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[0][1][3] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][0][0] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][0][1] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][0][2] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][0][3] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][1][0] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][1][1] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][1][2] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_DRV_IMP_DQ_DQS[1][1][3] u8[2][2][4] 0x22
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_NOM[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_PARK[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][0][0] u8[2][2][4] 0x50
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][0][0] u8[2][2][4] 0x50
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_DRAM_RTT_WR[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_MC_BIAS_TRIM[0] u8[2] 0x03
ATTR_MSS_VPD_MT_MC_BIAS_TRIM[1] u8[2] 0x03
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_RD_UP[0] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_RD_UP[1] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_WR_DOWN[0] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_WR_DOWN[1] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_WR_UP[0] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_ACBOOST_WR_UP[1] u32[2] 0x00000000
ATTR_MSS_VPD_MT_MC_DQ_CTLE_CAP[0] u64[2] 0x5555555555000000
ATTR_MSS_VPD_MT_MC_DQ_CTLE_CAP[1] u64[2] 0x5555555555000000
ATTR_MSS_VPD_MT_MC_DQ_CTLE_RES[0] u64[2] 0xb6db6db6db6db6d0
ATTR_MSS_VPD_MT_MC_DQ_CTLE_RES[1] u64[2] 0xb6db6db6db6db6d0
ATTR_MSS_VPD_MT_MC_DRV_IMP_CLK[0] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CLK[1] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CMD_ADDR[0] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CMD_ADDR[1] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CNTL[0] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CNTL[1] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CSCID[0] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_CSCID[1] u8[2] 0x1e
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][0] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][1] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][2] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][3] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[0][4] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][0] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][1] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][2] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][3] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_DRV_IMP_DQ_DQS[1][4] u8[2][5] 0x22
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][0] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][1] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][2] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][3] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[0][4] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][0] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][1] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][2] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][3] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_MC_RCV_IMP_DQ_DQS[1][4] u8[2][5] 0x3c
ATTR_MSS_VPD_MT_ODT_RD[0][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][0][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_RD[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][0][0] u8[2][2][4] 0x80
ATTR_MSS_VPD_MT_ODT_WR[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][0][0] u8[2][2][4] 0x80
ATTR_MSS_VPD_MT_ODT_WR[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_ODT_WR[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_MT_PREAMBLE[0] u8[2] 0x00
ATTR_MSS_VPD_MT_PREAMBLE[1] u8[2] 0x00
ATTR_MSS_VPD_MT_VREF_DRAM_WR[0] u8[2] 0x0e
ATTR_MSS_VPD_MT_VREF_DRAM_WR[1] u8[2] 0x0e
ATTR_MSS_VPD_MT_VREF_MC_RD[0] u32[2] 0x00011eb8
ATTR_MSS_VPD_MT_VREF_MC_RD[1] u32[2] 0x00011eb8
ATTR_MSS_VPD_MT_WINDAGE_RD_CTR[0] s16[2] 0x0000
ATTR_MSS_VPD_MT_WINDAGE_RD_CTR[1] s16[2] 0x0000
ATTR_MSS_VPD_CKE_MAP[0][0][0] u8[2][2][4] 0x80
ATTR_MSS_VPD_CKE_MAP[0][0][1] u8[2][2][4] 0x40
ATTR_MSS_VPD_CKE_MAP[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[0][1][0] u8[2][2][4] 0x08
ATTR_MSS_VPD_CKE_MAP[0][1][1] u8[2][2][4] 0x04
ATTR_MSS_VPD_CKE_MAP[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[1][0][0] u8[2][2][4] 0x80
ATTR_MSS_VPD_CKE_MAP[1][0][1] u8[2][2][4] 0x40
ATTR_MSS_VPD_CKE_MAP[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[1][1][0] u8[2][2][4] 0x08
ATTR_MSS_VPD_CKE_MAP[1][1][1] u8[2][2][4] 0x04
ATTR_MSS_VPD_CKE_MAP[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_VPD_CKE_MAP[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_VPD_DQ_MAP[0][0] u8[2][72] 0x00
ATTR_MSS_VPD_DQ_MAP[0][1] u8[2][72] 0x01
ATTR_MSS_VPD_DQ_MAP[0][2] u8[2][72] 0x02
ATTR_MSS_VPD_DQ_MAP[0][3] u8[2][72] 0x03
ATTR_MSS_VPD_DQ_MAP[0][4] u8[2][72] 0x04
ATTR_MSS_VPD_DQ_MAP[0][5] u8[2][72] 0x05
ATTR_MSS_VPD_DQ_MAP[0][6] u8[2][72] 0x06
ATTR_MSS_VPD_DQ_MAP[0][7] u8[2][72] 0x07
ATTR_MSS_VPD_DQ_MAP[0][8] u8[2][72] 0x08
ATTR_MSS_VPD_DQ_MAP[0][9] u8[2][72] 0x09
ATTR_MSS_VPD_DQ_MAP[0][10] u8[2][72] 0x0a
ATTR_MSS_VPD_DQ_MAP[0][11] u8[2][72] 0x0b
ATTR_MSS_VPD_DQ_MAP[0][12] u8[2][72] 0x0c
ATTR_MSS_VPD_DQ_MAP[0][13] u8[2][72] 0x0d
ATTR_MSS_VPD_DQ_MAP[0][14] u8[2][72] 0x0e
ATTR_MSS_VPD_DQ_MAP[0][15] u8[2][72] 0x0f
ATTR_MSS_VPD_DQ_MAP[0][16] u8[2][72] 0x10
ATTR_MSS_VPD_DQ_MAP[0][17] u8[2][72] 0x11
ATTR_MSS_VPD_DQ_MAP[0][18] u8[2][72] 0x12
ATTR_MSS_VPD_DQ_MAP[0][19] u8[2][72] 0x13
ATTR_MSS_VPD_DQ_MAP[0][20] u8[2][72] 0x14
ATTR_MSS_VPD_DQ_MAP[0][21] u8[2][72] 0x15
ATTR_MSS_VPD_DQ_MAP[0][22] u8[2][72] 0x16
ATTR_MSS_VPD_DQ_MAP[0][23] u8[2][72] 0x17
ATTR_MSS_VPD_DQ_MAP[0][24] u8[2][72] 0x18
ATTR_MSS_VPD_DQ_MAP[0][25] u8[2][72] 0x19
ATTR_MSS_VPD_DQ_MAP[0][26] u8[2][72] 0x1a
ATTR_MSS_VPD_DQ_MAP[0][27] u8[2][72] 0x1b
ATTR_MSS_VPD_DQ_MAP[0][28] u8[2][72] 0x1c
ATTR_MSS_VPD_DQ_MAP[0][29] u8[2][72] 0x1d
ATTR_MSS_VPD_DQ_MAP[0][30] u8[2][72] 0x1e
ATTR_MSS_VPD_DQ_MAP[0][31] u8[2][72] 0x1f
ATTR_MSS_VPD_DQ_MAP[0][32] u8[2][72] 0x20
ATTR_MSS_VPD_DQ_MAP[0][33] u8[2][72] 0x21
ATTR_MSS_VPD_DQ_MAP[0][34] u8[2][72] 0x22
ATTR_MSS_VPD_DQ_MAP[0][35] u8[2][72] 0x23
ATTR_MSS_VPD_DQ_MAP[0][36] u8[2][72] 0x24
ATTR_MSS_VPD_DQ_MAP[0][37] u8[2][72] 0x25
ATTR_MSS_VPD_DQ_MAP[0][38] u8[2][72] 0x26
ATTR_MSS_VPD_DQ_MAP[0][39] u8[2][72] 0x27
ATTR_MSS_VPD_DQ_MAP[0][40] u8[2][72] 0x28
ATTR_MSS_VPD_DQ_MAP[0][41] u8[2][72] 0x29
ATTR_MSS_VPD_DQ_MAP[0][42] u8[2][72] 0x2a
ATTR_MSS_VPD_DQ_MAP[0][43] u8[2][72] 0x2b
ATTR_MSS_VPD_DQ_MAP[0][44] u8[2][72] 0x2c
ATTR_MSS_VPD_DQ_MAP[0][45] u8[2][72] 0x2d
ATTR_MSS_VPD_DQ_MAP[0][46] u8[2][72] 0x2e
ATTR_MSS_VPD_DQ_MAP[0][47] u8[2][72] 0x2f
ATTR_MSS_VPD_DQ_MAP[0][48] u8[2][72] 0x30
ATTR_MSS_VPD_DQ_MAP[0][49] u8[2][72] 0x31
ATTR_MSS_VPD_DQ_MAP[0][50] u8[2][72] 0x32
ATTR_MSS_VPD_DQ_MAP[0][51] u8[2][72] 0x33
ATTR_MSS_VPD_DQ_MAP[0][52] u8[2][72] 0x34
ATTR_MSS_VPD_DQ_MAP[0][53] u8[2][72] 0x35
ATTR_MSS_VPD_DQ_MAP[0][54] u8[2][72] 0x36
ATTR_MSS_VPD_DQ_MAP[0][55] u8[2][72] 0x37
ATTR_MSS_VPD_DQ_MAP[0][56] u8[2][72] 0x38
ATTR_MSS_VPD_DQ_MAP[0][57] u8[2][72] 0x39
ATTR_MSS_VPD_DQ_MAP[0][58] u8[2][72] 0x3a
ATTR_MSS_VPD_DQ_MAP[0][59] u8[2][72] 0x3b
ATTR_MSS_VPD_DQ_MAP[0][60] u8[2][72] 0x3c
ATTR_MSS_VPD_DQ_MAP[0][61] u8[2][72] 0x3d
ATTR_MSS_VPD_DQ_MAP[0][62] u8[2][72] 0x3e
ATTR_MSS_VPD_DQ_MAP[0][63] u8[2][72] 0x3f
ATTR_MSS_VPD_DQ_MAP[0][64] u8[2][72] 0x40
ATTR_MSS_VPD_DQ_MAP[0][65] u8[2][72] 0x41
ATTR_MSS_VPD_DQ_MAP[0][66] u8[2][72] 0x42
ATTR_MSS_VPD_DQ_MAP[0][67] u8[2][72] 0x43
ATTR_MSS_VPD_DQ_MAP[0][68] u8[2][72] 0x44
ATTR_MSS_VPD_DQ_MAP[0][69] u8[2][72] 0x45
ATTR_MSS_VPD_DQ_MAP[0][70] u8[2][72] 0x46
ATTR_MSS_VPD_DQ_MAP[0][71] u8[2][72] 0x47
ATTR_MSS_VPD_DQ_MAP[1][0] u8[2][72] 0x00
ATTR_MSS_VPD_DQ_MAP[1][1] u8[2][72] 0x01
ATTR_MSS_VPD_DQ_MAP[1][2] u8[2][72] 0x02
ATTR_MSS_VPD_DQ_MAP[1][3] u8[2][72] 0x03
ATTR_MSS_VPD_DQ_MAP[1][4] u8[2][72] 0x04
ATTR_MSS_VPD_DQ_MAP[1][5] u8[2][72] 0x05
ATTR_MSS_VPD_DQ_MAP[1][6] u8[2][72] 0x06
ATTR_MSS_VPD_DQ_MAP[1][7] u8[2][72] 0x07
ATTR_MSS_VPD_DQ_MAP[1][8] u8[2][72] 0x08
ATTR_MSS_VPD_DQ_MAP[1][9] u8[2][72] 0x09
ATTR_MSS_VPD_DQ_MAP[1][10] u8[2][72] 0x0a
ATTR_MSS_VPD_DQ_MAP[1][11] u8[2][72] 0x0b
ATTR_MSS_VPD_DQ_MAP[1][12] u8[2][72] 0x0c
ATTR_MSS_VPD_DQ_MAP[1][13] u8[2][72] 0x0d
ATTR_MSS_VPD_DQ_MAP[1][14] u8[2][72] 0x0e
ATTR_MSS_VPD_DQ_MAP[1][15] u8[2][72] 0x0f
ATTR_MSS_VPD_DQ_MAP[1][16] u8[2][72] 0x10
ATTR_MSS_VPD_DQ_MAP[1][17] u8[2][72] 0x11
ATTR_MSS_VPD_DQ_MAP[1][18] u8[2][72] 0x12
ATTR_MSS_VPD_DQ_MAP[1][19] u8[2][72] 0x13
ATTR_MSS_VPD_DQ_MAP[1][20] u8[2][72] 0x14
ATTR_MSS_VPD_DQ_MAP[1][21] u8[2][72] 0x15
ATTR_MSS_VPD_DQ_MAP[1][22] u8[2][72] 0x16
ATTR_MSS_VPD_DQ_MAP[1][23] u8[2][72] 0x17
ATTR_MSS_VPD_DQ_MAP[1][24] u8[2][72] 0x18
ATTR_MSS_VPD_DQ_MAP[1][25] u8[2][72] 0x19
ATTR_MSS_VPD_DQ_MAP[1][26] u8[2][72] 0x1a
ATTR_MSS_VPD_DQ_MAP[1][27] u8[2][72] 0x1b
ATTR_MSS_VPD_DQ_MAP[1][28] u8[2][72] 0x1c
ATTR_MSS_VPD_DQ_MAP[1][29] u8[2][72] 0x1d
ATTR_MSS_VPD_DQ_MAP[1][30] u8[2][72] 0x1e
ATTR_MSS_VPD_DQ_MAP[1][31] u8[2][72] 0x1f
ATTR_MSS_VPD_DQ_MAP[1][32] u8[2][72] 0x20
ATTR_MSS_VPD_DQ_MAP[1][33] u8[2][72] 0x21
ATTR_MSS_VPD_DQ_MAP[1][34] u8[2][72] 0x22
ATTR_MSS_VPD_DQ_MAP[1][35] u8[2][72] 0x23
ATTR_MSS_VPD_DQ_MAP[1][36] u8[2][72] 0x24
ATTR_MSS_VPD_DQ_MAP[1][37] u8[2][72] 0x25
ATTR_MSS_VPD_DQ_MAP[1][38] u8[2][72] 0x26
ATTR_MSS_VPD_DQ_MAP[1][39] u8[2][72] 0x27
ATTR_MSS_VPD_DQ_MAP[1][40] u8[2][72] 0x28
ATTR_MSS_VPD_DQ_MAP[1][41] u8[2][72] 0x29
ATTR_MSS_VPD_DQ_MAP[1][42] u8[2][72] 0x2a
ATTR_MSS_VPD_DQ_MAP[1][43] u8[2][72] 0x2b
ATTR_MSS_VPD_DQ_MAP[1][44] u8[2][72] 0x2c
ATTR_MSS_VPD_DQ_MAP[1][45] u8[2][72] 0x2d
ATTR_MSS_VPD_DQ_MAP[1][46] u8[2][72] 0x2e
ATTR_MSS_VPD_DQ_MAP[1][47] u8[2][72] 0x2f
ATTR_MSS_VPD_DQ_MAP[1][48] u8[2][72] 0x30
ATTR_MSS_VPD_DQ_MAP[1][49] u8[2][72] 0x31
ATTR_MSS_VPD_DQ_MAP[1][50] u8[2][72] 0x32
ATTR_MSS_VPD_DQ_MAP[1][51] u8[2][72] 0x33
ATTR_MSS_VPD_DQ_MAP[1][52] u8[2][72] 0x34
ATTR_MSS_VPD_DQ_MAP[1][53] u8[2][72] 0x35
ATTR_MSS_VPD_DQ_MAP[1][54] u8[2][72] 0x36
ATTR_MSS_VPD_DQ_MAP[1][55] u8[2][72] 0x37
ATTR_MSS_VPD_DQ_MAP[1][56] u8[2][72] 0x38
ATTR_MSS_VPD_DQ_MAP[1][57] u8[2][72] 0x39
ATTR_MSS_VPD_DQ_MAP[1][58] u8[2][72] 0x3a
ATTR_MSS_VPD_DQ_MAP[1][59] u8[2][72] 0x3b
ATTR_MSS_VPD_DQ_MAP[1][60] u8[2][72] 0x3c
ATTR_MSS_VPD_DQ_MAP[1][61] u8[2][72] 0x3d
ATTR_MSS_VPD_DQ_MAP[1][62] u8[2][72] 0x3e
ATTR_MSS_VPD_DQ_MAP[1][63] u8[2][72] 0x3f
ATTR_MSS_VPD_DQ_MAP[1][64] u8[2][72] 0x40
ATTR_MSS_VPD_DQ_MAP[1][65] u8[2][72] 0x41
ATTR_MSS_VPD_DQ_MAP[1][66] u8[2][72] 0x42
ATTR_MSS_VPD_DQ_MAP[1][67] u8[2][72] 0x43
ATTR_MSS_VPD_DQ_MAP[1][68] u8[2][72] 0x44
ATTR_MSS_VPD_DQ_MAP[1][69] u8[2][72] 0x45
ATTR_MSS_VPD_DQ_MAP[1][70] u8[2][72] 0x46
ATTR_MSS_VPD_DQ_MAP[1][71] u8[2][72] 0x47
ATTR_MSS_VPD_MR_0_VERSION_LAYOUT    u8    0x00
ATTR_MSS_VPD_MR_1_VERSION_DATA    u8    0x01
ATTR_MSS_VPD_MR_2_SIGNATURE_HASH    u32    0xdffe9cc7
ATTR_MSS_VPD_MR_DPHY_GPO[0] u8[2] 0x05
ATTR_MSS_VPD_MR_DPHY_GPO[1] u8[2] 0x05
ATTR_MSS_VPD_MR_DPHY_RLO[0] u8[2] 0x06
ATTR_MSS_VPD_MR_DPHY_RLO[1] u8[2] 0x06
ATTR_MSS_VPD_MR_DPHY_WLO[0] u8[2] 0x02
ATTR_MSS_VPD_MR_DPHY_WLO[1] u8[2] 0x02
ATTR_MSS_VPD_MR_MC_2N_MODE_AUTOSET    u8    0x01
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A00[0] u8[2] 0x16
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A00[1] u8[2] 0x25
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A01[0] u8[2] 0x15
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A01[1] u8[2] 0x1a
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A02[0] u8[2] 0x15
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A02[1] u8[2] 0x24
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A03[0] u8[2] 0x16
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A03[1] u8[2] 0x1f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A04[0] u8[2] 0x16
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A04[1] u8[2] 0x22
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A05[0] u8[2] 0x15
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A05[1] u8[2] 0x25
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A06[0] u8[2] 0x15
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A06[1] u8[2] 0x1e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A07[0] u8[2] 0x16
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A07[1] u8[2] 0x24
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A08[0] u8[2] 0x15
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A08[1] u8[2] 0x23
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A09[0] u8[2] 0x16
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A09[1] u8[2] 0x1b
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A10[0] u8[2] 0x16
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A10[1] u8[2] 0x23
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A11[0] u8[2] 0x16
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A11[1] u8[2] 0x24
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A12[0] u8[2] 0x15
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A12[1] u8[2] 0x20
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A13[0] u8[2] 0x16
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A13[1] u8[2] 0x24
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A17[0] u8[2] 0x16
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_A17[1] u8[2] 0x24
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BA0[0] u8[2] 0x15
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BA0[1] u8[2] 0x25
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BA1[0] u8[2] 0x14
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BA1[1] u8[2] 0x22
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BG0[0] u8[2] 0x14
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BG0[1] u8[2] 0x1b
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BG1[0] u8[2] 0x15
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_BG1[1] u8[2] 0x1f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C0[0] u8[2] 0x14
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C0[1] u8[2] 0x24
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C1[0] u8[2] 0x15
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C1[1] u8[2] 0x24
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C2[0] u8[2] 0x16
ATTR_MSS_VPD_MR_MC_PHASE_ROT_ADDR_C2[1] u8[2] 0x23
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ACTN[0] u8[2] 0x14
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ACTN[1] u8[2] 0x1f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_CASN_A15[0] u8[2] 0x15
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_CASN_A15[1] u8[2] 0x24
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_RASN_A16[0] u8[2] 0x13
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_RASN_A16[1] u8[2] 0x25
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_WEN_A14[0] u8[2] 0x14
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_ADDR_WEN_A14[1] u8[2] 0x23
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_PAR[0] u8[2] 0x15
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CMD_PAR[1] u8[2] 0x24
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CKE0[0] u8[2] 0x15
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CKE0[1] u8[2] 0x1e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CKE1[0] u8[2] 0x15
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CKE1[1] u8[2] 0x21
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CSN0[0] u8[2] 0x15
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CSN0[1] u8[2] 0x22
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CSN1[0] u8[2] 0x0f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_CSN1[1] u8[2] 0x25
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_ODT0[0] u8[2] 0x15
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_ODT0[1] u8[2] 0x25
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_ODT1[0] u8[2] 0x13
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D0_ODT1[1] u8[2] 0x24
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CKE0[0] u8[2] 0x15
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CKE0[1] u8[2] 0x1e
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CKE1[0] u8[2] 0x15
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CKE1[1] u8[2] 0x21
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CSN0[0] u8[2] 0x15
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CSN0[1] u8[2] 0x22
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CSN1[0] u8[2] 0x0f
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_CSN1[1] u8[2] 0x25
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_ODT0[0] u8[2] 0x15
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_ODT0[1] u8[2] 0x25
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_ODT1[0] u8[2] 0x13
ATTR_MSS_VPD_MR_MC_PHASE_ROT_CNTL_D1_ODT1[1] u8[2] 0x24
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D0_CLKN[0] u8[2] 0x57
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D0_CLKN[1] u8[2] 0x63
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D0_CLKP[0] u8[2] 0x57
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D0_CLKP[1] u8[2] 0x63
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D1_CLKN[0] u8[2] 0x57
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D1_CLKN[1] u8[2] 0x63
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D1_CLKP[0] u8[2] 0x57
ATTR_MSS_VPD_MR_MC_PHASE_ROT_D1_CLKP[1] u8[2] 0x63
ATTR_MSS_VPD_MR_TSYS_ADR    u8    0x7f
ATTR_MSS_VPD_MR_TSYS_DATA    u8    0x7c
ATTR_EFF_DRAM_ODIC[0][0][0] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[0][0][1] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[0][0][2] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[0][0][3] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[1][0][0] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[1][0][1] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[1][0][2] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[1][0][3] u8[2][2][4] 0x22
ATTR_EFF_DRAM_ODIC[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_ODIC[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][0][0] u8[2][2][4] 0x80
ATTR_MSS_EFF_ODT_WR[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][0][0] u8[2][2][4] 0x80
ATTR_MSS_EFF_ODT_WR[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_WR[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][0][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][0][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][0][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][0][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][1][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][1][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][1][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[0][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][0][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][0][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][0][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][0][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][1][0] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][1][1] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][1][2] u8[2][2][4] 0x00
ATTR_MSS_EFF_ODT_RD[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_EFF_DPHY_RLO[0] u8[2] 0x06
ATTR_MSS_EFF_DPHY_RLO[1] u8[2] 0x06
ATTR_MSS_EFF_DPHY_WLO[0] u8[2] 0x02
ATTR_MSS_EFF_DPHY_WLO[1] u8[2] 0x02
ATTR_EFF_RCD_MFG_ID[0][0] u16[2][2] 0x3286
ATTR_EFF_RCD_MFG_ID[0][1] u16[2][2] 0x0000
ATTR_EFF_RCD_MFG_ID[1][0] u16[2][2] 0x3286
ATTR_EFF_RCD_MFG_ID[1][1] u16[2][2] 0x0000
ATTR_EFF_REGISTER_TYPE[0][0] u8[2][2] 0x01
ATTR_EFF_REGISTER_TYPE[0][1] u8[2][2] 0x00
ATTR_EFF_REGISTER_TYPE[1][0] u8[2][2] 0x01
ATTR_EFF_REGISTER_TYPE[1][1] u8[2][2] 0x00
ATTR_EFF_REGISTER_REV[0][0] u8[2][2] 0xa0
ATTR_EFF_REGISTER_REV[0][1] u8[2][2] 0x00
ATTR_EFF_REGISTER_REV[1][0] u8[2][2] 0xa0
ATTR_EFF_REGISTER_REV[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_MFG_ID[0][0] u16[2][2] 0x80ce
ATTR_EFF_DRAM_MFG_ID[0][1] u16[2][2] 0x0000
ATTR_EFF_DRAM_MFG_ID[1][0] u16[2][2] 0x80ce
ATTR_EFF_DRAM_MFG_ID[1][1] u16[2][2] 0x0000
ATTR_EFF_DRAM_WIDTH[0][0] u8[2][2] 0x04
ATTR_EFF_DRAM_WIDTH[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_WIDTH[1][0] u8[2][2] 0x04
ATTR_EFF_DRAM_WIDTH[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DENSITY[0][0] u8[2][2] 0x08
ATTR_EFF_DRAM_DENSITY[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DENSITY[1][0] u8[2][2] 0x08
ATTR_EFF_DRAM_DENSITY[1][1] u8[2][2] 0x00
ATTR_EFF_NUM_RANKS_PER_DIMM[0][0] u8[2][2] 0x01
ATTR_EFF_NUM_RANKS_PER_DIMM[0][1] u8[2][2] 0x00
ATTR_EFF_NUM_RANKS_PER_DIMM[1][0] u8[2][2] 0x01
ATTR_EFF_NUM_RANKS_PER_DIMM[1][1] u8[2][2] 0x00
ATTR_EFF_PRIM_DIE_COUNT[0][0] u8[2][2] 0x01
ATTR_EFF_PRIM_DIE_COUNT[0][1] u8[2][2] 0x00
ATTR_EFF_PRIM_DIE_COUNT[1][0] u8[2][2] 0x01
ATTR_EFF_PRIM_DIE_COUNT[1][1] u8[2][2] 0x00
ATTR_EFF_PRIM_STACK_TYPE[0][0] u8[2][2] 0x00
ATTR_EFF_PRIM_STACK_TYPE[0][1] u8[2][2] 0x00
ATTR_EFF_PRIM_STACK_TYPE[1][0] u8[2][2] 0x00
ATTR_EFF_PRIM_STACK_TYPE[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_SIZE[0][0] u32[2][2] 0x00000010
ATTR_EFF_DIMM_SIZE[0][1] u32[2][2] 0x00000000
ATTR_EFF_DIMM_SIZE[1][0] u32[2][2] 0x00000010
ATTR_EFF_DIMM_SIZE[1][1] u32[2][2] 0x00000000
ATTR_EFF_DRAM_TREFI[0] u16[2] 0x2838
ATTR_EFF_DRAM_TREFI[1] u16[2] 0x2838
ATTR_EFF_DRAM_TRFC[0] u16[2] 0x01d3
ATTR_EFF_DRAM_TRFC[1] u16[2] 0x01d3
ATTR_EFF_DRAM_TRFC_DLR[0] u8[2] 0xa0
ATTR_EFF_DRAM_TRFC_DLR[1] u8[2] 0xa0
ATTR_EFF_DIMM_RCD_MIRROR_MODE[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_RCD_MIRROR_MODE[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_RCD_MIRROR_MODE[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_RCD_MIRROR_MODE[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_BANK_BITS[0][0] u8[2][2] 0x02
ATTR_EFF_DRAM_BANK_BITS[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_BANK_BITS[1][0] u8[2][2] 0x02
ATTR_EFF_DRAM_BANK_BITS[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_ROW_BITS[0][0] u8[2][2] 0x11
ATTR_EFF_DRAM_ROW_BITS[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_ROW_BITS[1][0] u8[2][2] 0x11
ATTR_EFF_DRAM_ROW_BITS[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_TDQS[0] u8[2] 0x00
ATTR_EFF_DRAM_TDQS[1] u8[2] 0x00
ATTR_EFF_DRAM_TCCD_L[0] u8[2] 0x07
ATTR_EFF_DRAM_TCCD_L[1] u8[2] 0x07
ATTR_EFF_DIMM_DDR4_RC00[0][0] u8[2][2] 0x02
ATTR_EFF_DIMM_DDR4_RC00[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC00[1][0] u8[2][2] 0x02
ATTR_EFF_DIMM_DDR4_RC00[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC01[0][0] u8[2][2] 0x0c
ATTR_EFF_DIMM_DDR4_RC01[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC01[1][0] u8[2][2] 0x0c
ATTR_EFF_DIMM_DDR4_RC01[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC02[0][0] u8[2][2] 0x01
ATTR_EFF_DIMM_DDR4_RC02[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC02[1][0] u8[2][2] 0x01
ATTR_EFF_DIMM_DDR4_RC02[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC03[0][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC03[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC03[1][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC03[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC04[0][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC04[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC04[1][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC04[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC05[0][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC05[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC05[1][0] u8[2][2] 0x05
ATTR_EFF_DIMM_DDR4_RC05[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC06_07[0][0] u8[2][2] 0x0f
ATTR_EFF_DIMM_DDR4_RC06_07[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC06_07[1][0] u8[2][2] 0x0f
ATTR_EFF_DIMM_DDR4_RC06_07[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC08[0][0] u8[2][2] 0x0b
ATTR_EFF_DIMM_DDR4_RC08[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC08[1][0] u8[2][2] 0x0b
ATTR_EFF_DIMM_DDR4_RC08[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC09[0][0] u8[2][2] 0x0c
ATTR_EFF_DIMM_DDR4_RC09[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC09[1][0] u8[2][2] 0x0c
ATTR_EFF_DIMM_DDR4_RC09[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0A[0][0] u8[2][2] 0x04
ATTR_EFF_DIMM_DDR4_RC0A[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0A[1][0] u8[2][2] 0x04
ATTR_EFF_DIMM_DDR4_RC0A[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0B[0][0] u8[2][2] 0x0e
ATTR_EFF_DIMM_DDR4_RC0B[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0B[1][0] u8[2][2] 0x0e
ATTR_EFF_DIMM_DDR4_RC0B[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0C[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0C[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0C[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0C[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0D[0][0] u8[2][2] 0x04
ATTR_EFF_DIMM_DDR4_RC0D[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0D[1][0] u8[2][2] 0x04
ATTR_EFF_DIMM_DDR4_RC0D[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0E[0][0] u8[2][2] 0x0d
ATTR_EFF_DIMM_DDR4_RC0E[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0E[1][0] u8[2][2] 0x0d
ATTR_EFF_DIMM_DDR4_RC0E[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0F[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0F[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0F[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC0F[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_1x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_1x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_1x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_1x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_2x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_2x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_2x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_2x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_3x[0][0] u8[2][2] 0x47
ATTR_EFF_DIMM_DDR4_RC_3x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_3x[1][0] u8[2][2] 0x47
ATTR_EFF_DIMM_DDR4_RC_3x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_4x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_4x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_4x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_4x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_5x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_5x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_5x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_5x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_6x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_6x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_6x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_6x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_7x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_7x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_7x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_7x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_8x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_8x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_8x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_8x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_9x[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_9x[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_9x[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_9x[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Ax[0][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Ax[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Ax[1][0] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Ax[1][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Bx[0][0] u8[2][2] 0x07
ATTR_EFF_DIMM_DDR4_RC_Bx[0][1] u8[2][2] 0x00
ATTR_EFF_DIMM_DDR4_RC_Bx[1][0] u8[2][2] 0x07
ATTR_EFF_DIMM_DDR4_RC_Bx[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_TWR[0] u8[2] 0x14
ATTR_EFF_DRAM_TWR[1] u8[2] 0x14
ATTR_EFF_DRAM_RBT[0][0] u8[2][2] 0x00
ATTR_EFF_DRAM_RBT[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_RBT[1][0] u8[2][2] 0x00
ATTR_EFF_DRAM_RBT[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_TM[0][0] u8[2][2] 0x00
ATTR_EFF_DRAM_TM[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_TM[1][0] u8[2][2] 0x00
ATTR_EFF_DRAM_TM[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_CWL[0] u8[2] 0x0e
ATTR_EFF_DRAM_CWL[1] u8[2] 0x0e
ATTR_EFF_DRAM_LPASR[0] u8[2] 0x00
ATTR_EFF_DRAM_LPASR[1] u8[2] 0x00
ATTR_EFF_DRAM_DLL_ENABLE[0][0] u8[2][2] 0x01
ATTR_EFF_DRAM_DLL_ENABLE[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DLL_ENABLE[1][0] u8[2][2] 0x01
ATTR_EFF_DRAM_DLL_ENABLE[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DLL_RESET[0][0] u8[2][2] 0x01
ATTR_EFF_DRAM_DLL_RESET[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_DLL_RESET[1][0] u8[2][2] 0x01
ATTR_EFF_DRAM_DLL_RESET[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_WR_LVL_ENABLE[0] u8[2] 0x00
ATTR_EFF_DRAM_WR_LVL_ENABLE[1] u8[2] 0x00
ATTR_EFF_DRAM_OUTPUT_BUFFER[0] u8[2] 0x00
ATTR_EFF_DRAM_OUTPUT_BUFFER[1] u8[2] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][0][0] u8[2][2][4] 0x0e
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][0][0] u8[2][2][4] 0x0e
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_VALUE[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][0][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][0][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_RANGE[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][0][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][0][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_VREF_DQ_TRAIN_ENABLE[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_CA_PARITY_LATENCY[0] u8[2] 0x00
ATTR_EFF_CA_PARITY_LATENCY[1] u8[2] 0x00
ATTR_EFF_CA_PARITY_ERROR_STATUS[0] u8[2] 0x00
ATTR_EFF_CA_PARITY_ERROR_STATUS[1] u8[2] 0x00
ATTR_EFF_CA_PARITY[0] u8[2] 0x00
ATTR_EFF_CA_PARITY[1] u8[2] 0x00
ATTR_EFF_CRC_ERROR_CLEAR[0] u8[2] 0x00
ATTR_EFF_CRC_ERROR_CLEAR[1] u8[2] 0x00
ATTR_EFF_ODT_INPUT_BUFF[0] u8[2] 0x00
ATTR_EFF_ODT_INPUT_BUFF[1] u8[2] 0x00
ATTR_EFF_DRAM_PPR[0][0] u8[2][2] 0x01
ATTR_EFF_DRAM_PPR[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_PPR[1][0] u8[2][2] 0x01
ATTR_EFF_DRAM_PPR[1][1] u8[2][2] 0x00
ATTR_EFF_DRAM_SOFT_PPR[0][0] u8[2][2] 0x01
ATTR_EFF_DRAM_SOFT_PPR[0][1] u8[2][2] 0x00
ATTR_EFF_DRAM_SOFT_PPR[1][0] u8[2][2] 0x01
ATTR_EFF_DRAM_SOFT_PPR[1][1] u8[2][2] 0x00
ATTR_EFF_RD_PREAMBLE_TRAIN[0] u8[2] 0x00
ATTR_EFF_RD_PREAMBLE_TRAIN[1] u8[2] 0x00
ATTR_EFF_RD_PREAMBLE[0] u8[2] 0x00
ATTR_EFF_RD_PREAMBLE[1] u8[2] 0x00
ATTR_EFF_WR_PREAMBLE[0] u8[2] 0x00
ATTR_EFF_WR_PREAMBLE[1] u8[2] 0x00
ATTR_EFF_SELF_REF_ABORT[0] u8[2] 0x00
ATTR_EFF_SELF_REF_ABORT[1] u8[2] 0x00
ATTR_EFF_CS_CMD_LATENCY[0] u8[2] 0x00
ATTR_EFF_CS_CMD_LATENCY[1] u8[2] 0x00
ATTR_EFF_INTERNAL_VREF_MONITOR[0] u8[2] 0x00
ATTR_EFF_INTERNAL_VREF_MONITOR[1] u8[2] 0x00
ATTR_EFF_MAX_POWERDOWN_MODE[0] u8[2] 0x00
ATTR_EFF_MAX_POWERDOWN_MODE[1] u8[2] 0x00
ATTR_EFF_MPR_RD_FORMAT[0] u8[2] 0x00
ATTR_EFF_MPR_RD_FORMAT[1] u8[2] 0x00
ATTR_EFF_TEMP_READOUT[0] u8[2] 0x00
ATTR_EFF_TEMP_READOUT[1] u8[2] 0x00
ATTR_EFF_CRC_WR_LATENCY[0] u8[2] 0x05
ATTR_EFF_CRC_WR_LATENCY[1] u8[2] 0x05
ATTR_EFF_PER_DRAM_ACCESS[0] u8[2] 0x00
ATTR_EFF_PER_DRAM_ACCESS[1] u8[2] 0x00
ATTR_EFF_GEARDOWN_MODE[0] u8[2] 0x00
ATTR_EFF_GEARDOWN_MODE[1] u8[2] 0x00
ATTR_EFF_MPR_PAGE[0] u8[2] 0x00
ATTR_EFF_MPR_PAGE[1] u8[2] 0x00
ATTR_EFF_MPR_MODE[0] u8[2] 0x00
ATTR_EFF_MPR_MODE[1] u8[2] 0x00
ATTR_EFF_WRITE_CRC[0] u8[2] 0x00
ATTR_EFF_WRITE_CRC[1] u8[2] 0x00
ATTR_EFF_ZQCAL_INTERVAL[0] u32[2] 0x010f3159
ATTR_EFF_ZQCAL_INTERVAL[1] u32[2] 0x010f3159
ATTR_EFF_MEMCAL_INTERVAL[0] u32[2] 0x04f73f74
ATTR_EFF_MEMCAL_INTERVAL[1] u32[2] 0x04f73f74
ATTR_EFF_DRAM_TRP[0] u8[2] 0x13
ATTR_EFF_DRAM_TRP[1] u8[2] 0x13
ATTR_EFF_DRAM_TRCD[0] u8[2] 0x13
ATTR_EFF_DRAM_TRCD[1] u8[2] 0x13
ATTR_EFF_DRAM_TRC[0] u8[2] 0x3d
ATTR_EFF_DRAM_TRC[1] u8[2] 0x3d
ATTR_EFF_DRAM_TWTR_L[0] u8[2] 0x0a
ATTR_EFF_DRAM_TWTR_L[1] u8[2] 0x0a
ATTR_EFF_DRAM_TWTR_S[0] u8[2] 0x04
ATTR_EFF_DRAM_TWTR_S[1] u8[2] 0x04
ATTR_EFF_DRAM_TRRD_S[0] u8[2] 0x04
ATTR_EFF_DRAM_TRRD_S[1] u8[2] 0x04
ATTR_EFF_DRAM_TRRD_L[0] u8[2] 0x07
ATTR_EFF_DRAM_TRRD_L[1] u8[2] 0x07
ATTR_EFF_DRAM_TRRD_DLR[0] u8[2] 0x04
ATTR_EFF_DRAM_TRRD_DLR[1] u8[2] 0x04
ATTR_EFF_DRAM_TFAW[0] u8[2] 0x10
ATTR_EFF_DRAM_TFAW[1] u8[2] 0x10
ATTR_EFF_DRAM_TFAW_DLR[0] u8[2] 0x10
ATTR_EFF_DRAM_TFAW_DLR[1] u8[2] 0x10
ATTR_EFF_DRAM_TRAS[0] u8[2] 0x2b
ATTR_EFF_DRAM_TRAS[1] u8[2] 0x2b
ATTR_EFF_DRAM_TRTP[0] u8[2] 0x0a
ATTR_EFF_DRAM_TRTP[1] u8[2] 0x0a
ATTR_EFF_READ_DBI[0] u8[2] 0x00
ATTR_EFF_READ_DBI[1] u8[2] 0x00
ATTR_EFF_WRITE_DBI[0] u8[2] 0x00
ATTR_EFF_WRITE_DBI[1] u8[2] 0x00
ATTR_EFF_DRAM_AL[0] u8[2] 0x00
ATTR_EFF_DRAM_AL[1] u8[2] 0x00
ATTR_EFF_DATA_MASK[0] u8[2] 0x00
ATTR_EFF_DATA_MASK[1] u8[2] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][0][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][0][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_NOM[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][0][0] u8[2][2][4] 0x04
ATTR_EFF_DRAM_RTT_WR[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][0][0] u8[2][2][4] 0x04
ATTR_EFF_DRAM_RTT_WR[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_WR[1][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][0][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[0][1][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][0][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][0][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][0][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][0][3] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][1][0] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][1][1] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][1][2] u8[2][2][4] 0x00
ATTR_EFF_DRAM_RTT_PARK[1][1][3] u8[2][2][4] 0x00
ATTR_MSS_PHY_SEQ_REFRESH[0] u8[2] 0x01
ATTR_MSS_PHY_SEQ_REFRESH[1] u8[2] 0x01
ATTR_EFF_PACKAGE_RANK_MAP[0][0][0] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][1] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][2] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][3] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][4] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][5] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][6] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][7] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][8] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][9] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][10] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][11] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][12] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][13] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][14] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][15] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][16] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][0][17] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][0] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][1] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][2] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][3] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][4] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][5] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][6] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][7] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][8] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][9] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][10] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][11] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][12] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][13] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][14] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][15] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][16] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[0][1][17] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][0] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][1] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][2] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][3] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][4] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][5] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][6] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][7] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][8] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][9] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][10] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][11] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][12] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][13] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][14] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][15] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][16] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][0][17] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][0] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][1] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][2] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][3] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][4] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][5] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][6] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][7] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][8] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][9] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][10] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][11] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][12] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][13] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][14] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][15] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][16] u8[2][2][18] 0x00
ATTR_EFF_PACKAGE_RANK_MAP[1][1][17] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][0][0] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][1] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][2] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][3] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][4] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][5] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][6] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][7] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][8] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][9] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][10] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][11] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][12] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][13] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][14] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][15] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][0][16] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[0][0][17] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[0][1][0] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][1] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][2] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][3] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][4] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][5] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][6] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][7] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][8] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][9] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][10] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][11] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][12] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][13] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][14] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][15] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][16] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[0][1][17] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][0][0] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][1] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][2] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][3] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][4] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][5] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][6] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][7] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][8] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][9] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][10] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][11] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][12] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][13] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][14] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][15] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][0][16] u8[2][2][18] 0x16
ATTR_EFF_NIBBLE_MAP[1][0][17] u8[2][2][18] 0x03
ATTR_EFF_NIBBLE_MAP[1][1][0] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][1] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][2] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][3] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][4] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][5] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][6] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][7] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][8] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][9] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][10] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][11] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][12] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][13] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][14] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][15] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][16] u8[2][2][18] 0x00
ATTR_EFF_NIBBLE_MAP[1][1][17] u8[2][2][18] 0x00
ATTR_MSS_EFF_WR_CRC[0] u8[2] 0x00
ATTR_MSS_EFF_WR_CRC[1] u8[2] 0x00
ATTR_MSS_CAL_STEP_ENABLE[0] u32[2] 0xfffffc00
ATTR_MSS_CAL_STEP_ENABLE[1] u32[2] 0xfffffc00
ATTR_MSS_RDVREF_CAL_ENABLE[0] u16[2] 0xffff
ATTR_MSS_RDVREF_CAL_ENABLE[1] u16[2] 0xffff
ATTR_MSS_CUSTOM_TRAINING_ADV_WR_PATTERN[0] u8[2] 0x69
ATTR_MSS_CUSTOM_TRAINING_ADV_WR_PATTERN[1] u8[2] 0x69
ATTR_MSS_CUSTOM_TRAINING_ADV_PATTERNS[0] u32[2] 0x8e942bc6
ATTR_MSS_CUSTOM_TRAINING_ADV_PATTERNS[1] u32[2] 0x8e942bc6
ATTR_MSS_CUSTOM_TRAINING_ADV_BACKUP_PATTERNS[0] u32[2] 0xea0ca6c9
ATTR_MSS_CUSTOM_TRAINING_ADV_BACKUP_PATTERNS[1] u32[2] 0xea0ca6c9
ATTR_MSS_CUSTOM_TRAINING_ADV_BACKUP_PATTERNS2[0] u32[2] 0x13ec02fd
ATTR_MSS_CUSTOM_TRAINING_ADV_BACKUP_PATTERNS2[1] u32[2] 0x13ec02fd
ATTR_MSS_RUNTIME_MEM_M_DRAM_CLOCKS[0] u32[2] 0x00000200
ATTR_MSS_RUNTIME_MEM_M_DRAM_CLOCKS[1] u32[2] 0x00000200
ATTR_MSS_MEM_WATT_TARGET[0][0] u32[2][2] 0x00000708
ATTR_MSS_MEM_WATT_TARGET[0][1] u32[2][2] 0x00000708
ATTR_MSS_MEM_WATT_TARGET[1][0] u32[2][2] 0x00000708
ATTR_MSS_MEM_WATT_TARGET[1][1] u32[2][2] 0x00000708
ATTR_MSS_RUNTIME_MEM_THROTTLED_N_COMMANDS_PER_PORT[0] u16[2] 0x0080
ATTR_MSS_RUNTIME_MEM_THROTTLED_N_COMMANDS_PER_PORT[1] u16[2] 0x0080
ATTR_MSS_RUNTIME_MEM_THROTTLED_N_COMMANDS_PER_SLOT[0] u16[2] 0x0080
ATTR_MSS_RUNTIME_MEM_THROTTLED_N_COMMANDS_PER_SLOT[1] u16[2] 0x0080
ATTR_MSS_TOTAL_PWR_SLOPE[0][0] u16[2][2] 0x026d
ATTR_MSS_TOTAL_PWR_SLOPE[0][1] u16[2][2] 0x0000
ATTR_MSS_TOTAL_PWR_SLOPE[1][0] u16[2][2] 0x026d
ATTR_MSS_TOTAL_PWR_SLOPE[1][1] u16[2][2] 0x0000
ATTR_MSS_TOTAL_PWR_INTERCEPT[0][0] u16[2][2] 0x0163
ATTR_MSS_TOTAL_PWR_INTERCEPT[0][1] u16[2][2] 0x0000
ATTR_MSS_TOTAL_PWR_INTERCEPT[1][0] u16[2][2] 0x0163
ATTR_MSS_TOTAL_PWR_INTERCEPT[1][1] u16[2][2] 0x0000
ATTR_MSS_DIMM_THERMAL_LIMIT[0][0] u32[2][2] 0x00000708
ATTR_MSS_DIMM_THERMAL_LIMIT[0][1] u32[2][2] 0x00000000
ATTR_MSS_DIMM_THERMAL_LIMIT[1][0] u32[2][2] 0x00000708
ATTR_MSS_DIMM_THERMAL_LIMIT[1][1] u32[2][2] 0x00000000
ATTR_MSS_PORT_MAXPOWER[0] u32[2] 0x000003d0
ATTR_MSS_PORT_MAXPOWER[1] u32[2] 0x000003d0
ATTR_MSS_MEM_THROTTLED_N_COMMANDS_PER_SLOT[0] u16[2] 0x0080
ATTR_MSS_MEM_THROTTLED_N_COMMANDS_PER_SLOT[1] u16[2] 0x0080
ATTR_MSS_MEM_THROTTLED_N_COMMANDS_PER_PORT[0] u16[2] 0x0080
ATTR_MSS_MEM_THROTTLED_N_COMMANDS_PER_PORT[1] u16[2] 0x0080

target = dimm:k0:n0:s0:p12
ATTR_MEM_DIMM_POS_METADATA    u32    0x0000000c
ATTR_MEM_DRAM_GEN_METADATA    u8    0x02
ATTR_MEM_DIMM_TYPE_METADATA    u8    0x01
ATTR_BAD_DQ_BITMAP[0][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][9] u8[4][10] 0x00

target = dimm:k0:n0:s0:p14
ATTR_MEM_DIMM_POS_METADATA    u32    0x0000000e
ATTR_MEM_DRAM_GEN_METADATA    u8    0x02
ATTR_MEM_DIMM_TYPE_METADATA    u8    0x01
ATTR_BAD_DQ_BITMAP[0][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[0][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[1][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[2][9] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][0] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][1] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][2] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][3] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][4] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][5] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][6] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][7] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][8] u8[4][10] 0x00
ATTR_BAD_DQ_BITMAP[3][9] u8[4][10] 0x00

target = p9n.pec:k0:n0:s0:p00:c1
ATTR_PROC_PCIE_PCS_RX_ROT_EXTEL    u8    0x00
ATTR_PROC_PCIE_PCS_RX_DFE_FDDC    u8    0x01

target = p9n.obus:k0:n0:s0:p00:c0
ATTR_PROC_FABRIC_LINK_ACTIVE    u8    0x00

target = p9n.obus:k0:n0:s0:p00:c3
ATTR_PROC_FABRIC_LINK_ACTIVE    u8    0x00

target = p9n.xbus:k0:n0:s0:p00:c1
ATTR_PROC_FABRIC_LINK_ACTIVE    u8    0x01
ATTR_IO_XBUS_MASTER_MODE    u8    0x01
ATTR_IO_XBUS_GRP0_PRE_BAD_LANE_DATA    u32    0x00000000
ATTR_IO_XBUS_GRP1_PRE_BAD_LANE_DATA    u32    0x00000000

target = p9n.c:k0:n0:s0:p00:c16
ATTR_CRONUS_SPWKUP_COUNTER    u32    0x00000000
ATTR_CORE_INSIDE_SPECIAL_WAKEUP    u8    0x00

target = p9n.eq:k0:n0:s0:p00:c4
ATTR_EQ_INSIDE_SPECIAL_WAKEUP    u8    0x00

target = p9n.ex:k0:n0:s0:p00:c8
ATTR_EX_INSIDE_SPECIAL_WAKEUP    u8    0x00

target = p9n.c:k0:n0:s0:p00:c17
ATTR_CORE_INSIDE_SPECIAL_WAKEUP    u8    0x00

target = p9n.ex:k0:n0:s0:p00:c9
ATTR_EX_INSIDE_SPECIAL_WAKEUP    u8    0x00

target = p9n.c:k0:n0:s0:p00:c18
ATTR_CORE_INSIDE_SPECIAL_WAKEUP    u8    0x00

target = p9n.c:k0:n0:s0:p00:c19
ATTR_CORE_INSIDE_SPECIAL_WAKEUP    u8    0x00
