{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525061465841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525061465843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 29 23:11:05 2018 " "Processing started: Sun Apr 29 23:11:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525061465843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061465843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_PROCESSOR -c MIPS_PROCESSOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_PROCESSOR -c MIPS_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061465843 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525061466310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525061466310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer4to1 " "Found entity 1: Multiplexer4to1" {  } { { "../Multiplexer4to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/JumpAddrOp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/JumpAddrOp.v" { { "Info" "ISGN_ENTITY_NAME" "1 JumpAddrOP " "Found entity 1: JumpAddrOP" {  } { { "../JumpAddrOp.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/JumpAddrOp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/LUIOp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/LUIOp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUIOp " "Found entity 1: LUIOp" {  } { { "../LUIOp.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/LUIOp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ZeroImm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ZeroImm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroImm " "Found entity 1: ZeroImm" {  } { { "../ZeroImm.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ZeroImm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Definitions.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Definitions.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DecoderRegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DecoderRegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderRegisterFile " "Found entity 1: DecoderRegisterFile" {  } { { "../DecoderRegisterFile.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DecoderRegisterFile.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "../DataMemory.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DataMemory.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Control.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../Control.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Control.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ANDGate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ANDGate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ANDGate " "Found entity 1: ANDGate" {  } { { "../ANDGate.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ANDGate.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "../ALUControl.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Zero ZERO ALU.v(19) " "Verilog HDL Declaration information at ALU.v(19): object \"Zero\" differs only in case from object \"ZERO\" in the same scope" {  } { { "../ALU.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALU.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525061486699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALU.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Adder32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Adder32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder32bits " "Found entity 1: Adder32bits" {  } { { "../Adder32bits.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Adder32bits.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/SignExtend.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/SignExtend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "../SignExtend.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/SignExtend.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ShiftLeft2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ShiftLeft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "../ShiftLeft2.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ShiftLeft2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../RegisterFile.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Register.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramMemory " "Found entity 1: ProgramMemory" {  } { { "../ProgramMemory.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MUXRegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MUXRegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRegisterFile " "Found entity 1: MUXRegisterFile" {  } { { "../MUXRegisterFile.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MUXRegisterFile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer2to1 " "Found entity 1: Multiplexer2to1" {  } { { "../Multiplexer2to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor_TB " "Found entity 1: MIPS_Processor_TB" {  } { { "../MIPS_Processor_TB.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor_TB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ORGate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ORGate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ORGate " "Found entity 1: ORGate" {  } { { "../ORGate.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ORGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer3to1 " "Found entity 1: Multiplexer3to1" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525061486716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486716 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525061486830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ControlUnit " "Elaborating entity \"Control\" for hierarchy \"Control:ControlUnit\"" {  } { { "../MIPS_Processor.v" "ControlUnit" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Register PC_Register:PROGRAM_COUNTER " "Elaborating entity \"PC_Register\" for hierarchy \"PC_Register:PROGRAM_COUNTER\"" {  } { { "../MIPS_Processor.v" "PROGRAM_COUNTER" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:MUX_PCSELJR " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:MUX_PCSELJR\"" {  } { { "../MIPS_Processor.v" "MUX_PCSELJR" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramMemory ProgramMemory:Instruction_Memory " "Elaborating entity \"ProgramMemory\" for hierarchy \"ProgramMemory:Instruction_Memory\"" {  } { { "../MIPS_Processor.v" "Instruction_Memory" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486917 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 ProgramMemory.v(27) " "Verilog HDL assignment warning at ProgramMemory.v(27): truncated value with size 34 to match size of target (32)" {  } { { "../ProgramMemory.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525061486918 "|MIPS_Processor|ProgramMemory:Instruction_Memory"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "60 0 255 ProgramMemory.v(34) " "Verilog HDL warning at ProgramMemory.v(34): number of words (60) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../ProgramMemory.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v" 34 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1525061486918 "|MIPS_Processor|ProgramMemory:Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ProgramMemory.v(30) " "Net \"rom.data_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../ProgramMemory.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525061486918 "|MIPS_Processor|ProgramMemory:Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ProgramMemory.v(30) " "Net \"rom.waddr_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../ProgramMemory.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525061486918 "|MIPS_Processor|ProgramMemory:Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ProgramMemory.v(30) " "Net \"rom.we_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../ProgramMemory.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525061486918 "|MIPS_Processor|ProgramMemory:Instruction_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32bits Adder32bits:PC_4_adder " "Elaborating entity \"Adder32bits\" for hierarchy \"Adder32bits:PC_4_adder\"" {  } { { "../MIPS_Processor.v" "PC_4_adder" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 ShiftLeft2:ShiftLeftADDR " "Elaborating entity \"ShiftLeft2\" for hierarchy \"ShiftLeft2:ShiftLeftADDR\"" {  } { { "../MIPS_Processor.v" "ShiftLeftADDR" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JumpAddrOP JumpAddrOP:JALMODULE " "Elaborating entity \"JumpAddrOP\" for hierarchy \"JumpAddrOP:JALMODULE\"" {  } { { "../MIPS_Processor.v" "JALMODULE" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:Register_File " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:Register_File\"" {  } { { "../MIPS_Processor.v" "Register_File" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderRegisterFile RegisterFile:Register_File\|DecoderRegisterFile:Decoder " "Elaborating entity \"DecoderRegisterFile\" for hierarchy \"RegisterFile:Register_File\|DecoderRegisterFile:Decoder\"" {  } { { "../RegisterFile.v" "Decoder" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterFile:Register_File\|Register:Register_Zero " "Elaborating entity \"Register\" for hierarchy \"RegisterFile:Register_File\|Register:Register_Zero\"" {  } { { "../RegisterFile.v" "Register_Zero" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXRegisterFile RegisterFile:Register_File\|MUXRegisterFile:MUXRegister1 " "Elaborating entity \"MUXRegisterFile\" for hierarchy \"RegisterFile:Register_File\|MUXRegisterFile:MUXRegister1\"" {  } { { "../RegisterFile.v" "MUXRegister1" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer3to1 Multiplexer3to1:MUX_RegisterDestinationSelect " "Elaborating entity \"Multiplexer3to1\" for hierarchy \"Multiplexer3to1:MUX_RegisterDestinationSelect\"" {  } { { "../MIPS_Processor.v" "MUX_RegisterDestinationSelect" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486961 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Multiplexer3to1.v(16) " "Verilog HDL Case Statement warning at Multiplexer3to1.v(16): incomplete case statement has no default case item" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1525061486963 "|MIPS_Processor|Multiplexer3to1:MUX_RegisterDestinationSelect"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MUX_Output Multiplexer3to1.v(14) " "Verilog HDL Always Construct warning at Multiplexer3to1.v(14): inferring latch(es) for variable \"MUX_Output\", which holds its previous value in one or more paths through the always construct" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525061486963 "|MIPS_Processor|Multiplexer3to1:MUX_RegisterDestinationSelect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[0\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[0\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486963 "|MIPS_Processor|Multiplexer3to1:MUX_RegisterDestinationSelect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[1\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[1\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486963 "|MIPS_Processor|Multiplexer3to1:MUX_RegisterDestinationSelect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[2\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[2\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486963 "|MIPS_Processor|Multiplexer3to1:MUX_RegisterDestinationSelect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[3\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[3\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486963 "|MIPS_Processor|Multiplexer3to1:MUX_RegisterDestinationSelect"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[4\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[4\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486963 "|MIPS_Processor|Multiplexer3to1:MUX_RegisterDestinationSelect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDGate ANDGate:BRANCHEQ_AND_ZERO " "Elaborating entity \"ANDGate\" for hierarchy \"ANDGate:BRANCHEQ_AND_ZERO\"" {  } { { "../MIPS_Processor.v" "BRANCHEQ_AND_ZERO" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORGate ORGate:BranchEqOrBranchNE " "Elaborating entity \"ORGate\" for hierarchy \"ORGate:BranchEqOrBranchNE\"" {  } { { "../MIPS_Processor.v" "BranchEqOrBranchNE" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SignExtender " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SignExtender\"" {  } { { "../MIPS_Processor.v" "SignExtender" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer3to1 Multiplexer3to1:MUX_ALUSRC " "Elaborating entity \"Multiplexer3to1\" for hierarchy \"Multiplexer3to1:MUX_ALUSRC\"" {  } { { "../MIPS_Processor.v" "MUX_ALUSRC" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486970 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Multiplexer3to1.v(16) " "Verilog HDL Case Statement warning at Multiplexer3to1.v(16): incomplete case statement has no default case item" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1525061486971 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MUX_Output Multiplexer3to1.v(14) " "Verilog HDL Always Construct warning at Multiplexer3to1.v(14): inferring latch(es) for variable \"MUX_Output\", which holds its previous value in one or more paths through the always construct" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525061486971 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[0\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[0\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486972 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[1\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[1\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486972 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[2\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[2\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486972 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[3\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[3\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486972 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[4\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[4\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486972 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[5\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[5\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486972 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[6\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[6\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486972 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[7\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[7\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486972 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[8\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[8\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486972 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[9\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[9\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486972 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[10\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[10\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486972 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[11\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[11\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486972 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[12\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[12\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486972 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[13\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[13\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486972 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[14\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[14\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486972 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[15\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[15\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486973 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[16\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[16\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486973 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[17\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[17\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486973 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[18\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[18\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486973 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[19\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[19\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486973 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[20\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[20\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486973 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[21\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[21\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486973 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[22\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[22\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486973 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[23\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[23\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486973 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[24\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[24\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486973 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[25\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[25\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486973 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[26\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[26\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486973 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[27\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[27\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486973 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[28\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[28\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486973 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[29\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[29\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486973 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[30\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[30\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486973 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_Output\[31\] Multiplexer3to1.v(14) " "Inferred latch for \"MUX_Output\[31\]\" at Multiplexer3to1.v(14)" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061486973 "|MIPS_Processor|Multiplexer3to1:MUX_ALUSRC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroImm ZeroImm:ZeroImmExtender " "Elaborating entity \"ZeroImm\" for hierarchy \"ZeroImm:ZeroImmExtender\"" {  } { { "../MIPS_Processor.v" "ZeroImmExtender" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUIOp LUIOp:LUIOPERATION " "Elaborating entity \"LUIOp\" for hierarchy \"LUIOp:LUIOPERATION\"" {  } { { "../MIPS_Processor.v" "LUIOPERATION" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ArithmeticLogicUnitControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ArithmeticLogicUnitControl\"" {  } { { "../MIPS_Processor.v" "ArithmeticLogicUnitControl" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486977 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "ALUControl.v(68) " "Verilog HDL Casex/Casez warning at ALUControl.v(68): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../ALUControl.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v" 68 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1525061486978 "|MIPS_Processor|ALUControl:ArithmeticLogicUnitControl"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "ALUControl.v(70) " "Verilog HDL Casex/Casez warning at ALUControl.v(70): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../ALUControl.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v" 70 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1525061486978 "|MIPS_Processor|ALUControl:ArithmeticLogicUnitControl"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "ALUControl.v(73) " "Verilog HDL Casex/Casez warning at ALUControl.v(73): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../ALUControl.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v" 73 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1525061486979 "|MIPS_Processor|ALUControl:ArithmeticLogicUnitControl"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "ALUControl.v(74) " "Verilog HDL Casex/Casez warning at ALUControl.v(74): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../ALUControl.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v" 74 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1525061486979 "|MIPS_Processor|ALUControl:ArithmeticLogicUnitControl"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "ALUControl.v(75) " "Verilog HDL Casex/Casez warning at ALUControl.v(75): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../ALUControl.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v" 75 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1525061486979 "|MIPS_Processor|ALUControl:ArithmeticLogicUnitControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ArithmeticLogicUnit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ArithmeticLogicUnit\"" {  } { { "../MIPS_Processor.v" "ArithmeticLogicUnit" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061486985 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sh ALU.v(48) " "Verilog HDL Always Construct warning at ALU.v(48): variable \"sh\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../ALU.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALU.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525061487009 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sh ALU.v(50) " "Verilog HDL Always Construct warning at ALU.v(50): variable \"sh\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../ALU.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALU.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525061487010 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:RAMDataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:RAMDataMemory\"" {  } { { "../MIPS_Processor.v" "RAMDataMemory" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061487011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer4to1 Multiplexer4to1:MUX_MemtoReg " "Elaborating entity \"Multiplexer4to1\" for hierarchy \"Multiplexer4to1:MUX_MemtoReg\"" {  } { { "../MIPS_Processor.v" "MUX_MemtoReg" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061487013 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DataMemory:RAMDataMemory\|ram " "RAM logic \"DataMemory:RAMDataMemory\|ram\" is uninferred due to asynchronous read logic" {  } { { "../DataMemory.v" "ram" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DataMemory.v" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525061489192 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:Register_File\|DecoderRegisterFile:Decoder\|Ram0 " "RAM logic \"RegisterFile:Register_File\|DecoderRegisterFile:Decoder\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../DecoderRegisterFile.v" "Ram0" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DecoderRegisterFile.v" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525061489192 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1525061489192 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Quartus/db/MIPS_PROCESSOR.ram0_ProgramMemory_85930c83.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Quartus/db/MIPS_PROCESSOR.ram0_ProgramMemory_85930c83.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1525061489209 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525061511708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[0\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512021 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[1\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512022 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[30\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512022 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[31\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512022 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[2\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512022 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[3\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512022 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[4\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512022 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[5\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512023 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[6\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512023 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[7\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512023 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[8\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512023 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[9\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512023 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[10\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512023 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[11\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512024 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[12\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512024 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[13\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512024 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[14\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512024 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[15\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512024 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[16\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512025 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[17\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512025 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[18\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512025 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[19\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512025 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[20\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512025 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[21\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512025 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[22\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512026 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[23\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512026 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[24\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512026 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[25\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512026 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[26\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512026 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[27\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512026 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[28\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512027 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[29\] " "Latch Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512027 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_RegisterDestinationSelect\|MUX_Output\[0\] " "Latch Multiplexer3to1:MUX_RegisterDestinationSelect\|MUX_Output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512027 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_RegisterDestinationSelect\|MUX_Output\[1\] " "Latch Multiplexer3to1:MUX_RegisterDestinationSelect\|MUX_Output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512027 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_RegisterDestinationSelect\|MUX_Output\[2\] " "Latch Multiplexer3to1:MUX_RegisterDestinationSelect\|MUX_Output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512027 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_RegisterDestinationSelect\|MUX_Output\[3\] " "Latch Multiplexer3to1:MUX_RegisterDestinationSelect\|MUX_Output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512027 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer3to1:MUX_RegisterDestinationSelect\|MUX_Output\[4\] " "Latch Multiplexer3to1:MUX_RegisterDestinationSelect\|MUX_Output\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PCValue\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PCValue\[9\]" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525061512028 ""}  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525061512028 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1525061512229 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1525061512229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[0\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[0\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[1\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[1\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[30\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[30\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[31\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[31\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[2\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[2\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[3\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[3\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[4\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[4\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[5\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[5\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[6\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[6\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[7\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[7\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[8\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[8\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[9\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[9\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[10\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[10\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[11\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[11\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[12\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[12\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[13\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[13\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[14\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[14\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[15\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[15\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[16\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[16\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[17\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[17\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[18\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[18\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[19\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[19\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[20\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[20\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[21\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[21\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[22\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[22\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[23\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[23\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[24\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[24\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[25\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[25\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[26\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[26\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[27\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[27\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[28\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[28\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[29\] " "LATCH primitive \"Multiplexer3to1:MUX_ALUSRC\|MUX_Output\[29\]\" is permanently enabled" {  } { { "../Multiplexer3to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525061521498 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[0\] GND " "Pin \"PortOut\[0\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[1\] GND " "Pin \"PortOut\[1\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[2\] GND " "Pin \"PortOut\[2\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[3\] GND " "Pin \"PortOut\[3\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[4\] GND " "Pin \"PortOut\[4\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[5\] GND " "Pin \"PortOut\[5\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[6\] GND " "Pin \"PortOut\[6\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[7\] GND " "Pin \"PortOut\[7\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[8\] GND " "Pin \"PortOut\[8\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[9\] GND " "Pin \"PortOut\[9\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[10\] GND " "Pin \"PortOut\[10\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[11\] GND " "Pin \"PortOut\[11\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[12\] GND " "Pin \"PortOut\[12\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[13\] GND " "Pin \"PortOut\[13\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[14\] GND " "Pin \"PortOut\[14\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[15\] GND " "Pin \"PortOut\[15\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[16\] GND " "Pin \"PortOut\[16\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[17\] GND " "Pin \"PortOut\[17\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[18\] GND " "Pin \"PortOut\[18\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[19\] GND " "Pin \"PortOut\[19\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[20\] GND " "Pin \"PortOut\[20\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[21\] GND " "Pin \"PortOut\[21\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[22\] GND " "Pin \"PortOut\[22\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[23\] GND " "Pin \"PortOut\[23\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[24\] GND " "Pin \"PortOut\[24\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[25\] GND " "Pin \"PortOut\[25\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[26\] GND " "Pin \"PortOut\[26\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[27\] GND " "Pin \"PortOut\[27\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[28\] GND " "Pin \"PortOut\[28\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[29\] GND " "Pin \"PortOut\[29\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[30\] GND " "Pin \"PortOut\[30\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[31\] GND " "Pin \"PortOut\[31\]\" is stuck at GND" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525061541055 "|MIPS_Processor|PortOut[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525061541055 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525061542645 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Quartus/output_files/MIPS_PROCESSOR.map.smsg " "Generated suppressed messages file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Quartus/output_files/MIPS_PROCESSOR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061572236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525061573722 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525061573722 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[0\] " "No output dependent on input pin \"PortIn\[0\]\"" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525061575877 "|MIPS_Processor|PortIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[1\] " "No output dependent on input pin \"PortIn\[1\]\"" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525061575877 "|MIPS_Processor|PortIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[2\] " "No output dependent on input pin \"PortIn\[2\]\"" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525061575877 "|MIPS_Processor|PortIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[3\] " "No output dependent on input pin \"PortIn\[3\]\"" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525061575877 "|MIPS_Processor|PortIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[4\] " "No output dependent on input pin \"PortIn\[4\]\"" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525061575877 "|MIPS_Processor|PortIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[5\] " "No output dependent on input pin \"PortIn\[5\]\"" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525061575877 "|MIPS_Processor|PortIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[6\] " "No output dependent on input pin \"PortIn\[6\]\"" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525061575877 "|MIPS_Processor|PortIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[7\] " "No output dependent on input pin \"PortIn\[7\]\"" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525061575877 "|MIPS_Processor|PortIn[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525061575877 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17051 " "Implemented 17051 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525061575878 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525061575878 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16977 " "Implemented 16977 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525061575878 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525061575878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 167 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1025 " "Peak virtual memory: 1025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525061575946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 29 23:12:55 2018 " "Processing ended: Sun Apr 29 23:12:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525061575946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:50 " "Elapsed time: 00:01:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525061575946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:25 " "Total CPU time (on all processors): 00:02:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525061575946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525061575946 ""}
