
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.12+45 (git sha1 cfe940a98, gcc 9.2.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
Reading /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/tmp/synthesis/1-sky130_fd_sc_hd__tt_025C_1v80.no_pg.lib as a blackbox

1. Executing Liberty frontend.
Imported 429 cell types from liberty file.

2. Executing Verilog-2005 frontend: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/src/adc_clkgen_with_edgedetect.v
Parsing SystemVerilog input from `/foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/src/adc_clkgen_with_edgedetect.v' to AST representation.
Generating RTLIL representation for module `\adc_clkgen_with_edgedetect'.
Generating RTLIL representation for module `\adc_clk_generation'.
Generating RTLIL representation for module `\adc_edge_detect_circuit'.
Generating RTLIL representation for module `\delaycell'.
Successfully finished Verilog frontend.

3. Generating Graphviz representation of design.
Writing dot description to `/foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/tmp/synthesis/hierarchy.dot'.
Dumping module adc_clkgen_with_edgedetect to page 1.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \adc_clkgen_with_edgedetect
Used module:     \adc_clk_generation
Used module:         \delaycell
Used module:     \adc_edge_detect_circuit
Parameter \Ntimes5ns = 40

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\delaycell'.
Parameter \Ntimes5ns = 40
Generating RTLIL representation for module `$paramod\delaycell\Ntimes5ns=s32'00000000000000000000000000101000'.
Parameter \Ntimes5ns = 20

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\delaycell'.
Parameter \Ntimes5ns = 20
Generating RTLIL representation for module `$paramod\delaycell\Ntimes5ns=s32'00000000000000000000000000010100'.
Parameter \Ntimes5ns = 20
Found cached RTLIL representation for module `$paramod\delaycell\Ntimes5ns=s32'00000000000000000000000000010100'.
Parameter \Ntimes5ns = 20
Found cached RTLIL representation for module `$paramod\delaycell\Ntimes5ns=s32'00000000000000000000000000010100'.

4.4. Analyzing design hierarchy..
Top module:  \adc_clkgen_with_edgedetect
Used module:     \adc_clk_generation
Used module:         $paramod\delaycell\Ntimes5ns=s32'00000000000000000000000000010100
Used module:     \adc_edge_detect_circuit
Used module:         $paramod\delaycell\Ntimes5ns=s32'00000000000000000000000000101000

4.5. Analyzing design hierarchy..
Top module:  \adc_clkgen_with_edgedetect
Used module:     \adc_clk_generation
Used module:         $paramod\delaycell\Ntimes5ns=s32'00000000000000000000000000010100
Used module:     \adc_edge_detect_circuit
Used module:         $paramod\delaycell\Ntimes5ns=s32'00000000000000000000000000101000
Removing unused module `\delaycell'.
Removed 1 unused modules.

5. Executing TRIBUF pass.

6. Executing SYNTH pass.

6.1. Executing HIERARCHY pass (managing design hierarchy).

6.1.1. Analyzing design hierarchy..
Top module:  \adc_clkgen_with_edgedetect
Used module:     \adc_clk_generation
Used module:         $paramod\delaycell\Ntimes5ns=s32'00000000000000000000000000010100
Used module:     \adc_edge_detect_circuit
Used module:         $paramod\delaycell\Ntimes5ns=s32'00000000000000000000000000101000

6.1.2. Analyzing design hierarchy..
Top module:  \adc_clkgen_with_edgedetect
Used module:     \adc_clk_generation
Used module:         $paramod\delaycell\Ntimes5ns=s32'00000000000000000000000000010100
Used module:     \adc_edge_detect_circuit
Used module:         $paramod\delaycell\Ntimes5ns=s32'00000000000000000000000000101000
Removed 0 unused modules.

6.2. Executing PROC pass (convert processes to netlists).

6.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

6.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

6.2.4. Executing PROC_INIT pass (extract init attributes).

6.2.5. Executing PROC_ARST pass (detect async resets in processes).

6.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

6.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

6.2.8. Executing PROC_DFF pass (convert process syncs to FFs).

6.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.2.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\delaycell\Ntimes5ns=s32'00000000000000000000000000101000.
Optimizing module $paramod\delaycell\Ntimes5ns=s32'00000000000000000000000000010100.
Optimizing module adc_edge_detect_circuit.
Optimizing module adc_clk_generation.
Optimizing module adc_clkgen_with_edgedetect.

6.3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\delaycell\Ntimes5ns=s32'00000000000000000000000000101000.
Deleting now unused module $paramod\delaycell\Ntimes5ns=s32'00000000000000000000000000010100.
Deleting now unused module adc_edge_detect_circuit.
Deleting now unused module adc_clk_generation.
<suppressed ~6 debug messages>

6.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_clkgen_with_edgedetect.

6.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_clkgen_with_edgedetect..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

6.6. Executing CHECK pass (checking for obvious problems).
Checking module adc_clkgen_with_edgedetect...
Found and reported 0 problems.

6.7. Executing OPT pass (performing simple optimizations).

6.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_clkgen_with_edgedetect.

6.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_clkgen_with_edgedetect'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adc_clkgen_with_edgedetect..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adc_clkgen_with_edgedetect.
Performed a total of 0 changes.

6.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_clkgen_with_edgedetect'.
Removed a total of 0 cells.

6.7.6. Executing OPT_DFF pass (perform DFF optimizations).

6.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_clkgen_with_edgedetect..

6.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_clkgen_with_edgedetect.

6.7.9. Finished OPT passes. (There is nothing left to do.)

6.8. Executing FSM pass (extract and optimize FSM).

6.8.1. Executing FSM_DETECT pass (finding FSMs in design).

6.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_clkgen_with_edgedetect..

6.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.9. Executing OPT pass (performing simple optimizations).

6.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_clkgen_with_edgedetect.

6.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_clkgen_with_edgedetect'.
Removed a total of 0 cells.

6.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adc_clkgen_with_edgedetect..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adc_clkgen_with_edgedetect.
Performed a total of 0 changes.

6.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_clkgen_with_edgedetect'.
Removed a total of 0 cells.

6.9.6. Executing OPT_DFF pass (perform DFF optimizations).

6.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_clkgen_with_edgedetect..

6.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_clkgen_with_edgedetect.

6.9.9. Finished OPT passes. (There is nothing left to do.)

6.10. Executing WREDUCE pass (reducing word size of cells).

6.11. Executing PEEPOPT pass (run peephole optimizers).

6.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_clkgen_with_edgedetect..

6.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module adc_clkgen_with_edgedetect:
  created 0 $alu and 0 $macc cells.

6.14. Executing SHARE pass (SAT-based resource sharing).

6.15. Executing OPT pass (performing simple optimizations).

6.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_clkgen_with_edgedetect.

6.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_clkgen_with_edgedetect'.
Removed a total of 0 cells.

6.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adc_clkgen_with_edgedetect..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adc_clkgen_with_edgedetect.
Performed a total of 0 changes.

6.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_clkgen_with_edgedetect'.
Removed a total of 0 cells.

6.15.6. Executing OPT_DFF pass (perform DFF optimizations).

6.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_clkgen_with_edgedetect..

6.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_clkgen_with_edgedetect.

6.15.9. Finished OPT passes. (There is nothing left to do.)

6.16. Executing MEMORY pass.

6.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

6.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

6.16.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

6.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_clkgen_with_edgedetect..

6.16.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

6.16.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.16.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_clkgen_with_edgedetect..

6.16.9. Executing MEMORY_COLLECT pass (generating $mem cells).

6.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_clkgen_with_edgedetect..

6.18. Executing OPT pass (performing simple optimizations).

6.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_clkgen_with_edgedetect.

6.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_clkgen_with_edgedetect'.
Removed a total of 0 cells.

6.18.3. Executing OPT_DFF pass (perform DFF optimizations).

6.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_clkgen_with_edgedetect..

6.18.5. Finished fast OPT passes.

6.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

6.20. Executing OPT pass (performing simple optimizations).

6.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_clkgen_with_edgedetect.

6.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_clkgen_with_edgedetect'.
Removed a total of 0 cells.

6.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adc_clkgen_with_edgedetect..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adc_clkgen_with_edgedetect.
Performed a total of 0 changes.

6.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_clkgen_with_edgedetect'.
Removed a total of 0 cells.

6.20.6. Executing OPT_SHARE pass.

6.20.7. Executing OPT_DFF pass (perform DFF optimizations).

6.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_clkgen_with_edgedetect..

6.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_clkgen_with_edgedetect.

6.20.10. Finished OPT passes. (There is nothing left to do.)

6.21. Executing TECHMAP pass (map to technology primitives).

6.21.1. Executing Verilog-2005 frontend: /foss/tools/yosys/cfe940a/bin/../share/yosys/techmap.v
Parsing Verilog input from `/foss/tools/yosys/cfe940a/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~77 debug messages>

6.22. Executing OPT pass (performing simple optimizations).

6.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_clkgen_with_edgedetect.

6.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_clkgen_with_edgedetect'.
Removed a total of 0 cells.

6.22.3. Executing OPT_DFF pass (perform DFF optimizations).

6.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_clkgen_with_edgedetect..

6.22.5. Finished fast OPT passes.

6.23. Executing ABC pass (technology mapping using ABC).

6.23.1. Extracting gate netlist of module `\adc_clkgen_with_edgedetect' to `<abc-temp-dir>/input.blif'..
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 2 outputs.

6.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.23.1.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        2
Removing temp directory.

6.24. Executing OPT pass (performing simple optimizations).

6.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_clkgen_with_edgedetect.

6.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_clkgen_with_edgedetect'.
Removed a total of 0 cells.

6.24.3. Executing OPT_DFF pass (perform DFF optimizations).

6.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_clkgen_with_edgedetect..
Removed 0 unused cells and 15 unused wires.
<suppressed ~5 debug messages>

6.24.5. Finished fast OPT passes.

6.25. Executing HIERARCHY pass (managing design hierarchy).

6.25.1. Analyzing design hierarchy..
Top module:  \adc_clkgen_with_edgedetect

6.25.2. Analyzing design hierarchy..
Top module:  \adc_clkgen_with_edgedetect
Removed 0 unused modules.

6.26. Printing statistics.

=== adc_clkgen_with_edgedetect ===

   Number of wires:                 32
   Number of wire bits:            224
   Number of public wires:          30
   Number of public wire bits:     222
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                104
     $_ANDNOT_                       2
     $_NOT_                          1
     $_OR_                           1
     sky130_mm_sc_hd_dly5ns        100

6.27. Executing CHECK pass (checking for obvious problems).
Checking module adc_clkgen_with_edgedetect...
Found and reported 0 problems.

7. Generating Graphviz representation of design.
Writing dot description to `/foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/tmp/synthesis/post_techmap.dot'.
Dumping module adc_clkgen_with_edgedetect to page 1.

8. Executing SHARE pass (SAT-based resource sharing).

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_clkgen_with_edgedetect.

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_clkgen_with_edgedetect'.
Removed a total of 0 cells.

9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adc_clkgen_with_edgedetect..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adc_clkgen_with_edgedetect.
Performed a total of 0 changes.

9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_clkgen_with_edgedetect'.
Removed a total of 0 cells.

9.6. Executing OPT_DFF pass (perform DFF optimizations).

9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_clkgen_with_edgedetect..

9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_clkgen_with_edgedetect.

9.9. Finished OPT passes. (There is nothing left to do.)

10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_clkgen_with_edgedetect..
Removed 0 unused cells and 17 unused wires.
<suppressed ~17 debug messages>

11. Printing statistics.

=== adc_clkgen_with_edgedetect ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          13
   Number of public wire bits:     109
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                104
     $_ANDNOT_                       2
     $_NOT_                          1
     $_OR_                           1
     sky130_mm_sc_hd_dly5ns        100

mapping tbuf

12. Executing TECHMAP pass (map to technology primitives).

12.1. Executing Verilog-2005 frontend: /foss/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/foss/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

12.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

13. Executing SIMPLEMAP pass (map simple cells to gate primitives).

14. Executing TECHMAP pass (map to technology primitives).

14.1. Executing Verilog-2005 frontend: /foss/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/foss/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

14.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

15. Executing SIMPLEMAP pass (map simple cells to gate primitives).

16. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

16.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\adc_clkgen_with_edgedetect':

17. Printing statistics.

=== adc_clkgen_with_edgedetect ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          13
   Number of public wire bits:     109
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                104
     $_ANDNOT_                       2
     $_NOT_                          1
     $_OR_                           1
     sky130_mm_sc_hd_dly5ns        100

[INFO]: USING STRATEGY AREA 0

18. Executing ABC pass (technology mapping using ABC).

18.1. Extracting gate netlist of module `\adc_clkgen_with_edgedetect' to `/tmp/yosys-abc-Mg77en/input.blif'..
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 2 outputs.

18.1.1. Executing ABC.
Running ABC command: /foss/tools/yosys/cfe940a/bin/yosys-abc -s -f /tmp/yosys-abc-Mg77en/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-Mg77en/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-Mg77en/input.blif 
ABC: + read_lib -w /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.12 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/tmp/synthesis/trimmed.lib" has 176 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.18 sec
ABC: Memory =    7.78 MB. Time =     0.18 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (436.84 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =      3 ( 33.3 %)   Cap = 10.1 ff (  4.2 %)   Area =       22.52 ( 66.7 %)   Delay =   461.20 ps  ( 66.7 %)               
ABC: Path  0 --       2 : 0    1 pi                       A =   0.00  Df =   6.1   -3.9 ps  S =  15.1 ps  Cin =  0.0 ff  Cout =   1.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --       8 : 2    1 sky130_fd_sc_hd__and2b_2 A =   8.76  Df = 194.4  -11.3 ps  S =  34.6 ps  Cin =  1.6 ff  Cout =   2.5 ff  Cmax = 310.4 ff  G =  150  
ABC: Path  2 --       9 : 3    1 sky130_fd_sc_hd__o21ba_2 A =  10.01  Df = 461.2  -42.6 ps  S = 202.4 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 264.6 ff  G = 1630  
ABC: Start-point = pi1 (\edgedetect.delay_400ns.out).  End-point = po0 (\clkgen.delay_100ns_3.in).
ABC: + print_stats -m 
ABC: netlist                       : i/o =    5/    2  lat =    0  nd =     3  edge =      6  area =22.52  delay = 2.00  lev = 2
ABC: + write_blif /tmp/yosys-abc-Mg77en/output.blif 

18.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        2
Removing temp directory.

19. Executing SETUNDEF pass (replace undef values with defined constants).

20. Executing HILOMAP pass (mapping to constant drivers).

21. Executing SPLITNETS pass (splitting up multi-bit signals).

22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_clkgen_with_edgedetect..
Removed 0 unused cells and 13 unused wires.
<suppressed ~5 debug messages>

23. Executing INSBUF pass (insert buffer cells for connected wires).

24. Executing CHECK pass (checking for obvious problems).
Checking module adc_clkgen_with_edgedetect...
Found and reported 0 problems.

25. Printing statistics.

=== adc_clkgen_with_edgedetect ===

   Number of wires:                106
   Number of wire bits:            106
   Number of public wires:         105
   Number of public wire bits:     105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__inv_2          1
     sky130_fd_sc_hd__o21ba_2        1
     sky130_mm_sc_hd_dly5ns        100

   Chip area for module '\adc_clkgen_with_edgedetect': 2524.921600

26. Executing Verilog backend.
Dumping module `\adc_clkgen_with_edgedetect'.

End of script. Logfile hash: 9b8b6cfb94, CPU: user 1.56s system 0.07s, MEM: 40.83 MB peak
Yosys 0.12+45 (git sha1 cfe940a98, gcc 9.2.1 -fPIC -Os)
Time spent: 30% 2x read_liberty (0 sec), 21% 2x abc (0 sec), ...
