<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="single_cycle_core.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_16b.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu_16b.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="alu_16b.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="data_memory.fdo"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="single_cycle_core.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="single_cycle_core.cmd_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="single_cycle_core.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="single_cycle_core.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="single_cycle_core.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="single_cycle_core.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="single_cycle_core.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="single_cycle_core.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="single_cycle_core.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="single_cycle_core.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="single_cycle_core.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="single_cycle_core_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="single_cycle_core_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="single_cycle_core_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="single_cycle_core_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="single_cycle_core_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="single_cycle_core_testbench.fdo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="single_cycle_core_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="single_cycle_core_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="single_cycle_core_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="single_cycle_core_testbench_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="single_cycle_core_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="single_cycle_core_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1523619607" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1523619607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523625297" xil_pn:in_ck="-4250826648224407137" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1523625297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adder_12b.vhdl"/>
      <outfile xil_pn:name="adder_16b.vhd"/>
      <outfile xil_pn:name="adder_4b.vhd"/>
      <outfile xil_pn:name="alu_16b.vhdl"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="data_memory.vhd"/>
      <outfile xil_pn:name="instruction_memory.vhd"/>
      <outfile xil_pn:name="mux_2to1_16b.vhd"/>
      <outfile xil_pn:name="mux_2to1_1b.vhd"/>
      <outfile xil_pn:name="mux_2to1_4b.vhd"/>
      <outfile xil_pn:name="program_counter.vhd"/>
      <outfile xil_pn:name="register_file.vhd"/>
      <outfile xil_pn:name="sign_extend_4to16.vhd"/>
      <outfile xil_pn:name="single_cycle_core.vhd"/>
      <outfile xil_pn:name="single_cycle_core_testbench.vhw"/>
    </transform>
    <transform xil_pn:end_ts="1523624829" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3560658454608551813" xil_pn:start_ts="1523624829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523624829" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4821880108005638279" xil_pn:start_ts="1523624829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523619607" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6032825690739262149" xil_pn:start_ts="1523619607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523625297" xil_pn:in_ck="-4250826648224407137" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1523625297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adder_12b.vhdl"/>
      <outfile xil_pn:name="adder_16b.vhd"/>
      <outfile xil_pn:name="adder_4b.vhd"/>
      <outfile xil_pn:name="alu_16b.vhdl"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="data_memory.vhd"/>
      <outfile xil_pn:name="instruction_memory.vhd"/>
      <outfile xil_pn:name="mux_2to1_16b.vhd"/>
      <outfile xil_pn:name="mux_2to1_1b.vhd"/>
      <outfile xil_pn:name="mux_2to1_4b.vhd"/>
      <outfile xil_pn:name="program_counter.vhd"/>
      <outfile xil_pn:name="register_file.vhd"/>
      <outfile xil_pn:name="sign_extend_4to16.vhd"/>
      <outfile xil_pn:name="single_cycle_core.vhd"/>
      <outfile xil_pn:name="single_cycle_core_testbench.vhw"/>
    </transform>
    <transform xil_pn:end_ts="1523625299" xil_pn:in_ck="-4250826648224407137" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="7918340623749067136" xil_pn:start_ts="1523625297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="single_cycle_core_testbench.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
    </transform>
  </transforms>

</generated_project>
