
*** Running vivado
    with args -log Simple10GbeRudpKcu105Example.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Simple10GbeRudpKcu105Example.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Simple10GbeRudpKcu105Example.tcl -notrace
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/build/Simple10GbeRudpKcu105Example/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
source /home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/ruckus/vivado/run/pre/synth.tcl
Command: synth_design -top Simple10GbeRudpKcu105Example -part xcku040-ffva1156-2-e -flatten_hierarchy none -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18496
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2727.473 ; gain = 374.770 ; free physical = 44954 ; free virtual = 54149
Synthesis current peak Physical Memory [PSS] (MB): peak = 2155.658; parent = 1944.320; children = 211.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3739.672; parent = 2731.445; children = 1008.227
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Simple10GbeRudpKcu105Example' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/targets/Simple10GbeRudpKcu105Example/hdl/Simple10GbeRudpKcu105Example.vhd:58]
	Parameter BUILD_INFO_G bound to: 2240'b10101000111111001110000110010010000011001110011100110011001000011101011100111001111111101101101101000111110110111101111111000101110100100010111111110101110000000000001000000110000000000000000001010011011010010110110101110000011011000110010100110001001100000100011101100010011001010101001001110101011001000111000001001011011000110111010100110001001100000011010101000101011110000110000101101101011100000110110001100101001110100010000001010110011010010111011001100001011001000110111100100000011101100011001000110000001100100011001000101110001100100010110000100000011101000110010101110011011011000110000100100000001010000101010101100010011101010110111001110100011101010010000000110010001100000010111000110000001101000010111000110110001000000100110001010100010100110010100100101100001000000100001001110101011010010110110001110100001000000101010001101000001111110010000001101000011000010110100100101100001000000011000000110110001000000101010001101000001111110110111001100111001000000011000100110001001000000110111000111111011011010010000000110010001100000011001000110011001000000011000100110110001110100011001000110010001110100011010000110011001000000010101100110000001101110010000001100010011110010010000001110100011001010111001101101100011000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'Core' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/common/rtl/Core.vhd:79]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter BUILD_INFO_G bound to: 2240'b10101000111111001110000110010010000011001110011100110011001000011101011100111001111111101101101101000111110110111101111111000101110100100010111111110101110000000000001000000110000000000000000001010011011010010110110101110000011011000110010100110001001100000100011101100010011001010101001001110101011001000111000001001011011000110111010100110001001100000011010101000101011110000110000101101101011100000110110001100101001110100010000001010110011010010111011001100001011001000110111100100000011101100011001000110000001100100011001000101110001100100010110000100000011101000110010101110011011011000110000100100000001010000101010101100010011101010110111001110100011101010010000000110010001100000010111000110000001101000010111000110110001000000100110001010100010100110010100100101100001000000100001001110101011010010110110001110100001000000101010001101000001111110010000001101000011000010110100100101100001000000011000000110110001000000101010001101000001111110110111001100111001000000011000100110001001000000110111000111111011011010010000000110010001100000011001000110011001000000011000100110110001110100011001000110010001110100011010000110011001000000010101100110000001101110010000001100010011110010010000001110100011001010111001101101100011000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIMULATION_G bound to: 0 - type: bool 
	Parameter IP_ADDR_G bound to: 32'b00001010000000101010100011000000 
	Parameter DHCP_G bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Heartbeat' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/general/rtl/Heartbeat.vhd:36]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter PERIOD_IN_G bound to: 0.000000 - type: double 
	Parameter PERIOD_OUT_G bound to: 1.000000 - type: double 
INFO: [Synth 8-638] synthesizing module 'Rudp' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/common/rtl/Rudp.vhd:67]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter IP_ADDR_G bound to: 32'b00001010000000101010100011000000 
	Parameter DHCP_G bound to: 0 - type: bool 
	Parameter AXIL_BASE_ADDR_G bound to: 32'b00000000000100000000000000000000 
INFO: [Synth 8-638] synthesizing module 'AxiLiteCrossbar' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter NUM_SLAVE_SLOTS_G bound to: 1 - type: integer 
	Parameter NUM_MASTER_SLOTS_G bound to: 5 - type: integer 
	Parameter MASTERS_CONFIG_G bound to: 270'b000000000001010000000000000000000100001111111111111111000000000001001100000000000000000100001111111111111111000000000001001000000000000000000100001111111111111111000000000001000100000000000000000100001111111111111111000000000001000000000000000000000100001111111111111111 
INFO: [Synth 8-638] synthesizing module 'PwrUpRst' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/general/rtl/PwrUpRst.vhd:39]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter DURATION_G bound to: 156250000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RstSync' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/RstSync.vhd:36]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter IN_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'Synchronizer' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 1 - type: bool 
	Parameter STAGES_G bound to: 2 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter INIT_G bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'TenGigEthGthUltraScaleWrapper' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/TenGigEthCore/gthUltraScale/rtl/TenGigEthGthUltraScaleWrapper.vhd:87]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter NUM_LANE_G bound to: 1 - type: integer 
	Parameter PAUSE_EN_G bound to: 1 - type: bool 
	Parameter EN_AXI_REG_G bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'TenGigEthGthUltraScaleClk' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/TenGigEthCore/gthUltraScale/rtl/TenGigEthGthUltraScaleClk.vhd:46]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter EXT_REF_G bound to: 0 - type: bool 
	Parameter QPLL_REFCLK_SEL_G bound to: 3'b001 
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'GthUltraScaleQuadPll' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/xilinx/UltraScale/gthUs/rtl/GthUltraScaleQuadPll.vhd:85]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter SIM_RESET_SPEEDUP_G bound to: FALSE - type: string 
	Parameter SIM_VERSION_G bound to: 2 - type: integer 
	Parameter QPLL_CFG0_G bound to: 32'b00110000000111000011000000011100 
	Parameter QPLL_CFG1_G bound to: 32'b00000000000110000000000000011000 
	Parameter QPLL_CFG1_G3_G bound to: 32'b00000000000110000000000000011000 
	Parameter QPLL_CFG2_G bound to: 32'b00000000010010000000000001001000 
	Parameter QPLL_CFG2_G3_G bound to: 32'b00000000010010000000000001001000 
	Parameter QPLL_CFG3_G bound to: 32'b00000001001000000000000100100000 
	Parameter QPLL_CFG4_G bound to: 32'b00000000000010010000000000001001 
	Parameter QPLL_CP_G bound to: 20'b00000111110000011111 
	Parameter QPLL_CP_G3_G bound to: 20'b11111111111111111111 
	Parameter QPLL_FBDIV_G bound to: 62'b00000000000000000000000010000100000000000000000000000001000010 
	Parameter QPLL_FBDIV_G3_G bound to: 62'b00000000000000000000000010100000000000000000000000000001010000 
	Parameter QPLL_INIT_CFG0_G bound to: 32'b00000000000000000000000000000000 
	Parameter QPLL_INIT_CFG1_G bound to: 16'b0000000000000000 
	Parameter QPLL_LOCK_CFG_G bound to: 32'b00100101111010000010010111101000 
	Parameter QPLL_LOCK_CFG_G3_G bound to: 32'b00100101111010000010010111101000 
	Parameter QPLL_LPF_G bound to: 20'b11111111111111111111 
	Parameter QPLL_LPF_G3_G bound to: 20'b00000101010000010101 
	Parameter QPLL_REFCLK_DIV_G bound to: 62'b00000000000000000000000000000010000000000000000000000000000001 
	Parameter QPLL_SDM_CFG0_G bound to: 32'b00000000000000000000000000000000 
	Parameter QPLL_SDM_CFG1_G bound to: 32'b00000000000000000000000000000000 
	Parameter QPLL_SDM_CFG2_G bound to: 32'b00000000000000000000000000000000 
	Parameter QPLL_REFCLK_SEL_G bound to: 6'b001001 
	Parameter BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG2 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG3 bound to: 16'b0000000001000000 
	Parameter BIAS_CFG4 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG_RSVD bound to: 10'b0000000000 
	Parameter COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter POR_CFG bound to: 16'b0000000000000100 
	Parameter QPLL0_CFG0 bound to: 16'b0011000000011100 
	Parameter QPLL0_CFG1 bound to: 16'b0000000000011000 
	Parameter QPLL0_CFG1_G3 bound to: 16'b0000000000011000 
	Parameter QPLL0_CFG2 bound to: 16'b0000000001001000 
	Parameter QPLL0_CFG2_G3 bound to: 16'b0000000001001000 
	Parameter QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL0_CFG4 bound to: 16'b0000000000001001 
	Parameter QPLL0_CP bound to: 10'b0000011111 
	Parameter QPLL0_CP_G3 bound to: 10'b1111111111 
	Parameter QPLL0_FBDIV bound to: 66 - type: integer 
	Parameter QPLL0_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL0_INIT_CFG0 bound to: 16'b0000000000000000 
	Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL0_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter QPLL0_LPF bound to: 10'b1111111111 
	Parameter QPLL0_LPF_G3 bound to: 10'b0000010101 
	Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter QPLL1_CFG0 bound to: 16'b0011000000011100 
	Parameter QPLL1_CFG1 bound to: 16'b0000000000011000 
	Parameter QPLL1_CFG1_G3 bound to: 16'b0000000000011000 
	Parameter QPLL1_CFG2 bound to: 16'b0000000001001000 
	Parameter QPLL1_CFG2_G3 bound to: 16'b0000000001001000 
	Parameter QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL1_CFG4 bound to: 16'b0000000000001001 
	Parameter QPLL1_CP bound to: 10'b0000011111 
	Parameter QPLL1_CP_G3 bound to: 10'b1111111111 
	Parameter QPLL1_FBDIV bound to: 66 - type: integer 
	Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL1_INIT_CFG0 bound to: 16'b0000000000000000 
	Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL1_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter QPLL1_LPF bound to: 10'b1111111111 
	Parameter QPLL1_LPF_G3 bound to: 10'b0000010101 
	Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter SARC_EN bound to: 1'b1 
	Parameter SARC_SEL bound to: 1'b0 
	Parameter SDM0DATA1_0 bound to: 16'b0000000000000000 
	Parameter SDM0DATA1_1 bound to: 9'b000000000 
	Parameter SDM0INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter SDM0INITSEED0_1 bound to: 9'b000000000 
	Parameter SDM0_DATA_PIN_SEL bound to: 1'b0 
	Parameter SDM0_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter SDM1DATA1_0 bound to: 16'b0000000000000000 
	Parameter SDM1DATA1_1 bound to: 9'b000000000 
	Parameter SDM1INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter SDM1INITSEED0_1 bound to: 9'b000000000 
	Parameter SDM1_DATA_PIN_SEL bound to: 1'b0 
	Parameter SDM1_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiLiteToDrp' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/bridge/rtl/AxiLiteToDrp.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter COMMON_CLK_G bound to: 1 - type: bool 
	Parameter EN_ARBITRATION_G bound to: 0 - type: bool 
	Parameter TIMEOUT_G bound to: 4096 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter DATA_WIDTH_G bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TenGigEthGthUltraScale' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/TenGigEthCore/gthUltraScale/rtl/TenGigEthGthUltraScale.vhd:80]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter JUMBO_G bound to: 1 - type: bool 
	Parameter PAUSE_EN_G bound to: 1 - type: bool 
	Parameter EN_AXI_REG_G bound to: 1 - type: bool 
	Parameter AXIS_CONFIG_G bound to: 24'b000100001000000001010001 
INFO: [Synth 8-638] synthesizing module 'AxiLiteAsync' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-lite/rtl/AxiLiteAsync.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
INFO: [Synth 8-638] synthesizing module 'RstSync__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/RstSync.vhd:36]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter OUT_REG_RST_G bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'FifoAsync' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoAsync.vhd:64]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 35 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 15 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RstSync__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/RstSync.vhd:36]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter IN_POLARITY_G bound to: 1'b1 
	Parameter RELEASE_DELAY_G bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerVector' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 3 - type: integer 
	Parameter WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 4'b0000 
INFO: [Synth 8-638] synthesizing module 'Synchronizer__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 3 - type: integer 
	Parameter INIT_G bound to: 3'b000 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 35 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter FULL_THRES_G bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 35 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter DOB_REG_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 35 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 35 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoAsync__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoAsync.vhd:64]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 34 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 15 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 34 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter FULL_THRES_G bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 34 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter DOB_REG_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 34 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 34 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoAsync__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoAsync.vhd:64]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 15 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter FULL_THRES_G bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter DOB_REG_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 36 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoAsync__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoAsync.vhd:64]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 2 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 15 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 2 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter FULL_THRES_G bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 2 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter DOB_REG_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 2 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 2 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerVector__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter WIDTH_G bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'EthMacTop' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacTop.vhd:105]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter PAUSE_EN_G bound to: 1 - type: bool 
	Parameter PHY_TYPE_G bound to: XGMII - type: string 
	Parameter JUMBO_G bound to: 1 - type: bool 
	Parameter PRIM_CONFIG_G bound to: 24'b000100001000000001010001 
INFO: [Synth 8-638] synthesizing module 'EthMacTxFifo' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacTxFifo.vhd:64]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter PRIM_COMMON_CLK_G bound to: 0 - type: bool 
	Parameter PRIM_CONFIG_G bound to: 24'b000100001000000001010001 
	Parameter BYP_EN_G bound to: 0 - type: bool 
	Parameter BYP_COMMON_CLK_G bound to: 0 - type: bool 
	Parameter BYP_CONFIG_G bound to: 24'b000100001000000001010001 
	Parameter VLAN_EN_G bound to: 0 - type: bool 
	Parameter VLAN_SIZE_G bound to: 1 - type: integer 
	Parameter VLAN_COMMON_CLK_G bound to: 0 - type: bool 
	Parameter VLAN_CONFIG_G bound to: 24'b000100001000000001010001 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
INFO: [Synth 8-638] synthesizing module 'AxiStreamFifoV2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamFifoV2.vhd:91]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter INT_PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter SLAVE_READY_EN_G bound to: 1 - type: bool 
	Parameter VALID_THOLD_G bound to: 1 - type: integer 
	Parameter GEN_SYNC_FIFO_G bound to: 0 - type: bool 
	Parameter FIFO_ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter CASCADE_SIZE_G bound to: 1 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100001000000001010001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamGearbox' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamGearbox.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100001000000001010001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamResize' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter SIDE_BAND_WIDTH_G bound to: 1 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100001000000001010001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamPipeline' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter SIDE_BAND_WIDTH_G bound to: 1 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoCascade' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoCascade.vhd:70]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter CASCADE_SIZE_G bound to: 1 - type: integer 
	Parameter LAST_STAGE_ASYNC_G bound to: 1 - type: bool 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 0 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Fifo' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/Fifo.vhd:67]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 0 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoAsync__parameterized3' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoAsync.vhd:64]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized3' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized3' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized3' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter DOB_REG_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline__parameterized3' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamGearbox__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamGearbox.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter SIDE_BAND_WIDTH_G bound to: 8 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamResize__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter SIDE_BAND_WIDTH_G bound to: 8 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamPipeline__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter SIDE_BAND_WIDTH_G bound to: 8 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Synchronizer__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter OUT_POLARITY_G bound to: 1'b0 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'AxiStreamPipeline__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter SIDE_BAND_WIDTH_G bound to: 8 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'EthMacTx' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacTx.vhd:81]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter PAUSE_EN_G bound to: 1 - type: bool 
	Parameter PAUSE_512BITS_G bound to: 8 - type: integer 
	Parameter PHY_TYPE_G bound to: XGMII - type: string 
	Parameter DROP_ERR_PKT_G bound to: 1 - type: bool 
	Parameter JUMBO_G bound to: 1 - type: bool 
	Parameter BYP_EN_G bound to: 0 - type: bool 
	Parameter VLAN_EN_G bound to: 0 - type: bool 
	Parameter VLAN_SIZE_G bound to: 1 - type: integer 
	Parameter VLAN_VID_G bound to: 12'b000000000001 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
INFO: [Synth 8-638] synthesizing module 'EthMacTxBypass' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacTxBypass.vhd:47]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter BYP_EN_G bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'EthMacTxCsum' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacTxCsum.vhd:50]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter DROP_ERR_PKT_G bound to: 1 - type: bool 
	Parameter JUMBO_G bound to: 1 - type: bool 
	Parameter VLAN_G bound to: 0 - type: bool 
	Parameter VID_G bound to: 12'b000000000001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamPipeline__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamFifoV2__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamFifoV2.vhd:91]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter INT_PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter SLAVE_READY_EN_G bound to: 1 - type: bool 
	Parameter VALID_THOLD_G bound to: 1 - type: integer 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FIFO_ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter CASCADE_SIZE_G bound to: 2 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamGearbox__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamGearbox.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamResize__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter SIDE_BAND_WIDTH_G bound to: 1 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
INFO: [Synth 8-638] synthesizing module 'FifoCascade__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoCascade.vhd:70]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter CASCADE_SIZE_G bound to: 2 - type: integer 
	Parameter LAST_STAGE_ASYNC_G bound to: 1 - type: bool 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Fifo__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/Fifo.vhd:67]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoSync' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoSync.vhd:58]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter INIT_G bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized4' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized4' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized4' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter DOB_REG_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline__parameterized4' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Fifo__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/Fifo.vhd:67]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Fifo__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/Fifo.vhd:67]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter DATA_WIDTH_G bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter FULL_THRES_G bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoSync__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoSync.vhd:58]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 69'b000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FULL_THRES_G bound to: 8 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized5' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter FULL_THRES_G bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized5' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized5' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter DOB_REG_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline__parameterized5' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 69 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamPipeline__parameterized3' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'EthMacTxPause' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacTxPause.vhd:60]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter PAUSE_EN_G bound to: 1 - type: bool 
	Parameter PAUSE_512BITS_G bound to: 8 - type: integer 
	Parameter VLAN_EN_G bound to: 0 - type: bool 
	Parameter VLAN_SIZE_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'EthMacTxExport' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacTxExport.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter PHY_TYPE_G bound to: XGMII - type: string 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
INFO: [Synth 8-638] synthesizing module 'EthMacTxExportXgmii' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacTxExportXgmii.vhd:47]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
INFO: [Synth 8-638] synthesizing module 'AxiStreamFifoV2__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamFifoV2.vhd:91]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter INT_PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter SLAVE_READY_EN_G bound to: 1 - type: bool 
	Parameter VALID_THOLD_G bound to: 1 - type: integer 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FIFO_ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter CASCADE_SIZE_G bound to: 1 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000010000000000001010001 
INFO: [Synth 8-638] synthesizing module 'FifoCascade__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoCascade.vhd:70]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter CASCADE_SIZE_G bound to: 1 - type: integer 
	Parameter LAST_STAGE_ASYNC_G bound to: 1 - type: bool 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Fifo__parameterized3' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/Fifo.vhd:67]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoSync__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoSync.vhd:58]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized6' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized6' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamGearbox__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamGearbox.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter SIDE_BAND_WIDTH_G bound to: 8 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000010000000000001010001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamResize__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter SIDE_BAND_WIDTH_G bound to: 8 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000010000000000001010001 
INFO: [Synth 8-638] synthesizing module 'Fifo__parameterized4' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/Fifo.vhd:67]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter DATA_WIDTH_G bound to: 72 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoSync__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoSync.vhd:58]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 0 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized7' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized7' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized6' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter DOB_REG_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Crc32Parallel' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/crc/rtl/Crc32Parallel.vhd:59]
	Parameter BYTE_WIDTH_G bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'EthMacFlowCtrl' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacFlowCtrl.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter BYP_EN_G bound to: 0 - type: bool 
	Parameter VLAN_EN_G bound to: 0 - type: bool 
	Parameter VLAN_SIZE_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'EthMacRx' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacRx.vhd:78]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter PAUSE_EN_G bound to: 1 - type: bool 
	Parameter PHY_TYPE_G bound to: XGMII - type: string 
	Parameter JUMBO_G bound to: 1 - type: bool 
	Parameter FILT_EN_G bound to: 0 - type: bool 
	Parameter BYP_EN_G bound to: 0 - type: bool 
	Parameter BYP_ETH_TYPE_G bound to: 16'b0000000000000000 
	Parameter VLAN_EN_G bound to: 0 - type: bool 
	Parameter VLAN_SIZE_G bound to: 1 - type: integer 
	Parameter VLAN_VID_G bound to: 12'b000000000001 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
INFO: [Synth 8-638] synthesizing module 'EthMacRxImport' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacRxImport.vhd:54]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter PHY_TYPE_G bound to: XGMII - type: string 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
INFO: [Synth 8-638] synthesizing module 'EthMacRxImportXgmii' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacRxImportXgmii.vhd:44]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
INFO: [Synth 8-638] synthesizing module 'AxiStreamResize__parameterized3' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter READY_EN_G bound to: 0 - type: bool 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000010000000000001010001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacRxImportXgmii.vhd:255]
INFO: [Synth 8-638] synthesizing module 'Fifo__parameterized5' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/Fifo.vhd:67]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter DATA_WIDTH_G bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoSync__parameterized3' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoSync.vhd:58]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 0 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized8' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized8' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized7' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter DOB_REG_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Crc32Parallel__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/crc/rtl/Crc32Parallel.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter BYTE_WIDTH_G bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'EthMacRxPause' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacRxPause.vhd:49]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter PAUSE_EN_G bound to: 1 - type: bool 
	Parameter VLAN_EN_G bound to: 0 - type: bool 
	Parameter VLAN_SIZE_G bound to: 1 - type: integer 
	Parameter VLAN_VID_G bound to: 12'b000000000001 
INFO: [Synth 8-638] synthesizing module 'EthMacRxCsum' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacRxCsum.vhd:45]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter JUMBO_G bound to: 1 - type: bool 
	Parameter VLAN_G bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'EthMacRxBypass' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacRxBypass.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter BYP_EN_G bound to: 0 - type: bool 
	Parameter BYP_ETH_TYPE_G bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'EthMacRxFilter' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacRxFilter.vhd:45]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter FILT_EN_G bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'EthMacRxFifo' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacRxFifo.vhd:75]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter DROP_ERR_PKT_G bound to: 1 - type: bool 
	Parameter INT_PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter FIFO_ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter PRIM_COMMON_CLK_G bound to: 0 - type: bool 
	Parameter PRIM_CONFIG_G bound to: 24'b000100001000000001010001 
	Parameter BYP_EN_G bound to: 0 - type: bool 
	Parameter BYP_COMMON_CLK_G bound to: 0 - type: bool 
	Parameter BYP_CONFIG_G bound to: 24'b000100001000000001010001 
	Parameter VLAN_EN_G bound to: 0 - type: bool 
	Parameter VLAN_SIZE_G bound to: 1 - type: integer 
	Parameter VLAN_COMMON_CLK_G bound to: 0 - type: bool 
	Parameter VLAN_CONFIG_G bound to: 24'b000100001000000001010001 
INFO: [Synth 8-638] synthesizing module 'SsiFifo' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/ssi/rtl/SsiFifo.vhd:90]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter INT_PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter SLAVE_READY_EN_G bound to: 0 - type: bool 
	Parameter VALID_THOLD_G bound to: 0 - type: integer 
	Parameter GEN_SYNC_FIFO_G bound to: 0 - type: bool 
	Parameter FIFO_ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter FIFO_FIXED_THRESH_G bound to: 0 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100001000000001010001 
INFO: [Synth 8-638] synthesizing module 'SsiIbFrameFilter' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/ssi/rtl/SsiIbFrameFilter.vhd:53]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter SLAVE_READY_EN_G bound to: 0 - type: bool 
	Parameter AXIS_CONFIG_G bound to: 24'b000100000000000001010001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamFifoV2__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamFifoV2.vhd:91]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter INT_PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter SLAVE_READY_EN_G bound to: 1 - type: bool 
	Parameter VALID_THOLD_G bound to: 0 - type: integer 
	Parameter VALID_BURST_MODE_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FIFO_ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter FIFO_FIXED_THRESH_G bound to: 0 - type: bool 
	Parameter FIFO_PAUSE_THRESH_G bound to: 1 - type: integer 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter INT_WIDTH_SELECT_G bound to: WIDE - type: string 
	Parameter INT_DATA_WIDTH_G bound to: 16 - type: integer 
	Parameter LAST_FIFO_ADDR_WIDTH_G bound to: 0 - type: integer 
	Parameter CASCADE_PAUSE_SEL_G bound to: 0 - type: integer 
	Parameter CASCADE_SIZE_G bound to: 1 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
INFO: [Synth 8-638] synthesizing module 'FifoCascade__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoCascade.vhd:70]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter CASCADE_SIZE_G bound to: 1 - type: integer 
	Parameter LAST_STAGE_ASYNC_G bound to: 1 - type: bool 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Fifo__parameterized6' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/Fifo.vhd:67]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoSync__parameterized4' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoSync.vhd:58]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter INIT_G bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized9' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized9' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized8' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter DOB_REG_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline__parameterized6' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoCascade__parameterized3' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoCascade.vhd:70]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter CASCADE_SIZE_G bound to: 1 - type: integer 
	Parameter LAST_STAGE_ASYNC_G bound to: 1 - type: bool 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 4 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Fifo__parameterized7' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/Fifo.vhd:67]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 4 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoSync__parameterized5' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoSync.vhd:58]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 4 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter INIT_G bound to: 4'b0000 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized10' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 4 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized10' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 4 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized9' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter DOB_REG_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 4 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline__parameterized7' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 4 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SsiObFrameFilter' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/ssi/rtl/SsiObFrameFilter.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter VALID_THOLD_G bound to: 0 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter AXIS_CONFIG_G bound to: 24'b000100000000000001010001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamPipeline__parameterized4' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamFifoV2__parameterized3' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamFifoV2.vhd:91]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter INT_PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter GEN_SYNC_FIFO_G bound to: 0 - type: bool 
	Parameter FIFO_ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100001000000001010001 
INFO: [Synth 8-638] synthesizing module 'FifoCascade__parameterized4' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoCascade.vhd:70]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter CASCADE_SIZE_G bound to: 1 - type: integer 
	Parameter LAST_STAGE_ASYNC_G bound to: 1 - type: bool 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 0 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Fifo__parameterized8' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/Fifo.vhd:67]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 0 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoAsync__parameterized4' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoAsync.vhd:64]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline__parameterized8' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 141 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamGearbox__parameterized3' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamGearbox.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter SIDE_BAND_WIDTH_G bound to: 8 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100001000000001010001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamResize__parameterized4' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter SIDE_BAND_WIDTH_G bound to: 8 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100000000000001010001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100001000000001010001 
INFO: [Synth 8-3491] module 'TenGigEthGthUltraScale156p25MHzCore' declared at '/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/build/Simple10GbeRudpKcu105Example/Simple10GbeRudpKcu105Example_project.runs/synth_1/.Xil/Vivado-18489-tesla/realtime/TenGigEthGthUltraScale156p25MHzCore_stub.vhdl:5' bound to instance 'U_TenGigEthGthUltraScaleCore' of component 'TenGigEthGthUltraScale156p25MHzCore' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/TenGigEthCore/gthUltraScale/rtl/TenGigEthGthUltraScale.vhd:297]
INFO: [Synth 8-638] synthesizing module 'TenGigEthGthUltraScale156p25MHzCore' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/build/Simple10GbeRudpKcu105Example/Simple10GbeRudpKcu105Example_project.runs/synth_1/.Xil/Vivado-18489-tesla/realtime/TenGigEthGthUltraScale156p25MHzCore_stub.vhdl:85]
INFO: [Synth 8-638] synthesizing module 'TenGigEthGthUltraScaleRst' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/TenGigEthCore/gthUltraScale/rtl/TenGigEthGthUltraScaleRst.vhd:47]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
INFO: [Synth 8-638] synthesizing module 'RstPipeline' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/general/rtl/RstPipeline.vhd:34]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
INFO: [Synth 8-638] synthesizing module 'Synchronizer__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 1 - type: bool 
	Parameter STAGES_G bound to: 5 - type: integer 
	Parameter INIT_G bound to: 5'b11111 
INFO: [Synth 8-638] synthesizing module 'Synchronizer__parameterized3' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b0 
	Parameter RST_ASYNC_G bound to: 1 - type: bool 
	Parameter STAGES_G bound to: 5 - type: integer 
	Parameter INIT_G bound to: 5'b00000 
INFO: [Synth 8-638] synthesizing module 'TenGigEthReg' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/TenGigEthCore/core/rtl/TenGigEthReg.vhd:47]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter EN_AXI_REG_G bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SynchronizerVector__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter WIDTH_G bound to: 48 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SyncStatusVector' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SyncStatusVector.vhd:94]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter COMMON_CLK_G bound to: 0 - type: bool 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter CNT_RST_EDGE_G bound to: 0 - type: bool 
	Parameter CNT_WIDTH_G bound to: 32 - type: integer 
	Parameter WIDTH_G bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerVector__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter STAGES_G bound to: 3 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter WIDTH_G bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerOneShotCntVector' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerOneShotCntVector.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 0 - type: bool 
	Parameter IN_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter USE_DSP_G bound to: no - type: string 
	Parameter SYNTH_CNT_G bound to: 1'b1 
	Parameter CNT_RST_EDGE_G bound to: 0 - type: bool 
	Parameter CNT_WIDTH_G bound to: 32 - type: integer 
	Parameter WIDTH_G bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Synchronizer__parameterized4' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SynchronizerOneShot' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerOneShot.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter IN_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'SynchronizerEdge' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerEdge.vhd:39]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Synchronizer__parameterized5' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 2 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter INIT_G bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'SynchronizerOneShotCnt' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerOneShotCnt.vhd:49]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 1 - type: bool 
	Parameter IN_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter USE_DSP_G bound to: no - type: string 
	Parameter SYNTH_CNT_G bound to: 1'b1 
	Parameter CNT_RST_EDGE_G bound to: 0 - type: bool 
	Parameter CNT_WIDTH_G bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerOneShot__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerOneShot.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter BYPASS_SYNC_G bound to: 1 - type: bool 
	Parameter IN_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'SynchronizerEdge__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerEdge.vhd:39]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter BYPASS_SYNC_G bound to: 1 - type: bool 
	Parameter STAGES_G bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Synchronizer__parameterized6' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 2 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 1 - type: bool 
	Parameter INIT_G bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'Synchronizer__parameterized7' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter BYPASS_SYNC_G bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SynchronizerFifo' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerFifo.vhd:48]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoAsync__parameterized5' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoAsync.vhd:64]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 37 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized11' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 37 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized11' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 37 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized10' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter DOB_REG_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 37 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline__parameterized9' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 37 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'UdpEngineWrapper' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/UdpEngine/rtl/UdpEngineWrapper.vhd:82]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter SERVER_EN_G bound to: 1 - type: bool 
	Parameter SERVER_SIZE_G bound to: 3 - type: integer 
	Parameter SERVER_PORTS_G bound to: 93'b000000000000000000010011110111000000000000000000100000000000010000000000000000010000000000000 
	Parameter CLIENT_EN_G bound to: 0 - type: bool 
	Parameter DHCP_G bound to: 0 - type: bool 
	Parameter CLK_FREQ_G bound to: 156250000.000000 - type: double 
	Parameter COMM_TIMEOUT_G bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IpV4Engine' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/IpV4Engine/rtl/IpV4Engine.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter PROTOCOL_SIZE_G bound to: 1 - type: integer 
	Parameter PROTOCOL_G bound to: 8'b00010001 
	Parameter CLIENT_SIZE_G bound to: 1 - type: integer 
	Parameter CLK_FREQ_G bound to: 156250000.000000 - type: double 
	Parameter IGMP_G bound to: 0 - type: bool 
	Parameter IGMP_GRP_SIZE bound to: 1 - type: integer 
	Parameter VLAN_G bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'IpV4EngineDeMux' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/IpV4Engine/rtl/IpV4EngineDeMux.vhd:47]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter VLAN_G bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'AxiStreamMux' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamMux.vhd:82]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter NUM_SLAVES_G bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamPipeline__parameterized5' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArpEngine' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/IpV4Engine/rtl/ArpEngine.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter CLIENT_SIZE_G bound to: 1 - type: integer 
	Parameter CLK_FREQ_G bound to: 156250000.000000 - type: double 
	Parameter VLAN_G bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'IpV4EngineRx' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/IpV4Engine/rtl/IpV4EngineRx.vhd:49]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter PROTOCOL_SIZE_G bound to: 2 - type: integer 
	Parameter PROTOCOL_G bound to: 16'b0000000100010001 
	Parameter VLAN_G bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'AxiStreamMux__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamMux.vhd:82]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter NUM_SLAVES_G bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamDeMux' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamDeMux.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter NUM_MASTERS_G bound to: 2 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IpV4EngineTx' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/IpV4Engine/rtl/IpV4EngineTx.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter PROTOCOL_SIZE_G bound to: 2 - type: integer 
	Parameter PROTOCOL_G bound to: 16'b0000000100010001 
	Parameter TTL_G bound to: 8'b00100000 
	Parameter VLAN_G bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'IcmpEngine' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/IpV4Engine/rtl/IcmpEngine.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
INFO: [Synth 8-638] synthesizing module 'UdpEngine' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/UdpEngine/rtl/UdpEngine.vhd:78]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter SERVER_EN_G bound to: 1 - type: bool 
	Parameter SERVER_SIZE_G bound to: 3 - type: integer 
	Parameter SERVER_PORTS_G bound to: 93'b000000000000000000010011110111000000000000000000100000000000010000000000000000010000000000000 
	Parameter CLIENT_EN_G bound to: 0 - type: bool 
	Parameter CLIENT_SIZE_G bound to: 1 - type: integer 
	Parameter CLIENT_PORTS_G bound to: 31'b0000000000000000010000000000001 
	Parameter TX_FLOW_CTRL_G bound to: 1 - type: bool 
	Parameter DHCP_G bound to: 0 - type: bool 
	Parameter IGMP_G bound to: 0 - type: bool 
	Parameter IGMP_GRP_SIZE bound to: 1 - type: integer 
	Parameter CLK_FREQ_G bound to: 156250000.000000 - type: double 
	Parameter COMM_TIMEOUT_G bound to: 10 - type: integer 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
INFO: [Synth 8-638] synthesizing module 'UdpEngineRx' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/UdpEngine/rtl/UdpEngineRx.vhd:69]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter DHCP_G bound to: 0 - type: bool 
	Parameter IGMP_G bound to: 0 - type: bool 
	Parameter IGMP_GRP_SIZE bound to: 1 - type: integer 
	Parameter SERVER_EN_G bound to: 1 - type: bool 
	Parameter SERVER_SIZE_G bound to: 3 - type: integer 
	Parameter SERVER_PORTS_G bound to: 93'b000000000000000000010011110111000000000000000000100000000000010000000000000000010000000000000 
	Parameter CLIENT_EN_G bound to: 0 - type: bool 
	Parameter CLIENT_SIZE_G bound to: 1 - type: integer 
	Parameter CLIENT_PORTS_G bound to: 31'b0000000000000000010000000000001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamDeMux__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamDeMux.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter NUM_MASTERS_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamDeMux__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamDeMux.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter NUM_MASTERS_G bound to: 1 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'UdpEngineTx' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/UdpEngine/rtl/UdpEngineTx.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter SIZE_G bound to: 3 - type: integer 
	Parameter TX_FLOW_CTRL_G bound to: 1 - type: bool 
	Parameter PORT_G bound to: 93'b000000000000000000010011110111000000000000000000100000000000010000000000000000010000000000000 
INFO: [Synth 8-638] synthesizing module 'UdpDebugBridgeWrapper' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/xvc-udp/rtl/UdpDebugBridgeWrapper.vhd:42]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter AXIS_CLK_FREQ_G bound to: 156250000.000000 - type: double 
INFO: [Synth 8-3491] module 'UdpDebugBridge' declared at '/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/build/Simple10GbeRudpKcu105Example/Simple10GbeRudpKcu105Example_project.runs/synth_1/.Xil/Vivado-18489-tesla/realtime/UdpDebugBridge_stub.vhdl:5' bound to instance 'U_XvcServer' of component 'UdpDebugBridge' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/xvc-udp/rtl/UdpDebugBridgeWrapper.vhd:117]
INFO: [Synth 8-638] synthesizing module 'UdpDebugBridge' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/build/Simple10GbeRudpKcu105Example/Simple10GbeRudpKcu105Example_project.runs/synth_1/.Xil/Vivado-18489-tesla/realtime/UdpDebugBridge_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'RssiCoreWrapper' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiCoreWrapper.vhd:98]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter CLK_FREQUENCY_G bound to: 156250000.000000 - type: double 
	Parameter SERVER_G bound to: 1 - type: bool 
	Parameter WINDOW_ADDR_SIZE_G bound to: 4 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter APP_STREAMS_G bound to: 1 - type: integer 
	Parameter APP_ILEAVE_EN_G bound to: 1 - type: bool 
	Parameter APP_AXIS_CONFIG_G bound to: 24'b000010000000000001001001 
	Parameter TSP_AXIS_CONFIG_G bound to: 24'b000100001000000001010001 
	Parameter MAX_SEG_SIZE_G bound to: 1024 - type: integer 
	Parameter MAX_RETRANS_CNT_G bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamResize__parameterized5' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000010001000100001100001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamMux__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamMux.vhd:82]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter NUM_SLAVES_G bound to: 1 - type: integer 
	Parameter MODE_G bound to: ROUTED - type: string 
	Parameter TDEST_ROUTES_G bound to: 8'bxxxxxxxx 
	Parameter PRIORITY_G bound to: 32'b00000000000000000000000000000000 
	Parameter ILEAVE_EN_G bound to: 1 - type: bool 
	Parameter ILEAVE_ON_NOTVALID_G bound to: 1 - type: bool 
	Parameter ILEAVE_REARB_G bound to: 125 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamPacketizer2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/packetizer/rtl/AxiStreamPacketizer2.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter REG_EN_G bound to: 1 - type: bool 
	Parameter CRC_MODE_G bound to: FULL - type: string 
	Parameter CRC_POLY_G bound to: 32'b00000100110000010001110110110111 
	Parameter MAX_PACKET_BYTES_G bound to: 1024 - type: integer 
	Parameter TDEST_BITS_G bound to: 8 - type: integer 
	Parameter INPUT_PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter OUTPUT_PIPE_STAGES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/DualPortRam.vhd:58]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter REG_EN_G bound to: 1 - type: bool 
	Parameter DOA_REG_G bound to: 1 - type: bool 
	Parameter DOB_REG_G bound to: 1 - type: bool 
	Parameter BYTE_WR_EN_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 49 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TrueDualPortRam' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/TrueDualPortRam.vhd:61]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DOA_REG_G bound to: 1 - type: bool 
	Parameter DOB_REG_G bound to: 1 - type: bool 
	Parameter MODE_G bound to: read-first - type: string 
	Parameter BYTE_WR_EN_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 49 - type: integer 
	Parameter BYTE_WIDTH_G bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 8 - type: integer 
	Parameter INIT_G bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'Crc32Parallel__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/crc/rtl/Crc32Parallel.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter BYTE_WIDTH_G bound to: 8 - type: integer 
	Parameter INPUT_REGISTER_G bound to: 0 - type: bool 
	Parameter CRC_INIT_G bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'RssiCore' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiCore.vhd:128]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter CLK_FREQUENCY_G bound to: 156250000.000000 - type: double 
	Parameter TIMEOUT_UNIT_G bound to: 0.001000 - type: double 
	Parameter SERVER_G bound to: 1 - type: bool 
	Parameter RETRANSMIT_ENABLE_G bound to: 1 - type: bool 
	Parameter WINDOW_ADDR_SIZE_G bound to: 4 - type: integer 
	Parameter SEGMENT_ADDR_SIZE_G bound to: 7 - type: integer 
	Parameter APP_AXIS_CONFIG_G bound to: 24'b000010001000100001100001 
	Parameter TSP_AXIS_CONFIG_G bound to: 24'b000100001000000001010001 
	Parameter BYP_TX_BUFFER_G bound to: 0 - type: bool 
	Parameter BYP_RX_BUFFER_G bound to: 0 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter INIT_SEQ_N_G bound to: 128 - type: integer 
	Parameter CONN_ID_G bound to: 305419896 - type: integer 
	Parameter VERSION_G bound to: 1 - type: integer 
	Parameter HEADER_CHKSUM_EN_G bound to: 1 - type: bool 
	Parameter MAX_NUM_OUTS_SEG_G bound to: 16 - type: integer 
	Parameter MAX_SEG_SIZE_G bound to: 1024 - type: integer 
	Parameter ACK_TOUT_G bound to: 25 - type: integer 
	Parameter RETRANS_TOUT_G bound to: 50 - type: integer 
	Parameter NULL_TOUT_G bound to: 200 - type: integer 
	Parameter MAX_RETRANS_CNT_G bound to: 16 - type: integer 
	Parameter MAX_CUM_ACK_CNT_G bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RssiAxiLiteRegItf' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiAxiLiteRegItf.vhd:136]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter SEGMENT_ADDR_SIZE_G bound to: 7 - type: integer 
	Parameter TIMEOUT_UNIT_G bound to: 0.001000 - type: double 
	Parameter INIT_SEQ_N_G bound to: 128 - type: integer 
	Parameter CONN_ID_G bound to: 305419896 - type: integer 
	Parameter VERSION_G bound to: 1 - type: integer 
	Parameter HEADER_CHKSUM_EN_G bound to: 1 - type: bool 
	Parameter MAX_NUM_OUTS_SEG_G bound to: 16 - type: integer 
	Parameter MAX_SEG_SIZE_G bound to: 1024 - type: integer 
	Parameter RETRANS_TOUT_G bound to: 50 - type: integer 
	Parameter ACK_TOUT_G bound to: 25 - type: integer 
	Parameter NULL_TOUT_G bound to: 200 - type: integer 
	Parameter MAX_RETRANS_CNT_G bound to: 16 - type: integer 
	Parameter MAX_CUM_ACK_CNT_G bound to: 3 - type: integer 
	Parameter MAX_OUT_OF_SEQUENCE_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerVector__parameterized3' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter WIDTH_G bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerFifo__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerFifo.vhd:48]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter COMMON_CLK_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoAsync__parameterized6' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoAsync.vhd:64]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized12' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized12' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized11' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter DOB_REG_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline__parameterized10' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerVector__parameterized4' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter WIDTH_G bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerVector__parameterized5' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter WIDTH_G bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RssiParamSync' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiParamSync.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter COMMON_CLK_G bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SynchronizerVector__parameterized6' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter WIDTH_G bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerVector__parameterized7' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter WIDTH_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerVector__parameterized8' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter WIDTH_G bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerVector__parameterized9' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter WIDTH_G bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamResize__parameterized6' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000010001000100001100001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamResize__parameterized7' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100001000000001010001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
INFO: [Synth 8-638] synthesizing module 'RssiConnFsm' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiConnFsm.vhd:98]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter SERVER_G bound to: 1 - type: bool 
	Parameter TIMEOUT_UNIT_G bound to: 0.001000 - type: double 
	Parameter CLK_FREQUENCY_G bound to: 156250000.000000 - type: double 
	Parameter RETRANS_TOUT_G bound to: 50 - type: integer 
	Parameter MAX_RETRANS_CNT_G bound to: 16 - type: integer 
	Parameter WINDOW_ADDR_SIZE_G bound to: 4 - type: integer 
	Parameter SEGMENT_ADDR_SIZE_G bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RssiMonitor' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiMonitor.vhd:112]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter TIMEOUT_UNIT_G bound to: 0.001000 - type: double 
	Parameter CLK_FREQUENCY_G bound to: 156250000.000000 - type: double 
	Parameter SERVER_G bound to: 1 - type: bool 
	Parameter WINDOW_ADDR_SIZE_G bound to: 4 - type: integer 
	Parameter RETRANSMIT_ENABLE_G bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'RssiHeaderReg' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiHeaderReg.vhd:76]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter SYN_HEADER_SIZE_G bound to: 24 - type: integer 
	Parameter ACK_HEADER_SIZE_G bound to: 8 - type: integer 
	Parameter EACK_HEADER_SIZE_G bound to: 8 - type: integer 
	Parameter RST_HEADER_SIZE_G bound to: 8 - type: integer 
	Parameter NULL_HEADER_SIZE_G bound to: 8 - type: integer 
	Parameter DATA_HEADER_SIZE_G bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RssiTxFsm' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiTxFsm.vhd:154]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter WINDOW_ADDR_SIZE_G bound to: 4 - type: integer 
	Parameter SEGMENT_ADDR_SIZE_G bound to: 7 - type: integer 
	Parameter SYN_HEADER_SIZE_G bound to: 24 - type: integer 
	Parameter ACK_HEADER_SIZE_G bound to: 8 - type: integer 
	Parameter EACK_HEADER_SIZE_G bound to: 8 - type: integer 
	Parameter RST_HEADER_SIZE_G bound to: 8 - type: integer 
	Parameter NULL_HEADER_SIZE_G bound to: 8 - type: integer 
	Parameter DATA_HEADER_SIZE_G bound to: 8 - type: integer 
	Parameter HEADER_CHKSUM_EN_G bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized12' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter DATA_WIDTH_G bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RssiChksum' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiChksum.vhd:69]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter DATA_WIDTH_G bound to: 64 - type: integer 
	Parameter CSUM_WIDTH_G bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RssiRxFsm' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiRxFsm.vhd:127]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter WINDOW_ADDR_SIZE_G bound to: 4 - type: integer 
	Parameter HEADER_CHKSUM_EN_G bound to: 1 - type: bool 
	Parameter SEGMENT_ADDR_SIZE_G bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RssiChksum__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiChksum.vhd:69]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter DATA_WIDTH_G bound to: 64 - type: integer 
	Parameter CSUM_WIDTH_G bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamFifoV2__parameterized4' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamFifoV2.vhd:91]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter SLAVE_READY_EN_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FIFO_ADDR_WIDTH_G bound to: 8 - type: integer 
	Parameter FIFO_FIXED_THRESH_G bound to: 1 - type: bool 
	Parameter FIFO_PAUSE_THRESH_G bound to: 112 - type: integer 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter INT_WIDTH_SELECT_G bound to: CUSTOM - type: string 
	Parameter INT_DATA_WIDTH_G bound to: 8 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000010001000100001100001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamGearbox__parameterized4' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamGearbox.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 0 - type: bool 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamResize__parameterized8' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 0 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter SIDE_BAND_WIDTH_G bound to: 1 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
INFO: [Synth 8-638] synthesizing module 'FifoCascade__parameterized5' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoCascade.vhd:70]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter CASCADE_SIZE_G bound to: 1 - type: integer 
	Parameter LAST_STAGE_ASYNC_G bound to: 1 - type: bool 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 8 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 112 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Fifo__parameterized9' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/Fifo.vhd:67]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 8 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 112 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoSync__parameterized6' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoSync.vhd:58]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 8 - type: integer 
	Parameter INIT_G bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FULL_THRES_G bound to: 112 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized13' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 8 - type: integer 
	Parameter FULL_THRES_G bound to: 112 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized13' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 8 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized13' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter DOB_REG_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline__parameterized11' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 72 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamGearbox__parameterized5' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamGearbox.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter SIDE_BAND_WIDTH_G bound to: 8 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000010001000100001100001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamResize__parameterized9' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter SIDE_BAND_WIDTH_G bound to: 8 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000010001000100001100001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamFifoV2__parameterized5' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamFifoV2.vhd:91]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter SLAVE_READY_EN_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FIFO_ADDR_WIDTH_G bound to: 8 - type: integer 
	Parameter FIFO_FIXED_THRESH_G bound to: 1 - type: bool 
	Parameter FIFO_PAUSE_THRESH_G bound to: 112 - type: integer 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter INT_WIDTH_SELECT_G bound to: CUSTOM - type: string 
	Parameter INT_DATA_WIDTH_G bound to: 8 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100001000000001010001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamGearbox__parameterized6' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamGearbox.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter SIDE_BAND_WIDTH_G bound to: 8 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100001000000001010001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamResize__parameterized10' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter SIDE_BAND_WIDTH_G bound to: 8 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100001000000001010001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamMon' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamMon.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter AXIS_CLK_FREQ_G bound to: 156250000.000000 - type: double 
	Parameter AXIS_CONFIG_G bound to: 24'b000010001000100001100001 
INFO: [Synth 8-638] synthesizing module 'RstSync__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/RstSync.vhd:36]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
INFO: [Synth 8-638] synthesizing module 'SyncTrigRate' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SyncTrigRate.vhd:50]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 1 - type: bool 
	Parameter REF_CLK_FREQ_G bound to: 156250000.000000 - type: double 
	Parameter REFRESH_RATE_G bound to: 1.000000 - type: double 
	Parameter CNT_WIDTH_G bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerFifo__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerFifo.vhd:48]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter COMMON_CLK_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SyncMinMax' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SyncMinMax.vhd:46]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 1 - type: bool 
	Parameter WIDTH_G bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerOneShot__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerOneShot.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter BYPASS_SYNC_G bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'DspComparator' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/dsp/fixed/DspComparator.vhd:50]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter WIDTH_G bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DspComparator__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/dsp/fixed/DspComparator.vhd:50]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter WIDTH_G bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerFifo__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerFifo.vhd:48]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerFifo__parameterized3' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerFifo.vhd:48]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoAsync__parameterized7' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoAsync.vhd:64]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized14' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized14' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline__parameterized12' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 64 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SyncMinMax__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SyncMinMax.vhd:46]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 0 - type: bool 
	Parameter WIDTH_G bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerOneShot__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerOneShot.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SyncMinMax__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SyncMinMax.vhd:46]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 0 - type: bool 
	Parameter WIDTH_G bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DspComparator__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/dsp/fixed/DspComparator.vhd:50]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter WIDTH_G bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline__parameterized13' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 85 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DspComparator__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/dsp/fixed/DspComparator.vhd:50]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter WIDTH_G bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerFifo__parameterized4' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerFifo.vhd:48]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoAsync__parameterized8' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoAsync.vhd:64]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 40 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 40'b0000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized15' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 40 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized15' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 40 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized14' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter DOB_REG_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 40 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline__parameterized14' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 40 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamDepacketizer2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/packetizer/rtl/AxiStreamDepacketizer2.vhd:56]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter REG_EN_G bound to: 1 - type: bool 
	Parameter CRC_MODE_G bound to: FULL - type: string 
	Parameter CRC_POLY_G bound to: 32'b00000100110000010001110110110111 
	Parameter TDEST_BITS_G bound to: 8 - type: integer 
	Parameter INPUT_PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter OUTPUT_PIPE_STAGES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/DualPortRam.vhd:58]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter REG_EN_G bound to: 1 - type: bool 
	Parameter DOA_REG_G bound to: 1 - type: bool 
	Parameter DOB_REG_G bound to: 1 - type: bool 
	Parameter BYTE_WR_EN_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 50 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TrueDualPortRam__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/TrueDualPortRam.vhd:61]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DOA_REG_G bound to: 1 - type: bool 
	Parameter DOB_REG_G bound to: 1 - type: bool 
	Parameter MODE_G bound to: read-first - type: string 
	Parameter BYTE_WR_EN_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 50 - type: integer 
	Parameter BYTE_WIDTH_G bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 8 - type: integer 
	Parameter INIT_G bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'AxiStreamDeMux__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamDeMux.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter NUM_MASTERS_G bound to: 1 - type: integer 
	Parameter MODE_G bound to: ROUTED - type: string 
	Parameter TDEST_ROUTES_G bound to: 8'bxxxxxxxx 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RssiCoreWrapper__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiCoreWrapper.vhd:98]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter CLK_FREQUENCY_G bound to: 156250000.000000 - type: double 
	Parameter SERVER_G bound to: 1 - type: bool 
	Parameter WINDOW_ADDR_SIZE_G bound to: 5 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter APP_STREAMS_G bound to: 1 - type: integer 
	Parameter APP_ILEAVE_EN_G bound to: 1 - type: bool 
	Parameter APP_AXIS_CONFIG_G bound to: 24'b000010000000000001001001 
	Parameter TSP_AXIS_CONFIG_G bound to: 24'b000100001000000001010001 
	Parameter MAX_SEG_SIZE_G bound to: 8192 - type: integer 
	Parameter MAX_RETRANS_CNT_G bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamMux__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamMux.vhd:82]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter NUM_SLAVES_G bound to: 1 - type: integer 
	Parameter MODE_G bound to: ROUTED - type: string 
	Parameter TDEST_ROUTES_G bound to: 8'bxxxxxxxx 
	Parameter PRIORITY_G bound to: 32'b00000000000000000000000000000000 
	Parameter ILEAVE_EN_G bound to: 1 - type: bool 
	Parameter ILEAVE_ON_NOTVALID_G bound to: 1 - type: bool 
	Parameter ILEAVE_REARB_G bound to: 1021 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamPacketizer2__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/packetizer/rtl/AxiStreamPacketizer2.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter REG_EN_G bound to: 1 - type: bool 
	Parameter CRC_MODE_G bound to: FULL - type: string 
	Parameter CRC_POLY_G bound to: 32'b00000100110000010001110110110111 
	Parameter MAX_PACKET_BYTES_G bound to: 8192 - type: integer 
	Parameter TDEST_BITS_G bound to: 8 - type: integer 
	Parameter INPUT_PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter OUTPUT_PIPE_STAGES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RssiCore__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiCore.vhd:128]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter CLK_FREQUENCY_G bound to: 156250000.000000 - type: double 
	Parameter TIMEOUT_UNIT_G bound to: 0.001000 - type: double 
	Parameter SERVER_G bound to: 1 - type: bool 
	Parameter RETRANSMIT_ENABLE_G bound to: 1 - type: bool 
	Parameter WINDOW_ADDR_SIZE_G bound to: 5 - type: integer 
	Parameter SEGMENT_ADDR_SIZE_G bound to: 10 - type: integer 
	Parameter APP_AXIS_CONFIG_G bound to: 24'b000010001000100001100001 
	Parameter TSP_AXIS_CONFIG_G bound to: 24'b000100001000000001010001 
	Parameter BYP_TX_BUFFER_G bound to: 0 - type: bool 
	Parameter BYP_RX_BUFFER_G bound to: 0 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter INIT_SEQ_N_G bound to: 128 - type: integer 
	Parameter CONN_ID_G bound to: 305419896 - type: integer 
	Parameter VERSION_G bound to: 1 - type: integer 
	Parameter HEADER_CHKSUM_EN_G bound to: 1 - type: bool 
	Parameter MAX_NUM_OUTS_SEG_G bound to: 32 - type: integer 
	Parameter MAX_SEG_SIZE_G bound to: 8192 - type: integer 
	Parameter ACK_TOUT_G bound to: 25 - type: integer 
	Parameter RETRANS_TOUT_G bound to: 50 - type: integer 
	Parameter NULL_TOUT_G bound to: 200 - type: integer 
	Parameter MAX_RETRANS_CNT_G bound to: 16 - type: integer 
	Parameter MAX_CUM_ACK_CNT_G bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RssiAxiLiteRegItf__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiAxiLiteRegItf.vhd:136]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter SEGMENT_ADDR_SIZE_G bound to: 10 - type: integer 
	Parameter TIMEOUT_UNIT_G bound to: 0.001000 - type: double 
	Parameter INIT_SEQ_N_G bound to: 128 - type: integer 
	Parameter CONN_ID_G bound to: 305419896 - type: integer 
	Parameter VERSION_G bound to: 1 - type: integer 
	Parameter HEADER_CHKSUM_EN_G bound to: 1 - type: bool 
	Parameter MAX_NUM_OUTS_SEG_G bound to: 32 - type: integer 
	Parameter MAX_SEG_SIZE_G bound to: 8192 - type: integer 
	Parameter RETRANS_TOUT_G bound to: 50 - type: integer 
	Parameter ACK_TOUT_G bound to: 25 - type: integer 
	Parameter NULL_TOUT_G bound to: 200 - type: integer 
	Parameter MAX_RETRANS_CNT_G bound to: 16 - type: integer 
	Parameter MAX_CUM_ACK_CNT_G bound to: 3 - type: integer 
	Parameter MAX_OUT_OF_SEQUENCE_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RssiConnFsm__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiConnFsm.vhd:98]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter SERVER_G bound to: 1 - type: bool 
	Parameter TIMEOUT_UNIT_G bound to: 0.001000 - type: double 
	Parameter CLK_FREQUENCY_G bound to: 156250000.000000 - type: double 
	Parameter RETRANS_TOUT_G bound to: 50 - type: integer 
	Parameter MAX_RETRANS_CNT_G bound to: 16 - type: integer 
	Parameter WINDOW_ADDR_SIZE_G bound to: 5 - type: integer 
	Parameter SEGMENT_ADDR_SIZE_G bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RssiMonitor__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiMonitor.vhd:112]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter TIMEOUT_UNIT_G bound to: 0.001000 - type: double 
	Parameter CLK_FREQUENCY_G bound to: 156250000.000000 - type: double 
	Parameter SERVER_G bound to: 1 - type: bool 
	Parameter WINDOW_ADDR_SIZE_G bound to: 5 - type: integer 
	Parameter RETRANSMIT_ENABLE_G bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'RssiTxFsm__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiTxFsm.vhd:154]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter WINDOW_ADDR_SIZE_G bound to: 5 - type: integer 
	Parameter SEGMENT_ADDR_SIZE_G bound to: 10 - type: integer 
	Parameter SYN_HEADER_SIZE_G bound to: 24 - type: integer 
	Parameter ACK_HEADER_SIZE_G bound to: 8 - type: integer 
	Parameter EACK_HEADER_SIZE_G bound to: 8 - type: integer 
	Parameter RST_HEADER_SIZE_G bound to: 8 - type: integer 
	Parameter NULL_HEADER_SIZE_G bound to: 8 - type: integer 
	Parameter DATA_HEADER_SIZE_G bound to: 8 - type: integer 
	Parameter HEADER_CHKSUM_EN_G bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized15' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter DATA_WIDTH_G bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RssiRxFsm__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiRxFsm.vhd:127]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter WINDOW_ADDR_SIZE_G bound to: 5 - type: integer 
	Parameter HEADER_CHKSUM_EN_G bound to: 1 - type: bool 
	Parameter SEGMENT_ADDR_SIZE_G bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamFifoV2__parameterized6' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamFifoV2.vhd:91]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter SLAVE_READY_EN_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FIFO_ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter FIFO_FIXED_THRESH_G bound to: 1 - type: bool 
	Parameter FIFO_PAUSE_THRESH_G bound to: 1008 - type: integer 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter INT_WIDTH_SELECT_G bound to: CUSTOM - type: string 
	Parameter INT_DATA_WIDTH_G bound to: 8 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000010001000100001100001 
INFO: [Synth 8-638] synthesizing module 'FifoCascade__parameterized6' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoCascade.vhd:70]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter CASCADE_SIZE_G bound to: 1 - type: integer 
	Parameter LAST_STAGE_ASYNC_G bound to: 1 - type: bool 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1008 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Fifo__parameterized10' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/Fifo.vhd:67]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1008 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoSync__parameterized7' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoSync.vhd:58]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter INIT_G bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FULL_THRES_G bound to: 1008 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized16' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter FULL_THRES_G bound to: 1008 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized16' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized16' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter DOB_REG_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamFifoV2__parameterized7' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamFifoV2.vhd:91]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter SLAVE_READY_EN_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FIFO_ADDR_WIDTH_G bound to: 11 - type: integer 
	Parameter FIFO_FIXED_THRESH_G bound to: 1 - type: bool 
	Parameter FIFO_PAUSE_THRESH_G bound to: 1008 - type: integer 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter INT_WIDTH_SELECT_G bound to: CUSTOM - type: string 
	Parameter INT_DATA_WIDTH_G bound to: 8 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100001000000001010001 
INFO: [Synth 8-638] synthesizing module 'SrpV3AxiLite' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/srp/rtl/SrpV3AxiLite.vhd:70]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter SLAVE_READY_EN_G bound to: 1 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter AXI_STREAM_CONFIG_G bound to: 24'b000010000000000001001001 
INFO: [Synth 8-638] synthesizing module 'SsiFrameLimiter' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/ssi/rtl/SsiFrameLimiter.vhd:54]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter EN_TIMEOUT_G bound to: 0 - type: bool 
	Parameter FRAME_LIMIT_G bound to: 515 - type: integer 
	Parameter COMMON_CLK_G bound to: 1 - type: bool 
	Parameter SLAVE_FIFO_G bound to: 0 - type: bool 
	Parameter MASTER_FIFO_G bound to: 0 - type: bool 
	Parameter SLAVE_READY_EN_G bound to: 1 - type: bool 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamGearbox__parameterized7' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamGearbox.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamResize__parameterized11' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter SIDE_BAND_WIDTH_G bound to: 1 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamFifoV2__parameterized8' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamFifoV2.vhd:91]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter INT_PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter SLAVE_READY_EN_G bound to: 1 - type: bool 
	Parameter VALID_THOLD_G bound to: 0 - type: integer 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FIFO_ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter FIFO_FIXED_THRESH_G bound to: 1 - type: bool 
	Parameter FIFO_PAUSE_THRESH_G bound to: 256 - type: integer 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter INT_WIDTH_SELECT_G bound to: CUSTOM - type: string 
	Parameter INT_DATA_WIDTH_G bound to: 16 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000001001000000001001001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamGearbox__parameterized8' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamGearbox.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100000000000001001001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamResize__parameterized12' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter SIDE_BAND_WIDTH_G bound to: 1 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100000000000001001001 
INFO: [Synth 8-638] synthesizing module 'FifoCascade__parameterized7' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoCascade.vhd:70]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter CASCADE_SIZE_G bound to: 1 - type: integer 
	Parameter LAST_STAGE_ASYNC_G bound to: 1 - type: bool 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 137 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 256 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Fifo__parameterized11' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/Fifo.vhd:67]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 137 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 256 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoSync__parameterized8' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoSync.vhd:58]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 137 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter INIT_G bound to: 137'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FULL_THRES_G bound to: 256 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized17' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 137 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter FULL_THRES_G bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized17' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 137 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized17' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter DOB_REG_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 137 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline__parameterized15' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 137 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoCascade__parameterized8' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoCascade.vhd:70]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter CASCADE_SIZE_G bound to: 1 - type: integer 
	Parameter LAST_STAGE_ASYNC_G bound to: 1 - type: bool 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 2 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Fifo__parameterized12' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/Fifo.vhd:67]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 2 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoSync__parameterized9' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoSync.vhd:58]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 2 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter INIT_G bound to: 2'b00 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized18' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 2 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized18' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 2 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized18' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter DOB_REG_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 2 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline__parameterized16' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 2 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamGearbox__parameterized9' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamGearbox.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter SIDE_BAND_WIDTH_G bound to: 8 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000001001000000001001001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamResize__parameterized13' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter SIDE_BAND_WIDTH_G bound to: 8 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000001001000000001001001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamFifoV2__parameterized9' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamFifoV2.vhd:91]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter INT_PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter SLAVE_READY_EN_G bound to: 1 - type: bool 
	Parameter VALID_THOLD_G bound to: 500 - type: integer 
	Parameter VALID_BURST_MODE_G bound to: 1 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FIFO_ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter INT_WIDTH_SELECT_G bound to: CUSTOM - type: string 
	Parameter INT_DATA_WIDTH_G bound to: 16 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000001001000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamGearbox__parameterized10' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamGearbox.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000001001000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100000000000001001001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamResize__parameterized14' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter SIDE_BAND_WIDTH_G bound to: 1 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000001001000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000100000000000001001001 
INFO: [Synth 8-638] synthesizing module 'FifoCascade__parameterized9' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoCascade.vhd:70]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter CASCADE_SIZE_G bound to: 1 - type: integer 
	Parameter LAST_STAGE_ASYNC_G bound to: 1 - type: bool 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 137 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Fifo__parameterized13' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/Fifo.vhd:67]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter GEN_SYNC_FIFO_G bound to: 1 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 137 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter INIT_G bound to: 1'b0 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoSync__parameterized10' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoSync.vhd:58]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 137 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter INIT_G bound to: 137'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized19' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 137 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiStreamGearbox__parameterized11' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamGearbox.vhd:51]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter SIDE_BAND_WIDTH_G bound to: 8 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamResize__parameterized15' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter READY_EN_G bound to: 1 - type: bool 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter SIDE_BAND_WIDTH_G bound to: 8 - type: integer 
	Parameter SLAVE_AXI_CONFIG_G bound to: 24'b000100000000000001001001 
	Parameter MASTER_AXI_CONFIG_G bound to: 24'b000010000000000001001001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamMonAxiL' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamMonAxiL.vhd:48]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter COMMON_CLK_G bound to: 1 - type: bool 
	Parameter AXIS_CLK_FREQ_G bound to: 156250000.000000 - type: double 
	Parameter AXIS_NUM_SLOTS_G bound to: 2 - type: integer 
	Parameter AXIS_CONFIG_G bound to: 24'b000010000000000001001001 
INFO: [Synth 8-638] synthesizing module 'AxiStreamMon__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamMon.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 1 - type: bool 
	Parameter AXIS_CLK_FREQ_G bound to: 156250000.000000 - type: double 
	Parameter AXIS_CONFIG_G bound to: 24'b000010000000000001001001 
INFO: [Synth 8-638] synthesizing module 'SynchronizerFifo__parameterized5' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerFifo.vhd:48]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SyncMinMax__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SyncMinMax.vhd:46]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 1 - type: bool 
	Parameter WIDTH_G bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerFifo__parameterized6' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerFifo.vhd:48]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiDualPortRam' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-lite/rtl/AxiDualPortRam.vhd:64]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter SYNTH_MODE_G bound to: inferred - type: string 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter READ_LATENCY_G bound to: 1 - type: integer 
	Parameter AXI_WR_EN_G bound to: 0 - type: bool 
	Parameter SYS_WR_EN_G bound to: 1 - type: bool 
	Parameter COMMON_CLK_G bound to: 0 - type: bool 
	Parameter ADDR_WIDTH_G bound to: 5 - type: integer 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/DualPortRam.vhd:58]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter REG_EN_G bound to: 1 - type: bool 
	Parameter DOA_REG_G bound to: 0 - type: bool 
	Parameter DOB_REG_G bound to: 0 - type: bool 
	Parameter BYTE_WR_EN_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 5 - type: integer 
	Parameter INIT_G bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'LutRam' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/LutRam.vhd:91]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter REG_EN_G bound to: 1 - type: bool 
	Parameter MODE_G bound to: read-first - type: string 
	Parameter BYTE_WR_EN_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
	Parameter BYTE_WIDTH_G bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 5 - type: integer 
	Parameter NUM_PORTS_G bound to: 2 - type: integer 
	Parameter INIT_G bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SynchronizerFifo__parameterized7' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerFifo.vhd:48]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter DATA_WIDTH_G bound to: 41 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoAsync__parameterized9' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoAsync.vhd:64]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 41 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 41'b00000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'FifoWrFsm__parameterized20' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:57]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 41 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoRdFsm__parameterized19' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:59]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter FIFO_ASYNC_G bound to: 1 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 41 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized19' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter DOB_REG_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 41 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline__parameterized17' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 41 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiLiteCrossbar__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter NUM_SLAVE_SLOTS_G bound to: 1 - type: integer 
	Parameter NUM_MASTER_SLOTS_G bound to: 7 - type: integer 
	Parameter MASTERS_CONFIG_G bound to: 378'b100000000000000000000000000000000111111111111111111111000000000010000000000000000000000101001111111111111111000000000001000000000000000000000101001111111111111111000000000000001100000000000000000100001111111111111111000000000000001000000000000000000100001111111111111111000000000000000100000000000000000100001111111111111111000000000000000000000000000000000100001111111111111111 
INFO: [Synth 8-638] synthesizing module 'AxiVersion' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-lite/rtl/AxiVersion.vhd:67]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter BUILD_INFO_G bound to: 2240'b10101000111111001110000110010010000011001110011100110011001000011101011100111001111111101101101101000111110110111101111111000101110100100010111111110101110000000000001000000110000000000000000001010011011010010110110101110000011011000110010100110001001100000100011101100010011001010101001001110101011001000111000001001011011000110111010100110001001100000011010101000101011110000110000101101101011100000110110001100101001110100010000001010110011010010111011001100001011001000110111100100000011101100011001000110000001100100011001000101110001100100010110000100000011101000110010101110011011011000110000100100000001010000101010101100010011101010110111001110100011101010010000000110010001100000010111000110000001101000010111000110110001000000100110001010100010100110010100100101100001000000100001001110101011010010110110001110100001000000101010001101000001111110010000001101000011000010110100100101100001000000011000000110110001000000101010001101000001111110110111001100111001000000011000100110001001000000110111000111111011011010010000000110010001100000011001000110011001000000011000100110110001110100011001000110010001110100011010000110011001000000010101100110000001101110010000001100010011110010010000001110100011001010111001101101100011000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CLK_PERIOD_G bound to: 0.000000 - type: double 
	Parameter XIL_DEVICE_G bound to: ULTRASCALE - type: string 
	Parameter EN_DEVICE_DNA_G bound to: 1 - type: bool 
	Parameter EN_ICAP_G bound to: 1 - type: bool 
	Parameter USE_SLOWCLK_G bound to: 1 - type: bool 
INFO: [Synth 8-5733] ignoring attributes on constant declaration BUILD_STRING_ROM_C [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-lite/rtl/AxiVersion.vhd:73]
INFO: [Synth 8-638] synthesizing module 'DeviceDna' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/xilinx/general/rtl/DeviceDna.vhd:39]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter XIL_DEVICE_G bound to: ULTRASCALE - type: string 
	Parameter USE_SLOWCLK_G bound to: 1 - type: bool 
	Parameter BUFR_CLK_DIV_G bound to: 8 - type: integer 
	Parameter SIM_DNA_VALUE_G bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter USE_SLOWCLK_G bound to: 1 - type: bool 
	Parameter BUFR_CLK_DIV_G bound to: 8 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter SIM_DNA_VALUE_G bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'DeviceDnaUltraScale' declared at '/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/xilinx/UltraScale/general/rtl/DeviceDnaUltraScale.vhd:27' bound to instance 'DeviceDnaUltraScale_Inst' of component 'DeviceDnaUltraScale' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/xilinx/general/rtl/DeviceDna.vhd:94]
INFO: [Synth 8-638] synthesizing module 'DeviceDnaUltraScale' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/xilinx/UltraScale/general/rtl/DeviceDnaUltraScale.vhd:42]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter USE_SLOWCLK_G bound to: 1 - type: bool 
	Parameter BUFR_CLK_DIV_G bound to: 8 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter SIM_DNA_VALUE_G bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter BUFGCE_DIVIDE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RstSync__parameterized3' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/RstSync.vhd:36]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter IN_POLARITY_G bound to: 1'b1 
	Parameter SIM_DNA_VALUE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'Synchronizer__parameterized8' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter STAGES_G bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerVector__parameterized10' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter STAGES_G bound to: 2 - type: integer 
	Parameter WIDTH_G bound to: 96 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Iprog' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/xilinx/general/rtl/Iprog.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter XIL_DEVICE_G bound to: ULTRASCALE - type: string 
	Parameter USE_SLOWCLK_G bound to: 1 - type: bool 
	Parameter BUFR_CLK_DIV_G bound to: 8 - type: integer 
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter USE_SLOWCLK_G bound to: 1 - type: bool 
	Parameter BUFR_CLK_DIV_G bound to: 8 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
INFO: [Synth 8-3491] module 'IprogUltraScale' declared at '/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/xilinx/UltraScale/general/rtl/IprogUltraScale.vhd:28' bound to instance 'IprogUltraScale_Inst' of component 'IprogUltraScale' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/xilinx/general/rtl/Iprog.vhd:88]
INFO: [Synth 8-638] synthesizing module 'IprogUltraScale' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/xilinx/UltraScale/general/rtl/IprogUltraScale.vhd:42]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter USE_SLOWCLK_G bound to: 1 - type: bool 
	Parameter BUFR_CLK_DIV_G bound to: 8 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter BUFGCE_DIVIDE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerOneShot__parameterized3' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerOneShot.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
INFO: [Synth 8-638] synthesizing module 'SynchronizerVector__parameterized11' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:38]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter STAGES_G bound to: 2 - type: integer 
	Parameter WIDTH_G bound to: 32 - type: integer 
	Parameter DEVICE_ID bound to: 32'b00000011011000101000000010010011 
	Parameter ICAP_AUTO_SWITCH bound to: DISABLE - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: NONE - type: string 
INFO: [Synth 8-638] synthesizing module 'AxiMicronN25QCore' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/devices/Micron/n25q/rtl/AxiMicronN25QCore.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter AXI_CLK_FREQ_G bound to: 156250000.000000 - type: double 
	Parameter SPI_CLK_FREQ_G bound to: 9765625.000000 - type: double 
INFO: [Synth 8-638] synthesizing module 'AxiMicronN25QReg' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/devices/Micron/n25q/rtl/AxiMicronN25QReg.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter EN_PASSWORD_LOCK_G bound to: 0 - type: bool 
	Parameter PASSWORD_LOCK_G bound to: 32'b11011110101011011011111011101111 
	Parameter MEM_ADDR_MASK_G bound to: 32'b00000000000000000000000000000000 
	Parameter AXI_CLK_FREQ_G bound to: 156250000.000000 - type: double 
	Parameter SPI_CLK_FREQ_G bound to: 9765625.000000 - type: double 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam__parameterized20' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:52]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter DATA_WIDTH_G bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 9 - type: integer 
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: double 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_Sysmon' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/common/rtl/Sysmon.vhd:36]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
INFO: [Synth 8-3491] module 'SystemManagementCore' declared at '/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/build/Simple10GbeRudpKcu105Example/Simple10GbeRudpKcu105Example_project.runs/synth_1/.Xil/Vivado-18489-tesla/realtime/SystemManagementCore_stub.vhdl:5' bound to instance 'U_SysmonIpCore' of component 'SystemManagementCore' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/common/rtl/Sysmon.vhd:76]
INFO: [Synth 8-638] synthesizing module 'SystemManagementCore' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/build/Simple10GbeRudpKcu105Example/Simple10GbeRudpKcu105Example_project.runs/synth_1/.Xil/Vivado-18489-tesla/realtime/SystemManagementCore_stub.vhdl:39]
INFO: [Synth 8-638] synthesizing module 'AxiLiteCrossbarI2cMux' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/i2c/axi/AxiLiteCrossbarI2cMux.vhd:60]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter MUX_DECODE_MAP_G bound to: 64'b1000000001000000001000000001000000001000000001000000001000000001 
	Parameter I2C_MUX_ADDR_G bound to: 7'b1110100 
	Parameter I2C_SCL_FREQ_G bound to: 400000.000000 - type: double 
	Parameter AXIL_CLK_FREQ_G bound to: 156250000.000000 - type: double 
	Parameter NUM_MASTER_SLOTS_G bound to: 8 - type: integer 
	Parameter MASTERS_CONFIG_G bound to: 432'b000000000010000001110000000000000011001111111111111111000000000010000001100000000000000011001111111111111111000000000010000001010000000000000011001111111111111111000000000010000001000000000000000011001111111111111111000000000010000000110000000000000011001111111111111111000000000010000000100000000000000011001111111111111111000000000010000000010000000000000011001111111111111111000000000010000000000000000000000011001111111111111111 
INFO: [Synth 8-638] synthesizing module 'I2cRegMaster' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/i2c/rtl/I2cRegMaster.vhd:45]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter OUTPUT_EN_POLARITY_G bound to: 0 - type: integer 
	Parameter FILTER_G bound to: 17 - type: integer 
	Parameter PRESCALE_G bound to: 77 - type: integer 
INFO: [Synth 8-638] synthesizing module 'I2cMaster' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/i2c/rtl/I2cMaster.vhd:68]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter OUTPUT_EN_POLARITY_G bound to: 0 - type: integer 
	Parameter PRESCALE_G bound to: 77 - type: integer 
	Parameter FILTER_G bound to: 17 - type: integer 
	Parameter DYNAMIC_FILTER_G bound to: 0 - type: integer 
	Parameter filter bound to: 17 - type: integer 
	Parameter dynfilt bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master_byte_ctrl' declared at '/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/i2c/rtl/i2c_master_byte_ctrl.vhd:85' bound to instance 'byte_ctrl' of component 'i2c_master_byte_ctrl' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/i2c/rtl/I2cMaster.vhd:160]
INFO: [Synth 8-638] synthesizing module 'i2c_master_byte_ctrl' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/i2c/rtl/i2c_master_byte_ctrl.vhd:121]
	Parameter filter bound to: 17 - type: integer 
	Parameter dynfilt bound to: 0 - type: integer 
	Parameter filter bound to: 17 - type: integer 
	Parameter dynfilt bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master_bit_ctrl' declared at '/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/i2c/rtl/i2c_master_bit_ctrl.vhd:176' bound to instance 'bit_ctrl' of component 'i2c_master_bit_ctrl' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/i2c/rtl/i2c_master_byte_ctrl.vhd:183]
INFO: [Synth 8-638] synthesizing module 'i2c_master_bit_ctrl' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/i2c/rtl/i2c_master_bit_ctrl.vhd:206]
	Parameter filter bound to: 17 - type: integer 
	Parameter dynfilt bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiLiteMaster' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-lite/rtl/AxiLiteMaster.vhd:39]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
INFO: [Synth 8-638] synthesizing module 'AxiLiteCrossbar__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter NUM_SLAVE_SLOTS_G bound to: 1 - type: integer 
	Parameter NUM_MASTER_SLOTS_G bound to: 8 - type: integer 
	Parameter DEC_ERROR_RESP_G bound to: 2'b11 
	Parameter MASTERS_CONFIG_G bound to: 432'b000000000010000001110000000000000011001111111111111111000000000010000001100000000000000011001111111111111111000000000010000001010000000000000011001111111111111111000000000010000001000000000000000011001111111111111111000000000010000000110000000000000011001111111111111111000000000010000000100000000000000011001111111111111111000000000010000000010000000000000011001111111111111111000000000010000000000000000000000011001111111111111111 
	Parameter DEBUG_G bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'AxiI2cRegMasterCore' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/i2c/axi/AxiI2cRegMasterCore.vhd:46]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter DEVICE_MAP_G bound to: 154'b0001010001000000000000000000000000000001000000000000000000000000000000010000100010100000000000000000000000000000000010000000000000000000000000000000100001 
	Parameter I2C_SCL_FREQ_G bound to: 400000.000000 - type: double 
	Parameter AXI_CLK_FREQ_G bound to: 156250000.000000 - type: double 
INFO: [Synth 8-638] synthesizing module 'I2cRegMasterAxiBridge' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/i2c/rtl/I2cRegMasterAxiBridge.vhd:46]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter DEVICE_MAP_G bound to: 154'b0001010001000000000000000000000000000001000000000000000000000000000000010000100010100000000000000000000000000000000010000000000000000000000000000000100001 
INFO: [Synth 8-638] synthesizing module 'App' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/common/rtl/App.vhd:43]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter SIMULATION_G bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'AxiLiteCrossbar__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:55]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter NUM_SLAVE_SLOTS_G bound to: 1 - type: integer 
	Parameter NUM_MASTER_SLOTS_G bound to: 2 - type: integer 
	Parameter MASTERS_CONFIG_G bound to: 108'b100000000000000100000000000000000100001111111111111111100000000000000000000000000000000100001111111111111111 
INFO: [Synth 8-638] synthesizing module 'AppTx' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/common/rtl/AppTx.vhd:45]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter SIMULATION_G bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'AxiDualPortRam__parameterized0' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-lite/rtl/AxiDualPortRam.vhd:64]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter COMMON_CLK_G bound to: 1 - type: bool 
	Parameter ADDR_WIDTH_G bound to: 10 - type: integer 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized2' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/DualPortRam.vhd:58]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter MEMORY_TYPE_G bound to: block - type: string 
	Parameter REG_EN_G bound to: 1 - type: bool 
	Parameter DOA_REG_G bound to: 1 - type: bool 
	Parameter DOB_REG_G bound to: 1 - type: bool 
	Parameter BYTE_WR_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
	Parameter BYTE_WIDTH_G bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 10 - type: integer 
	Parameter INIT_G bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'TrueDualPortRam__parameterized1' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/TrueDualPortRam.vhd:61]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DOA_REG_G bound to: 1 - type: bool 
	Parameter DOB_REG_G bound to: 1 - type: bool 
	Parameter MODE_G bound to: read-first - type: string 
	Parameter BYTE_WR_EN_G bound to: 1 - type: bool 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
	Parameter BYTE_WIDTH_G bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 10 - type: integer 
	Parameter INIT_G bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SynchronizerFifo__parameterized8' [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/sync/rtl/SynchronizerFifo.vhd:48]
	Parameter TPD_G bound to: 64'b0000000000000000000000000000000000000000000011110100001001000000 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 1 - type: bool 
	Parameter MEMORY_TYPE_G bound to: distributed - type: string 
	Parameter DATA_WIDTH_G bound to: 46 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_reg[sAxiWriteSlaves][0][wready] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:458]
WARNING: [Synth 8-6014] Unused sequential element r_reg[writeSlave][wready] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/bridge/rtl/AxiLiteToDrp.vhd:283]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[enb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[regceb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[valid] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '5' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[enb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[regceb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[valid] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '5' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[enb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[regceb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[valid] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '5' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[enb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[regceb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[valid] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element r_reg[count] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tValid] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tData] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tStrb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tKeep] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tLast] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tDest] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tId] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tUser] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[sideBand] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[ibSlave][tReady] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[enb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[regceb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[valid] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '18' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element r_reg[count] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tValid] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tData] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tStrb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tKeep] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tLast] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tDest] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tId] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tUser] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[sideBand] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[ibSlave][tReady] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[count] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tValid] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tData] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tStrb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tKeep] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tLast] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tDest] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tId] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[obMaster][tUser] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[sideBand] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element r_reg[ibSlave][tReady] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[wrRdy] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[wrIndex] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[rdRdy] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[enb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[regceb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[valid] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[rdIndex] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '18' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[wrRdy] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[wrIndex] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[rdRdy] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[enb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[regceb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[valid] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[rdIndex] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '9' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element r_reg[ipv4Hdr][11] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacTxCsum.vhd:633]
WARNING: [Synth 8-6014] Unused sequential element r_reg[ipv4Hdr][10] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacTxCsum.vhd:633]
WARNING: [Synth 8-6014] Unused sequential element r_reg[calc][1][step] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacTxCsum.vhd:633]
WARNING: [Synth 8-6014] Unused sequential element r_reg[dbg] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacTxCsum.vhd:633]
WARNING: [Synth 8-6014] Unused sequential element r_reg[rxSlave][tReady] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacTxCsum.vhd:633]
WARNING: [Synth 8-6014] Unused sequential element r_reg[mSlave][tReady] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacTxCsum.vhd:633]
WARNING: [Synth 8-6014] Unused sequential element U_TxPauseGen.r_reg[rxSlave][tReady] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacTxPause.vhd:277]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[wrRdy] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[wrIndex] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[rdRdy] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[enb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[regceb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[valid] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[rdIndex] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element r_reg[ibSlave][tReady] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[wrRdy] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[wrIndex] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[rdRdy] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[enb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[regceb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[valid] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[rdIndex] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '9' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element r_reg[ibSlave][tReady] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[wrRdy] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[wrIndex] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[rdRdy] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[enb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[regceb] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[valid] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element SYNC_RST.r_reg[rdIndex] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd:314]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '8' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element r_reg[phyRxd] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacRxImportXgmii.vhd:214]
WARNING: [Synth 8-6014] Unused sequential element r_reg[phyRxc] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacRxImportXgmii.vhd:214]
WARNING: [Synth 8-6014] Unused sequential element r_reg[phyRxdDly] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacRxImportXgmii.vhd:214]
WARNING: [Synth 8-6014] Unused sequential element r_reg[phyRxcDly] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacRxImportXgmii.vhd:214]
WARNING: [Synth 8-6014] Unused sequential element r_reg[gapInserted] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacRxImportXgmii.vhd:214]
WARNING: [Synth 8-6014] Unused sequential element U_RxPauseGen.r_reg[idx] was removed.  [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacRxPause.vhd:228]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'r_reg[calc][0][step]' and it is trimmed from '4' to '3' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/EthMacCore/rtl/EthMacRxCsum.vhd:432]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '18' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:88]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '5' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:88]
CRITICAL WARNING: [Synth 8-3848] Net qpllRst in module/entity TenGigEthGthUltraScaleWrapper does not have driver. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/TenGigEthCore/gthUltraScale/rtl/TenGigEthGthUltraScaleWrapper.vhd:93]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/TrueDualPortRam.vhd:73]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '7' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/TrueDualPortRam.vhd:105]
INFO: [Synth 8-3936] Found unconnected internal register 'webByteInt_reg' and it is trimmed from '7' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/TrueDualPortRam.vhd:106]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '4' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:88]
INFO: [Synth 8-3936] Found unconnected internal register 'r_reg[appSsiMaster][data]' and it is trimmed from '512' to '64' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiTxFsm.vhd:1575]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '8' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:88]
INFO: [Synth 8-3936] Found unconnected internal register 'r_reg[chksum]' and it is trimmed from '17' to '16' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiChksum.vhd:149]
INFO: [Synth 8-3936] Found unconnected internal register 'r_reg[tspSsiMaster][data]' and it is trimmed from '512' to '64' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiRxFsm.vhd:824]
INFO: [Synth 8-3936] Found unconnected internal register 'r_reg[chksum]' and it is trimmed from '17' to '16' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiChksum.vhd:149]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '9' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:88]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '5' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:88]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/TrueDualPortRam.vhd:73]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '7' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/TrueDualPortRam.vhd:105]
INFO: [Synth 8-3936] Found unconnected internal register 'webByteInt_reg' and it is trimmed from '7' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/TrueDualPortRam.vhd:106]
INFO: [Synth 8-3936] Found unconnected internal register 'r_reg[appSsiMaster][data]' and it is trimmed from '512' to '64' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiTxFsm.vhd:1575]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '8' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:88]
INFO: [Synth 8-3936] Found unconnected internal register 'r_reg[tspSsiMaster][data]' and it is trimmed from '512' to '64' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiRxFsm.vhd:824]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '9' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:88]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '18' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:88]
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '6' to '1' bits. [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:88]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/base/ram/inferred/TrueDualPortRam.vhd:73]
WARNING: [Synth 8-3917] design Simple10GbeRudpKcu105Example has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design Simple10GbeRudpKcu105Example has port led[6] driven by constant 0
WARNING: [Synth 8-7129] Port rst in module SynchronizerFifo__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_clk in module SynchronizerFifo__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk in module SynchronizerFifo__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_en in module SynchronizerFifo__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wea in module TrueDualPortRam__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port web in module TrueDualPortRam__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][31] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][30] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][29] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][28] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][27] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][26] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][25] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][24] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][23] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][22] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][21] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][20] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][19] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][18] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][17] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][16] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][15] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][14] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][13] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][12] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][1] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[araddr][0] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[arprot][2] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[arprot][1] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiReadMaster[arprot][0] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][31] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][30] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][29] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][28] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][27] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][26] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][25] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][24] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][23] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][22] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][21] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][20] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][19] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][18] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][17] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][16] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][15] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][14] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][13] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][12] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][1] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awaddr][0] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awprot][2] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awprot][1] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiWriteMaster[awprot][0] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weByte[3] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weByte[2] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weByte[1] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weByte[0] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[31] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[30] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[29] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[28] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[27] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[26] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[25] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[24] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[23] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[22] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[21] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[20] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[19] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[18] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[17] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[16] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[15] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[14] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[13] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[12] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[11] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[10] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[9] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[8] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[7] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[6] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[5] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[4] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[3] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[2] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[1] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module AxiDualPortRam__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axilReadMaster[araddr][31] in module AppTx is either unconnected or has no load
WARNING: [Synth 8-7129] Port axilReadMaster[araddr][30] in module AppTx is either unconnected or has no load
WARNING: [Synth 8-7129] Port axilReadMaster[araddr][29] in module AppTx is either unconnected or has no load
WARNING: [Synth 8-7129] Port axilReadMaster[araddr][28] in module AppTx is either unconnected or has no load
WARNING: [Synth 8-7129] Port axilReadMaster[araddr][27] in module AppTx is either unconnected or has no load
WARNING: [Synth 8-7129] Port axilReadMaster[araddr][26] in module AppTx is either unconnected or has no load
WARNING: [Synth 8-7129] Port axilReadMaster[araddr][25] in module AppTx is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 3852.371 ; gain = 1499.668 ; free physical = 43800 ; free virtual = 53034
Synthesis current peak Physical Memory [PSS] (MB): peak = 3177.729; parent = 2966.519; children = 211.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4860.602; parent = 3852.375; children = 1008.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 3867.215 ; gain = 1514.512 ; free physical = 43801 ; free virtual = 53034
Synthesis current peak Physical Memory [PSS] (MB): peak = 3177.729; parent = 2966.519; children = 211.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4875.445; parent = 3867.219; children = 1008.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 3867.215 ; gain = 1514.512 ; free physical = 43801 ; free virtual = 53034
Synthesis current peak Physical Memory [PSS] (MB): peak = 3177.729; parent = 2966.519; children = 211.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4875.445; parent = 3867.219; children = 1008.227
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4019.848 ; gain = 0.000 ; free physical = 43497 ; free virtual = 52738
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/xvc-udp/dcp/UltraScale/Impl/images/UdpDebugBridge/UdpDebugBridge_in_context.xdc] for cell 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer'
Finished Parsing XDC File [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/xvc-udp/dcp/UltraScale/Impl/images/UdpDebugBridge/UdpDebugBridge_in_context.xdc] for cell 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer'
Parsing XDC File [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/TenGigEthCore/gthUltraScale/ip/TenGigEthGthUltraScale156p25MHzCore/TenGigEthGthUltraScale156p25MHzCore_in_context.xdc] for cell 'U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore'
Finished Parsing XDC File [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/ethernet/TenGigEthCore/gthUltraScale/ip/TenGigEthGthUltraScale156p25MHzCore/TenGigEthGthUltraScale156p25MHzCore_in_context.xdc] for cell 'U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore'
Parsing XDC File [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/build/Simple10GbeRudpKcu105Example/Simple10GbeRudpKcu105Example_project.gen/sources_1/ip/SystemManagementCore/SystemManagementCore/SystemManagementCore_in_context.xdc] for cell 'U_Core/GEN_REAL.U_SysMon/U_SysmonIpCore'
Finished Parsing XDC File [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/build/Simple10GbeRudpKcu105Example/Simple10GbeRudpKcu105Example_project.gen/sources_1/ip/SystemManagementCore/SystemManagementCore/SystemManagementCore_in_context.xdc] for cell 'U_Core/GEN_REAL.U_SysMon/U_SysmonIpCore'
Parsing XDC File [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/targets/Simple10GbeRudpKcu105Example/hdl/Simple10GbeRudpKcu105Example.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/targets/Simple10GbeRudpKcu105Example/hdl/Simple10GbeRudpKcu105Example.xdc:56]
Finished Parsing XDC File [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/targets/Simple10GbeRudpKcu105Example/hdl/Simple10GbeRudpKcu105Example.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/targets/Simple10GbeRudpKcu105Example/hdl/Simple10GbeRudpKcu105Example.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Simple10GbeRudpKcu105Example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Simple10GbeRudpKcu105Example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4730.238 ; gain = 0.000 ; free physical = 42932 ; free virtual = 52172
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.8 . Memory (MB): peak = 4730.238 ; gain = 0.000 ; free physical = 42928 ; free virtual = 52171
INFO: [Timing 38-316] Clock period '3.200' specified during out-of-context synthesis of instance 'U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore' at clock pin 'txusrclk' is different from the actual clock period '3.089', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '6.410' specified during out-of-context synthesis of instance 'U_Core/GEN_REAL.U_SysMon/U_SysmonIpCore' at clock pin 's_axi_aclk' is different from the actual clock period '6.400', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:47 ; elapsed = 00:01:36 . Memory (MB): peak = 4730.238 ; gain = 2377.535 ; free physical = 44098 ; free virtual = 53338
Synthesis current peak Physical Memory [PSS] (MB): peak = 4035.403; parent = 3824.709; children = 211.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5708.656; parent = 4700.430; children = 1008.227
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'EthMacTxCsum'
INFO: [Synth 8-802] inferred FSM for state register 'U_TxPauseGen.r_reg[state]' in module 'EthMacTxPause'
INFO: [Synth 8-802] inferred FSM for state register 'U_RxPauseGen.r_reg[state]' in module 'EthMacRxPause'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'SsiObFrameFilter'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'UdpEngineRx'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'AxiStreamPacketizer2'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'RssiConnFsm'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[tspState]' in module 'RssiTxFsm'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[appState]' in module 'RssiRxFsm'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'AxiStreamDepacketizer2'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'AxiStreamPacketizer2__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'RssiConnFsm__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[tspState]' in module 'RssiTxFsm__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[appState]' in module 'RssiRxFsm__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[slave][0][wrState]' in module 'AxiLiteCrossbar__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[slave][0][rdState]' in module 'AxiLiteCrossbar__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][6][wrState]' in module 'AxiLiteCrossbar__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][6][rdState]' in module 'AxiLiteCrossbar__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][5][wrState]' in module 'AxiLiteCrossbar__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][5][rdState]' in module 'AxiLiteCrossbar__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][4][wrState]' in module 'AxiLiteCrossbar__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][4][rdState]' in module 'AxiLiteCrossbar__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][3][wrState]' in module 'AxiLiteCrossbar__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][3][rdState]' in module 'AxiLiteCrossbar__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][2][wrState]' in module 'AxiLiteCrossbar__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][2][rdState]' in module 'AxiLiteCrossbar__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][1][wrState]' in module 'AxiLiteCrossbar__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][1][rdState]' in module 'AxiLiteCrossbar__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][0][wrState]' in module 'AxiLiteCrossbar__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][0][rdState]' in module 'AxiLiteCrossbar__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'DeviceDnaUltraScale'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'AxiMicronN25QReg'
INFO: [Synth 8-802] inferred FSM for state register 'statemachine.c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'AxiLiteMaster'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[slave][0][wrState]' in module 'AxiLiteCrossbar__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[slave][0][rdState]' in module 'AxiLiteCrossbar__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][7][wrState]' in module 'AxiLiteCrossbar__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][7][rdState]' in module 'AxiLiteCrossbar__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][6][wrState]' in module 'AxiLiteCrossbar__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][6][rdState]' in module 'AxiLiteCrossbar__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][5][wrState]' in module 'AxiLiteCrossbar__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][5][rdState]' in module 'AxiLiteCrossbar__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][4][wrState]' in module 'AxiLiteCrossbar__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][4][rdState]' in module 'AxiLiteCrossbar__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][3][wrState]' in module 'AxiLiteCrossbar__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][3][rdState]' in module 'AxiLiteCrossbar__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][2][wrState]' in module 'AxiLiteCrossbar__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][2][rdState]' in module 'AxiLiteCrossbar__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][1][wrState]' in module 'AxiLiteCrossbar__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][1][rdState]' in module 'AxiLiteCrossbar__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][0][wrState]' in module 'AxiLiteCrossbar__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][0][rdState]' in module 'AxiLiteCrossbar__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'AxiLiteCrossbarI2cMux'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[slave][0][wrState]' in module 'AxiLiteCrossbar__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[slave][0][rdState]' in module 'AxiLiteCrossbar__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][1][wrState]' in module 'AxiLiteCrossbar__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][1][rdState]' in module 'AxiLiteCrossbar__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][0][wrState]' in module 'AxiLiteCrossbar__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][0][rdState]' in module 'AxiLiteCrossbar__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][4][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][3][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][2][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][1][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][0][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        s_wait_axi_txn_s |                               00 |                               00
             s_dec_err_s |                               01 |                               01
                 s_ack_s |                               10 |                               10
                 s_txn_s |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[slave][0][wrState]' using encoding 'sequential' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][3][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][2][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][1][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][0][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][4][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        s_wait_axi_txn_s |                               00 |                               00
             s_dec_err_s |                               01 |                               01
                 s_ack_s |                               10 |                               10
                 s_txn_s |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[slave][0][rdState]' using encoding 'sequential' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                                0 |                               00
                   ack_s |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'AxiLiteToDrp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                              000 |                              000
             ipv4_hdr0_s |                              001 |                              001
             ipv4_hdr1_s |                              010 |                              010
                  move_s |                              011 |                              011
               blowoff_s |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'EthMacTxCsum'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                               00 |                               00
                 pause_s |                               01 |                               01
                  iSTATE |                               10 |                               11
                  pass_s |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'U_TxPauseGen.r_reg[state]' using encoding 'sequential' in module 'EthMacTxPause'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                               00 |                              000
                 pause_s |                               01 |                              001
                  dump_s |                               10 |                              010
                  pass_s |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'U_RxPauseGen.r_reg[state]' using encoding 'sequential' in module 'EthMacRxPause'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "SimpleDualPortRam__parameterized8:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "SimpleDualPortRam__parameterized8:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "SimpleDualPortRam__parameterized8:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "SimpleDualPortRam__parameterized8:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 15 for RAM "SimpleDualPortRam__parameterized8:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                               00 |                               00
               blowoff_s |                               01 |                               01
                  move_s |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'SsiObFrameFilter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                             0001 |                               00
            check_port_s |                             0010 |                               01
                  move_s |                             0100 |                               10
                  last_s |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'one-hot' in module 'UdpEngineRx'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "TrueDualPortRam:/READ_FIRST_MODE.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "TrueDualPortRam:/READ_FIRST_MODE.mem_reg"
INFO: [Synth 8-3971] The signal "TrueDualPortRam:/READ_FIRST_MODE.mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                header_s |                              000 |                              010
                  move_s |                              001 |                              011
                  tail_s |                              010 |                              100
                  iSTATE |                              011 |                              111
                  idle_s |                              100 |                              000
                  wait_s |                              101 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'AxiStreamPacketizer2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                closed_s |                           000001 |                             0000
                listen_s |                           000010 |                             0011
          send_syn_ack_s |                           000100 |                             0101
              wait_ack_s |                           001000 |                             0110
                  open_s |                           010000 |                             1000
              send_rst_s |                           100000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'one-hot' in module 'RssiConnFsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  init_s |                            00000 |                            00000
             diss_conn_s |                            00001 |                            00001
                 syn_h_s |                            00010 |                            00011
                  conn_s |                            00011 |                            00010
                rst_we_s |                            00100 |                            01010
                 rst_h_s |                            00101 |                            00101
               data_we_s |                            00110 |                            01011
                data_h_s |                            00111 |                            00111
                  data_s |                            01000 |                            01000
             data_sent_s |                            01001 |                            01001
           resend_init_s |                            01010 |                            01101
              resend_h_s |                            01011 |                            01110
           resend_data_s |                            01100 |                            01111
             resend_pp_s |                            01101 |                            10000
                 ack_h_s |                            01110 |                            00100
               null_we_s |                            01111 |                            01100
                null_h_s |                            10000 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[tspState]' using encoding 'sequential' in module 'RssiTxFsm'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "SimpleDualPortRam__parameterized12:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "SimpleDualPortRam__parameterized12:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "SimpleDualPortRam__parameterized12:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          check_buffer_s |                               00 |                               00
                  data_s |                               01 |                               01
                  sent_s |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[appState]' using encoding 'sequential' in module 'RssiRxFsm'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "TrueDualPortRam__parameterized0:/READ_FIRST_MODE.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "TrueDualPortRam__parameterized0:/READ_FIRST_MODE.mem_reg"
INFO: [Synth 8-3971] The signal "TrueDualPortRam__parameterized0:/READ_FIRST_MODE.mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             terminate_s |                              000 |                              100
                  idle_s |                              001 |                              000
                  wait_s |                              101 |                              001
                header_s |                              100 |                              010
                  move_s |                              011 |                              011
                   crc_s |                              010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'AxiStreamDepacketizer2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                header_s |                              000 |                              010
                  move_s |                              001 |                              011
                  tail_s |                              010 |                              100
                  iSTATE |                              011 |                              111
                  idle_s |                              100 |                              000
                  wait_s |                              101 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'AxiStreamPacketizer2__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                closed_s |                           000001 |                             0000
                listen_s |                           000010 |                             0011
          send_syn_ack_s |                           000100 |                             0101
              wait_ack_s |                           001000 |                             0110
                  open_s |                           010000 |                             1000
              send_rst_s |                           100000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'one-hot' in module 'RssiConnFsm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  init_s |                            00000 |                            00000
             diss_conn_s |                            00001 |                            00001
                 syn_h_s |                            00010 |                            00011
                  conn_s |                            00011 |                            00010
                rst_we_s |                            00100 |                            01010
                 rst_h_s |                            00101 |                            00101
               data_we_s |                            00110 |                            01011
                data_h_s |                            00111 |                            00111
                  data_s |                            01000 |                            01000
             data_sent_s |                            01001 |                            01001
           resend_init_s |                            01010 |                            01101
              resend_h_s |                            01011 |                            01110
           resend_data_s |                            01100 |                            01111
             resend_pp_s |                            01101 |                            10000
                 ack_h_s |                            01110 |                            00100
               null_we_s |                            01111 |                            01100
                null_h_s |                            10000 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[tspState]' using encoding 'sequential' in module 'RssiTxFsm__parameterized0'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "SimpleDualPortRam__parameterized15:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "SimpleDualPortRam__parameterized15:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "SimpleDualPortRam__parameterized15:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "SimpleDualPortRam__parameterized15:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "SimpleDualPortRam__parameterized15:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "SimpleDualPortRam__parameterized15:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "SimpleDualPortRam__parameterized15:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "SimpleDualPortRam__parameterized15:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          check_buffer_s |                               00 |                               00
                  data_s |                               01 |                               01
                  sent_s |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[appState]' using encoding 'sequential' in module 'RssiRxFsm__parameterized0'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "SimpleDualPortRam__parameterized16:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "SimpleDualPortRam__parameterized16:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][6][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][5][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][4][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][3][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][2][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][1][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][0][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        s_wait_axi_txn_s |                               00 |                               00
             s_dec_err_s |                               01 |                               01
                 s_ack_s |                               10 |                               10
                 s_txn_s |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[slave][0][wrState]' using encoding 'sequential' in module 'AxiLiteCrossbar__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][6][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][5][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][4][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][3][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][2][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][1][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][0][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        s_wait_axi_txn_s |                               00 |                               00
             s_dec_err_s |                               01 |                               01
                 s_ack_s |                               10 |                               10
                 s_txn_s |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[slave][0][rdState]' using encoding 'sequential' in module 'AxiLiteCrossbar__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  read_s |                              001 |                               00
                 shift_s |                              010 |                               01
                  done_s |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'one-hot' in module 'DeviceDnaUltraScale'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "SimpleDualPortRam__parameterized20:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                              000 |                              000
            word_write_s |                              001 |                              001
               sck_low_s |                              010 |                              011
              sck_high_s |                              011 |                              100
          min_cs_width_s |                              100 |                              101
             word_read_s |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'AxiMicronN25QReg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                st_start |                              001 |                              001
                 st_read |                              010 |                              010
                st_write |                              011 |                              011
                  st_ack |                              100 |                              100
                 st_stop |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'statemachine.c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                s_idle_c |                              000 |                              000
                s_read_c |                              001 |                              011
            s_read_axi_c |                              010 |                              100
               s_write_c |                              011 |                              001
           s_write_axi_c |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'AxiLiteMaster'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][7][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][6][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][5][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][4][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][3][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][2][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][1][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][0][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        s_wait_axi_txn_s |                               00 |                               00
             s_dec_err_s |                               01 |                               01
                 s_ack_s |                               10 |                               10
                 s_txn_s |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[slave][0][wrState]' using encoding 'sequential' in module 'AxiLiteCrossbar__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][7][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][6][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][5][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][4][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][3][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][2][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][1][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][0][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        s_wait_axi_txn_s |                               00 |                               00
             s_dec_err_s |                               01 |                               01
                 s_ack_s |                               10 |                               10
                 s_txn_s |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[slave][0][rdState]' using encoding 'sequential' in module 'AxiLiteCrossbar__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                               00 |                               00
                   rst_s |                               01 |                               01
                   mux_s |                               10 |                               10
                  xbar_s |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'AxiLiteCrossbarI2cMux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][1][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][0][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        s_wait_axi_txn_s |                               00 |                               00
             s_dec_err_s |                               01 |                               01
                 s_ack_s |                               10 |                               10
                 s_txn_s |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[slave][0][wrState]' using encoding 'sequential' in module 'AxiLiteCrossbar__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][0][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][1][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        s_wait_axi_txn_s |                               00 |                               00
             s_dec_err_s |                               01 |                               01
                 s_ack_s |                               10 |                               10
                 s_txn_s |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[slave][0][rdState]' using encoding 'sequential' in module 'AxiLiteCrossbar__parameterized2'
INFO: [Synth 8-3971] The signal "TrueDualPortRam__parameterized1:/READ_FIRST_MODE.mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:31 ; elapsed = 00:02:23 . Memory (MB): peak = 4730.238 ; gain = 2377.535 ; free physical = 37183 ; free virtual = 46424
Synthesis current peak Physical Memory [PSS] (MB): peak = 9975.065; parent = 3824.709; children = 7402.223
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16661.094; parent = 4702.145; children = 11962.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 6     
	   4 Input   32 Bit       Adders := 8     
	   3 Input   32 Bit       Adders := 10    
	   2 Input   32 Bit       Adders := 10    
	   2 Input   31 Bit       Adders := 5     
	   2 Input   30 Bit       Adders := 2     
	   2 Input   28 Bit       Adders := 6     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 2     
	   5 Input   21 Bit       Adders := 4     
	   2 Input   18 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 8     
	   2 Input   16 Bit       Adders := 30    
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 6     
	   4 Input   11 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 32    
	   3 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 1     
	   4 Input    9 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 43    
	   3 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 29    
	   4 Input    8 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 43    
	   2 Input    5 Bit       Adders := 51    
	   4 Input    4 Bit       Adders := 62    
	   2 Input    4 Bit       Adders := 385   
	   3 Input    4 Bit       Adders := 61    
	   8 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 12    
	   7 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 16    
	   2 Input    1 Bit       Adders := 6     
	   3 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 171   
	   2 Input      1 Bit         XORs := 2040  
	   3 Input      1 Bit         XORs := 462   
	   4 Input      1 Bit         XORs := 150   
	   6 Input      1 Bit         XORs := 126   
	  10 Input      1 Bit         XORs := 48    
	   5 Input      1 Bit         XORs := 126   
	  11 Input      1 Bit         XORs := 36    
	   8 Input      1 Bit         XORs := 72    
	   7 Input      1 Bit         XORs := 60    
	   9 Input      1 Bit         XORs := 24    
	  12 Input      1 Bit         XORs := 42    
	  15 Input      1 Bit         XORs := 30    
	  14 Input      1 Bit         XORs := 30    
	  13 Input      1 Bit         XORs := 54    
	  18 Input      1 Bit         XORs := 24    
	  20 Input      1 Bit         XORs := 72    
	  17 Input      1 Bit         XORs := 42    
	  19 Input      1 Bit         XORs := 60    
	  21 Input      1 Bit         XORs := 72    
	  16 Input      1 Bit         XORs := 36    
	  22 Input      1 Bit         XORs := 48    
	  27 Input      1 Bit         XORs := 54    
	  24 Input      1 Bit         XORs := 42    
	  23 Input      1 Bit         XORs := 108   
	  29 Input      1 Bit         XORs := 66    
	  26 Input      1 Bit         XORs := 126   
	  30 Input      1 Bit         XORs := 30    
	  28 Input      1 Bit         XORs := 36    
	  25 Input      1 Bit         XORs := 36    
	  33 Input      1 Bit         XORs := 54    
	  31 Input      1 Bit         XORs := 30    
	  32 Input      1 Bit         XORs := 18    
	  34 Input      1 Bit         XORs := 18    
	  36 Input      1 Bit         XORs := 12    
	  38 Input      1 Bit         XORs := 18    
	  37 Input      1 Bit         XORs := 18    
	  43 Input      1 Bit         XORs := 6     
	  35 Input      1 Bit         XORs := 18    
	  40 Input      1 Bit         XORs := 12    
	  50 Input      1 Bit         XORs := 6     
	  39 Input      1 Bit         XORs := 6     
+---Registers : 
	              512 Bit    Registers := 302   
	              141 Bit    Registers := 15    
	              137 Bit    Registers := 10    
	              128 Bit    Registers := 10    
	               96 Bit    Registers := 1     
	               72 Bit    Registers := 9     
	               69 Bit    Registers := 1     
	               64 Bit    Registers := 331   
	               50 Bit    Registers := 8     
	               49 Bit    Registers := 8     
	               48 Bit    Registers := 4     
	               41 Bit    Registers := 13    
	               40 Bit    Registers := 60    
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 24    
	               32 Bit    Registers := 318   
	               31 Bit    Registers := 103   
	               30 Bit    Registers := 2     
	               28 Bit    Registers := 6     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               21 Bit    Registers := 4     
	               19 Bit    Registers := 6     
	               18 Bit    Registers := 9     
	               16 Bit    Registers := 86    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 25    
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 34    
	                8 Bit    Registers := 669   
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 38    
	                4 Bit    Registers := 420   
	                3 Bit    Registers := 799   
	                2 Bit    Registers := 1189  
	                1 Bit    Registers := 2789  
+---Multipliers : 
	              16x32  Multipliers := 6     
+---RAMs : 
	            2048K Bit	(32768 X 64 bit)          RAMs := 2     
	             282K Bit	(2048 X 141 bit)          RAMs := 1     
	             144K Bit	(2048 X 72 bit)          RAMs := 2     
	             128K Bit	(2048 X 64 bit)          RAMs := 2     
	              70K Bit	(512 X 141 bit)          RAMs := 2     
	              68K Bit	(512 X 137 bit)          RAMs := 2     
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
	              18K Bit	(256 X 72 bit)          RAMs := 2     
	              12K Bit	(256 X 49 bit)          RAMs := 2     
	              12K Bit	(256 X 50 bit)          RAMs := 2     
	               4K Bit	(512 X 8 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 297   
	  17 Input  512 Bit        Muxes := 7     
	   3 Input  512 Bit        Muxes := 8     
	   4 Input  512 Bit        Muxes := 31    
	   6 Input  512 Bit        Muxes := 21    
	   7 Input  512 Bit        Muxes := 4     
	   8 Input  512 Bit        Muxes := 4     
	   9 Input  512 Bit        Muxes := 2     
	  12 Input  512 Bit        Muxes := 4     
	   2 Input  141 Bit        Muxes := 4     
	   2 Input  137 Bit        Muxes := 4     
	   2 Input  128 Bit        Muxes := 21    
	   5 Input  128 Bit        Muxes := 5     
	   6 Input  128 Bit        Muxes := 7     
	   7 Input  128 Bit        Muxes := 5     
	   3 Input  128 Bit        Muxes := 2     
	   4 Input  128 Bit        Muxes := 8     
	   2 Input   96 Bit        Muxes := 1     
	   3 Input   96 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 249   
	   3 Input   64 Bit        Muxes := 14    
	   4 Input   64 Bit        Muxes := 29    
	  14 Input   64 Bit        Muxes := 1     
	   5 Input   64 Bit        Muxes := 1     
	   7 Input   64 Bit        Muxes := 5     
	   6 Input   64 Bit        Muxes := 14    
	  17 Input   64 Bit        Muxes := 4     
	  12 Input   64 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 10    
	   3 Input   48 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 72    
	   2 Input   32 Bit        Muxes := 477   
	  34 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 10    
	   3 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 12    
	  25 Input   32 Bit        Muxes := 2     
	   7 Input   32 Bit        Muxes := 2     
	  12 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 4     
	 142 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 5     
	   6 Input   31 Bit        Muxes := 3     
	   2 Input   31 Bit        Muxes := 4     
	  17 Input   31 Bit        Muxes := 2     
	   7 Input   31 Bit        Muxes := 4     
	   3 Input   31 Bit        Muxes := 4     
	   2 Input   30 Bit        Muxes := 5     
	  12 Input   30 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 5     
	   4 Input   24 Bit        Muxes := 1     
	   6 Input   23 Bit        Muxes := 2     
	   3 Input   21 Bit        Muxes := 4     
	   2 Input   21 Bit        Muxes := 4     
	   2 Input   18 Bit        Muxes := 12    
	   8 Input   18 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 64    
	   5 Input   16 Bit        Muxes := 5     
	   4 Input   16 Bit        Muxes := 4     
	   6 Input   16 Bit        Muxes := 15    
	   7 Input   16 Bit        Muxes := 12    
	   3 Input   16 Bit        Muxes := 3     
	   6 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 67    
	   6 Input   11 Bit        Muxes := 3     
	  17 Input   11 Bit        Muxes := 2     
	   7 Input   11 Bit        Muxes := 2     
	   3 Input   11 Bit        Muxes := 2     
	   9 Input   11 Bit        Muxes := 2     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 101   
	   5 Input    9 Bit        Muxes := 2     
	   6 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 351   
	   3 Input    8 Bit        Muxes := 8     
	   4 Input    8 Bit        Muxes := 17    
	  18 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 10    
	   9 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 33    
	  17 Input    8 Bit        Muxes := 14    
	   7 Input    8 Bit        Muxes := 30    
	  12 Input    8 Bit        Muxes := 3     
	  16 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 40    
	   4 Input    7 Bit        Muxes := 2     
	   5 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 39    
	   6 Input    6 Bit        Muxes := 3     
	   7 Input    6 Bit        Muxes := 5     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 80    
	   3 Input    5 Bit        Muxes := 4     
	   5 Input    5 Bit        Muxes := 9     
	   6 Input    5 Bit        Muxes := 60    
	  13 Input    5 Bit        Muxes := 2     
	  40 Input    5 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 6     
	  17 Input    5 Bit        Muxes := 5     
	   4 Input    5 Bit        Muxes := 2     
	  25 Input    5 Bit        Muxes := 3     
	  26 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 1264  
	   8 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 7     
	   3 Input    4 Bit        Muxes := 48    
	   6 Input    4 Bit        Muxes := 58    
	  17 Input    4 Bit        Muxes := 5     
	   7 Input    4 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 303   
	   3 Input    3 Bit        Muxes := 34    
	   4 Input    3 Bit        Muxes := 15    
	   7 Input    3 Bit        Muxes := 60    
	   9 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 54    
	  17 Input    3 Bit        Muxes := 4     
	  12 Input    3 Bit        Muxes := 1     
	  15 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 340   
	   3 Input    2 Bit        Muxes := 46    
	   4 Input    2 Bit        Muxes := 21    
	   6 Input    2 Bit        Muxes := 37    
	   5 Input    2 Bit        Muxes := 8     
	   9 Input    2 Bit        Muxes := 4     
	  25 Input    2 Bit        Muxes := 2     
	  13 Input    2 Bit        Muxes := 4     
	  17 Input    2 Bit        Muxes := 2     
	  11 Input    2 Bit        Muxes := 2     
	  12 Input    2 Bit        Muxes := 3     
	  10 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 2     
	   8 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 3054  
	   5 Input    1 Bit        Muxes := 48    
	  14 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 454   
	   4 Input    1 Bit        Muxes := 607   
	   7 Input    1 Bit        Muxes := 247   
	  11 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 140   
	  31 Input    1 Bit        Muxes := 1     
	  36 Input    1 Bit        Muxes := 2     
	  49 Input    1 Bit        Muxes := 2     
	  13 Input    1 Bit        Muxes := 24    
	  17 Input    1 Bit        Muxes := 272   
	  12 Input    1 Bit        Muxes := 30    
	   8 Input    1 Bit        Muxes := 94    
	  10 Input    1 Bit        Muxes := 2     
	 147 Input    1 Bit        Muxes := 2     
	 141 Input    1 Bit        Muxes := 2     
	  21 Input    1 Bit        Muxes := 21    
	   9 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Simple10GbeRudpKcu105Example has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design Simple10GbeRudpKcu105Example has port led[6] driven by constant 0
INFO: [Synth 8-3971] The signal "i_0/U_App/U_Mem/\GEN_INFERRED.AXI_RW_SYS_RO.DualPortRam_1 /\GEN_BRAM.TrueDualPortRam_Inst /READ_FIRST_MODE.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_reg[calc][0][sum1][1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Fifo_Trans/\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /U_RD_FSM/\SYNC_RST.r_reg[tValid][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_reg[calc][0][sum3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CrcFifo/\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /U_RD_FSM/\SYNC_RST.r_reg[tValid][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_ASYNC.U_FIFO /U_RD_FSM/\SYNC_RST.r_reg[tValid][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[31].SyncOneShotCnt_Inst /\GEN_CNT.r_reg[dataInDly] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[30].SyncOneShotCnt_Inst /\GEN_CNT.r_reg[dataInDly] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[29].SyncOneShotCnt_Inst /\GEN_CNT.r_reg[dataInDly] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[28].SyncOneShotCnt_Inst /\GEN_CNT.r_reg[dataInDly] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[27].SyncOneShotCnt_Inst /\GEN_CNT.r_reg[dataInDly] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[26].SyncOneShotCnt_Inst /\GEN_CNT.r_reg[dataInDly] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[25].SyncOneShotCnt_Inst /\GEN_CNT.r_reg[dataInDly] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[24].SyncOneShotCnt_Inst /\GEN_CNT.r_reg[dataInDly] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[23].SyncOneShotCnt_Inst /\GEN_CNT.r_reg[dataInDly] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[22].SyncOneShotCnt_Inst /\GEN_CNT.r_reg[dataInDly] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[21].SyncOneShotCnt_Inst /\GEN_CNT.r_reg[dataInDly] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[20].SyncOneShotCnt_Inst /\GEN_CNT.r_reg[dataInDly] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[19].SyncOneShotCnt_Inst /\GEN_CNT.r_reg[dataInDly] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[31].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[30].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[29].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[28].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[27].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[26].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[25].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[24].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[23].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[22].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[21].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[20].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[19].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[31].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[30].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[29].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[28].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[27].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[26].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[25].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[24].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[23].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[22].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[21].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[20].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[19].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[31].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[30].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[29].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[28].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[27].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[26].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[25].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[24].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[23].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[22].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[21].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[20].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[19].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[31].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[30].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[29].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[28].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[27].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[26].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[25].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[24].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[23].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[22].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[21].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[20].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[19].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[31].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[30].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[29].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[28].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[27].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[26].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[25].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[24].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[23].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[22].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[21].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[20].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[19].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[31].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[30].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[29].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[28].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[27].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[26].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[25].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_VEC[24].SyncOneShotCnt_Inst /i_0/\GEN_CNT.r_reg[cntOut][9] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_reg[txMaster][tUser][511] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\r_reg[txMaster][tStrb][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_reg[txMaster][tData][511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_reg[txMaster][tUser][124] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_ArpEngine/\r_reg[txArpMaster][tStrb][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ArpEngine/\r_reg[txArpMaster][tData][511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_IcmpEngine/\r_reg[obIcmpMaster][tUser][511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_IcmpEngine/\r_reg[obIcmpMaster][tDest][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_IcmpEngine/\r_reg[obIcmpMaster][tStrb][63] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][0]' (FDRE) to 'r_reg[serverMaster][tUser][2]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][2]' (FDRE) to 'r_reg[serverMaster][tUser][3]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][3]' (FDRE) to 'r_reg[serverMaster][tUser][4]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][4]' (FDRE) to 'r_reg[serverMaster][tUser][5]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][5]' (FDRE) to 'r_reg[serverMaster][tUser][6]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][6]' (FDRE) to 'r_reg[serverMaster][tUser][7]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][7]' (FDRE) to 'r_reg[serverMaster][tUser][8]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][8]' (FDRE) to 'r_reg[serverMaster][tUser][9]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][9]' (FDRE) to 'r_reg[serverMaster][tUser][10]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][10]' (FDRE) to 'r_reg[serverMaster][tUser][11]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][11]' (FDRE) to 'r_reg[serverMaster][tUser][12]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][12]' (FDRE) to 'r_reg[serverMaster][tUser][13]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][13]' (FDRE) to 'r_reg[serverMaster][tUser][14]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][14]' (FDRE) to 'r_reg[serverMaster][tUser][15]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][15]' (FDRE) to 'r_reg[serverMaster][tUser][16]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][16]' (FDRE) to 'r_reg[serverMaster][tUser][17]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][17]' (FDRE) to 'r_reg[serverMaster][tUser][18]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][18]' (FDRE) to 'r_reg[serverMaster][tUser][19]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][19]' (FDRE) to 'r_reg[serverMaster][tUser][20]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][20]' (FDRE) to 'r_reg[serverMaster][tUser][21]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][21]' (FDRE) to 'r_reg[serverMaster][tUser][22]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][22]' (FDRE) to 'r_reg[serverMaster][tUser][23]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][23]' (FDRE) to 'r_reg[serverMaster][tUser][24]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][24]' (FDRE) to 'r_reg[serverMaster][tUser][25]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][25]' (FDRE) to 'r_reg[serverMaster][tUser][26]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][26]' (FDRE) to 'r_reg[serverMaster][tUser][27]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][27]' (FDRE) to 'r_reg[serverMaster][tUser][28]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][28]' (FDRE) to 'r_reg[serverMaster][tUser][29]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][29]' (FDRE) to 'r_reg[serverMaster][tUser][30]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][30]' (FDRE) to 'r_reg[serverMaster][tUser][31]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][31]' (FDRE) to 'r_reg[serverMaster][tUser][32]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][32]' (FDRE) to 'r_reg[serverMaster][tUser][33]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][33]' (FDRE) to 'r_reg[serverMaster][tUser][34]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][34]' (FDRE) to 'r_reg[serverMaster][tUser][35]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][35]' (FDRE) to 'r_reg[serverMaster][tUser][36]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][36]' (FDRE) to 'r_reg[serverMaster][tUser][37]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][37]' (FDRE) to 'r_reg[serverMaster][tUser][38]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][38]' (FDRE) to 'r_reg[serverMaster][tUser][39]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][39]' (FDRE) to 'r_reg[serverMaster][tUser][40]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][40]' (FDRE) to 'r_reg[serverMaster][tUser][41]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][41]' (FDRE) to 'r_reg[serverMaster][tUser][42]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][42]' (FDRE) to 'r_reg[serverMaster][tUser][43]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][43]' (FDRE) to 'r_reg[serverMaster][tUser][44]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][44]' (FDRE) to 'r_reg[serverMaster][tUser][45]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][45]' (FDRE) to 'r_reg[serverMaster][tUser][46]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][46]' (FDRE) to 'r_reg[serverMaster][tUser][47]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][47]' (FDRE) to 'r_reg[serverMaster][tUser][48]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][48]' (FDRE) to 'r_reg[serverMaster][tUser][49]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][49]' (FDRE) to 'r_reg[serverMaster][tUser][50]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][50]' (FDRE) to 'r_reg[serverMaster][tUser][51]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][51]' (FDRE) to 'r_reg[serverMaster][tUser][52]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][52]' (FDRE) to 'r_reg[serverMaster][tUser][53]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][53]' (FDRE) to 'r_reg[serverMaster][tUser][54]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][54]' (FDRE) to 'r_reg[serverMaster][tUser][55]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][55]' (FDRE) to 'r_reg[serverMaster][tUser][56]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][56]' (FDRE) to 'r_reg[serverMaster][tUser][57]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][57]' (FDRE) to 'r_reg[serverMaster][tUser][58]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][58]' (FDRE) to 'r_reg[serverMaster][tUser][59]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][59]' (FDRE) to 'r_reg[serverMaster][tUser][60]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][60]' (FDRE) to 'r_reg[serverMaster][tUser][61]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][61]' (FDRE) to 'r_reg[serverMaster][tUser][62]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][62]' (FDRE) to 'r_reg[serverMaster][tUser][63]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][63]' (FDRE) to 'r_reg[serverMaster][tUser][64]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][64]' (FDRE) to 'r_reg[serverMaster][tUser][65]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][65]' (FDRE) to 'r_reg[serverMaster][tUser][66]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][66]' (FDRE) to 'r_reg[serverMaster][tUser][67]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][67]' (FDRE) to 'r_reg[serverMaster][tUser][68]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][68]' (FDRE) to 'r_reg[serverMaster][tUser][69]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][69]' (FDRE) to 'r_reg[serverMaster][tUser][70]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][70]' (FDRE) to 'r_reg[serverMaster][tUser][71]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][71]' (FDRE) to 'r_reg[serverMaster][tUser][72]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][72]' (FDRE) to 'r_reg[serverMaster][tUser][73]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][73]' (FDRE) to 'r_reg[serverMaster][tUser][74]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][74]' (FDRE) to 'r_reg[serverMaster][tUser][75]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][75]' (FDRE) to 'r_reg[serverMaster][tUser][76]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][76]' (FDRE) to 'r_reg[serverMaster][tUser][77]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][77]' (FDRE) to 'r_reg[serverMaster][tUser][78]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][78]' (FDRE) to 'r_reg[serverMaster][tUser][79]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][79]' (FDRE) to 'r_reg[serverMaster][tUser][80]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][80]' (FDRE) to 'r_reg[serverMaster][tUser][81]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][81]' (FDRE) to 'r_reg[serverMaster][tUser][82]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][82]' (FDRE) to 'r_reg[serverMaster][tUser][83]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][83]' (FDRE) to 'r_reg[serverMaster][tUser][84]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][84]' (FDRE) to 'r_reg[serverMaster][tUser][85]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][85]' (FDRE) to 'r_reg[serverMaster][tUser][86]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][86]' (FDRE) to 'r_reg[serverMaster][tUser][87]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][87]' (FDRE) to 'r_reg[serverMaster][tUser][88]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][88]' (FDRE) to 'r_reg[serverMaster][tUser][89]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][89]' (FDRE) to 'r_reg[serverMaster][tUser][90]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][90]' (FDRE) to 'r_reg[serverMaster][tUser][91]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][91]' (FDRE) to 'r_reg[serverMaster][tUser][92]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][92]' (FDRE) to 'r_reg[serverMaster][tUser][93]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][93]' (FDRE) to 'r_reg[serverMaster][tUser][94]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][94]' (FDRE) to 'r_reg[serverMaster][tUser][95]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][95]' (FDRE) to 'r_reg[serverMaster][tUser][96]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][96]' (FDRE) to 'r_reg[serverMaster][tUser][97]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][97]' (FDRE) to 'r_reg[serverMaster][tUser][98]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][98]' (FDRE) to 'r_reg[serverMaster][tUser][99]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][99]' (FDRE) to 'r_reg[serverMaster][tUser][100]'
INFO: [Synth 8-3886] merging instance 'r_reg[serverMaster][tUser][100]' (FDRE) to 'r_reg[serverMaster][tUser][101]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "U_DualPortRam_1/\GEN_BRAM.TrueDualPortRam_Inst /READ_FIRST_MODE.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "U_DualPortRam_1/\GEN_BRAM.TrueDualPortRam_Inst /READ_FIRST_MODE.mem_reg"
DSP Report: Generating DSP r_reg[diff], operation Mode is: (C-A:B)'.
DSP Report: register r_reg[diff] is absorbed into DSP r_reg[diff].
DSP Report: operator r_reg[diff]0 is absorbed into DSP r_reg[diff].
DSP Report: Generating DSP r_reg[diff], operation Mode is: (C-A:B)'.
DSP Report: register r_reg[diff] is absorbed into DSP r_reg[diff].
DSP Report: operator r_reg[diff]0 is absorbed into DSP r_reg[diff].
DSP Report: Generating DSP r_reg[diff], operation Mode is: (C-A:B)'.
DSP Report: register r_reg[diff] is absorbed into DSP r_reg[diff].
DSP Report: operator r_reg[diff]0 is absorbed into DSP r_reg[diff].
DSP Report: Generating DSP r_reg[diff], operation Mode is: (C-A:B)'.
DSP Report: register r_reg[diff] is absorbed into DSP r_reg[diff].
DSP Report: operator r_reg[diff]0 is absorbed into DSP r_reg[diff].
DSP Report: Generating DSP r_reg[diff], operation Mode is: (C-A:B)'.
DSP Report: register r_reg[diff] is absorbed into DSP r_reg[diff].
DSP Report: operator r_reg[diff]0 is absorbed into DSP r_reg[diff].
DSP Report: Generating DSP r_reg[diff], operation Mode is: (C-A:B)'.
DSP Report: register r_reg[diff] is absorbed into DSP r_reg[diff].
DSP Report: operator r_reg[diff]0 is absorbed into DSP r_reg[diff].
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[63] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[62] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[61] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[60] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[59] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[58] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[57] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[56] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[55] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[54] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[53] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[52] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[51] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[50] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[49] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[48] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[47] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[46] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[45] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[44] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[43] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[42] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[41] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidth[40] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[63] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[62] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[61] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[60] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[59] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[58] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[57] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[56] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[55] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[54] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[53] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[52] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[51] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[50] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[49] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[48] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[47] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[46] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[45] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[44] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[43] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[42] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[41] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMax[40] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[63] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[62] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[61] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[60] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[59] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[58] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[57] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[56] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[55] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[54] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[53] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[52] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[51] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[50] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[49] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[48] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[47] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[46] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[45] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[44] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[43] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[42] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[41] driven by constant 0
WARNING: [Synth 8-3917] design AxiStreamMon has port bandwidthMin[40] driven by constant 0
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiMonitor.vhd:235]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiMonitor.vhd:375]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiMonitor.vhd:321]
DSP Report: Generating DSP R, operation Mode is: A*(B:0x625a).
DSP Report: operator R is absorbed into DSP R.
DSP Report: operator R is absorbed into DSP R.
DSP Report: Generating DSP R, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R is absorbed into DSP R.
DSP Report: operator R is absorbed into DSP R.
DSP Report: Generating DSP R, operation Mode is: A*(B:0x625a).
DSP Report: operator R is absorbed into DSP R.
DSP Report: operator R is absorbed into DSP R.
DSP Report: Generating DSP R, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R is absorbed into DSP R.
DSP Report: operator R is absorbed into DSP R.
DSP Report: Generating DSP R, operation Mode is: A*(B:0x625a).
DSP Report: operator R is absorbed into DSP R.
DSP Report: operator R is absorbed into DSP R.
DSP Report: Generating DSP R, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R is absorbed into DSP R.
DSP Report: operator R is absorbed into DSP R.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\GEN_TX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\GEN_TX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\GEN_TX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\GEN_RX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\GEN_RX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\GEN_RX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\GEN_SEQ.U_DualPortRam_1 /\GEN_BRAM.TrueDualPortRam_Inst/READ_FIRST_MODE.mem_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "\GEN_SEQ.U_DualPortRam_1 /\GEN_BRAM.TrueDualPortRam_Inst/READ_FIRST_MODE.mem_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "U_DualPortRam_1/\GEN_BRAM.TrueDualPortRam_Inst /READ_FIRST_MODE.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "U_DualPortRam_1/\GEN_BRAM.TrueDualPortRam_Inst /READ_FIRST_MODE.mem_reg"
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiMonitor.vhd:235]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiMonitor.vhd:375]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/surf/protocols/rssi/v1/rtl/RssiMonitor.vhd:321]
DSP Report: Generating DSP R, operation Mode is: A*(B:0x625a).
DSP Report: operator R is absorbed into DSP R.
DSP Report: operator R is absorbed into DSP R.
DSP Report: Generating DSP R, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R is absorbed into DSP R.
DSP Report: operator R is absorbed into DSP R.
DSP Report: Generating DSP R, operation Mode is: A*(B:0x625a).
DSP Report: operator R is absorbed into DSP R.
DSP Report: operator R is absorbed into DSP R.
DSP Report: Generating DSP R, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R is absorbed into DSP R.
DSP Report: operator R is absorbed into DSP R.
DSP Report: Generating DSP R, operation Mode is: A*(B:0x625a).
DSP Report: operator R is absorbed into DSP R.
DSP Report: operator R is absorbed into DSP R.
DSP Report: Generating DSP R, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R is absorbed into DSP R.
DSP Report: operator R is absorbed into DSP R.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "\GEN_TX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "\GEN_TX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "\GEN_TX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "\GEN_TX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "\GEN_TX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "\GEN_TX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "\GEN_TX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "\GEN_TX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "\GEN_RX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "\GEN_RX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "\GEN_RX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "\GEN_RX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "\GEN_RX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "\GEN_RX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "\GEN_RX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "\GEN_RX.GEN_INFERRED.U_RAM/mem_reg "
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP r_reg[diff], operation Mode is: (C-A:B)'.
DSP Report: register r_reg[diff] is absorbed into DSP r_reg[diff].
DSP Report: operator r_reg[diff]0 is absorbed into DSP r_reg[diff].
DSP Report: Generating DSP r_reg[diff], operation Mode is: (C-A:B)'.
DSP Report: register r_reg[diff] is absorbed into DSP r_reg[diff].
DSP Report: operator r_reg[diff]0 is absorbed into DSP r_reg[diff].
DSP Report: Generating DSP r_reg[diff], operation Mode is: (C-A:B)'.
DSP Report: register r_reg[diff] is absorbed into DSP r_reg[diff].
DSP Report: operator r_reg[diff]0 is absorbed into DSP r_reg[diff].
DSP Report: Generating DSP r_reg[diff], operation Mode is: (C-A:B)'.
DSP Report: register r_reg[diff] is absorbed into DSP r_reg[diff].
DSP Report: operator r_reg[diff]0 is absorbed into DSP r_reg[diff].
DSP Report: Generating DSP r_reg[diff], operation Mode is: (C-A:B)'.
DSP Report: register r_reg[diff] is absorbed into DSP r_reg[diff].
DSP Report: operator r_reg[diff]0 is absorbed into DSP r_reg[diff].
DSP Report: Generating DSP r_reg[diff], operation Mode is: (C-A:B)'.
DSP Report: register r_reg[diff] is absorbed into DSP r_reg[diff].
DSP Report: operator r_reg[diff]0 is absorbed into DSP r_reg[diff].
DSP Report: Generating DSP r_reg[diff], operation Mode is: (C-A:B)'.
DSP Report: register r_reg[diff] is absorbed into DSP r_reg[diff].
DSP Report: operator r_reg[diff]0 is absorbed into DSP r_reg[diff].
DSP Report: Generating DSP r_reg[diff], operation Mode is: (C-A:B)'.
DSP Report: register r_reg[diff] is absorbed into DSP r_reg[diff].
DSP Report: operator r_reg[diff]0 is absorbed into DSP r_reg[diff].
DSP Report: Generating DSP r_reg[diff], operation Mode is: (C-A:B)'.
DSP Report: register r_reg[diff] is absorbed into DSP r_reg[diff].
DSP Report: operator r_reg[diff]0 is absorbed into DSP r_reg[diff].
DSP Report: Generating DSP r_reg[diff], operation Mode is: (C-A:B)'.
DSP Report: register r_reg[diff] is absorbed into DSP r_reg[diff].
DSP Report: operator r_reg[diff]0 is absorbed into DSP r_reg[diff].
DSP Report: Generating DSP r_reg[diff], operation Mode is: (C-A:B)'.
DSP Report: register r_reg[diff] is absorbed into DSP r_reg[diff].
DSP Report: operator r_reg[diff]0 is absorbed into DSP r_reg[diff].
DSP Report: Generating DSP r_reg[diff], operation Mode is: (C-A:B)'.
DSP Report: register r_reg[diff] is absorbed into DSP r_reg[diff].
DSP Report: operator r_reg[diff]0 is absorbed into DSP r_reg[diff].
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:35 ; elapsed = 00:03:29 . Memory (MB): peak = 4730.238 ; gain = 2377.535 ; free physical = 36784 ; free virtual = 46233
Synthesis current peak Physical Memory [PSS] (MB): peak = 10296.264; parent = 3824.709; children = 7885.142
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17759.023; parent = 4702.145; children = 13060.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------+------------+---------------+----------------+
|Module Name         | RTL Object | Depth x Width | Implemented As | 
+--------------------+------------+---------------+----------------+
|i2c_master_bit_ctrl | iscl_oen   | 32x1          | LUT            | 
+--------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|SimpleDualPortRam__parameterized4:                                                         | mem_reg                 | 512 x 141(NO_CHANGE)   | W |   | 512 x 141(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|SimpleDualPortRam__parameterized4:                                                         | mem_reg                 | 512 x 141(NO_CHANGE)   | W |   | 512 x 141(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|SimpleDualPortRam__parameterized8:                                                         | mem_reg                 | 2 K x 141(NO_CHANGE)   | W |   | 2 K x 141(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 2,2,2,1,1       | 
|U_DualPortRam_1/\GEN_BRAM.TrueDualPortRam_Inst                                             | READ_FIRST_MODE.mem_reg | 256 x 49(READ_FIRST)   | W | R | 256 x 49(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRam__parameterized13:                                                        | mem_reg                 | 256 x 72(NO_CHANGE)    | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|SimpleDualPortRam__parameterized13:                                                        | mem_reg                 | 256 x 72(NO_CHANGE)    | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\GEN_TX.GEN_INFERRED.U_RAM                                                                 | mem_reg                 | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\GEN_RX.GEN_INFERRED.U_RAM                                                                 | mem_reg                 | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\GEN_SEQ.U_DualPortRam_1 /\GEN_BRAM.TrueDualPortRam_Inst                                   | READ_FIRST_MODE.mem_reg | 256 x 50(READ_FIRST)   | W | R | 256 x 50(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|U_DualPortRam_1/\GEN_BRAM.TrueDualPortRam_Inst                                             | READ_FIRST_MODE.mem_reg | 256 x 49(READ_FIRST)   | W | R | 256 x 49(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRam__parameterized16:                                                        | mem_reg                 | 2 K x 72(NO_CHANGE)    | W |   | 2 K x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,2             | 
|SimpleDualPortRam__parameterized16:                                                        | mem_reg                 | 2 K x 72(NO_CHANGE)    | W |   | 2 K x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,2             | 
|\GEN_TX.GEN_INFERRED.U_RAM                                                                 | mem_reg                 | 32 K x 64(READ_FIRST)  | W |   | 32 K x 64(WRITE_FIRST) |   | R | Port A and B     | 0      | 57     | 8,8,8,8,8,8,8,1 | 
|\GEN_RX.GEN_INFERRED.U_RAM                                                                 | mem_reg                 | 32 K x 64(READ_FIRST)  | W |   | 32 K x 64(WRITE_FIRST) |   | R | Port A and B     | 0      | 57     | 8,8,8,8,8,8,8,1 | 
|SimpleDualPortRam__parameterized17:                                                        | mem_reg                 | 512 x 137(NO_CHANGE)   | W |   | 512 x 137(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|SimpleDualPortRam__parameterized17:                                                        | mem_reg                 | 512 x 137(NO_CHANGE)   | W |   | 512 x 137(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|SimpleDualPortRam__parameterized20:                                                        | mem_reg                 | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(NO_CHANGE)     | W |   | Port A and B     | 1      | 0      | 1               | 
|SimpleDualPortRam__parameterized20:                                                        | mem_reg                 | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(NO_CHANGE)     | W |   | Port A and B     | 1      | 0      | 1               | 
|i_0/U_App/U_Mem/\GEN_INFERRED.AXI_RW_SYS_RO.DualPortRam_1 /\GEN_BRAM.TrueDualPortRam_Inst  | READ_FIRST_MODE.mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+-------------------------------------------------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                  | RTL Object                         | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------+----------------------+----------------+
|U_Core/\GEN_ETH.U_Rudp /U_10GigE/\GEN_LANE[0].TenGigEthGthUltraScale_Inst /U_MAC/U_TxFifo/\PRIM_FIFO.U_Fifo /i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst /\GEN_RAM.U_RAM                 | mem_reg                            | User Attribute | 16 x 141             | RAM32M16 x 11  | 
|Fifo_Trans/\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM                                                                                                                                                         | mem_reg                            | User Attribute | 16 x 69              | RAM32M16 x 5   | 
|U_Core/\GEN_ETH.U_Rudp /U_10GigE/\GEN_LANE[0].TenGigEthGthUltraScale_Inst /U_MAC/U_Tx/U_Export/\U_10G.U_XGMII /DATA_MUX/i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM        | mem_reg                            | User Attribute | 16 x 141             | RAM32M16 x 11  | 
|U_CrcFifo/\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM                                                                                                                                                          | mem_reg                            | User Attribute | 16 x 72              | RAM32M16 x 6   | 
|U_Import/\U_10G.U_XGMII /U_CrcFifo/\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM                                                                                                                                 | mem_reg                            | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|U_Core/\GEN_ETH.U_Rudp /U_10GigE/\GEN_LANE[0].TenGigEthGthUltraScale_Inst /U_MAC/U_RxFifo/U_Fifo/U_Fifo/i_0/\U_LastFifoEnGen.U_LastFifo /\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM  | mem_reg                            | User Attribute | 2 K x 4              | RAM64M8 x 32   | 
|U_Core/\GEN_ETH.U_Rudp /U_10GigE/\GEN_LANE[0].TenGigEthGthUltraScale_Inst /U_MAC/U_RxFifo/U_Fifo/\GEN_ASYNC.U_ASYNC_FIFO /i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst /\GEN_RAM.U_RAM    | mem_reg                            | User Attribute | 16 x 141             | RAM32M16 x 11  | 
|U_AxiLiteAsync/\GEN_ASYNC.U_ReadSlaveToMastFifo /\GEN_RAM.U_RAM                                                                                                                                                              | mem_reg                            | User Attribute | 16 x 35              | RAM32M16 x 3   | 
|U_AxiLiteAsync/\GEN_ASYNC.U_ReadMastToSlaveFifo /\GEN_RAM.U_RAM                                                                                                                                                              | mem_reg                            | User Attribute | 16 x 34              | RAM32M16 x 3   | 
|U_AxiLiteAsync/\GEN_ASYNC.U_WriteAddrSlaveToMastFifo /\GEN_RAM.U_RAM                                                                                                                                                         | mem_reg                            | User Attribute | 16 x 35              | RAM32M16 x 3   | 
|U_AxiLiteAsync/\GEN_ASYNC.U_WriteDataSlaveToMastFifo /\GEN_RAM.U_RAM                                                                                                                                                         | mem_reg                            | User Attribute | 16 x 36              | RAM32M16 x 3   | 
|U_AxiLiteAsync/\GEN_ASYNC.U_WriteMastToSlaveFifo /\GEN_RAM.U_RAM                                                                                                                                                             | mem_reg                            | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_ASYNC.U_FIFO /\GEN_RAM.U_RAM                                                                                                                         | mem_reg                            | User Attribute | 16 x 37              | RAM32M16 x 3   | 
|SyncOut_frameRate/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                                     | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|SyncOut_frameRateMax/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                                  | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|SyncOut_frameRateMin/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                                  | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|SyncOut_frameCnt/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                                      | mem_reg                            | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|Sync_frameSize/U_dataOut/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                              | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|Sync_frameSize/U_dataMin/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                              | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|Sync_frameSize/U_dataMax/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                              | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|Sync_bandwidth/U_dataOut/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                              | mem_reg                            | User Attribute | 16 x 40              | RAM32M16 x 3   | 
|Sync_bandwidth/U_dataMin/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                              | mem_reg                            | User Attribute | 16 x 40              | RAM32M16 x 3   | 
|Sync_bandwidth/U_dataMax/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                              | mem_reg                            | User Attribute | 16 x 40              | RAM32M16 x 3   | 
|AxiLiteRegItf_INST/U_validCnt/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                         | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|AxiLiteRegItf_INST/U_dropCnt/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                          | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|AxiLiteRegItf_INST/U_resendCnt/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                        | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|AxiLiteRegItf_INST/U_reconCnt/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                         | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|AxiLiteRegItf_INST/U_validCnt/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                         | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|AxiLiteRegItf_INST/U_dropCnt/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                          | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|AxiLiteRegItf_INST/U_resendCnt/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                        | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|AxiLiteRegItf_INST/U_reconCnt/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                         | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|\U_LastFifoEnGen.U_LastFifo /\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM                                                                                                              | mem_reg                            | User Attribute | 512 x 2              | RAM256X1D x 4  | 
|\U_LastFifoEnGen.U_LastFifo /\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM                                                                                                              | mem_reg                            | User Attribute | 512 x 2              | RAM256X1D x 4  | 
|U_AXIS_MON/U_AxiDualPortRam/\GEN_INFERRED.AXI_R0_SYS_RW.DualPortRam_1 /\GEN_LUTRAM.LutRam_Inst                                                                                                                               | PORT_A_REG.READ_FIRST_MODE.mem_reg | User Attribute | 32 x 32              | RAM32X1D x 32  | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DspComparator | (C-A:B)'       | 15     | 18     | 33     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (C-A:B)'       | 15     | 18     | 33     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (C-A:B)'       | 15     | 18     | 33     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (C-A:B)'       | 15     | 18     | 33     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (C-A:B)'       | 23     | 18     | 41     | -      | 41     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (C-A:B)'       | 23     | 18     | 41     | -      | 41     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|RssiMonitor   | A*(B:0x625a)   | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | (PCIN>>17)+A*B | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | A*(B:0x625a)   | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | (PCIN>>17)+A*B | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | A*(B:0x625a)   | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | (PCIN>>17)+A*B | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | A*(B:0x625a)   | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | (PCIN>>17)+A*B | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | A*(B:0x625a)   | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | (PCIN>>17)+A*B | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | A*(B:0x625a)   | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | (PCIN>>17)+A*B | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DspComparator | (C-A:B)'       | 15     | 18     | 33     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (C-A:B)'       | 15     | 18     | 33     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (C-A:B)'       | 15     | 18     | 33     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (C-A:B)'       | 15     | 18     | 33     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (C-A:B)'       | 23     | 18     | 41     | -      | 41     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (C-A:B)'       | 23     | 18     | 41     | -      | 41     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (C-A:B)'       | 15     | 18     | 33     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (C-A:B)'       | 15     | 18     | 33     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (C-A:B)'       | 15     | 18     | 33     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (C-A:B)'       | 15     | 18     | 33     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (C-A:B)'       | 23     | 18     | 41     | -      | 41     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (C-A:B)'       | 23     | 18     | 41     | -      | 41     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:43 ; elapsed = 00:03:38 . Memory (MB): peak = 4730.238 ; gain = 2377.535 ; free physical = 36438 ; free virtual = 46030
Synthesis current peak Physical Memory [PSS] (MB): peak = 10375.642; parent = 3824.709; children = 7885.142
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17769.625; parent = 4708.828; children = 13060.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[0].U_RssiServer /U_RssiCore/i_0/\GEN_TX.GEN_INFERRED.U_RAM /mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[0].U_RssiServer /U_RssiCore/i_0/\GEN_TX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[0].U_RssiServer /U_RssiCore/i_0/\GEN_TX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[0].U_RssiServer /U_RssiCore/i_0/\GEN_TX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-5556] The block RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[0].U_RssiServer /U_RssiCore/i_0/\GEN_RX.GEN_INFERRED.U_RAM /mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[0].U_RssiServer /U_RssiCore/i_0/\GEN_RX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[0].U_RssiServer /U_RssiCore/i_0/\GEN_RX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[0].U_RssiServer /U_RssiCore/i_0/\GEN_RX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-5556] The block RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/TspFifoOut_INST/i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM /mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/TspFifoOut_INST/i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM /mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/TspFifoOut_INST/i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM /mem_reg"
INFO: [Synth 8-5556] The block RAM "U_Core/\GEN_ETH.U_Rudp /U_10GigE/\GEN_LANE[0].TenGigEthGthUltraScale_Inst /U_MAC/U_RxFifo/U_Fifo/U_Fifo/i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM /mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "U_Core/\GEN_ETH.U_Rudp /U_10GigE/\GEN_LANE[0].TenGigEthGthUltraScale_Inst /U_MAC/U_RxFifo/U_Fifo/U_Fifo/i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM /mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "U_Core/\GEN_ETH.U_Rudp /U_10GigE/\GEN_LANE[0].TenGigEthGthUltraScale_Inst /U_MAC/U_RxFifo/U_Fifo/U_Fifo/i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM /mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "U_Core/\GEN_ETH.U_Rudp /U_10GigE/\GEN_LANE[0].TenGigEthGthUltraScale_Inst /U_MAC/U_RxFifo/U_Fifo/U_Fifo/i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM /mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "U_Core/\GEN_ETH.U_Rudp /U_10GigE/\GEN_LANE[0].TenGigEthGthUltraScale_Inst /U_MAC/U_RxFifo/U_Fifo/U_Fifo/i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM /mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 15 for RAM "U_Core/\GEN_ETH.U_Rudp /U_10GigE/\GEN_LANE[0].TenGigEthGthUltraScale_Inst /U_MAC/U_RxFifo/U_Fifo/U_Fifo/i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM /mem_reg"
INFO: [Synth 8-5556] The block RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/AppFifoOut_INST/i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM /mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/AppFifoOut_INST/i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM /mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/AppFifoOut_INST/i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM /mem_reg"
INFO: [Synth 8-5556] The block RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_TX.GEN_INFERRED.U_RAM /mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_TX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_TX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_TX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_TX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_TX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_TX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_TX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_TX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-5556] The block RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_RX.GEN_INFERRED.U_RAM /mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_RX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_RX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_RX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_RX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_RX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_RX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_RX.GEN_INFERRED.U_RAM /mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_RX.GEN_INFERRED.U_RAM /mem_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:06 ; elapsed = 00:04:03 . Memory (MB): peak = 4730.238 ; gain = 2377.535 ; free physical = 36247 ; free virtual = 45844
Synthesis current peak Physical Memory [PSS] (MB): peak = 10532.412; parent = 3824.709; children = 7885.142
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17769.625; parent = 4708.828; children = 13060.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                                                                                            | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|SimpleDualPortRam__parameterized4:                                                                                                                                                                     | mem_reg                 | 512 x 141(NO_CHANGE)   | W |   | 512 x 141(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|SimpleDualPortRam__parameterized4:                                                                                                                                                                     | mem_reg                 | 512 x 141(NO_CHANGE)   | W |   | 512 x 141(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|U_Core/\GEN_ETH.U_Rudp /U_10GigE/\GEN_LANE[0].TenGigEthGthUltraScale_Inst /U_MAC/U_RxFifo/U_Fifo/U_Fifo/i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM  | mem_reg                 | 2 K x 141(NO_CHANGE)   | W |   | 2 K x 141(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 2,2,2,1,1       | 
|U_DualPortRam_1/\GEN_BRAM.TrueDualPortRam_Inst                                                                                                                                                         | READ_FIRST_MODE.mem_reg | 256 x 49(READ_FIRST)   | W | R | 256 x 49(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRam__parameterized13:                                                                                                                                                                    | mem_reg                 | 256 x 72(NO_CHANGE)    | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|SimpleDualPortRam__parameterized13:                                                                                                                                                                    | mem_reg                 | 256 x 72(NO_CHANGE)    | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[0].U_RssiServer /U_RssiCore/i_0/\GEN_TX.GEN_INFERRED.U_RAM                                                                                                            | mem_reg                 | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[0].U_RssiServer /U_RssiCore/i_0/\GEN_RX.GEN_INFERRED.U_RAM                                                                                                            | mem_reg                 | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\GEN_SEQ.U_DualPortRam_1 /\GEN_BRAM.TrueDualPortRam_Inst                                                                                                                                               | READ_FIRST_MODE.mem_reg | 256 x 50(READ_FIRST)   | W | R | 256 x 50(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|U_DualPortRam_1/\GEN_BRAM.TrueDualPortRam_Inst                                                                                                                                                         | READ_FIRST_MODE.mem_reg | 256 x 49(READ_FIRST)   | W | R | 256 x 49(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/AppFifoOut_INST/i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM                             | mem_reg                 | 2 K x 72(NO_CHANGE)    | W |   | 2 K x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,2             | 
|U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/TspFifoOut_INST/i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM                             | mem_reg                 | 2 K x 72(NO_CHANGE)    | W |   | 2 K x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,2             | 
|U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_TX.GEN_INFERRED.U_RAM                                                                                                            | mem_reg                 | 32 K x 64(READ_FIRST)  | W |   | 32 K x 64(WRITE_FIRST) |   | R | Port A and B     | 0      | 57     | 8,8,8,8,8,8,8,1 | 
|U_Core/\GEN_ETH.U_Rudp /\GEN_VEC[1].U_RssiServer /U_RssiCore/i_0/\GEN_RX.GEN_INFERRED.U_RAM                                                                                                            | mem_reg                 | 32 K x 64(READ_FIRST)  | W |   | 32 K x 64(WRITE_FIRST) |   | R | Port A and B     | 0      | 57     | 8,8,8,8,8,8,8,1 | 
|\GEN_SEQ.U_DualPortRam_1 /\GEN_BRAM.TrueDualPortRam_Inst                                                                                                                                               | READ_FIRST_MODE.mem_reg | 256 x 50(READ_FIRST)   | W | R | 256 x 50(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRam__parameterized17:                                                                                                                                                                    | mem_reg                 | 512 x 137(NO_CHANGE)   | W |   | 512 x 137(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|SimpleDualPortRam__parameterized17:                                                                                                                                                                    | mem_reg                 | 512 x 137(NO_CHANGE)   | W |   | 512 x 137(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|SimpleDualPortRam__parameterized20:                                                                                                                                                                    | mem_reg                 | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(NO_CHANGE)     | W |   | Port A and B     | 1      | 0      | 1               | 
|SimpleDualPortRam__parameterized20:                                                                                                                                                                    | mem_reg                 | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(NO_CHANGE)     | W |   | Port A and B     | 1      | 0      | 1               | 
|i_0/U_App/U_Mem/\GEN_INFERRED.AXI_RW_SYS_RO.DualPortRam_1 /\GEN_BRAM.TrueDualPortRam_Inst                                                                                                              | READ_FIRST_MODE.mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                  | RTL Object                         | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------+----------------------+----------------+
|U_Core/\GEN_ETH.U_Rudp /U_10GigE/\GEN_LANE[0].TenGigEthGthUltraScale_Inst /U_MAC/U_TxFifo/\PRIM_FIFO.U_Fifo /i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst /\GEN_RAM.U_RAM                 | mem_reg                            | User Attribute | 16 x 141             | RAM32M16 x 11  | 
|Fifo_Trans/\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM                                                                                                                                                         | mem_reg                            | User Attribute | 16 x 69              | RAM32M16 x 5   | 
|U_Core/\GEN_ETH.U_Rudp /U_10GigE/\GEN_LANE[0].TenGigEthGthUltraScale_Inst /U_MAC/U_Tx/U_Export/\U_10G.U_XGMII /DATA_MUX/i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM        | mem_reg                            | User Attribute | 16 x 141             | RAM32M16 x 11  | 
|U_CrcFifo/\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM                                                                                                                                                          | mem_reg                            | User Attribute | 16 x 72              | RAM32M16 x 6   | 
|U_Import/\U_10G.U_XGMII /U_CrcFifo/\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM                                                                                                                                 | mem_reg                            | User Attribute | 16 x 64              | RAM32M16 x 5   | 
|U_Core/\GEN_ETH.U_Rudp /U_10GigE/\GEN_LANE[0].TenGigEthGthUltraScale_Inst /U_MAC/U_RxFifo/U_Fifo/U_Fifo/i_0/\U_LastFifoEnGen.U_LastFifo /\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM  | mem_reg                            | User Attribute | 2 K x 4              | RAM64M8 x 32   | 
|U_Core/\GEN_ETH.U_Rudp /U_10GigE/\GEN_LANE[0].TenGigEthGthUltraScale_Inst /U_MAC/U_RxFifo/U_Fifo/\GEN_ASYNC.U_ASYNC_FIFO /i_0/U_Fifo/\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst /\GEN_RAM.U_RAM    | mem_reg                            | User Attribute | 16 x 141             | RAM32M16 x 11  | 
|U_AxiLiteAsync/\GEN_ASYNC.U_ReadSlaveToMastFifo /\GEN_RAM.U_RAM                                                                                                                                                              | mem_reg                            | User Attribute | 16 x 35              | RAM32M16 x 3   | 
|U_AxiLiteAsync/\GEN_ASYNC.U_ReadMastToSlaveFifo /\GEN_RAM.U_RAM                                                                                                                                                              | mem_reg                            | User Attribute | 16 x 34              | RAM32M16 x 3   | 
|U_AxiLiteAsync/\GEN_ASYNC.U_WriteAddrSlaveToMastFifo /\GEN_RAM.U_RAM                                                                                                                                                         | mem_reg                            | User Attribute | 16 x 35              | RAM32M16 x 3   | 
|U_AxiLiteAsync/\GEN_ASYNC.U_WriteDataSlaveToMastFifo /\GEN_RAM.U_RAM                                                                                                                                                         | mem_reg                            | User Attribute | 16 x 36              | RAM32M16 x 3   | 
|U_AxiLiteAsync/\GEN_ASYNC.U_WriteMastToSlaveFifo /\GEN_RAM.U_RAM                                                                                                                                                             | mem_reg                            | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|U_TenGigEthReg/\GEN_REG.SyncStatusVec_Inst /SyncOneShotCntVec_Inst/\GEN_ASYNC.U_FIFO /\GEN_RAM.U_RAM                                                                                                                         | mem_reg                            | User Attribute | 16 x 37              | RAM32M16 x 3   | 
|SyncOut_frameRate/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                                     | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|Sync_bandwidth/U_dataOut/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                              | mem_reg                            | User Attribute | 16 x 40              | RAM32M16 x 3   | 
|SyncOut_frameRate/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                                     | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|Sync_bandwidth/U_dataOut/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                              | mem_reg                            | User Attribute | 16 x 40              | RAM32M16 x 3   | 
|AxiLiteRegItf_INST/U_validCnt/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                         | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|AxiLiteRegItf_INST/U_dropCnt/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                          | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|AxiLiteRegItf_INST/U_resendCnt/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                        | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|AxiLiteRegItf_INST/U_reconCnt/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                         | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|AxiLiteRegItf_INST/U_validCnt/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                         | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|AxiLiteRegItf_INST/U_dropCnt/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                          | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|AxiLiteRegItf_INST/U_resendCnt/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                        | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|AxiLiteRegItf_INST/U_reconCnt/\GEN_ASYNC.FifoAsync_1 /\GEN_RAM.U_RAM                                                                                                                                                         | mem_reg                            | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|\U_LastFifoEnGen.U_LastFifo /\ONE_STAGE.Fifo_1xStage /\GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst /\GEN_RAM.U_RAM                                                                                                              | mem_reg                            | User Attribute | 512 x 2              | RAM256X1D x 4  | 
|U_AXIS_MON/U_AxiDualPortRam/\GEN_INFERRED.AXI_R0_SYS_RW.DualPortRam_1 /\GEN_LUTRAM.LutRam_Inst                                                                                                                               | PORT_A_REG.READ_FIRST_MODE.mem_reg | User Attribute | 32 x 32              | RAM32X1D x 32  | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/U_RssiCore/i_0/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/U_RssiCore/i_0/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/U_RssiCore/i_0/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/U_RssiCore/i_0/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/U_RssiCore/i_0/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/U_RssiCore/i_0/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/i_0/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/i_0/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/i_0/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/i_0/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/i_0/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/i_0/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/i_0/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/i_0/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/i_0/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/i_0/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/i_0/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/i_0/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/i_0/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/i_0/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/i_0/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/i_0/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/i_0/GEN_REAL.GEN_VEC[1].U_BootProm/AxiMicronN25QReg_Inst/U_Ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/i_0/GEN_REAL.GEN_VEC[0].U_BootProm/AxiMicronN25QReg_Inst/U_Ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:30 ; elapsed = 00:04:37 . Memory (MB): peak = 4730.238 ; gain = 2377.535 ; free physical = 35147 ; free virtual = 44772
Synthesis current peak Physical Memory [PSS] (MB): peak = 11633.820; parent = 3824.709; children = 8889.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18303.316; parent = 4716.836; children = 13586.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/U_RssiCore/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/U_RssiCore/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/U_RssiCore/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_TX.GEN_INFERRED.U_RAM/mem_reg_bram_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_REAL.GEN_VEC[1].U_BootProm/AxiMicronN25QReg_Inst/U_Ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Core/GEN_REAL.GEN_VEC[0].U_BootProm/AxiMicronN25QReg_Inst/U_Ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:42 ; elapsed = 00:04:52 . Memory (MB): peak = 4730.238 ; gain = 2377.535 ; free physical = 34913 ; free virtual = 44701
Synthesis current peak Physical Memory [PSS] (MB): peak = 11633.820; parent = 3824.709; children = 8889.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18303.316; parent = 4716.836; children = 13586.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:42 ; elapsed = 00:04:53 . Memory (MB): peak = 4730.238 ; gain = 2377.535 ; free physical = 34910 ; free virtual = 44701
Synthesis current peak Physical Memory [PSS] (MB): peak = 11633.820; parent = 3824.709; children = 8889.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18303.316; parent = 4716.836; children = 13586.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:51 ; elapsed = 00:05:02 . Memory (MB): peak = 4730.238 ; gain = 2377.535 ; free physical = 34898 ; free virtual = 44686
Synthesis current peak Physical Memory [PSS] (MB): peak = 11633.820; parent = 3824.709; children = 8889.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18303.316; parent = 4716.836; children = 13586.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|EthMacTxCsum        | r_reg[ipv4Len][4][15]                                | 4      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|EthMacRxCsum        | r_reg[mAxisMasters][3][tLast]                        | 4      | 68    | YES          | NO                 | YES               | 68     | 0       | 
|EthMacRxCsum        | r_reg[mAxisMasters][4][tData][127]                   | 5      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|i2c_master_bit_ctrl | bus_status_ctrl.staticfilt.sfblock.disda_oen_reg[18] | 19     | 3     | NO           | NO                 | YES               | 0      | 3       | 
+--------------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|RssiMonitor   | A*B           | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | PCIN>>17+A*B  | 0      | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | A*B           | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | PCIN>>17+A*B  | 0      | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | A*B           | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | PCIN>>17+A*B  | 0      | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | A*B           | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | PCIN>>17+A*B  | 0      | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | A*B           | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | PCIN>>17+A*B  | 0      | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | A*B           | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RssiMonitor   | PCIN>>17+A*B  | 0      | 1      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DspComparator | (not(C+A:B))' | 14     | 18     | 32     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (not(C+A:B))' | 14     | 18     | 32     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (not(C+A:B))' | 14     | 18     | 32     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (not(C+A:B))' | 14     | 18     | 32     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (not(C+A:B))' | 22     | 18     | 40     | -      | 41     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (not(C+A:B))' | 22     | 18     | 40     | -      | 41     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (not(C+A:B))' | 14     | 18     | 32     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (not(C+A:B))' | 14     | 18     | 32     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (not(C+A:B))' | 14     | 18     | 32     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (not(C+A:B))' | 14     | 18     | 32     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (not(C+A:B))' | 22     | 18     | 40     | -      | 41     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DspComparator | (not(C+A:B))' | 22     | 18     | 40     | -      | 41     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+--------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |TenGigEthGthUltraScale156p25MHzCore |         1|
|2     |UdpDebugBridge                      |         1|
|3     |SystemManagementCore                |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |SystemManagementCore_bbox                |     1|
|2     |TenGigEthGthUltraScale156p25MHzCore_bbox |     1|
|3     |UdpDebugBridge_bbox                      |     1|
|4     |BUFG                                     |     1|
|5     |BUFGCE_DIV                               |     2|
|6     |BUFG_GT                                  |     3|
|7     |CARRY8                                   |   635|
|8     |DNA_PORTE2                               |     1|
|9     |DSP_ALU                                  |    24|
|10    |DSP_A_B_DATA                             |    24|
|11    |DSP_C_DATA                               |    24|
|13    |DSP_MULTIPLIER                           |    24|
|15    |DSP_M_DATA                               |    24|
|16    |DSP_OUTPUT                               |    24|
|18    |DSP_PREADD                               |    24|
|19    |DSP_PREADD_DATA                          |    24|
|21    |EFUSE_USR                                |     1|
|22    |GTHE3_COMMON                             |     1|
|23    |IBUFDS_GTE3                              |     1|
|24    |ICAPE3                                   |     1|
|25    |LUT1                                     |   909|
|26    |LUT2                                     |  4480|
|27    |LUT3                                     |  4217|
|28    |LUT4                                     |  8066|
|29    |LUT5                                     |  6798|
|30    |LUT6                                     | 11500|
|31    |MUXF7                                    |   641|
|32    |MUXF8                                    |   150|
|33    |RAM16X1D                                 |     2|
|34    |RAM256X1D                                |     2|
|35    |RAM32M                                   |    13|
|36    |RAM32M16                                 |    93|
|37    |RAM32X1D                                 |    35|
|38    |RAM64M8                                  |    32|
|39    |RAMB18E2                                 |     6|
|42    |RAMB36E2                                 |   153|
|60    |SRL16E                                   |   213|
|61    |SRLC32E                                  |     3|
|62    |STARTUPE3                                |     1|
|63    |FDCE                                     |     5|
|64    |FDPE                                     |   365|
|65    |FDRE                                     | 41330|
|66    |FDSE                                     |  3291|
|67    |IBUF                                     |     3|
|68    |IOBUF                                    |     2|
|69    |OBUF                                     |    14|
+------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:51 ; elapsed = 00:05:02 . Memory (MB): peak = 4730.238 ; gain = 2377.535 ; free physical = 34898 ; free virtual = 44686
Synthesis current peak Physical Memory [PSS] (MB): peak = 11633.820; parent = 3824.709; children = 8889.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18303.316; parent = 4716.836; children = 13586.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13079 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:09 ; elapsed = 00:04:33 . Memory (MB): peak = 4730.238 ; gain = 1514.512 ; free physical = 43437 ; free virtual = 53225
Synthesis Optimization Complete : Time (s): cpu = 00:04:53 ; elapsed = 00:05:04 . Memory (MB): peak = 4730.238 ; gain = 2377.535 ; free physical = 43483 ; free virtual = 53227
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.93 . Memory (MB): peak = 4730.238 ; gain = 0.000 ; free physical = 43420 ; free virtual = 53164
INFO: [Netlist 29-17] Analyzing 1633 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_SYNC for BUFG_GT U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/U_RssiCore/AppFifoOut_INST/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/U_RssiCore/TspFifoOut_INST/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/AppFifoOut_INST/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/AppFifoOut_INST/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/AppFifoOut_INST/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/AppFifoOut_INST/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/TspFifoOut_INST/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/TspFifoOut_INST/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/TspFifoOut_INST/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/TspFifoOut_INST/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_Last_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_Last_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/U_SRPv3/RX_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/U_SRPv3/RX_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/U_SRPv3/TX_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_ETH.U_Rudp/U_SRPv3/TX_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_REAL.GEN_VEC[0].U_BootProm/AxiMicronN25QReg_Inst/U_Ram/mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U_Core/GEN_REAL.GEN_VEC[1].U_BootProm/AxiMicronN25QReg_Inst/U_Ram/mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4756.848 ; gain = 0.000 ; free physical = 43361 ; free virtual = 53102
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 207 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 24 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 13 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 93 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 35 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 32 instances

Synth Design complete, checksum: 12e8d5e2
INFO: [Common 17-83] Releasing license: Synthesis
955 Infos, 279 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:10 ; elapsed = 00:05:21 . Memory (MB): peak = 4756.848 ; gain = 2967.914 ; free physical = 43785 ; free virtual = 53525
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/build/Simple10GbeRudpKcu105Example/Simple10GbeRudpKcu105Example_project.runs/synth_1/Simple10GbeRudpKcu105Example.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4828.883 ; gain = 72.035 ; free physical = 43673 ; free virtual = 53511
INFO: [runtcl-4] Executing : report_utilization -file Simple10GbeRudpKcu105Example_utilization_synth.rpt -pb Simple10GbeRudpKcu105Example_utilization_synth.pb
source /home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/submodules/ruckus/vivado/run/post/synth.tcl
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 16:30:09 2023...
