

================================================================
== Vitis HLS Report for 'load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4'
================================================================
* Date:           Sun Sep  7 15:34:36 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_3_VITIS_LOOP_60_4  |        ?|        ?|        13|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_1 = alloca i32 1" [fmm_hls_greedy_potential.cpp:60]   --->   Operation 16 'alloca' 'c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [fmm_hls_greedy_potential.cpp:59]   --->   Operation 17 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln59_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln59"   --->   Operation 19 'read' 'sext_ln59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%A_dram_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A_dram"   --->   Operation 20 'read' 'A_dram_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mul_ln59_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln59"   --->   Operation 21 'read' 'mul_ln59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 22 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln59_cast = sext i32 %sext_ln59_read"   --->   Operation 23 'sext' 'sext_ln59_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 65536, void @empty_10, void @empty_14, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.14ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten7"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 26 [1/1] (1.14ns)   --->   "%store_ln59 = store i31 0, i31 %r" [fmm_hls_greedy_potential.cpp:59]   --->   Operation 26 'store' 'store_ln59' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 27 [1/1] (1.14ns)   --->   "%store_ln60 = store i31 0, i31 %c_1" [fmm_hls_greedy_potential.cpp:60]   --->   Operation 27 'store' 'store_ln60' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body22.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%c = load i31 %c_1" [fmm_hls_greedy_potential.cpp:60]   --->   Operation 29 'load' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i62 %indvar_flatten7" [fmm_hls_greedy_potential.cpp:59]   --->   Operation 30 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i31 %c" [fmm_hls_greedy_potential.cpp:60]   --->   Operation 31 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.91ns)   --->   "%icmp_ln60 = icmp_slt  i32 %zext_ln60, i32 %cols_read" [fmm_hls_greedy_potential.cpp:60]   --->   Operation 32 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.60ns)   --->   "%icmp_ln59 = icmp_eq  i62 %indvar_flatten7_load, i62 %mul_ln59_read" [fmm_hls_greedy_potential.cpp:59]   --->   Operation 33 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.60ns)   --->   "%add_ln59_1 = add i62 %indvar_flatten7_load, i62 1" [fmm_hls_greedy_potential.cpp:59]   --->   Operation 34 'add' 'add_ln59_1' <Predicate = true> <Delay = 2.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.inc44.i, void %load_matrix_from_dram_safe.exit.exitStub" [fmm_hls_greedy_potential.cpp:59]   --->   Operation 35 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%r_load = load i31 %r" [fmm_hls_greedy_potential.cpp:59]   --->   Operation 36 'load' 'r_load' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.89ns)   --->   "%add_ln59 = add i31 %r_load, i31 1" [fmm_hls_greedy_potential.cpp:59]   --->   Operation 37 'add' 'add_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.62ns)   --->   "%select_ln59 = select i1 %icmp_ln60, i31 %c, i31 0" [fmm_hls_greedy_potential.cpp:59]   --->   Operation 38 'select' 'select_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.62ns)   --->   "%select_ln59_1 = select i1 %icmp_ln60, i31 %r_load, i31 %add_ln59" [fmm_hls_greedy_potential.cpp:59]   --->   Operation 39 'select' 'select_ln59_1' <Predicate = (!icmp_ln59)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i31 %select_ln59_1" [fmm_hls_greedy_potential.cpp:66]   --->   Operation 40 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln66, i8 0" [fmm_hls_greedy_potential.cpp:66]   --->   Operation 41 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i31 %select_ln59_1" [fmm_hls_greedy_potential.cpp:66]   --->   Operation 42 'trunc' 'trunc_ln66_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln66_1, i6 0" [fmm_hls_greedy_potential.cpp:66]   --->   Operation 43 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.02ns)   --->   "%add_ln66_1 = add i35 %p_shl, i35 %p_shl2" [fmm_hls_greedy_potential.cpp:66]   --->   Operation 44 'add' 'add_ln66_1' <Predicate = (!icmp_ln59)> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln66_2 = trunc i35 %add_ln66_1" [fmm_hls_greedy_potential.cpp:66]   --->   Operation 45 'trunc' 'trunc_ln66_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln66_3 = trunc i31 %select_ln59" [fmm_hls_greedy_potential.cpp:66]   --->   Operation 46 'trunc' 'trunc_ln66_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.89ns)   --->   "%add_ln60 = add i31 %select_ln59, i31 1" [fmm_hls_greedy_potential.cpp:60]   --->   Operation 47 'add' 'add_ln60' <Predicate = (!icmp_ln59)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.14ns)   --->   "%store_ln59 = store i62 %add_ln59_1, i62 %indvar_flatten7" [fmm_hls_greedy_potential.cpp:59]   --->   Operation 48 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.14>
ST_2 : Operation 49 [1/1] (1.14ns)   --->   "%store_ln59 = store i31 %select_ln59_1, i31 %r" [fmm_hls_greedy_potential.cpp:59]   --->   Operation 49 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.14>
ST_2 : Operation 50 [1/1] (1.14ns)   --->   "%store_ln60 = store i31 %add_ln60, i31 %c_1" [fmm_hls_greedy_potential.cpp:60]   --->   Operation 50 'store' 'store_ln60' <Predicate = (!icmp_ln59)> <Delay = 1.14>

State 3 <SV = 2> <Delay = 6.21>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i31 %select_ln59_1" [fmm_hls_greedy_potential.cpp:59]   --->   Operation 51 'zext' 'zext_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (6.21ns)   --->   "%empty = mul i62 %sext_ln59_cast, i62 %zext_ln59" [fmm_hls_greedy_potential.cpp:59]   --->   Operation 52 'mul' 'empty' <Predicate = (!icmp_ln59)> <Delay = 6.21> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.65ns)   --->   "%add_ln66 = add i17 %trunc_ln66_2, i17 %trunc_ln66_3" [fmm_hls_greedy_potential.cpp:66]   --->   Operation 53 'add' 'add_ln66' <Predicate = (!icmp_ln59)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i17 %add_ln66" [fmm_hls_greedy_potential.cpp:66]   --->   Operation 54 'zext' 'zext_ln66' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln66" [fmm_hls_greedy_potential.cpp:66]   --->   Operation 55 'getelementptr' 'M_e_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.38>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_59_3_VITIS_LOOP_60_4_str"   --->   Operation 56 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i31 %select_ln59" [fmm_hls_greedy_potential.cpp:60]   --->   Operation 57 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:61]   --->   Operation 58 'specpipeline' 'specpipeline_ln61' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.60ns)   --->   "%add_ln62 = add i62 %empty, i62 %zext_ln60_1" [fmm_hls_greedy_potential.cpp:62]   --->   Operation 59 'add' 'add_ln62' <Predicate = (!icmp_ln59)> <Delay = 2.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i62.i32.i32, i62 %add_ln62, i32 16, i32 31" [fmm_hls_greedy_potential.cpp:63]   --->   Operation 60 'partselect' 'tmp' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.63ns)   --->   "%icmp_ln63 = icmp_eq  i16 %tmp, i16 0" [fmm_hls_greedy_potential.cpp:63]   --->   Operation 61 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln59)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.14ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.inc41.i, void %if.then.i" [fmm_hls_greedy_potential.cpp:63]   --->   Operation 62 'br' 'br_ln63' <Predicate = (!icmp_ln59)> <Delay = 1.14>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln62, i2 0" [fmm_hls_greedy_potential.cpp:64]   --->   Operation 63 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln59 & icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.64ns)   --->   "%add_ln64 = add i64 %shl_ln, i64 %A_dram_read" [fmm_hls_greedy_potential.cpp:64]   --->   Operation 64 'add' 'add_ln64' <Predicate = (!icmp_ln59 & icmp_ln63)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64, i32 2, i32 63" [fmm_hls_greedy_potential.cpp:64]   --->   Operation 65 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln59 & icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i62 %trunc_ln2" [fmm_hls_greedy_potential.cpp:64]   --->   Operation 66 'sext' 'sext_ln64' <Predicate = (!icmp_ln59 & icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln64" [fmm_hls_greedy_potential.cpp:64]   --->   Operation 67 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln59 & icmp_ln63)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 68 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [fmm_hls_greedy_potential.cpp:64]   --->   Operation 68 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln59 & icmp_ln63)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 69 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [fmm_hls_greedy_potential.cpp:64]   --->   Operation 69 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln59 & icmp_ln63)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 70 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [fmm_hls_greedy_potential.cpp:64]   --->   Operation 70 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln59 & icmp_ln63)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 71 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [fmm_hls_greedy_potential.cpp:64]   --->   Operation 71 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln59 & icmp_ln63)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 72 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [fmm_hls_greedy_potential.cpp:64]   --->   Operation 72 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln59 & icmp_ln63)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 73 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [fmm_hls_greedy_potential.cpp:64]   --->   Operation 73 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln59 & icmp_ln63)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 74 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [fmm_hls_greedy_potential.cpp:64]   --->   Operation 74 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln59 & icmp_ln63)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 75 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [fmm_hls_greedy_potential.cpp:64]   --->   Operation 75 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln59 & icmp_ln63)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 76 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [fmm_hls_greedy_potential.cpp:64]   --->   Operation 76 'read' 'gmem_addr_read' <Predicate = (!icmp_ln59 & icmp_ln63)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 81 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = (icmp_ln59)> <Delay = 1.14>

State 14 <SV = 13> <Delay = 3.56>
ST_14 : Operation 77 [1/1] (1.14ns)   --->   "%br_ln65 = br void %for.inc41.i" [fmm_hls_greedy_potential.cpp:65]   --->   Operation 77 'br' 'br_ln65' <Predicate = (!icmp_ln59 & icmp_ln63)> <Delay = 1.14>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%storemerge_i = phi i32 %gmem_addr_read, void %if.then.i, i32 0, void %for.inc44.i" [fmm_hls_greedy_potential.cpp:64]   --->   Operation 78 'phi' 'storemerge_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 79 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln64 = store i32 %storemerge_i, i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:64]   --->   Operation 79 'store' 'store_ln64' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.body22.i" [fmm_hls_greedy_potential.cpp:60]   --->   Operation 80 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln59]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_dram]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln59]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_1                  (alloca        ) [ 011000000000000]
r                    (alloca        ) [ 011000000000000]
indvar_flatten7      (alloca        ) [ 011000000000000]
sext_ln59_read       (read          ) [ 000000000000000]
A_dram_read          (read          ) [ 011110000000000]
mul_ln59_read        (read          ) [ 011000000000000]
cols_read            (read          ) [ 011000000000000]
sext_ln59_cast       (sext          ) [ 011100000000000]
specinterface_ln0    (specinterface ) [ 000000000000000]
store_ln0            (store         ) [ 000000000000000]
store_ln59           (store         ) [ 000000000000000]
store_ln60           (store         ) [ 000000000000000]
br_ln0               (br            ) [ 000000000000000]
c                    (load          ) [ 000000000000000]
indvar_flatten7_load (load          ) [ 000000000000000]
zext_ln60            (zext          ) [ 000000000000000]
icmp_ln60            (icmp          ) [ 000000000000000]
icmp_ln59            (icmp          ) [ 011111111111111]
add_ln59_1           (add           ) [ 000000000000000]
br_ln59              (br            ) [ 000000000000000]
r_load               (load          ) [ 000000000000000]
add_ln59             (add           ) [ 000000000000000]
select_ln59          (select        ) [ 010110000000000]
select_ln59_1        (select        ) [ 010100000000000]
trunc_ln66           (trunc         ) [ 000000000000000]
p_shl                (bitconcatenate) [ 000000000000000]
trunc_ln66_1         (trunc         ) [ 000000000000000]
p_shl2               (bitconcatenate) [ 000000000000000]
add_ln66_1           (add           ) [ 000000000000000]
trunc_ln66_2         (trunc         ) [ 010100000000000]
trunc_ln66_3         (trunc         ) [ 010100000000000]
add_ln60             (add           ) [ 000000000000000]
store_ln59           (store         ) [ 000000000000000]
store_ln59           (store         ) [ 000000000000000]
store_ln60           (store         ) [ 000000000000000]
zext_ln59            (zext          ) [ 000000000000000]
empty                (mul           ) [ 010010000000000]
add_ln66             (add           ) [ 000000000000000]
zext_ln66            (zext          ) [ 000000000000000]
M_e_addr             (getelementptr ) [ 010011111111111]
specloopname_ln0     (specloopname  ) [ 000000000000000]
zext_ln60_1          (zext          ) [ 000000000000000]
specpipeline_ln61    (specpipeline  ) [ 000000000000000]
add_ln62             (add           ) [ 000000000000000]
tmp                  (partselect    ) [ 000000000000000]
icmp_ln63            (icmp          ) [ 010011111111111]
br_ln63              (br            ) [ 010011111111111]
shl_ln               (bitconcatenate) [ 000000000000000]
add_ln64             (add           ) [ 000000000000000]
trunc_ln2            (partselect    ) [ 000000000000000]
sext_ln64            (sext          ) [ 000000000000000]
gmem_addr            (getelementptr ) [ 010001111111110]
gmem_load_req        (readreq       ) [ 000000000000000]
gmem_addr_read       (read          ) [ 010010000000001]
br_ln65              (br            ) [ 000000000000000]
storemerge_i         (phi           ) [ 010000000000001]
store_ln64           (store         ) [ 000000000000000]
br_ln60              (br            ) [ 000000000000000]
ret_ln0              (ret           ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cols">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln59">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln59"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_dram">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_dram"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln59">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln59"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_e">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="10"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i27.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i29.i6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_59_3_VITIS_LOOP_60_4_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i62.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="c_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="r_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten7_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln59_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln59_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="A_dram_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_dram_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="mul_ln59_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="62" slack="0"/>
<pin id="110" dir="0" index="1" bw="62" slack="0"/>
<pin id="111" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln59_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="cols_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="M_e_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="17" slack="0"/>
<pin id="124" dir="1" index="3" bw="17" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln64_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="17" slack="11"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/14 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_readreq_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="gmem_addr_read_read_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="9"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/13 "/>
</bind>
</comp>

<comp id="144" class="1005" name="storemerge_i_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="10"/>
<pin id="146" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="storemerge_i (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="storemerge_i_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="10"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i/14 "/>
</bind>
</comp>

<comp id="156" class="1004" name="empty_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="2"/>
<pin id="158" dir="0" index="1" bw="31" slack="0"/>
<pin id="159" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sext_ln59_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59_cast/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="62" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln59_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="31" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln60_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="31" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="c_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="31" slack="1"/>
<pin id="181" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="indvar_flatten7_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="62" slack="1"/>
<pin id="184" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln60_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="31" slack="0"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln60_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="31" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln59_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="62" slack="0"/>
<pin id="196" dir="0" index="1" bw="62" slack="1"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln59_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="62" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="r_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="31" slack="1"/>
<pin id="207" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln59_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="select_ln59_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="31" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="select_ln59_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="31" slack="0"/>
<pin id="225" dir="0" index="2" bw="31" slack="0"/>
<pin id="226" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln66_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="31" slack="0"/>
<pin id="232" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_shl_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="35" slack="0"/>
<pin id="236" dir="0" index="1" bw="27" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="trunc_ln66_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="0"/>
<pin id="244" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_shl2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="35" slack="0"/>
<pin id="248" dir="0" index="1" bw="29" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln66_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="35" slack="0"/>
<pin id="256" dir="0" index="1" bw="35" slack="0"/>
<pin id="257" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln66_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="35" slack="0"/>
<pin id="262" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_2/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln66_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="31" slack="0"/>
<pin id="266" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_3/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln60_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln59_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="62" slack="0"/>
<pin id="276" dir="0" index="1" bw="62" slack="1"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln59_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="0"/>
<pin id="281" dir="0" index="1" bw="31" slack="1"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln60_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="31" slack="0"/>
<pin id="286" dir="0" index="1" bw="31" slack="1"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln59_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="31" slack="1"/>
<pin id="291" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln66_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="17" slack="1"/>
<pin id="295" dir="0" index="1" bw="17" slack="1"/>
<pin id="296" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln66_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="17" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln60_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="31" slack="2"/>
<pin id="304" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln62_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="62" slack="1"/>
<pin id="307" dir="0" index="1" bw="31" slack="0"/>
<pin id="308" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="62" slack="0"/>
<pin id="313" dir="0" index="2" bw="6" slack="0"/>
<pin id="314" dir="0" index="3" bw="6" slack="0"/>
<pin id="315" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln63_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="shl_ln_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="0" index="1" bw="62" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln64_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="0"/>
<pin id="336" dir="0" index="1" bw="64" slack="3"/>
<pin id="337" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="62" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="0"/>
<pin id="342" dir="0" index="2" bw="3" slack="0"/>
<pin id="343" dir="0" index="3" bw="7" slack="0"/>
<pin id="344" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sext_ln64_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="62" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="gmem_addr_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="62" slack="0"/>
<pin id="356" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="359" class="1005" name="c_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="31" slack="0"/>
<pin id="361" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="r_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="31" slack="0"/>
<pin id="368" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="373" class="1005" name="indvar_flatten7_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="62" slack="0"/>
<pin id="375" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

<comp id="380" class="1005" name="A_dram_read_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="3"/>
<pin id="382" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="A_dram_read "/>
</bind>
</comp>

<comp id="385" class="1005" name="mul_ln59_read_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="62" slack="1"/>
<pin id="387" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln59_read "/>
</bind>
</comp>

<comp id="390" class="1005" name="cols_read_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="395" class="1005" name="sext_ln59_cast_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="62" slack="2"/>
<pin id="397" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln59_cast "/>
</bind>
</comp>

<comp id="400" class="1005" name="icmp_ln59_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="1"/>
<pin id="402" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="404" class="1005" name="select_ln59_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="31" slack="2"/>
<pin id="406" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="select_ln59 "/>
</bind>
</comp>

<comp id="409" class="1005" name="select_ln59_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="31" slack="1"/>
<pin id="411" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln59_1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="trunc_ln66_2_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="17" slack="1"/>
<pin id="416" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln66_2 "/>
</bind>
</comp>

<comp id="419" class="1005" name="trunc_ln66_3_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="17" slack="1"/>
<pin id="421" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln66_3 "/>
</bind>
</comp>

<comp id="424" class="1005" name="empty_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="62" slack="1"/>
<pin id="426" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="429" class="1005" name="M_e_addr_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="17" slack="11"/>
<pin id="431" dir="1" index="1" bw="17" slack="11"/>
</pin_list>
<bind>
<opset="M_e_addr "/>
</bind>
</comp>

<comp id="434" class="1005" name="icmp_ln63_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="438" class="1005" name="gmem_addr_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="444" class="1005" name="gmem_addr_read_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="54" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="137"><net_src comp="78" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="80" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="82" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="127" pin=1"/></net>

<net id="163"><net_src comp="96" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="188"><net_src comp="179" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="182" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="182" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="44" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="189" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="179" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="189" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="205" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="208" pin="2"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="222" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="52" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="234" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="246" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="214" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="214" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="199" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="222" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="268" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="300"><net_src comp="293" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="62" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="305" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="64" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="324"><net_src comp="310" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="66" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="68" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="305" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="70" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="72" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="334" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="74" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="76" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="352"><net_src comp="339" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="6" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="84" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="369"><net_src comp="88" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="376"><net_src comp="92" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="383"><net_src comp="102" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="388"><net_src comp="108" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="393"><net_src comp="114" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="398"><net_src comp="160" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="403"><net_src comp="194" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="214" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="412"><net_src comp="222" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="417"><net_src comp="260" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="422"><net_src comp="264" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="427"><net_src comp="156" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="432"><net_src comp="120" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="437"><net_src comp="320" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="353" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="447"><net_src comp="139" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="148" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_e | {14 }
 - Input state : 
	Port: load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 : cols | {1 }
	Port: load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 : mul_ln59 | {1 }
	Port: load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 : A_dram | {1 }
	Port: load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 : gmem | {5 6 7 8 9 10 11 12 13 }
	Port: load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 : sext_ln59 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln59 : 1
		store_ln60 : 1
	State 2
		zext_ln60 : 1
		icmp_ln60 : 2
		icmp_ln59 : 1
		add_ln59_1 : 1
		br_ln59 : 2
		add_ln59 : 1
		select_ln59 : 3
		select_ln59_1 : 3
		trunc_ln66 : 4
		p_shl : 5
		trunc_ln66_1 : 4
		p_shl2 : 5
		add_ln66_1 : 6
		trunc_ln66_2 : 7
		trunc_ln66_3 : 4
		add_ln60 : 4
		store_ln59 : 2
		store_ln59 : 4
		store_ln60 : 5
	State 3
		empty : 1
		zext_ln66 : 1
		M_e_addr : 2
	State 4
		add_ln62 : 1
		tmp : 2
		icmp_ln63 : 3
		br_ln63 : 4
		shl_ln : 2
		add_ln64 : 3
		trunc_ln2 : 4
		sext_ln64 : 5
		gmem_addr : 6
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		storemerge_i : 1
		store_ln64 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln59_1_fu_199     |    0    |    0    |    69   |
|          |       add_ln59_fu_208      |    0    |    0    |    38   |
|          |      add_ln66_1_fu_254     |    0    |    0    |    42   |
|    add   |       add_ln60_fu_268      |    0    |    0    |    38   |
|          |       add_ln66_fu_293      |    0    |    0    |    24   |
|          |       add_ln62_fu_305      |    0    |    0    |    69   |
|          |       add_ln64_fu_334      |    0    |    0    |    71   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln60_fu_189      |    0    |    0    |    39   |
|   icmp   |      icmp_ln59_fu_194      |    0    |    0    |    69   |
|          |      icmp_ln63_fu_320      |    0    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|  select  |     select_ln59_fu_214     |    0    |    0    |    31   |
|          |    select_ln59_1_fu_222    |    0    |    0    |    31   |
|----------|----------------------------|---------|---------|---------|
|    mul   |        empty_fu_156        |    4    |    0    |    21   |
|----------|----------------------------|---------|---------|---------|
|          |  sext_ln59_read_read_fu_96 |    0    |    0    |    0    |
|          |   A_dram_read_read_fu_102  |    0    |    0    |    0    |
|   read   |  mul_ln59_read_read_fu_108 |    0    |    0    |    0    |
|          |    cols_read_read_fu_114   |    0    |    0    |    0    |
|          | gmem_addr_read_read_fu_139 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  readreq |     grp_readreq_fu_132     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |    sext_ln59_cast_fu_160   |    0    |    0    |    0    |
|          |      sext_ln64_fu_349      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln60_fu_185      |    0    |    0    |    0    |
|   zext   |      zext_ln59_fu_289      |    0    |    0    |    0    |
|          |      zext_ln66_fu_297      |    0    |    0    |    0    |
|          |     zext_ln60_1_fu_302     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      trunc_ln66_fu_230     |    0    |    0    |    0    |
|   trunc  |     trunc_ln66_1_fu_242    |    0    |    0    |    0    |
|          |     trunc_ln66_2_fu_260    |    0    |    0    |    0    |
|          |     trunc_ln66_3_fu_264    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        p_shl_fu_234        |    0    |    0    |    0    |
|bitconcatenate|        p_shl2_fu_246       |    0    |    0    |    0    |
|          |        shl_ln_fu_326       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|         tmp_fu_310         |    0    |    0    |    0    |
|          |      trunc_ln2_fu_339      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    4    |    0    |   565   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  A_dram_read_reg_380  |   64   |
|    M_e_addr_reg_429   |   17   |
|      c_1_reg_359      |   31   |
|   cols_read_reg_390   |   32   |
|     empty_reg_424     |   62   |
| gmem_addr_read_reg_444|   32   |
|   gmem_addr_reg_438   |   32   |
|   icmp_ln59_reg_400   |    1   |
|   icmp_ln63_reg_434   |    1   |
|indvar_flatten7_reg_373|   62   |
| mul_ln59_read_reg_385 |   62   |
|       r_reg_366       |   31   |
| select_ln59_1_reg_409 |   31   |
|  select_ln59_reg_404  |   31   |
| sext_ln59_cast_reg_395|   62   |
|  storemerge_i_reg_144 |   32   |
|  trunc_ln66_2_reg_414 |   17   |
|  trunc_ln66_3_reg_419 |   17   |
+-----------------------+--------+
|         Total         |   617  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   565  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   617  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   617  |   565  |
+-----------+--------+--------+--------+
