
ubuntu-preinstalled/sg_timestamp:     file format elf32-littlearm


Disassembly of section .init:

000008d8 <.init>:
 8d8:	push	{r3, lr}
 8dc:	bl	12f8 <set_scsi_pt_cdb@plt+0x8b8>
 8e0:	pop	{r3, pc}

Disassembly of section .plt:

000008e4 <raise@plt-0x14>:
 8e4:	push	{lr}		; (str lr, [sp, #-4]!)
 8e8:	ldr	lr, [pc, #4]	; 8f4 <raise@plt-0x4>
 8ec:	add	lr, pc, lr
 8f0:	ldr	pc, [lr, #8]!
 8f4:	andeq	r2, r1, r4, ror #12

000008f8 <raise@plt>:
 8f8:	add	ip, pc, #0, 12
 8fc:	add	ip, ip, #73728	; 0x12000
 900:	ldr	pc, [ip, #1636]!	; 0x664

00000904 <get_scsi_pt_os_err@plt>:
 904:	add	ip, pc, #0, 12
 908:	add	ip, ip, #73728	; 0x12000
 90c:	ldr	pc, [ip, #1628]!	; 0x65c

00000910 <__cxa_finalize@plt>:
 910:	add	ip, pc, #0, 12
 914:	add	ip, ip, #73728	; 0x12000
 918:	ldr	pc, [ip, #1620]!	; 0x654

0000091c <set_scsi_pt_data_in@plt>:
 91c:	add	ip, pc, #0, 12
 920:	add	ip, ip, #73728	; 0x12000
 924:	ldr	pc, [ip, #1612]!	; 0x64c

00000928 <set_scsi_pt_data_out@plt>:
 928:	add	ip, pc, #0, 12
 92c:	add	ip, ip, #73728	; 0x12000
 930:	ldr	pc, [ip, #1604]!	; 0x644

00000934 <construct_scsi_pt_obj@plt>:
 934:	add	ip, pc, #0, 12
 938:	add	ip, ip, #73728	; 0x12000
 93c:	ldr	pc, [ip, #1596]!	; 0x63c

00000940 <sg_cmds_close_device@plt>:
 940:	add	ip, pc, #0, 12
 944:	add	ip, ip, #73728	; 0x12000
 948:	ldr	pc, [ip, #1588]!	; 0x634

0000094c <__stack_chk_fail@plt>:
 94c:	add	ip, pc, #0, 12
 950:	add	ip, ip, #73728	; 0x12000
 954:	ldr	pc, [ip, #1580]!	; 0x62c

00000958 <pr2serr@plt>:
 958:			; <UNDEFINED> instruction: 0xe7fd4778
 95c:	add	ip, pc, #0, 12
 960:	add	ip, ip, #73728	; 0x12000
 964:	ldr	pc, [ip, #1568]!	; 0x620

00000968 <__libc_start_main@plt>:
 968:	add	ip, pc, #0, 12
 96c:	add	ip, ip, #73728	; 0x12000
 970:	ldr	pc, [ip, #1560]!	; 0x618

00000974 <__gmon_start__@plt>:
 974:	add	ip, pc, #0, 12
 978:	add	ip, ip, #73728	; 0x12000
 97c:	ldr	pc, [ip, #1552]!	; 0x610

00000980 <getopt_long@plt>:
 980:	add	ip, pc, #0, 12
 984:	add	ip, ip, #73728	; 0x12000
 988:	ldr	pc, [ip, #1544]!	; 0x608

0000098c <sg_if_can2stderr@plt>:
 98c:	add	ip, pc, #0, 12
 990:	add	ip, ip, #73728	; 0x12000
 994:	ldr	pc, [ip, #1536]!	; 0x600

00000998 <do_scsi_pt@plt>:
 998:	add	ip, pc, #0, 12
 99c:	add	ip, ip, #73728	; 0x12000
 9a0:	ldr	pc, [ip, #1528]!	; 0x5f8

000009a4 <destruct_scsi_pt_obj@plt>:
 9a4:	add	ip, pc, #0, 12
 9a8:	add	ip, ip, #73728	; 0x12000
 9ac:	ldr	pc, [ip, #1520]!	; 0x5f0

000009b0 <putchar@plt>:
 9b0:	add	ip, pc, #0, 12
 9b4:	add	ip, ip, #73728	; 0x12000
 9b8:	ldr	pc, [ip, #1512]!	; 0x5e8

000009bc <__printf_chk@plt>:
 9bc:	add	ip, pc, #0, 12
 9c0:	add	ip, ip, #73728	; 0x12000
 9c4:	ldr	pc, [ip, #1504]!	; 0x5e0

000009c8 <sg_get_llnum@plt>:
 9c8:	add	ip, pc, #0, 12
 9cc:	add	ip, ip, #73728	; 0x12000
 9d0:	ldr	pc, [ip, #1496]!	; 0x5d8

000009d4 <get_scsi_pt_resid@plt>:
 9d4:	add	ip, pc, #0, 12
 9d8:	add	ip, ip, #73728	; 0x12000
 9dc:	ldr	pc, [ip, #1488]!	; 0x5d0

000009e0 <sg_convert_errno@plt>:
 9e0:	add	ip, pc, #0, 12
 9e4:	add	ip, ip, #73728	; 0x12000
 9e8:	ldr	pc, [ip, #1480]!	; 0x5c8

000009ec <set_scsi_pt_sense@plt>:
 9ec:	add	ip, pc, #0, 12
 9f0:	add	ip, ip, #73728	; 0x12000
 9f4:	ldr	pc, [ip, #1472]!	; 0x5c0

000009f8 <safe_strerror@plt>:
 9f8:	add	ip, pc, #0, 12
 9fc:	add	ip, ip, #73728	; 0x12000
 a00:	ldr	pc, [ip, #1464]!	; 0x5b8

00000a04 <sg_cmds_process_resp@plt>:
 a04:	add	ip, pc, #0, 12
 a08:	add	ip, ip, #73728	; 0x12000
 a0c:	ldr	pc, [ip, #1456]!	; 0x5b0

00000a10 <sg_get_category_sense_str@plt>:
 a10:	add	ip, pc, #0, 12
 a14:	add	ip, ip, #73728	; 0x12000
 a18:	ldr	pc, [ip, #1448]!	; 0x5a8

00000a1c <hex2stderr@plt>:
 a1c:	add	ip, pc, #0, 12
 a20:	add	ip, ip, #73728	; 0x12000
 a24:	ldr	pc, [ip, #1440]!	; 0x5a0

00000a28 <sg_cmds_open_device@plt>:
 a28:	add	ip, pc, #0, 12
 a2c:	add	ip, ip, #73728	; 0x12000
 a30:	ldr	pc, [ip, #1432]!	; 0x598

00000a34 <abort@plt>:
 a34:	add	ip, pc, #0, 12
 a38:	add	ip, ip, #73728	; 0x12000
 a3c:	ldr	pc, [ip, #1424]!	; 0x590

00000a40 <set_scsi_pt_cdb@plt>:
 a40:	add	ip, pc, #0, 12
 a44:	add	ip, ip, #73728	; 0x12000
 a48:	ldr	pc, [ip, #1416]!	; 0x588

Disassembly of section .text:

00000a50 <.text>:
     a50:	svcmi	0x00f0e92d
     a54:	strcs	fp, [r0], -pc, lsr #1
     a58:	stmib	sp, {r8, r9, sl, sp}^
     a5c:	strmi	r6, [r6], -lr, lsl #14
     a60:			; <UNDEFINED> instruction: 0x076cf8df
     a64:			; <UNDEFINED> instruction: 0xf8df460f
     a68:	strcs	r1, [r0, #-1900]	; 0xfffff894
     a6c:			; <UNDEFINED> instruction: 0xf8df4478
     a70:	ldrls	r3, [r3, #-1896]	; 0xfffff898
     a74:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
     a78:	ldrbtmi	r9, [fp], #-1287	; 0xfffffaf9
     a7c:	strtmi	r9, [r8], r5, lsl #10
     a80:	strtmi	r9, [sl], fp, lsl #10
     a84:	strpl	lr, [r8, #-2509]	; 0xfffff633
     a88:	strls	r4, [sl, #-1707]	; 0xfffff955
     a8c:	stmib	sp, {r2, r3, r4, r9, sl, lr}^
     a90:	ldrls	r5, [r2, #-1292]	; 0xfffffaf4
     a94:	ldrls	r9, [r0, #-1297]	; 0xfffffaef
     a98:			; <UNDEFINED> instruction: 0x2740f8df
     a9c:	ldrbtmi	r5, [sl], #-2113	; 0xfffff7bf
     aa0:			; <UNDEFINED> instruction: 0x912d6809
     aa4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
     aa8:			; <UNDEFINED> instruction: 0x1734f8df
     aac:	tstls	r6, r9, ror r4
     ab0:	ldrtmi	r4, [r9], -r3, lsr #12
     ab4:			; <UNDEFINED> instruction: 0xf8cd4630
     ab8:	andls	r9, r4, #0
     abc:	subslt	pc, r4, sp, asr #17
     ac0:	svc	0x005ef7ff
     ac4:			; <UNDEFINED> instruction: 0xf0001c42
     ac8:			; <UNDEFINED> instruction: 0xf1a0808d
     acc:	bls	100fd0 <set_scsi_pt_cdb@plt+0x100590>
     ad0:	ldmdale	r1, {r0, r1, r2, r4, r5, r8, fp, sp}^
     ad4:			; <UNDEFINED> instruction: 0xf001e8df
     ad8:	subspl	r5, r0, ip, asr #32
     adc:	subspl	r5, r0, r0, asr r0
     ae0:	subspl	r2, r0, r0, asr r8
     ae4:	ldrbcs	r5, [r0, #-80]	; 0xffffffb0
     ae8:	svcne	0x00505050
     aec:	ldmdbmi	r0, {r1, r5, ip, lr}^
     af0:	subspl	r5, r0, r0, asr r0
     af4:	subspl	r5, r0, r0, asr r0
     af8:	subspl	r5, r0, r0, asr r0
     afc:	subpl	r5, r5, r0, asr r0
     b00:	subspl	r4, r0, r0, asr ip
     b04:	eorspl	r5, r0, r0, asr r0
     b08:	mrrcne	0, 2, r5, r0, cr12
     b0c:	ldmdbvs	r0, {r0, r1, r2, r3, r5, r6, ip, lr}^
     b10:	beq	7cc54 <set_scsi_pt_cdb@plt+0x7c214>
     b14:			; <UNDEFINED> instruction: 0xf04fe7cc
     b18:	strb	r0, [r9, r1, lsl #16]
     b1c:	tstls	r0, #67108864	; 0x4000000
     b20:	movwcs	lr, #6086	; 0x17c6
     b24:	bfi	r9, r1, (invalid: 6:3)
     b28:	movwcc	r9, #6923	; 0x1b0b
     b2c:	ldr	r9, [pc, fp, lsl #6]!
     b30:	movwcc	r9, #6921	; 0x1b09
     b34:	ldr	r9, [fp, r9, lsl #6]!
     b38:			; <UNDEFINED> instruction: 0xf8df9b06
     b3c:	andls	r1, r4, #168, 12	; 0xa800000
     b40:	stmdavs	r8, {r0, r3, r4, r6, fp, ip, lr}
     b44:	svc	0x0040f7ff
     b48:	mcrrne	10, 0, r9, fp, cr4
     b4c:			; <UNDEFINED> instruction: 0xf1b0bf08
     b50:			; <UNDEFINED> instruction: 0xf0003fff
     b54:	blls	1611b8 <set_scsi_pt_cdb@plt+0x160778>
     b58:	smlabteq	lr, sp, r9, lr
     b5c:	movwls	r3, #21249	; 0x5301
     b60:	blls	2baa00 <set_scsi_pt_cdb@plt+0x2b9fc0>
     b64:	movwls	r3, #41729	; 0xa301
     b68:	movwcs	lr, #6050	; 0x17a2
     b6c:	ldr	r9, [pc, ip, lsl #6]
     b70:	movwcc	r9, #6920	; 0x1b08
     b74:	ldr	r9, [fp, r8, lsl #6]
     b78:			; <UNDEFINED> instruction: 0xf8df4601
     b7c:	ldrbtmi	r0, [r8], #-1644	; 0xfffff994
     b80:	mcr	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     b84:			; <UNDEFINED> instruction: 0xf0002001
     b88:	strcs	pc, [r1, #-3099]	; 0xfffff3e5
     b8c:			; <UNDEFINED> instruction: 0x265cf8df
     b90:			; <UNDEFINED> instruction: 0x3640f8df
     b94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     b98:	blls	b5ac08 <set_scsi_pt_cdb@plt+0xb5a1c8>
     b9c:			; <UNDEFINED> instruction: 0xf040405a
     ba0:			; <UNDEFINED> instruction: 0x462882d7
     ba4:	pop	{r0, r1, r2, r3, r5, ip, sp, pc}
     ba8:	blls	1e4b70 <set_scsi_pt_cdb@plt+0x1e4130>
     bac:	movwls	r3, #29441	; 0x7301
     bb0:	movwls	r2, #54017	; 0xd301
     bb4:	blls	1ba9ac <set_scsi_pt_cdb@plt+0x1b9f6c>
     bb8:			; <UNDEFINED> instruction: 0x1628f8df
     bbc:	ldmdapl	r9, {r2, r9, ip, pc}^
     bc0:			; <UNDEFINED> instruction: 0xf7ff6808
     bc4:	bls	13c7d4 <set_scsi_pt_cdb@plt+0x13bd94>
     bc8:	svclt	0x00081c4d
     bcc:	svccc	0x00fff1b0
     bd0:	cmphi	sp, r0	; <UNPREDICTABLE>
     bd4:	strmi	r9, [r5], -r5, lsl #22
     bd8:	movwcc	r9, #4371	; 0x1113
     bdc:	movwcs	r9, #4869	; 0x1305
     be0:			; <UNDEFINED> instruction: 0xe7659312
     be4:			; <UNDEFINED> instruction: 0x3608f8df
     be8:	bls	192400 <set_scsi_pt_cdb@plt+0x1919c0>
     bec:	andlt	pc, r3, r2, asr r8	; <UNPREDICTABLE>
     bf0:	ldrdne	pc, [r0], -fp
     bf4:	blle	5d16c0 <set_scsi_pt_cdb@plt+0x5d0c80>
     bf8:	bls	209800 <set_scsi_pt_cdb@plt+0x208dc0>
     bfc:			; <UNDEFINED> instruction: 0xf0402a00
     c00:	bls	361060 <set_scsi_pt_cdb@plt+0x360620>
     c04:	bls	32d974 <set_scsi_pt_cdb@plt+0x32cf34>
     c08:			; <UNDEFINED> instruction: 0xf8dfb362
     c0c:	ldrbtmi	r0, [r8], #-1512	; 0xfffffa18
     c10:	mcr	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     c14:	strbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
     c18:			; <UNDEFINED> instruction: 0xf8df2500
     c1c:	ldrbtmi	r0, [r9], #-1504	; 0xfffffa20
     c20:			; <UNDEFINED> instruction: 0xf7ff4478
     c24:			; <UNDEFINED> instruction: 0xe7b1ee9c
     c28:			; <UNDEFINED> instruction: 0xf8571c4a
     c2c:	adcsmi	r3, r2, #33	; 0x21
     c30:	andcs	pc, r0, fp, asr #17
     c34:			; <UNDEFINED> instruction: 0xf8dfdae1
     c38:	ldrbtmi	r4, [ip], #-1480	; 0xfffffa38
     c3c:	eorne	pc, r2, r7, asr r8	; <UNPREDICTABLE>
     c40:			; <UNDEFINED> instruction: 0xf7ff4620
     c44:			; <UNDEFINED> instruction: 0xf8dbee8c
     c48:	andcc	r2, r1, #0
     c4c:	andcs	pc, r0, fp, asr #17
     c50:	blle	ffcd1720 <set_scsi_pt_cdb@plt+0xffcd0ce0>
     c54:	strmi	r2, [r5], -r1
     c58:	blx	fecbcc62 <set_scsi_pt_cdb@plt+0xfecbc222>
     c5c:	bls	33aabc <set_scsi_pt_cdb@plt+0x33a07c>
     c60:	bicsle	r2, r7, r0, lsl #20
     c64:	bcs	67480 <set_scsi_pt_cdb@plt+0x66a40>
     c68:	rscshi	pc, sl, r0, lsl #6
     c6c:			; <UNDEFINED> instruction: 0xf0002b00
     c70:	mvflss	f0, f0
     c74:			; <UNDEFINED> instruction: 0x46414618
     c78:	ldrtmi	r9, [r2], -r8, lsl #6
     c7c:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
     c80:	movwls	r1, #19971	; 0x4e03
     c84:	sbcshi	pc, r8, r0, asr #5
     c88:	ldrbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
     c8c:	stmdbls	r6, {r8, r9, sp}
     c90:	andhi	pc, r2, r1, asr r8	; <UNPREDICTABLE>
     c94:	andcc	pc, r0, r8, asr #17
     c98:	andcc	pc, r4, r8, asr #17
     c9c:	andcc	pc, r8, r8, asr #17
     ca0:	blcs	278bc <set_scsi_pt_cdb@plt+0x26e7c>
     ca4:	blls	4b4e40 <set_scsi_pt_cdb@plt+0x4b4400>
     ca8:	vst4.16	{d27,d29,d31,d33}, [pc], fp
     cac:	bls	4dda9c <set_scsi_pt_cdb@plt+0x4dd05c>
     cb0:	smlatbeq	r3, r5, fp, pc	; <UNPREDICTABLE>
     cb4:	movwne	pc, #11011	; 0x2b03	; <UNPREDICTABLE>
     cb8:	smlabteq	lr, sp, r9, lr
     cbc:			; <UNDEFINED> instruction: 0xf8df930f
     cc0:	svcge	0x00162548
     cc4:	strmi	lr, [lr, #-2525]	; 0xfffff623
     cc8:	blt	1a51eb8 <set_scsi_pt_cdb@plt+0x1a51478>
     ccc:	andne	pc, r4, r8, lsr #17
     cd0:	blt	8f34f4 <set_scsi_pt_cdb@plt+0x8f2ab4>
     cd4:	andcc	pc, r6, r8, asr #17
     cd8:	strbvs	pc, [r0], #-79	; 0xffffffb1	; <UNPREDICTABLE>
     cdc:	stm	r7, {r0, r1, r2, r8, r9, fp, ip, pc}
     ce0:			; <UNDEFINED> instruction: 0xf8cd0007
     ce4:	blcs	10e64 <set_scsi_pt_cdb@plt+0x10424>
     ce8:	rschi	pc, r2, r0, asr #32
     cec:	mcr	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     cf0:	stmdacs	r0, {r2, r9, sl, lr}
     cf4:	eorshi	pc, r9, #0
     cf8:	bleq	193d134 <set_scsi_pt_cdb@plt+0x193c6f4>
     cfc:	andcs	r4, ip, #59768832	; 0x3900000
     d00:	mrc	7, 4, APSR_nzcv, cr14, cr15, {7}
     d04:	subcs	r4, r0, #93323264	; 0x5900000
     d08:			; <UNDEFINED> instruction: 0xf7ff4620
     d0c:			; <UNDEFINED> instruction: 0x4641ee70
     d10:	strtmi	r2, [r0], -ip, lsl #4
     d14:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     d18:	stmdbls	r4, {r0, r1, r2, r8, sl, fp, ip, pc}
     d1c:			; <UNDEFINED> instruction: 0x4620223c
     d20:			; <UNDEFINED> instruction: 0xf7ff462b
     d24:	tstcs	r1, sl, lsr lr
     d28:	movwcs	r9, #257	; 0x101
     d2c:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
     d30:	andlt	pc, r0, sp, asr #17
     d34:			; <UNDEFINED> instruction: 0xf8cd4479
     d38:	strls	r9, [r2, #-12]
     d3c:	strtmi	r4, [r0], -r2, lsl #12
     d40:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     d44:			; <UNDEFINED> instruction: 0xf0001c42
     d48:	andcc	r8, r2, r9, lsl r1
     d4c:	sbcshi	pc, r3, r0
     d50:			; <UNDEFINED> instruction: 0xf7ff4620
     d54:	stmdals	r4, {r3, r5, r9, sl, fp, sp, lr, pc}
     d58:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
     d5c:	vmlal.s8	q9, d0, d0
     d60:	strcs	r8, [r0, #-464]	; 0xfffffe30
     d64:	blcs	27988 <set_scsi_pt_cdb@plt+0x26f48>
     d68:	stccs	0, cr13, [r0, #-440]	; 0xfffffe48
     d6c:	strbcs	fp, [r3, #-4024]!	; 0xfffff048
     d70:			; <UNDEFINED> instruction: 0xf8dfe70c
     d74:	svcge	0x0016349c
     d78:	strbvs	pc, [r0, #-79]	; 0xffffffb1	; <UNPREDICTABLE>
     d7c:			; <UNDEFINED> instruction: 0x3320447b
     d80:	muleq	r7, r3, r8
     d84:	stm	r7, {r0, r1, r2, r8, r9, fp, ip, pc}
     d88:			; <UNDEFINED> instruction: 0xf8cd0007
     d8c:	blcs	14f0c <set_scsi_pt_cdb@plt+0x144cc>
     d90:	rscshi	pc, fp, r0, asr #32
     d94:	stcl	7, cr15, [lr, #1020]	; 0x3fc
     d98:	stmdacs	r0, {r1, r2, r9, sl, lr}
     d9c:	andhi	pc, r3, #0
     da0:	bleq	193d1dc <set_scsi_pt_cdb@plt+0x193c79c>
     da4:	andcs	r4, ip, #59768832	; 0x3900000
     da8:	mcr	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     dac:	subcs	r4, r0, #93323264	; 0x5900000
     db0:			; <UNDEFINED> instruction: 0xf7ff4630
     db4:	andcs	lr, ip, #28, 28	; 0x1c0
     db8:	ldrtmi	r4, [r0], -r1, asr #12
     dbc:	stc	7, cr15, [lr, #1020]!	; 0x3fc
     dc0:	stmdbls	r4, {r0, r1, r2, r8, sl, fp, ip, pc}
     dc4:			; <UNDEFINED> instruction: 0x4630223c
     dc8:			; <UNDEFINED> instruction: 0xf7ff462b
     dcc:	smlattcs	r1, r6, sp, lr
     dd0:	movwcs	r9, #49409	; 0xc101
     dd4:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     dd8:	andlt	pc, r0, sp, asr #17
     ddc:			; <UNDEFINED> instruction: 0xf8cd4479
     de0:	strls	r9, [r2, #-12]
     de4:	ldrtmi	r4, [r0], -r2, lsl #12
     de8:	mcr	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     dec:			; <UNDEFINED> instruction: 0xf0001c43
     df0:	andcc	r8, r2, r1, lsl #3
     df4:	cmphi	r6, r0	; <UNPREDICTABLE>
     df8:			; <UNDEFINED> instruction: 0xf7ff4630
     dfc:	blls	1fc5b4 <set_scsi_pt_cdb@plt+0x1fbb74>
     e00:	vstrle	d2, [r4, #-8]
     e04:	streq	pc, [ip, -r0, asr #3]
     e08:	vpmax.f32	d2, d0, d0
     e0c:	ldrtmi	r8, [r0], -r4, ror #2
     e10:	stcl	7, cr15, [r8, #1020]	; 0x3fc
     e14:	svceq	0x0000f1ba
     e18:	sbchi	pc, pc, r0
     e1c:			; <UNDEFINED> instruction: 0xf8189c05
     e20:	strcc	r0, [r1], #-2817	; 0xfffff4ff
     e24:	stcl	7, cr15, [r4, #1020]	; 0x3fc
     e28:	mvnsle	r2, ip, lsl #24
     e2c:			; <UNDEFINED> instruction: 0x4610e793
     e30:			; <UNDEFINED> instruction: 0xf0002500
     e34:	strt	pc, [r9], r5, asr #21
     e38:	blls	2117b0 <set_scsi_pt_cdb@plt+0x210d70>
     e3c:	strtmi	fp, [r0], -r6, ror #22
     e40:	stcl	7, cr15, [lr, #1020]	; 0x3fc
     e44:	str	r4, [sp, r5, lsl #12]
     e48:			; <UNDEFINED> instruction: 0x462948f3
     e4c:			; <UNDEFINED> instruction: 0xf7ff4478
     e50:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
     e54:	ldmmi	r1!, {r0, r3, r7, r8, ip, lr, pc}^
     e58:			; <UNDEFINED> instruction: 0xf7ff4478
     e5c:	str	lr, [r4, r0, lsl #27]
     e60:	ldrcs	r4, [pc, #-2287]	; 579 <raise@plt-0x37f>
     e64:			; <UNDEFINED> instruction: 0xf7ff4478
     e68:	andcs	lr, r1, sl, ror sp
     e6c:	blx	fea3ce74 <set_scsi_pt_cdb@plt+0xfea3c434>
     e70:	stmiami	ip!, {r2, r3, r7, r9, sl, sp, lr, pc}^
     e74:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     e78:	ldcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
     e7c:			; <UNDEFINED> instruction: 0xf0004628
     e80:	pkhbt	pc, r3, pc, lsl #21	; <UNPREDICTABLE>
     e84:	ldrbtmi	r4, [r8], #-2280	; 0xfffff718
     e88:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
     e8c:	stmiami	r7!, {r0, r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
     e90:			; <UNDEFINED> instruction: 0xf7ff4478
     e94:	ldrbt	lr, [r8], -r4, ror #26
     e98:	movwls	r4, #17952	; 0x4620
     e9c:	stc	7, cr15, [ip, #1020]!	; 0x3fc
     ea0:	ldrmi	r9, [r9], -r4, lsl #22
     ea4:	stmiami	r2!, {r1, r9, sl, lr}^
     ea8:			; <UNDEFINED> instruction: 0xf7ff4478
     eac:			; <UNDEFINED> instruction: 0xe7c6ed58
     eb0:	ldrtmi	r4, [sp], -r0, ror #17
     eb4:	strcs	r4, [r0], #-3808	; 0xfffff120
     eb8:			; <UNDEFINED> instruction: 0xf7ff4478
     ebc:	ldrbtmi	lr, [lr], #-3408	; 0xfffff2b0
     ec0:	blne	7ef1c <set_scsi_pt_cdb@plt+0x7e4dc>
     ec4:	ldrtmi	r3, [r0], -r1, lsl #8
     ec8:	stcl	7, cr15, [r8, #-1020]	; 0xfffffc04
     ecc:	mvnsle	r2, ip, lsl #24
     ed0:	ldrbtmi	r4, [r8], #-2266	; 0xfffff726
     ed4:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
     ed8:	blcs	67afc <set_scsi_pt_cdb@plt+0x670bc>
     edc:	svcge	0x0006f43f
     ee0:	ldrbtmi	r4, [r8], #-2263	; 0xfffff729
     ee4:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
     ee8:			; <UNDEFINED> instruction: 0xf04f4621
     eec:			; <UNDEFINED> instruction: 0x464032ff
     ef0:	ldc	7, cr15, [r4, #1020]	; 0x3fc
     ef4:	ldcls	6, cr14, [r5, #-1000]	; 0xfffffc18
     ef8:	tsteq	r4, #1073741865	; 0x40000029	; <UNPREDICTABLE>
     efc:			; <UNDEFINED> instruction: 0xf67f2b01
     f00:	strtmi	sl, [r0], -r7, lsr #30
     f04:	stcl	7, cr15, [lr, #-1020]	; 0xfffffc04
     f08:			; <UNDEFINED> instruction: 0xf43f2d00
     f0c:	stclmi	15, cr10, [sp], {36}	; 0x24
     f10:	cfstrscs	mvf4, [r9, #-496]	; 0xfffffe10
     f14:	blls	1f4f94 <set_scsi_pt_cdb@plt+0x1f4554>
     f18:	cmpcs	r0, sl, asr r6
     f1c:			; <UNDEFINED> instruction: 0xf7ff4628
     f20:	stmiami	r9, {r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
     f24:			; <UNDEFINED> instruction: 0x4621465a
     f28:			; <UNDEFINED> instruction: 0xf7ff4478
     f2c:	stmdals	r4, {r3, r4, r8, sl, fp, sp, lr, pc}
     f30:	stc	7, cr15, [r6, #-1020]	; 0xfffffc04
     f34:			; <UNDEFINED> instruction: 0xf6bf2800
     f38:	submi	sl, r4, #21, 30	; 0x54
     f3c:			; <UNDEFINED> instruction: 0xf7ff4620
     f40:			; <UNDEFINED> instruction: 0x4601ed5c
     f44:	ldrbtmi	r4, [r8], #-2241	; 0xfffff73f
     f48:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
     f4c:			; <UNDEFINED> instruction: 0xf47f2d00
     f50:	ldrb	sl, [r4, -r9, lsl #30]!
     f54:			; <UNDEFINED> instruction: 0x462148be
     f58:			; <UNDEFINED> instruction: 0xf7ff4478
     f5c:	stmdals	r4, {r8, sl, fp, sp, lr, pc}
     f60:	stcl	7, cr15, [lr], #1020	; 0x3fc
     f64:			; <UNDEFINED> instruction: 0xf6bf2800
     f68:	submi	sl, r0, #4048	; 0xfd0
     f6c:	stcl	7, cr15, [r4, #-1020]	; 0xfffffc04
     f70:	ldmmi	r8!, {r0, r9, sl, lr}
     f74:			; <UNDEFINED> instruction: 0xf7ff4478
     f78:			; <UNDEFINED> instruction: 0xe6f3ecf2
     f7c:			; <UNDEFINED> instruction: 0xf7ff4620
     f80:			; <UNDEFINED> instruction: 0xf7ffecc2
     f84:	strmi	lr, [r5], -lr, lsr #26
     f88:	ldmmi	r3!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
     f8c:	ldcmi	6, cr4, [r3, #248]!	; 0xf8
     f90:			; <UNDEFINED> instruction: 0xf7ff4478
     f94:			; <UNDEFINED> instruction: 0xf8ddece4
     f98:	ldrbtmi	fp, [sp], #-20	; 0xffffffec
     f9c:	blne	7effc <set_scsi_pt_cdb@plt+0x7e5bc>
     fa0:	bleq	7d3d4 <set_scsi_pt_cdb@plt+0x7c994>
     fa4:			; <UNDEFINED> instruction: 0xf7ff4628
     fa8:			; <UNDEFINED> instruction: 0xf1bbecda
     fac:	mvnsle	r0, ip, lsl #30
     fb0:	ldrbtmi	r4, [r8], #-2219	; 0xfffff755
     fb4:	ldcl	7, cr15, [r2], {255}	; 0xff
     fb8:	blls	2fab70 <set_scsi_pt_cdb@plt+0x2fa130>
     fbc:			; <UNDEFINED> instruction: 0xf0402b00
     fc0:			; <UNDEFINED> instruction: 0xf8b880aa
     fc4:	blt	1244fcc <set_scsi_pt_cdb@plt+0x124458c>
     fc8:	stmdbcs	r7, {r0, r3, r7, r9, ip, sp, pc}
     fcc:	adchi	pc, r9, r0, asr #6
     fd0:	cmnlt	fp, r9, lsl #22
     fd4:	mulcs	r2, r8, r8
     fd8:			; <UNDEFINED> instruction: 0xf0022b01
     fdc:			; <UNDEFINED> instruction: 0xf0000207
     fe0:	blls	261348 <set_scsi_pt_cdb@plt+0x260908>
     fe4:			; <UNDEFINED> instruction: 0xf0002b02
     fe8:	ldmibmi	lr, {r1, r2, r3, r6, r7, pc}
     fec:	ldrbtmi	r2, [r9], #-1
     ff0:	stcl	7, cr15, [r4], #1020	; 0x3fc
     ff4:	blcs	27c40 <set_scsi_pt_cdb@plt+0x27200>
     ff8:	mcrge	4, 5, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
     ffc:			; <UNDEFINED> instruction: 0x4004f8b8
    1000:	ldrdvs	pc, [r6], -r8
    1004:	stmdbls	sl, {r2, r5, r6, r9, fp, ip, sp, pc}
    1008:	blx	7ef8e8 <set_scsi_pt_cdb@plt+0x7eeea8>
    100c:	ldrtmi	pc, [r2], -r4, lsl #19	; <UNPREDICTABLE>
    1010:	stmdbcs	r0, {r0, r1, r3, r6, r9, sl, lr}
    1014:	addhi	pc, fp, r0
    1018:	ldmib	r3, {r0, r1, r3, r5, r6, r8, r9, sp, pc}^
    101c:	ldrtmi	r2, [r0], -r0, lsl #6
    1020:			; <UNDEFINED> instruction: 0xf0004649
    1024:	movwcs	pc, #2627	; 0xa43	; <UNPREDICTABLE>
    1028:	addvs	pc, r0, #81788928	; 0x4e00000
    102c:	vmlsl.s<illegal width 8>	q10, d0, d1[2]
    1030:			; <UNDEFINED> instruction: 0x46050236
    1034:			; <UNDEFINED> instruction: 0xf0004630
    1038:	andscs	pc, r8, #233472	; 0x39000
    103c:			; <UNDEFINED> instruction: 0xf0002300
    1040:			; <UNDEFINED> instruction: 0x4630fa35
    1044:	strbmi	r2, [r9], -r0, lsl #6
    1048:			; <UNDEFINED> instruction: 0xf64e4617
    104c:			; <UNDEFINED> instruction: 0xf0002260
    1050:	eorscs	pc, ip, #184320	; 0x2d000
    1054:			; <UNDEFINED> instruction: 0xf0002300
    1058:	ldrtmi	pc, [r0], -r9, lsr #20	; <UNPREDICTABLE>
    105c:	strbmi	r2, [r9], -r0, lsl #6
    1060:	vst1.32	{d20-d22}, [pc :64], r0
    1064:			; <UNDEFINED> instruction: 0xf000727a
    1068:	eorscs	pc, ip, #135168	; 0x21000
    106c:			; <UNDEFINED> instruction: 0xf0002300
    1070:			; <UNDEFINED> instruction: 0x4630fa1d
    1074:	movwcs	r4, #1609	; 0x649
    1078:	vst1.32	{d20-d22}, [pc :64], r4
    107c:			; <UNDEFINED> instruction: 0x4664727a
    1080:	blx	53d088 <set_scsi_pt_cdb@plt+0x53c648>
    1084:	stmdbcs	r1, {r1, r3, r8, fp, ip, pc}
    1088:	stclle	6, cr4, [r3], #-88	; 0xffffffa8
    108c:	stclle	13, cr2, [r1], #-0
    1090:			; <UNDEFINED> instruction: 0x46434975
    1094:			; <UNDEFINED> instruction: 0x9601463a
    1098:	strls	r4, [r0], #-1145	; 0xfffffb87
    109c:			; <UNDEFINED> instruction: 0xf7ff2001
    10a0:	ldrb	lr, [r8], -lr, lsl #25
    10a4:			; <UNDEFINED> instruction: 0xf1a59d15
    10a8:	blcs	41d00 <set_scsi_pt_cdb@plt+0x412c0>
    10ac:	mcrge	6, 5, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    10b0:			; <UNDEFINED> instruction: 0xf7ff4630
    10b4:	blls	1fc2fc <set_scsi_pt_cdb@plt+0x1fb8bc>
    10b8:	vstrle	d2, [r3, #-8]
    10bc:	streq	pc, [ip, -r0, asr #3]
    10c0:	stcle	15, cr2, [r9], {-0}
    10c4:			; <UNDEFINED> instruction: 0xf7ff4630
    10c8:	stccs	12, cr14, [r0, #-440]	; 0xfffffe48
    10cc:	mcrge	4, 5, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    10d0:	ldrbtmi	r4, [ip], #-3174	; 0xfffff39a
    10d4:	strcs	lr, [r0, #-1821]	; 0xfffff8e3
    10d8:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
    10dc:	ldc	7, cr15, [lr], #-1020	; 0xfffffc04
    10e0:	ldrtmi	r9, [r9], -r7, lsl #22
    10e4:	blcs	d29ec <set_scsi_pt_cdb@plt+0xd1fac>
    10e8:	qadd16mi	fp, r2, r4
    10ec:			; <UNDEFINED> instruction: 0xf7ff2201
    10f0:			; <UNDEFINED> instruction: 0xe7e7ec96
    10f4:			; <UNDEFINED> instruction: 0xf7ff4630
    10f8:			; <UNDEFINED> instruction: 0xf7ffec06
    10fc:			; <UNDEFINED> instruction: 0x4605ec72
    1100:	submi	lr, r4, #56098816	; 0x3580000
    1104:			; <UNDEFINED> instruction: 0xf7ff4620
    1108:			; <UNDEFINED> instruction: 0x4601ec78
    110c:	ldrbtmi	r4, [r8], #-2137	; 0xfffff7a7
    1110:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    1114:			; <UNDEFINED> instruction: 0x4640e693
    1118:	tstcs	ip, r1, lsl #4
    111c:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    1120:	ldmdami	r5, {r0, r3, r4, r9, sl, sp, lr, pc}^
    1124:	ldrbtmi	r3, [r8], #-258	; 0xfffffefe
    1128:	ldc	7, cr15, [r8], {255}	; 0xff
    112c:	ldmdbls	r0, {r0, r1, r4, r9, sl, sp, lr, pc}
    1130:	vst4.16	{d27,d29,d31,d33}, [pc], r1
    1134:	movwcs	r7, #634	; 0x27a
    1138:			; <UNDEFINED> instruction: 0x46494630
    113c:			; <UNDEFINED> instruction: 0xf9b6f000
    1140:	strmi	r4, [fp], -r2, lsl #12
    1144:	andcs	r4, r1, sp, asr #18
    1148:			; <UNDEFINED> instruction: 0xf7ff4479
    114c:			; <UNDEFINED> instruction: 0xe602ec38
    1150:	bl	fff3f154 <set_scsi_pt_cdb@plt+0xfff3e714>
    1154:	eorsle	r2, r4, r1, lsl #26
    1158:	ldrbtmi	r4, [fp], #-2889	; 0xfffff4b7
    115c:	strtmi	r4, [sl], -r9, asr #18
    1160:	ldrbtmi	r2, [r9], #-1
    1164:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
    1168:	stmdbmi	r7, {r1, r4, r7, r8, r9, sl, sp, lr, pc}^
    116c:	bleq	193d5a8 <set_scsi_pt_cdb@plt+0x193cb68>
    1170:			; <UNDEFINED> instruction: 0xf04f4846
    1174:	cfstr64mi	mvdx3, [r6], {255}	; 0xff
    1178:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    117c:			; <UNDEFINED> instruction: 0xf7ff310c
    1180:	ldrbtmi	lr, [ip], #-3054	; 0xfffff412
    1184:	stmdbmi	r3, {r0, r1, r2, r6, r7, r9, sl, sp, lr, pc}^
    1188:	ldrbtmi	r2, [r9], #-1
    118c:	ldc	7, cr15, [r6], {255}	; 0xff
    1190:	blmi	107ae58 <set_scsi_pt_cdb@plt+0x107a418>
    1194:	ldrbtmi	r4, [fp], #-2369	; 0xfffff6bf
    1198:	ldrbtmi	r9, [r9], #-2057	; 0xfffff7f7
    119c:	eorcs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    11a0:	stc	7, cr15, [ip], {255}	; 0xff
    11a4:	ldmdbmi	lr!, {r1, r2, r5, r8, r9, sl, sp, lr, pc}
    11a8:	bleq	193d5e4 <set_scsi_pt_cdb@plt+0x193cba4>
    11ac:			; <UNDEFINED> instruction: 0xf04f483d
    11b0:	cfldr32mi	mvfx3, [sp], #-1020	; 0xfffffc04
    11b4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    11b8:			; <UNDEFINED> instruction: 0xf7ff312c
    11bc:	ldrbtmi	lr, [ip], #-3024	; 0xfffff430
    11c0:	blmi	ebac6c <set_scsi_pt_cdb@plt+0xeba22c>
    11c4:			; <UNDEFINED> instruction: 0xe7c9447b
    11c8:	streq	r5, [r6, #-3072]!	; 0xfffff400
    11cc:	andeq	r0, r0, r0
    11d0:	andeq	r2, r1, r8, ror #9
    11d4:	andeq	r0, r0, r8, lsl #1
    11d8:	andeq	r2, r1, sl, lsl #11
    11dc:			; <UNDEFINED> instruction: 0x000018ba
    11e0:	andeq	r2, r1, r8, lsr #9
    11e4:	andeq	r0, r0, r4, lsr #1
    11e8:	andeq	r1, r0, r6, lsr r8
    11ec:	andeq	r2, r1, r0, asr #7
    11f0:	andeq	r0, r0, ip, lsl #1
    11f4:	andeq	r1, r0, sl, ror #15
    11f8:	andeq	r1, r0, lr, lsl #16
    11fc:	andeq	r1, r0, ip, lsl r8
    1200:	muleq	r0, lr, r7
    1204:	muleq	r0, ip, r0
    1208:	andeq	r1, r0, ip, lsr #22
    120c:	andeq	r1, r0, r0, ror #15
    1210:	andeq	r1, r0, r8, ror sl
    1214:	andeq	r1, r0, r4, ror #14
    1218:	andeq	r1, r0, r4, lsl #16
    121c:	andeq	r1, r0, r0, lsl r8
    1220:	andeq	r1, r0, r8, ror #11
    1224:	andeq	r1, r0, sl, lsl r6
    1228:	andeq	r1, r0, r2, ror #9
    122c:	andeq	r1, r0, r0, lsl #10
    1230:	andeq	r1, r0, r0, lsl #12
    1234:	andeq	r1, r0, r4, lsl #12
    1238:	andeq	r1, r0, r6, lsl r6
    123c:	ldrdeq	r1, [r0], -lr
    1240:	strdeq	r1, [r0], -sl
    1244:	andeq	r1, r0, r4, lsr #8
    1248:	andeq	r1, r0, r4, lsl #14
    124c:	strdeq	r1, [r0], -r6
    1250:			; <UNDEFINED> instruction: 0x000016b8
    1254:	andeq	r1, r0, r8, asr #13
    1258:	muleq	r0, r4, r5
    125c:	andeq	r1, r0, sl, lsr r5
    1260:	strdeq	r1, [r0], -lr
    1264:	ldrdeq	r1, [r0], -lr
    1268:	andeq	r1, r0, r8, asr r5
    126c:	andeq	r1, r0, r2, ror r2
    1270:	andeq	r1, r0, sl, ror r4
    1274:	andeq	r1, r0, lr, lsr #10
    1278:	andeq	r1, r0, sl, asr #8
    127c:	andeq	r1, r0, r0, asr #9
    1280:	ldrdeq	r1, [r0], -r6
    1284:	andeq	r1, r0, r2, lsl #9
    1288:	andeq	r1, r0, ip, ror r6
    128c:	andeq	r1, r0, r6, lsl #7
    1290:			; <UNDEFINED> instruction: 0x000011b2
    1294:	andeq	r1, r0, lr, lsr r4
    1298:	muleq	r1, r6, ip
    129c:	andeq	r1, r0, sl, lsl r4
    12a0:	andeq	r1, r0, r0, asr #12
    12a4:	andeq	r1, r0, sl, asr #6
    12a8:	andeq	r1, r0, r6, lsl #3
    12ac:	andeq	r1, r0, r8, asr #3
    12b0:	bleq	3d3f4 <set_scsi_pt_cdb@plt+0x3c9b4>
    12b4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    12b8:	strbtmi	fp, [sl], -r2, lsl #24
    12bc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    12c0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    12c4:	ldrmi	sl, [sl], #776	; 0x308
    12c8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    12cc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    12d0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    12d4:			; <UNDEFINED> instruction: 0xf85a4b06
    12d8:	stmdami	r6, {r0, r1, ip, sp}
    12dc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    12e0:	bl	10bf2e4 <set_scsi_pt_cdb@plt+0x10be8a4>
    12e4:	bl	fe9bf2e8 <set_scsi_pt_cdb@plt+0xfe9be8a8>
    12e8:	andeq	r1, r1, r0, ror ip
    12ec:	andeq	r0, r0, ip, ror r0
    12f0:	muleq	r0, r4, r0
    12f4:	muleq	r0, r8, r0
    12f8:	ldr	r3, [pc, #20]	; 1314 <set_scsi_pt_cdb@plt+0x8d4>
    12fc:	ldr	r2, [pc, #20]	; 1318 <set_scsi_pt_cdb@plt+0x8d8>
    1300:	add	r3, pc, r3
    1304:	ldr	r2, [r3, r2]
    1308:	cmp	r2, #0
    130c:	bxeq	lr
    1310:	b	974 <__gmon_start__@plt>
    1314:	andeq	r1, r1, r0, asr ip
    1318:	muleq	r0, r0, r0
    131c:	blmi	1d333c <set_scsi_pt_cdb@plt+0x1d28fc>
    1320:	bmi	1d2508 <set_scsi_pt_cdb@plt+0x1d1ac8>
    1324:	addmi	r4, r3, #2063597568	; 0x7b000000
    1328:	andle	r4, r3, sl, ror r4
    132c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1330:	ldrmi	fp, [r8, -r3, lsl #2]
    1334:	svclt	0x00004770
    1338:	andeq	r1, r1, r4, asr #27
    133c:	andeq	r1, r1, r0, asr #27
    1340:	andeq	r1, r1, ip, lsr #24
    1344:	andeq	r0, r0, r4, lsl #1
    1348:	stmdbmi	r9, {r3, fp, lr}
    134c:	bmi	252534 <set_scsi_pt_cdb@plt+0x251af4>
    1350:	bne	25253c <set_scsi_pt_cdb@plt+0x251afc>
    1354:	svceq	0x00cb447a
    1358:			; <UNDEFINED> instruction: 0x01a1eb03
    135c:	andle	r1, r3, r9, asr #32
    1360:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1364:	ldrmi	fp, [r8, -r3, lsl #2]
    1368:	svclt	0x00004770
    136c:	muleq	r1, r8, sp
    1370:	muleq	r1, r4, sp
    1374:	andeq	r1, r1, r0, lsl #24
    1378:	andeq	r0, r0, r0, lsr #1
    137c:	blmi	2ae7a4 <set_scsi_pt_cdb@plt+0x2add64>
    1380:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1384:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1388:	blmi	26f93c <set_scsi_pt_cdb@plt+0x26eefc>
    138c:	ldrdlt	r5, [r3, -r3]!
    1390:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1394:			; <UNDEFINED> instruction: 0xf7ff6818
    1398:			; <UNDEFINED> instruction: 0xf7ffeabc
    139c:	blmi	1c12a0 <set_scsi_pt_cdb@plt+0x1c0860>
    13a0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    13a4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    13a8:	andeq	r1, r1, r2, ror #26
    13ac:	ldrdeq	r1, [r1], -r0
    13b0:	andeq	r0, r0, r0, lsl #1
    13b4:	andeq	r1, r1, lr, ror #24
    13b8:	andeq	r1, r1, r2, asr #26
    13bc:	svclt	0x0000e7c4
    13c0:	strlt	r2, [r8, #-2049]	; 0xfffff7ff
    13c4:	stmdami	ip, {r0, r2, r3, sl, fp, ip, lr, pc}
    13c8:			; <UNDEFINED> instruction: 0xf7ff4478
    13cc:	stmdami	fp, {r3, r6, r7, r9, fp, sp, lr, pc}
    13d0:			; <UNDEFINED> instruction: 0xf7ff4478
    13d4:	stmdami	sl, {r2, r6, r7, r9, fp, sp, lr, pc}
    13d8:			; <UNDEFINED> instruction: 0x4008e8bd
    13dc:			; <UNDEFINED> instruction: 0xf7ff4478
    13e0:	stmdami	r8, {r0, r1, r3, r4, r5, r7, r9, fp, ip, sp, pc}
    13e4:			; <UNDEFINED> instruction: 0xf7ff4478
    13e8:	stmdami	r7, {r1, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    13ec:			; <UNDEFINED> instruction: 0x4008e8bd
    13f0:			; <UNDEFINED> instruction: 0xf7ff4478
    13f4:	svclt	0x0000bab1
    13f8:	andeq	r0, r0, r4, lsl r8
    13fc:	strdeq	r0, [r0], -ip
    1400:	muleq	r0, ip, sp
    1404:	andeq	r0, r0, ip, ror #4
    1408:	andeq	r0, r0, r0, lsr #10
    140c:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    1410:	svclt	0x00be2900
    1414:			; <UNDEFINED> instruction: 0xf04f2000
    1418:	and	r4, r6, r0, lsl #2
    141c:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    1420:			; <UNDEFINED> instruction: 0xf06fbf1c
    1424:			; <UNDEFINED> instruction: 0xf04f4100
    1428:			; <UNDEFINED> instruction: 0xf00030ff
    142c:			; <UNDEFINED> instruction: 0xf1adb857
    1430:	stmdb	sp!, {r3, sl, fp}^
    1434:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    1438:	blcs	38064 <set_scsi_pt_cdb@plt+0x37624>
    143c:			; <UNDEFINED> instruction: 0xf000db1a
    1440:			; <UNDEFINED> instruction: 0xf8ddf853
    1444:	ldmib	sp, {r2, sp, lr, pc}^
    1448:	andlt	r2, r4, r2, lsl #6
    144c:	submi	r4, r0, #112, 14	; 0x1c00000
    1450:	cmpeq	r1, r1, ror #22
    1454:	blle	6cc05c <set_scsi_pt_cdb@plt+0x6cb61c>
    1458:			; <UNDEFINED> instruction: 0xf846f000
    145c:	ldrd	pc, [r4], -sp
    1460:	movwcs	lr, #10717	; 0x29dd
    1464:	submi	fp, r0, #4
    1468:	cmpeq	r1, r1, ror #22
    146c:	bl	18d1dbc <set_scsi_pt_cdb@plt+0x18d137c>
    1470:	ldrbmi	r0, [r0, -r3, asr #6]!
    1474:	bl	18d1dc4 <set_scsi_pt_cdb@plt+0x18d1384>
    1478:			; <UNDEFINED> instruction: 0xf0000343
    147c:			; <UNDEFINED> instruction: 0xf8ddf835
    1480:	ldmib	sp, {r2, sp, lr, pc}^
    1484:	andlt	r2, r4, r2, lsl #6
    1488:	bl	1851d90 <set_scsi_pt_cdb@plt+0x1851350>
    148c:	ldrbmi	r0, [r0, -r1, asr #2]!
    1490:	bl	18d1de0 <set_scsi_pt_cdb@plt+0x18d13a0>
    1494:			; <UNDEFINED> instruction: 0xf0000343
    1498:			; <UNDEFINED> instruction: 0xf8ddf827
    149c:	ldmib	sp, {r2, sp, lr, pc}^
    14a0:	andlt	r2, r4, r2, lsl #6
    14a4:	bl	18d1df4 <set_scsi_pt_cdb@plt+0x18d13b4>
    14a8:	ldrbmi	r0, [r0, -r3, asr #6]!
    14ac:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    14b0:	svclt	0x00082900
    14b4:	svclt	0x001c2800
    14b8:	mvnscc	pc, pc, asr #32
    14bc:	rscscc	pc, pc, pc, asr #32
    14c0:	stmdalt	ip, {ip, sp, lr, pc}
    14c4:	stfeqd	f7, [r8], {173}	; 0xad
    14c8:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    14cc:			; <UNDEFINED> instruction: 0xf80cf000
    14d0:	ldrd	pc, [r4], -sp
    14d4:	movwcs	lr, #10717	; 0x29dd
    14d8:	ldrbmi	fp, [r0, -r4]!
    14dc:			; <UNDEFINED> instruction: 0xf04fb502
    14e0:			; <UNDEFINED> instruction: 0xf7ff0008
    14e4:	vstrlt	s28, [r2, #-40]	; 0xffffffd8
    14e8:	svclt	0x00084299
    14ec:	push	{r4, r7, r9, lr}
    14f0:			; <UNDEFINED> instruction: 0x46044ff0
    14f4:	andcs	fp, r0, r8, lsr pc
    14f8:			; <UNDEFINED> instruction: 0xf8dd460d
    14fc:	svclt	0x0038c024
    1500:	cmnle	fp, #1048576	; 0x100000
    1504:			; <UNDEFINED> instruction: 0x46994690
    1508:			; <UNDEFINED> instruction: 0xf283fab3
    150c:	rsbsle	r2, r0, r0, lsl #22
    1510:			; <UNDEFINED> instruction: 0xf385fab5
    1514:	rsble	r2, r8, r0, lsl #26
    1518:			; <UNDEFINED> instruction: 0xf1a21ad2
    151c:	blx	244da4 <set_scsi_pt_cdb@plt+0x244364>
    1520:	blx	240130 <set_scsi_pt_cdb@plt+0x23f6f0>
    1524:			; <UNDEFINED> instruction: 0xf1c2f30e
    1528:	b	12c31b0 <set_scsi_pt_cdb@plt+0x12c2770>
    152c:	blx	a04140 <set_scsi_pt_cdb@plt+0xa03700>
    1530:	b	12fe154 <set_scsi_pt_cdb@plt+0x12fd714>
    1534:	blx	204148 <set_scsi_pt_cdb@plt+0x203708>
    1538:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    153c:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    1540:	andcs	fp, r0, ip, lsr pc
    1544:	movwle	r4, #42497	; 0xa601
    1548:	bl	fed09554 <set_scsi_pt_cdb@plt+0xfed08b14>
    154c:	blx	257c <set_scsi_pt_cdb@plt+0x1b3c>
    1550:	blx	83d990 <set_scsi_pt_cdb@plt+0x83cf50>
    1554:	bl	197e178 <set_scsi_pt_cdb@plt+0x197d738>
    1558:	tstmi	r9, #46137344	; 0x2c00000
    155c:	bcs	117a4 <set_scsi_pt_cdb@plt+0x10d64>
    1560:	b	13f5658 <set_scsi_pt_cdb@plt+0x13f4c18>
    1564:	b	13c36d4 <set_scsi_pt_cdb@plt+0x13c2c94>
    1568:	b	1203adc <set_scsi_pt_cdb@plt+0x120309c>
    156c:	ldrmi	r7, [r6], -fp, asr #17
    1570:	bl	fed395a4 <set_scsi_pt_cdb@plt+0xfed38b64>
    1574:	bl	194219c <set_scsi_pt_cdb@plt+0x194175c>
    1578:	ldmne	fp, {r0, r3, r9, fp}^
    157c:	beq	2bc2ac <set_scsi_pt_cdb@plt+0x2bb86c>
    1580:			; <UNDEFINED> instruction: 0xf14a1c5c
    1584:	cfsh32cc	mvfx0, mvfx1, #0
    1588:	strbmi	sp, [sp, #-7]
    158c:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    1590:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    1594:	adfccsz	f4, f1, #5.0
    1598:	blx	175d7c <set_scsi_pt_cdb@plt+0x17533c>
    159c:	blx	93f1c0 <set_scsi_pt_cdb@plt+0x93e780>
    15a0:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    15a4:	vseleq.f32	s30, s28, s11
    15a8:	blx	9479b0 <set_scsi_pt_cdb@plt+0x946f70>
    15ac:	b	10ff5bc <set_scsi_pt_cdb@plt+0x10feb7c>
    15b0:			; <UNDEFINED> instruction: 0xf1a2040e
    15b4:			; <UNDEFINED> instruction: 0xf1c20720
    15b8:	blx	202e40 <set_scsi_pt_cdb@plt+0x202400>
    15bc:	blx	13e1cc <set_scsi_pt_cdb@plt+0x13d78c>
    15c0:	blx	13f1e4 <set_scsi_pt_cdb@plt+0x13e7a4>
    15c4:	b	10fddd4 <set_scsi_pt_cdb@plt+0x10fd394>
    15c8:	blx	9021ec <set_scsi_pt_cdb@plt+0x9017ac>
    15cc:	bl	117edec <set_scsi_pt_cdb@plt+0x117e3ac>
    15d0:	teqmi	r3, #1073741824	; 0x40000000
    15d4:	strbmi	r1, [r5], -r0, lsl #21
    15d8:	tsteq	r3, r1, ror #22
    15dc:	svceq	0x0000f1bc
    15e0:	stmib	ip, {r0, ip, lr, pc}^
    15e4:	pop	{r8, sl, lr}
    15e8:	blx	fed255b0 <set_scsi_pt_cdb@plt+0xfed24b70>
    15ec:	msrcc	CPSR_, #132, 6	; 0x10000002
    15f0:	blx	fee3b440 <set_scsi_pt_cdb@plt+0xfee3aa00>
    15f4:	blx	fed7e01c <set_scsi_pt_cdb@plt+0xfed7d5dc>
    15f8:	eorcc	pc, r0, #335544322	; 0x14000002
    15fc:	orrle	r2, fp, r0, lsl #26
    1600:	svclt	0x0000e7f3
    1604:	mvnsmi	lr, #737280	; 0xb4000
    1608:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    160c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1610:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1614:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1618:	blne	1d92814 <set_scsi_pt_cdb@plt+0x1d91dd4>
    161c:	strhle	r1, [sl], -r6
    1620:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1624:	svccc	0x0004f855
    1628:	strbmi	r3, [sl], -r1, lsl #8
    162c:	ldrtmi	r4, [r8], -r1, asr #12
    1630:	adcmi	r4, r6, #152, 14	; 0x2600000
    1634:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1638:	svclt	0x000083f8
    163c:	andeq	r1, r1, r6, lsl r8
    1640:	andeq	r1, r1, ip, lsl #16
    1644:	svclt	0x00004770

Disassembly of section .fini:

00001648 <.fini>:
    1648:	push	{r3, lr}
    164c:	pop	{r3, pc}
