m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/user/Projects/ip/sdram_micron/avalon/test/simulation/modelsim
valtera_avalon_mm_bridge
Z1 !s110 1674564649
!i10b 1
!s100 `eCPo@iPkKz1CWZaUGYD=3
IXjU_f]U8F;A;>j9_KVKCW1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1674494361
8/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_avalon_mm_bridge.v
F/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_avalon_mm_bridge.v
L0 25
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1674564649.000000
!s107 /home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_avalon_mm_bridge.v|
!s90 -reportprogress|300|-vlog01compat|-work|sdram_design|+incdir+/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules|/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_avalon_mm_bridge.v|
!i113 1
Z6 o-vlog01compat -work sdram_design
Z7 !s92 -vlog01compat -work sdram_design +incdir+/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules
Z8 tCvgOpt 0
valtera_merlin_master_translator
Z9 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z10 !s110 1674564650
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
II@NIlaDPj0lbYHalGW]UT1
R2
!s105 altera_merlin_master_translator_sv_unit
S1
R0
R3
8/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_merlin_master_translator.sv
F/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_merlin_master_translator.sv
L0 32
R4
r1
!s85 0
31
Z11 !s108 1674564650.000000
!s107 /home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|-work|sdram_design|+incdir+/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules|/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_merlin_master_translator.sv|
!i113 1
Z12 o-sv -work sdram_design
Z13 !s92 -sv -work sdram_design +incdir+/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules
R8
valtera_merlin_slave_translator
R9
R1
!i10b 1
!s100 k`9[YAn_dLTkg;GE`mOb61
ILRUQ3?]HDnFh><RP5bCgI0
R2
!s105 altera_merlin_slave_translator_sv_unit
S1
R0
R3
8/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_merlin_slave_translator.sv
F/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_merlin_slave_translator.sv
L0 35
R4
r1
!s85 0
31
R5
!s107 /home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|-work|sdram_design|+incdir+/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules|/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_merlin_slave_translator.sv|
!i113 1
R12
R13
R8
valtera_reset_controller
R1
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
I9D]FG1LjAd99=A8OJILn@1
R2
R0
R3
8/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_reset_controller.v
F/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_reset_controller.v
L0 42
R4
r1
!s85 0
31
R5
!s107 /home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|sdram_design|+incdir+/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules|/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_reset_controller.v|
!i113 1
R6
R7
R8
valtera_reset_synchronizer
R1
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
IAn;gET@9Ze2Olg>PYLLc93
R2
R0
R3
8/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_reset_synchronizer.v
F/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_reset_synchronizer.v
L0 24
R4
r1
!s85 0
31
R5
!s107 /home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|sdram_design|+incdir+/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules|/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R6
R7
R8
vsdram
R9
R10
!i10b 1
!s100 G_m@NaiZlVj@WdK1=?UPh3
I_NSI4E[VFhT[cY9chK7fl0
R2
!s105 sdram_sv_unit
S1
R0
R3
8/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/sdram.sv
F/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/sdram.sv
L0 4
R4
r1
!s85 0
31
R11
!s107 /home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/sdram.sv|
!s90 -reportprogress|300|-sv|-work|sdram_design|+incdir+/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules|/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/sdram.sv|
!i113 1
R12
R13
R8
vsdram_design
R1
!i10b 1
!s100 j3fCn>kk_I>UcNS<J3]eS2
I^AoVRgTW[8fGlM?fBf:2C3
R2
R0
R3
8/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/sdram_design.v
F/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/sdram_design.v
L0 6
R4
r1
!s85 0
31
R5
!s107 /home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/sdram_design.v|
!s90 -reportprogress|300|-vlog01compat|-work|sdram_design|+incdir+/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis|/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/sdram_design.v|
!i113 1
R6
!s92 -vlog01compat -work sdram_design +incdir+/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis
R8
vsdram_design_mm_interconnect_0
R1
!i10b 1
!s100 O>zR`eT4AlVCJE[ZBMQbV0
Ig9j5^8Hfb`d6D<7=YOJFI1
R2
R0
R3
8/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/sdram_design_mm_interconnect_0.v
F/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/sdram_design_mm_interconnect_0.v
L0 9
R4
r1
!s85 0
31
R5
!s107 /home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/sdram_design_mm_interconnect_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|sdram_design|+incdir+/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules|/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/sdram_design_mm_interconnect_0.v|
!i113 1
R6
R7
R8
