
HSEM-EXP_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000012d8  08100298  08100298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08101570  08101570  00011570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08101580  08101580  00011580  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08101584  08101584  00011584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  10000000  08101588  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000001b0  10000018  0810159c  00020018  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  100001c8  0810159c  000201c8  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  9 .debug_info   000109dc  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001d5a  00000000  00000000  00030a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000710  00000000  00000000  00032780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000668  00000000  00000000  00032e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003817f  00000000  00000000  000334f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00008222  00000000  00000000  0006b677  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    001787b6  00000000  00000000  00073899  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000053  00000000  00000000  001ec04f  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001af0  00000000  00000000  001ec0a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	; (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	; (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	; (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000018 	.word	0x10000018
 81002b4:	00000000 	.word	0x00000000
 81002b8:	08101558 	.word	0x08101558

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	; (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	; (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	; (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	1000001c 	.word	0x1000001c
 81002d4:	08101558 	.word	0x08101558

081002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81002d8:	b480      	push	{r7}
 81002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81002dc:	4b0b      	ldr	r3, [pc, #44]	; (810030c <SystemInit+0x34>)
 81002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81002e2:	4a0a      	ldr	r2, [pc, #40]	; (810030c <SystemInit+0x34>)
 81002e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 81002e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81002ec:	4b07      	ldr	r3, [pc, #28]	; (810030c <SystemInit+0x34>)
 81002ee:	691b      	ldr	r3, [r3, #16]
 81002f0:	4a06      	ldr	r2, [pc, #24]	; (810030c <SystemInit+0x34>)
 81002f2:	f043 0310 	orr.w	r3, r3, #16
 81002f6:	6113      	str	r3, [r2, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 81002f8:	4b04      	ldr	r3, [pc, #16]	; (810030c <SystemInit+0x34>)
 81002fa:	f04f 6201 	mov.w	r2, #135266304	; 0x8100000
 81002fe:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8100300:	bf00      	nop
 8100302:	46bd      	mov	sp, r7
 8100304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100308:	4770      	bx	lr
 810030a:	bf00      	nop
 810030c:	e000ed00 	.word	0xe000ed00

08100310 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8100310:	b5b0      	push	{r4, r5, r7, lr}
 8100312:	b082      	sub	sp, #8
 8100314:	af00      	add	r7, sp, #0

	/* USER CODE END 1 */

	/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 8100316:	4b61      	ldr	r3, [pc, #388]	; (810049c <main+0x18c>)
 8100318:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810031c:	4a5f      	ldr	r2, [pc, #380]	; (810049c <main+0x18c>)
 810031e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8100322:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100326:	4b5d      	ldr	r3, [pc, #372]	; (810049c <main+0x18c>)
 8100328:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810032c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8100330:	607b      	str	r3, [r7, #4]
 8100332:	687b      	ldr	r3, [r7, #4]
	/* Activate HSEM notification for Cortex-M4*/
	HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100334:	2001      	movs	r0, #1
 8100336:	f000 fed7 	bl	81010e8 <HAL_HSEM_ActivateNotification>
	/*
	 Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
	 perform system initialization (system clock config, external memory configuration.. )
	 */
	HAL_PWREx_ClearPendingEvent();
 810033a:	f000 ff61 	bl	8101200 <HAL_PWREx_ClearPendingEvent>
	HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE,
 810033e:	2201      	movs	r2, #1
 8100340:	2102      	movs	r1, #2
 8100342:	2000      	movs	r0, #0
 8100344:	f000 fee2 	bl	810110c <HAL_PWREx_EnterSTOPMode>
	PWR_D2_DOMAIN);
	/* Clear HSEM flag */
	__HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100348:	4b55      	ldr	r3, [pc, #340]	; (81004a0 <main+0x190>)
 810034a:	681b      	ldr	r3, [r3, #0]
 810034c:	091b      	lsrs	r3, r3, #4
 810034e:	f003 030f 	and.w	r3, r3, #15
 8100352:	2b07      	cmp	r3, #7
 8100354:	d108      	bne.n	8100368 <main+0x58>
 8100356:	4b53      	ldr	r3, [pc, #332]	; (81004a4 <main+0x194>)
 8100358:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 810035c:	4a51      	ldr	r2, [pc, #324]	; (81004a4 <main+0x194>)
 810035e:	f043 0301 	orr.w	r3, r3, #1
 8100362:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8100366:	e007      	b.n	8100378 <main+0x68>
 8100368:	4b4e      	ldr	r3, [pc, #312]	; (81004a4 <main+0x194>)
 810036a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 810036e:	4a4d      	ldr	r2, [pc, #308]	; (81004a4 <main+0x194>)
 8100370:	f043 0301 	orr.w	r3, r3, #1
 8100374:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

	/* USER CODE END Boot_Mode_Sequence_1 */
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8100378:	f000 fb14 	bl	81009a4 <HAL_Init>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 810037c:	f000 fa38 	bl	81007f0 <MX_GPIO_Init>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		time = HAL_GetTick(); //get time value
 8100380:	f000 fbb8 	bl	8100af4 <HAL_GetTick>
 8100384:	4603      	mov	r3, r0
 8100386:	461a      	mov	r2, r3
 8100388:	f04f 0300 	mov.w	r3, #0
 810038c:	4946      	ldr	r1, [pc, #280]	; (81004a8 <main+0x198>)
 810038e:	e9c1 2300 	strd	r2, r3, [r1]
		if (time - ButtonTimeStamp >= 200) {
 8100392:	4b45      	ldr	r3, [pc, #276]	; (81004a8 <main+0x198>)
 8100394:	e9d3 0100 	ldrd	r0, r1, [r3]
 8100398:	4b44      	ldr	r3, [pc, #272]	; (81004ac <main+0x19c>)
 810039a:	681b      	ldr	r3, [r3, #0]
 810039c:	461a      	mov	r2, r3
 810039e:	f04f 0300 	mov.w	r3, #0
 81003a2:	1a84      	subs	r4, r0, r2
 81003a4:	eb61 0503 	sbc.w	r5, r1, r3
 81003a8:	2d00      	cmp	r5, #0
 81003aa:	bf08      	it	eq
 81003ac:	2cc8      	cmpeq	r4, #200	; 0xc8
 81003ae:	f0c0 8184 	bcc.w	81006ba <main+0x3aa>
			ButtonTimeStamp = time; //หน่าวเวลาของระบบ
 81003b2:	4b3d      	ldr	r3, [pc, #244]	; (81004a8 <main+0x198>)
 81003b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81003b8:	4b3c      	ldr	r3, [pc, #240]	; (81004ac <main+0x19c>)
 81003ba:	601a      	str	r2, [r3, #0]
			SwitchState[0] = HAL_GPIO_ReadPin(S1_GPIO_Port, S1_Pin);// read pin s1
 81003bc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 81003c0:	483b      	ldr	r0, [pc, #236]	; (81004b0 <main+0x1a0>)
 81003c2:	f000 fe4b 	bl	810105c <HAL_GPIO_ReadPin>
 81003c6:	4603      	mov	r3, r0
 81003c8:	461a      	mov	r2, r3
 81003ca:	4b3a      	ldr	r3, [pc, #232]	; (81004b4 <main+0x1a4>)
 81003cc:	701a      	strb	r2, [r3, #0]
			SwitchState2[0] = HAL_GPIO_ReadPin(S2_GPIO_Port, S2_Pin);// read pin s2
 81003ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 81003d2:	4839      	ldr	r0, [pc, #228]	; (81004b8 <main+0x1a8>)
 81003d4:	f000 fe42 	bl	810105c <HAL_GPIO_ReadPin>
 81003d8:	4603      	mov	r3, r0
 81003da:	461a      	mov	r2, r3
 81003dc:	4b37      	ldr	r3, [pc, #220]	; (81004bc <main+0x1ac>)
 81003de:	701a      	strb	r2, [r3, #0]
			SwitchState3[0] = HAL_GPIO_ReadPin(S3_GPIO_Port, S3_Pin);// read pin s3
 81003e0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 81003e4:	4834      	ldr	r0, [pc, #208]	; (81004b8 <main+0x1a8>)
 81003e6:	f000 fe39 	bl	810105c <HAL_GPIO_ReadPin>
 81003ea:	4603      	mov	r3, r0
 81003ec:	461a      	mov	r2, r3
 81003ee:	4b34      	ldr	r3, [pc, #208]	; (81004c0 <main+0x1b0>)
 81003f0:	701a      	strb	r2, [r3, #0]
			SwitchState4[0] = HAL_GPIO_ReadPin(S4_GPIO_Port, S4_Pin);// read pin s4
 81003f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 81003f6:	4830      	ldr	r0, [pc, #192]	; (81004b8 <main+0x1a8>)
 81003f8:	f000 fe30 	bl	810105c <HAL_GPIO_ReadPin>
 81003fc:	4603      	mov	r3, r0
 81003fe:	461a      	mov	r2, r3
 8100400:	4b30      	ldr	r3, [pc, #192]	; (81004c4 <main+0x1b4>)
 8100402:	701a      	strb	r2, [r3, #0]
			if (SwitchState[1] == GPIO_PIN_SET
 8100404:	4b2b      	ldr	r3, [pc, #172]	; (81004b4 <main+0x1a4>)
 8100406:	785b      	ldrb	r3, [r3, #1]
 8100408:	2b01      	cmp	r3, #1
 810040a:	d10f      	bne.n	810042c <main+0x11c>
					&& SwitchState[0] == GPIO_PIN_RESET
 810040c:	4b29      	ldr	r3, [pc, #164]	; (81004b4 <main+0x1a4>)
 810040e:	781b      	ldrb	r3, [r3, #0]
 8100410:	2b00      	cmp	r3, #0
 8100412:	d10b      	bne.n	810042c <main+0x11c>
					&& SwitchState2[1] == GPIO_PIN_SET
 8100414:	4b29      	ldr	r3, [pc, #164]	; (81004bc <main+0x1ac>)
 8100416:	785b      	ldrb	r3, [r3, #1]
 8100418:	2b01      	cmp	r3, #1
 810041a:	d107      	bne.n	810042c <main+0x11c>
					&& SwitchState2[0] == GPIO_PIN_RESET){ //toggle s1 & s2 together
 810041c:	4b27      	ldr	r3, [pc, #156]	; (81004bc <main+0x1ac>)
 810041e:	781b      	ldrb	r3, [r3, #0]
 8100420:	2b00      	cmp	r3, #0
 8100422:	d103      	bne.n	810042c <main+0x11c>
				a1 = 1;//set attack player 1 flag = 1
 8100424:	4b28      	ldr	r3, [pc, #160]	; (81004c8 <main+0x1b8>)
 8100426:	2201      	movs	r2, #1
 8100428:	601a      	str	r2, [r3, #0]
 810042a:	e062      	b.n	81004f2 <main+0x1e2>

			} else if (SwitchState3[1] == GPIO_PIN_SET
 810042c:	4b24      	ldr	r3, [pc, #144]	; (81004c0 <main+0x1b0>)
 810042e:	785b      	ldrb	r3, [r3, #1]
 8100430:	2b01      	cmp	r3, #1
 8100432:	d10f      	bne.n	8100454 <main+0x144>
					&& SwitchState3[0] == GPIO_PIN_RESET
 8100434:	4b22      	ldr	r3, [pc, #136]	; (81004c0 <main+0x1b0>)
 8100436:	781b      	ldrb	r3, [r3, #0]
 8100438:	2b00      	cmp	r3, #0
 810043a:	d10b      	bne.n	8100454 <main+0x144>
					&& SwitchState4[1] == GPIO_PIN_SET
 810043c:	4b21      	ldr	r3, [pc, #132]	; (81004c4 <main+0x1b4>)
 810043e:	785b      	ldrb	r3, [r3, #1]
 8100440:	2b01      	cmp	r3, #1
 8100442:	d107      	bne.n	8100454 <main+0x144>
					&& SwitchState4[0] == GPIO_PIN_RESET) {//toggle s3 & s4 together
 8100444:	4b1f      	ldr	r3, [pc, #124]	; (81004c4 <main+0x1b4>)
 8100446:	781b      	ldrb	r3, [r3, #0]
 8100448:	2b00      	cmp	r3, #0
 810044a:	d103      	bne.n	8100454 <main+0x144>
				a2 = 1;//set attack player 2 flag = 1
 810044c:	4b1f      	ldr	r3, [pc, #124]	; (81004cc <main+0x1bc>)
 810044e:	2201      	movs	r2, #1
 8100450:	601a      	str	r2, [r3, #0]
 8100452:	e04e      	b.n	81004f2 <main+0x1e2>

			} else if (SwitchState[1] == GPIO_PIN_SET
 8100454:	4b17      	ldr	r3, [pc, #92]	; (81004b4 <main+0x1a4>)
 8100456:	785b      	ldrb	r3, [r3, #1]
 8100458:	2b01      	cmp	r3, #1
 810045a:	d107      	bne.n	810046c <main+0x15c>
					&& SwitchState[0] == GPIO_PIN_RESET) {//toggle s1
 810045c:	4b15      	ldr	r3, [pc, #84]	; (81004b4 <main+0x1a4>)
 810045e:	781b      	ldrb	r3, [r3, #0]
 8100460:	2b00      	cmp	r3, #0
 8100462:	d103      	bne.n	810046c <main+0x15c>
				c1 = 1;//set charge player 1 flag = 1
 8100464:	4b1a      	ldr	r3, [pc, #104]	; (81004d0 <main+0x1c0>)
 8100466:	2201      	movs	r2, #1
 8100468:	601a      	str	r2, [r3, #0]
 810046a:	e042      	b.n	81004f2 <main+0x1e2>

			} else if (SwitchState3[1] == GPIO_PIN_SET
 810046c:	4b14      	ldr	r3, [pc, #80]	; (81004c0 <main+0x1b0>)
 810046e:	785b      	ldrb	r3, [r3, #1]
 8100470:	2b01      	cmp	r3, #1
 8100472:	d107      	bne.n	8100484 <main+0x174>
					&& SwitchState3[0] == GPIO_PIN_RESET) {//toggle s3
 8100474:	4b12      	ldr	r3, [pc, #72]	; (81004c0 <main+0x1b0>)
 8100476:	781b      	ldrb	r3, [r3, #0]
 8100478:	2b00      	cmp	r3, #0
 810047a:	d103      	bne.n	8100484 <main+0x174>
				c2 = 1;//set charge player 1 flag = 1
 810047c:	4b15      	ldr	r3, [pc, #84]	; (81004d4 <main+0x1c4>)
 810047e:	2201      	movs	r2, #1
 8100480:	601a      	str	r2, [r3, #0]
 8100482:	e036      	b.n	81004f2 <main+0x1e2>
			} else if (SwitchState2[1] == GPIO_PIN_SET
 8100484:	4b0d      	ldr	r3, [pc, #52]	; (81004bc <main+0x1ac>)
 8100486:	785b      	ldrb	r3, [r3, #1]
 8100488:	2b01      	cmp	r3, #1
 810048a:	d127      	bne.n	81004dc <main+0x1cc>
					&& SwitchState2[0] == GPIO_PIN_RESET) {//toggle s2
 810048c:	4b0b      	ldr	r3, [pc, #44]	; (81004bc <main+0x1ac>)
 810048e:	781b      	ldrb	r3, [r3, #0]
 8100490:	2b00      	cmp	r3, #0
 8100492:	d123      	bne.n	81004dc <main+0x1cc>
				d1 = 1;//set defense player 1 flag = 1
 8100494:	4b10      	ldr	r3, [pc, #64]	; (81004d8 <main+0x1c8>)
 8100496:	2201      	movs	r2, #1
 8100498:	601a      	str	r2, [r3, #0]
 810049a:	e02a      	b.n	81004f2 <main+0x1e2>
 810049c:	58024400 	.word	0x58024400
 81004a0:	e000ed00 	.word	0xe000ed00
 81004a4:	58026400 	.word	0x58026400
 81004a8:	10000060 	.word	0x10000060
 81004ac:	10000034 	.word	0x10000034
 81004b0:	58021800 	.word	0x58021800
 81004b4:	10000104 	.word	0x10000104
 81004b8:	58021000 	.word	0x58021000
 81004bc:	10000100 	.word	0x10000100
 81004c0:	10000068 	.word	0x10000068
 81004c4:	100000fc 	.word	0x100000fc
 81004c8:	10000058 	.word	0x10000058
 81004cc:	1000005c 	.word	0x1000005c
 81004d0:	10000048 	.word	0x10000048
 81004d4:	1000004c 	.word	0x1000004c
 81004d8:	10000050 	.word	0x10000050

			} else if (SwitchState4[1] == GPIO_PIN_SET
 81004dc:	4b96      	ldr	r3, [pc, #600]	; (8100738 <main+0x428>)
 81004de:	785b      	ldrb	r3, [r3, #1]
 81004e0:	2b01      	cmp	r3, #1
 81004e2:	d106      	bne.n	81004f2 <main+0x1e2>
					&& SwitchState4[0] == GPIO_PIN_RESET) {//toggle s4
 81004e4:	4b94      	ldr	r3, [pc, #592]	; (8100738 <main+0x428>)
 81004e6:	781b      	ldrb	r3, [r3, #0]
 81004e8:	2b00      	cmp	r3, #0
 81004ea:	d102      	bne.n	81004f2 <main+0x1e2>
				d2 = 1;//set defense player 2 flag = 1
 81004ec:	4b93      	ldr	r3, [pc, #588]	; (810073c <main+0x42c>)
 81004ee:	2201      	movs	r2, #1
 81004f0:	601a      	str	r2, [r3, #0]

			}
			SwitchState[1] = SwitchState[0];
 81004f2:	4b93      	ldr	r3, [pc, #588]	; (8100740 <main+0x430>)
 81004f4:	781a      	ldrb	r2, [r3, #0]
 81004f6:	4b92      	ldr	r3, [pc, #584]	; (8100740 <main+0x430>)
 81004f8:	705a      	strb	r2, [r3, #1]
			SwitchState2[1] = SwitchState2[0];
 81004fa:	4b92      	ldr	r3, [pc, #584]	; (8100744 <main+0x434>)
 81004fc:	781a      	ldrb	r2, [r3, #0]
 81004fe:	4b91      	ldr	r3, [pc, #580]	; (8100744 <main+0x434>)
 8100500:	705a      	strb	r2, [r3, #1]
			SwitchState3[1] = SwitchState3[0];
 8100502:	4b91      	ldr	r3, [pc, #580]	; (8100748 <main+0x438>)
 8100504:	781a      	ldrb	r2, [r3, #0]
 8100506:	4b90      	ldr	r3, [pc, #576]	; (8100748 <main+0x438>)
 8100508:	705a      	strb	r2, [r3, #1]
			SwitchState4[1] = SwitchState4[0];//reset switch switch state
 810050a:	4b8b      	ldr	r3, [pc, #556]	; (8100738 <main+0x428>)
 810050c:	781a      	ldrb	r2, [r3, #0]
 810050e:	4b8a      	ldr	r3, [pc, #552]	; (8100738 <main+0x428>)
 8100510:	705a      	strb	r2, [r3, #1]
			if (c1 == 1 && c2 == 1) { //ถ้าทั้งสองฝั่งออก charge and change
 8100512:	4b8e      	ldr	r3, [pc, #568]	; (810074c <main+0x43c>)
 8100514:	681b      	ldr	r3, [r3, #0]
 8100516:	2b01      	cmp	r3, #1
 8100518:	d113      	bne.n	8100542 <main+0x232>
 810051a:	4b8d      	ldr	r3, [pc, #564]	; (8100750 <main+0x440>)
 810051c:	681b      	ldr	r3, [r3, #0]
 810051e:	2b01      	cmp	r3, #1
 8100520:	d10f      	bne.n	8100542 <main+0x232>
				charge1 += 1;
 8100522:	4b8c      	ldr	r3, [pc, #560]	; (8100754 <main+0x444>)
 8100524:	681b      	ldr	r3, [r3, #0]
 8100526:	3301      	adds	r3, #1
 8100528:	4a8a      	ldr	r2, [pc, #552]	; (8100754 <main+0x444>)
 810052a:	6013      	str	r3, [r2, #0]
				charge2 += 1;//plus charge value
 810052c:	4b8a      	ldr	r3, [pc, #552]	; (8100758 <main+0x448>)
 810052e:	681b      	ldr	r3, [r3, #0]
 8100530:	3301      	adds	r3, #1
 8100532:	4a89      	ldr	r2, [pc, #548]	; (8100758 <main+0x448>)
 8100534:	6013      	str	r3, [r2, #0]
				c1 = 0;
 8100536:	4b85      	ldr	r3, [pc, #532]	; (810074c <main+0x43c>)
 8100538:	2200      	movs	r2, #0
 810053a:	601a      	str	r2, [r3, #0]
				c2 = 0;// reset charge flag
 810053c:	4b84      	ldr	r3, [pc, #528]	; (8100750 <main+0x440>)
 810053e:	2200      	movs	r2, #0
 8100540:	601a      	str	r2, [r3, #0]
			}
			if (c1 == 1 && d2 == 1) {//ถ้าทั้งสองฝั่งออก charge(p1) and defense(p2)
 8100542:	4b82      	ldr	r3, [pc, #520]	; (810074c <main+0x43c>)
 8100544:	681b      	ldr	r3, [r3, #0]
 8100546:	2b01      	cmp	r3, #1
 8100548:	d10e      	bne.n	8100568 <main+0x258>
 810054a:	4b7c      	ldr	r3, [pc, #496]	; (810073c <main+0x42c>)
 810054c:	681b      	ldr	r3, [r3, #0]
 810054e:	2b01      	cmp	r3, #1
 8100550:	d10a      	bne.n	8100568 <main+0x258>
				charge1 += 1;//plus charge player 1 value
 8100552:	4b80      	ldr	r3, [pc, #512]	; (8100754 <main+0x444>)
 8100554:	681b      	ldr	r3, [r3, #0]
 8100556:	3301      	adds	r3, #1
 8100558:	4a7e      	ldr	r2, [pc, #504]	; (8100754 <main+0x444>)
 810055a:	6013      	str	r3, [r2, #0]

				c1 = 0;// reset charge player1 flag
 810055c:	4b7b      	ldr	r3, [pc, #492]	; (810074c <main+0x43c>)
 810055e:	2200      	movs	r2, #0
 8100560:	601a      	str	r2, [r3, #0]
				d2 = 0;// reset defense player2 flag
 8100562:	4b76      	ldr	r3, [pc, #472]	; (810073c <main+0x42c>)
 8100564:	2200      	movs	r2, #0
 8100566:	601a      	str	r2, [r3, #0]
			}
			if (c2 == 1 && d1 == 1) {//ถ้าทั้งสองฝั่งออก charge(p2) and defense(p1)
 8100568:	4b79      	ldr	r3, [pc, #484]	; (8100750 <main+0x440>)
 810056a:	681b      	ldr	r3, [r3, #0]
 810056c:	2b01      	cmp	r3, #1
 810056e:	d10e      	bne.n	810058e <main+0x27e>
 8100570:	4b7a      	ldr	r3, [pc, #488]	; (810075c <main+0x44c>)
 8100572:	681b      	ldr	r3, [r3, #0]
 8100574:	2b01      	cmp	r3, #1
 8100576:	d10a      	bne.n	810058e <main+0x27e>
				charge2 += 1;//plus charge player 2 value
 8100578:	4b77      	ldr	r3, [pc, #476]	; (8100758 <main+0x448>)
 810057a:	681b      	ldr	r3, [r3, #0]
 810057c:	3301      	adds	r3, #1
 810057e:	4a76      	ldr	r2, [pc, #472]	; (8100758 <main+0x448>)
 8100580:	6013      	str	r3, [r2, #0]
				c2 = 0;// reset charge player2 flag
 8100582:	4b73      	ldr	r3, [pc, #460]	; (8100750 <main+0x440>)
 8100584:	2200      	movs	r2, #0
 8100586:	601a      	str	r2, [r3, #0]
				d1 = 0;// reset defense player1 flag
 8100588:	4b74      	ldr	r3, [pc, #464]	; (810075c <main+0x44c>)
 810058a:	2200      	movs	r2, #0
 810058c:	601a      	str	r2, [r3, #0]
			}
			if (d2 == 1 && d1 == 1) {//ถ้าทั้งสองฝั่งออก defense(d2) and defense(p1)
 810058e:	4b6b      	ldr	r3, [pc, #428]	; (810073c <main+0x42c>)
 8100590:	681b      	ldr	r3, [r3, #0]
 8100592:	2b01      	cmp	r3, #1
 8100594:	d109      	bne.n	81005aa <main+0x29a>
 8100596:	4b71      	ldr	r3, [pc, #452]	; (810075c <main+0x44c>)
 8100598:	681b      	ldr	r3, [r3, #0]
 810059a:	2b01      	cmp	r3, #1
 810059c:	d105      	bne.n	81005aa <main+0x29a>
				d2 = 0;// reset defense player2 flag
 810059e:	4b67      	ldr	r3, [pc, #412]	; (810073c <main+0x42c>)
 81005a0:	2200      	movs	r2, #0
 81005a2:	601a      	str	r2, [r3, #0]
				d1 = 0;// reset defense player1 flag
 81005a4:	4b6d      	ldr	r3, [pc, #436]	; (810075c <main+0x44c>)
 81005a6:	2200      	movs	r2, #0
 81005a8:	601a      	str	r2, [r3, #0]
			}
			if (a2 == 1 && d1 == 1 && charge2 > 0) {
 81005aa:	4b6d      	ldr	r3, [pc, #436]	; (8100760 <main+0x450>)
 81005ac:	681b      	ldr	r3, [r3, #0]
 81005ae:	2b01      	cmp	r3, #1
 81005b0:	d112      	bne.n	81005d8 <main+0x2c8>
 81005b2:	4b6a      	ldr	r3, [pc, #424]	; (810075c <main+0x44c>)
 81005b4:	681b      	ldr	r3, [r3, #0]
 81005b6:	2b01      	cmp	r3, #1
 81005b8:	d10e      	bne.n	81005d8 <main+0x2c8>
 81005ba:	4b67      	ldr	r3, [pc, #412]	; (8100758 <main+0x448>)
 81005bc:	681b      	ldr	r3, [r3, #0]
 81005be:	2b00      	cmp	r3, #0
 81005c0:	dd0a      	ble.n	81005d8 <main+0x2c8>
				charge2 -= 1;
 81005c2:	4b65      	ldr	r3, [pc, #404]	; (8100758 <main+0x448>)
 81005c4:	681b      	ldr	r3, [r3, #0]
 81005c6:	3b01      	subs	r3, #1
 81005c8:	4a63      	ldr	r2, [pc, #396]	; (8100758 <main+0x448>)
 81005ca:	6013      	str	r3, [r2, #0]

				a2 = 0;
 81005cc:	4b64      	ldr	r3, [pc, #400]	; (8100760 <main+0x450>)
 81005ce:	2200      	movs	r2, #0
 81005d0:	601a      	str	r2, [r3, #0]
				d1 = 0;
 81005d2:	4b62      	ldr	r3, [pc, #392]	; (810075c <main+0x44c>)
 81005d4:	2200      	movs	r2, #0
 81005d6:	601a      	str	r2, [r3, #0]
			}
			if (a1 == 1 && d2 == 1 && charge1 > 0) {
 81005d8:	4b62      	ldr	r3, [pc, #392]	; (8100764 <main+0x454>)
 81005da:	681b      	ldr	r3, [r3, #0]
 81005dc:	2b01      	cmp	r3, #1
 81005de:	d112      	bne.n	8100606 <main+0x2f6>
 81005e0:	4b56      	ldr	r3, [pc, #344]	; (810073c <main+0x42c>)
 81005e2:	681b      	ldr	r3, [r3, #0]
 81005e4:	2b01      	cmp	r3, #1
 81005e6:	d10e      	bne.n	8100606 <main+0x2f6>
 81005e8:	4b5a      	ldr	r3, [pc, #360]	; (8100754 <main+0x444>)
 81005ea:	681b      	ldr	r3, [r3, #0]
 81005ec:	2b00      	cmp	r3, #0
 81005ee:	dd0a      	ble.n	8100606 <main+0x2f6>
				charge1 -= 1;
 81005f0:	4b58      	ldr	r3, [pc, #352]	; (8100754 <main+0x444>)
 81005f2:	681b      	ldr	r3, [r3, #0]
 81005f4:	3b01      	subs	r3, #1
 81005f6:	4a57      	ldr	r2, [pc, #348]	; (8100754 <main+0x444>)
 81005f8:	6013      	str	r3, [r2, #0]

				a1 = 0;
 81005fa:	4b5a      	ldr	r3, [pc, #360]	; (8100764 <main+0x454>)
 81005fc:	2200      	movs	r2, #0
 81005fe:	601a      	str	r2, [r3, #0]
				d2 = 0;
 8100600:	4b4e      	ldr	r3, [pc, #312]	; (810073c <main+0x42c>)
 8100602:	2200      	movs	r2, #0
 8100604:	601a      	str	r2, [r3, #0]
			}
			if (a1 == 1 && a2 == 1 && charge1 > 0 && charge2 > 0) {
 8100606:	4b57      	ldr	r3, [pc, #348]	; (8100764 <main+0x454>)
 8100608:	681b      	ldr	r3, [r3, #0]
 810060a:	2b01      	cmp	r3, #1
 810060c:	d11b      	bne.n	8100646 <main+0x336>
 810060e:	4b54      	ldr	r3, [pc, #336]	; (8100760 <main+0x450>)
 8100610:	681b      	ldr	r3, [r3, #0]
 8100612:	2b01      	cmp	r3, #1
 8100614:	d117      	bne.n	8100646 <main+0x336>
 8100616:	4b4f      	ldr	r3, [pc, #316]	; (8100754 <main+0x444>)
 8100618:	681b      	ldr	r3, [r3, #0]
 810061a:	2b00      	cmp	r3, #0
 810061c:	dd13      	ble.n	8100646 <main+0x336>
 810061e:	4b4e      	ldr	r3, [pc, #312]	; (8100758 <main+0x448>)
 8100620:	681b      	ldr	r3, [r3, #0]
 8100622:	2b00      	cmp	r3, #0
 8100624:	dd0f      	ble.n	8100646 <main+0x336>
				c1 -= 1;
 8100626:	4b49      	ldr	r3, [pc, #292]	; (810074c <main+0x43c>)
 8100628:	681b      	ldr	r3, [r3, #0]
 810062a:	3b01      	subs	r3, #1
 810062c:	4a47      	ldr	r2, [pc, #284]	; (810074c <main+0x43c>)
 810062e:	6013      	str	r3, [r2, #0]
				c2 -= 1;
 8100630:	4b47      	ldr	r3, [pc, #284]	; (8100750 <main+0x440>)
 8100632:	681b      	ldr	r3, [r3, #0]
 8100634:	3b01      	subs	r3, #1
 8100636:	4a46      	ldr	r2, [pc, #280]	; (8100750 <main+0x440>)
 8100638:	6013      	str	r3, [r2, #0]
				a1 = 0;
 810063a:	4b4a      	ldr	r3, [pc, #296]	; (8100764 <main+0x454>)
 810063c:	2200      	movs	r2, #0
 810063e:	601a      	str	r2, [r3, #0]
				a2 = 0;
 8100640:	4b47      	ldr	r3, [pc, #284]	; (8100760 <main+0x450>)
 8100642:	2200      	movs	r2, #0
 8100644:	601a      	str	r2, [r3, #0]
			}
			if (a2 == 1 && c1 == 1 && charge1 > 0) {
 8100646:	4b46      	ldr	r3, [pc, #280]	; (8100760 <main+0x450>)
 8100648:	681b      	ldr	r3, [r3, #0]
 810064a:	2b01      	cmp	r3, #1
 810064c:	d118      	bne.n	8100680 <main+0x370>
 810064e:	4b3f      	ldr	r3, [pc, #252]	; (810074c <main+0x43c>)
 8100650:	681b      	ldr	r3, [r3, #0]
 8100652:	2b01      	cmp	r3, #1
 8100654:	d114      	bne.n	8100680 <main+0x370>
 8100656:	4b3f      	ldr	r3, [pc, #252]	; (8100754 <main+0x444>)
 8100658:	681b      	ldr	r3, [r3, #0]
 810065a:	2b00      	cmp	r3, #0
 810065c:	dd10      	ble.n	8100680 <main+0x370>
				heart2 += 1;
 810065e:	4b42      	ldr	r3, [pc, #264]	; (8100768 <main+0x458>)
 8100660:	681b      	ldr	r3, [r3, #0]
 8100662:	3301      	adds	r3, #1
 8100664:	4a40      	ldr	r2, [pc, #256]	; (8100768 <main+0x458>)
 8100666:	6013      	str	r3, [r2, #0]
				charge1 = 0;
 8100668:	4b3a      	ldr	r3, [pc, #232]	; (8100754 <main+0x444>)
 810066a:	2200      	movs	r2, #0
 810066c:	601a      	str	r2, [r3, #0]
				charge2 = 0;
 810066e:	4b3a      	ldr	r3, [pc, #232]	; (8100758 <main+0x448>)
 8100670:	2200      	movs	r2, #0
 8100672:	601a      	str	r2, [r3, #0]
				a2 = 0;
 8100674:	4b3a      	ldr	r3, [pc, #232]	; (8100760 <main+0x450>)
 8100676:	2200      	movs	r2, #0
 8100678:	601a      	str	r2, [r3, #0]
				c1 = 0;
 810067a:	4b34      	ldr	r3, [pc, #208]	; (810074c <main+0x43c>)
 810067c:	2200      	movs	r2, #0
 810067e:	601a      	str	r2, [r3, #0]
			}
			if (a1 == 1 && c2 == 1 && charge2 > 0) {
 8100680:	4b38      	ldr	r3, [pc, #224]	; (8100764 <main+0x454>)
 8100682:	681b      	ldr	r3, [r3, #0]
 8100684:	2b01      	cmp	r3, #1
 8100686:	d118      	bne.n	81006ba <main+0x3aa>
 8100688:	4b31      	ldr	r3, [pc, #196]	; (8100750 <main+0x440>)
 810068a:	681b      	ldr	r3, [r3, #0]
 810068c:	2b01      	cmp	r3, #1
 810068e:	d114      	bne.n	81006ba <main+0x3aa>
 8100690:	4b31      	ldr	r3, [pc, #196]	; (8100758 <main+0x448>)
 8100692:	681b      	ldr	r3, [r3, #0]
 8100694:	2b00      	cmp	r3, #0
 8100696:	dd10      	ble.n	81006ba <main+0x3aa>
				heart1 += 1;
 8100698:	4b34      	ldr	r3, [pc, #208]	; (810076c <main+0x45c>)
 810069a:	681b      	ldr	r3, [r3, #0]
 810069c:	3301      	adds	r3, #1
 810069e:	4a33      	ldr	r2, [pc, #204]	; (810076c <main+0x45c>)
 81006a0:	6013      	str	r3, [r2, #0]
				charge1 = 0;
 81006a2:	4b2c      	ldr	r3, [pc, #176]	; (8100754 <main+0x444>)
 81006a4:	2200      	movs	r2, #0
 81006a6:	601a      	str	r2, [r3, #0]
				charge2 = 0;
 81006a8:	4b2b      	ldr	r3, [pc, #172]	; (8100758 <main+0x448>)
 81006aa:	2200      	movs	r2, #0
 81006ac:	601a      	str	r2, [r3, #0]
				a1 = 0;
 81006ae:	4b2d      	ldr	r3, [pc, #180]	; (8100764 <main+0x454>)
 81006b0:	2200      	movs	r2, #0
 81006b2:	601a      	str	r2, [r3, #0]
				c2 = 0;
 81006b4:	4b26      	ldr	r3, [pc, #152]	; (8100750 <main+0x440>)
 81006b6:	2200      	movs	r2, #0
 81006b8:	601a      	str	r2, [r3, #0]
			}
		}

		if (HAL_HSEM_FastTake(1) == HAL_OK) { //Can lock HSEM1
 81006ba:	2001      	movs	r0, #1
 81006bc:	f000 fce6 	bl	810108c <HAL_HSEM_FastTake>
 81006c0:	4603      	mov	r3, r0
 81006c2:	2b00      	cmp	r3, #0
 81006c4:	f47f ae5c 	bne.w	8100380 <main+0x70>
			if (heart1 == 0 && heart2 == 0) {
 81006c8:	4b28      	ldr	r3, [pc, #160]	; (810076c <main+0x45c>)
 81006ca:	681b      	ldr	r3, [r3, #0]
 81006cc:	2b00      	cmp	r3, #0
 81006ce:	d123      	bne.n	8100718 <main+0x408>
 81006d0:	4b25      	ldr	r3, [pc, #148]	; (8100768 <main+0x458>)
 81006d2:	681b      	ldr	r3, [r3, #0]
 81006d4:	2b00      	cmp	r3, #0
 81006d6:	d11f      	bne.n	8100718 <main+0x408>
				sharedMemory->led1 = GPIO_PIN_SET;
 81006d8:	4b25      	ldr	r3, [pc, #148]	; (8100770 <main+0x460>)
 81006da:	681b      	ldr	r3, [r3, #0]
 81006dc:	2201      	movs	r2, #1
 81006de:	701a      	strb	r2, [r3, #0]
				sharedMemory->led2 = GPIO_PIN_SET;
 81006e0:	4b23      	ldr	r3, [pc, #140]	; (8100770 <main+0x460>)
 81006e2:	681b      	ldr	r3, [r3, #0]
 81006e4:	2201      	movs	r2, #1
 81006e6:	705a      	strb	r2, [r3, #1]
				sharedMemory->led3 = GPIO_PIN_SET;
 81006e8:	4b21      	ldr	r3, [pc, #132]	; (8100770 <main+0x460>)
 81006ea:	681b      	ldr	r3, [r3, #0]
 81006ec:	2201      	movs	r2, #1
 81006ee:	709a      	strb	r2, [r3, #2]
				sharedMemory->led4 = GPIO_PIN_SET;
 81006f0:	4b1f      	ldr	r3, [pc, #124]	; (8100770 <main+0x460>)
 81006f2:	681b      	ldr	r3, [r3, #0]
 81006f4:	2201      	movs	r2, #1
 81006f6:	70da      	strb	r2, [r3, #3]
				sharedMemory->led5 = GPIO_PIN_SET;
 81006f8:	4b1d      	ldr	r3, [pc, #116]	; (8100770 <main+0x460>)
 81006fa:	681b      	ldr	r3, [r3, #0]
 81006fc:	2201      	movs	r2, #1
 81006fe:	711a      	strb	r2, [r3, #4]
				sharedMemory->led6 = GPIO_PIN_SET;
 8100700:	4b1b      	ldr	r3, [pc, #108]	; (8100770 <main+0x460>)
 8100702:	681b      	ldr	r3, [r3, #0]
 8100704:	2201      	movs	r2, #1
 8100706:	715a      	strb	r2, [r3, #5]
				sharedMemory->led7 = GPIO_PIN_SET;
 8100708:	4b19      	ldr	r3, [pc, #100]	; (8100770 <main+0x460>)
 810070a:	681b      	ldr	r3, [r3, #0]
 810070c:	2201      	movs	r2, #1
 810070e:	719a      	strb	r2, [r3, #6]
				sharedMemory->led8 = GPIO_PIN_SET;
 8100710:	4b17      	ldr	r3, [pc, #92]	; (8100770 <main+0x460>)
 8100712:	681b      	ldr	r3, [r3, #0]
 8100714:	2201      	movs	r2, #1
 8100716:	71da      	strb	r2, [r3, #7]
			}
			if (heart1 == 1) {
 8100718:	4b14      	ldr	r3, [pc, #80]	; (810076c <main+0x45c>)
 810071a:	681b      	ldr	r3, [r3, #0]
 810071c:	2b01      	cmp	r3, #1
 810071e:	d103      	bne.n	8100728 <main+0x418>
				sharedMemory->led1 = GPIO_PIN_RESET;
 8100720:	4b13      	ldr	r3, [pc, #76]	; (8100770 <main+0x460>)
 8100722:	681b      	ldr	r3, [r3, #0]
 8100724:	2200      	movs	r2, #0
 8100726:	701a      	strb	r2, [r3, #0]
			}
			if (heart1 == 2) {
 8100728:	4b10      	ldr	r3, [pc, #64]	; (810076c <main+0x45c>)
 810072a:	681b      	ldr	r3, [r3, #0]
 810072c:	2b02      	cmp	r3, #2
 810072e:	d123      	bne.n	8100778 <main+0x468>
				sharedMemory->led2 = GPIO_PIN_RESET;
 8100730:	4b0f      	ldr	r3, [pc, #60]	; (8100770 <main+0x460>)
 8100732:	681b      	ldr	r3, [r3, #0]
 8100734:	e01e      	b.n	8100774 <main+0x464>
 8100736:	bf00      	nop
 8100738:	100000fc 	.word	0x100000fc
 810073c:	10000054 	.word	0x10000054
 8100740:	10000104 	.word	0x10000104
 8100744:	10000100 	.word	0x10000100
 8100748:	10000068 	.word	0x10000068
 810074c:	10000048 	.word	0x10000048
 8100750:	1000004c 	.word	0x1000004c
 8100754:	10000038 	.word	0x10000038
 8100758:	1000003c 	.word	0x1000003c
 810075c:	10000050 	.word	0x10000050
 8100760:	1000005c 	.word	0x1000005c
 8100764:	10000058 	.word	0x10000058
 8100768:	10000044 	.word	0x10000044
 810076c:	10000040 	.word	0x10000040
 8100770:	10000008 	.word	0x10000008
 8100774:	2200      	movs	r2, #0
 8100776:	705a      	strb	r2, [r3, #1]
			}
			if (heart1 == 3) {
 8100778:	4b1a      	ldr	r3, [pc, #104]	; (81007e4 <main+0x4d4>)
 810077a:	681b      	ldr	r3, [r3, #0]
 810077c:	2b03      	cmp	r3, #3
 810077e:	d103      	bne.n	8100788 <main+0x478>
				sharedMemory->led3 = GPIO_PIN_RESET;
 8100780:	4b19      	ldr	r3, [pc, #100]	; (81007e8 <main+0x4d8>)
 8100782:	681b      	ldr	r3, [r3, #0]
 8100784:	2200      	movs	r2, #0
 8100786:	709a      	strb	r2, [r3, #2]
			}
			if (heart1 == 4) {
 8100788:	4b16      	ldr	r3, [pc, #88]	; (81007e4 <main+0x4d4>)
 810078a:	681b      	ldr	r3, [r3, #0]
 810078c:	2b04      	cmp	r3, #4
 810078e:	d103      	bne.n	8100798 <main+0x488>
				sharedMemory->led4 = GPIO_PIN_RESET;
 8100790:	4b15      	ldr	r3, [pc, #84]	; (81007e8 <main+0x4d8>)
 8100792:	681b      	ldr	r3, [r3, #0]
 8100794:	2200      	movs	r2, #0
 8100796:	70da      	strb	r2, [r3, #3]
			}
			if (heart2 == 1) {
 8100798:	4b14      	ldr	r3, [pc, #80]	; (81007ec <main+0x4dc>)
 810079a:	681b      	ldr	r3, [r3, #0]
 810079c:	2b01      	cmp	r3, #1
 810079e:	d103      	bne.n	81007a8 <main+0x498>
				sharedMemory->led5 = GPIO_PIN_RESET;
 81007a0:	4b11      	ldr	r3, [pc, #68]	; (81007e8 <main+0x4d8>)
 81007a2:	681b      	ldr	r3, [r3, #0]
 81007a4:	2200      	movs	r2, #0
 81007a6:	711a      	strb	r2, [r3, #4]
			}
			if (heart2 == 2) {
 81007a8:	4b10      	ldr	r3, [pc, #64]	; (81007ec <main+0x4dc>)
 81007aa:	681b      	ldr	r3, [r3, #0]
 81007ac:	2b02      	cmp	r3, #2
 81007ae:	d103      	bne.n	81007b8 <main+0x4a8>
				sharedMemory->led6 = GPIO_PIN_RESET;
 81007b0:	4b0d      	ldr	r3, [pc, #52]	; (81007e8 <main+0x4d8>)
 81007b2:	681b      	ldr	r3, [r3, #0]
 81007b4:	2200      	movs	r2, #0
 81007b6:	715a      	strb	r2, [r3, #5]
			}
			if (heart2 == 3) {
 81007b8:	4b0c      	ldr	r3, [pc, #48]	; (81007ec <main+0x4dc>)
 81007ba:	681b      	ldr	r3, [r3, #0]
 81007bc:	2b03      	cmp	r3, #3
 81007be:	d103      	bne.n	81007c8 <main+0x4b8>
				sharedMemory->led7 = GPIO_PIN_RESET;
 81007c0:	4b09      	ldr	r3, [pc, #36]	; (81007e8 <main+0x4d8>)
 81007c2:	681b      	ldr	r3, [r3, #0]
 81007c4:	2200      	movs	r2, #0
 81007c6:	719a      	strb	r2, [r3, #6]
			}
			if (heart2 == 4) {
 81007c8:	4b08      	ldr	r3, [pc, #32]	; (81007ec <main+0x4dc>)
 81007ca:	681b      	ldr	r3, [r3, #0]
 81007cc:	2b04      	cmp	r3, #4
 81007ce:	d103      	bne.n	81007d8 <main+0x4c8>
				sharedMemory->led8 = GPIO_PIN_RESET;
 81007d0:	4b05      	ldr	r3, [pc, #20]	; (81007e8 <main+0x4d8>)
 81007d2:	681b      	ldr	r3, [r3, #0]
 81007d4:	2200      	movs	r2, #0
 81007d6:	71da      	strb	r2, [r3, #7]
			}

			HAL_HSEM_Release(1, 0);
 81007d8:	2100      	movs	r1, #0
 81007da:	2001      	movs	r0, #1
 81007dc:	f000 fc70 	bl	81010c0 <HAL_HSEM_Release>
		time = HAL_GetTick(); //get time value
 81007e0:	e5ce      	b.n	8100380 <main+0x70>
 81007e2:	bf00      	nop
 81007e4:	10000040 	.word	0x10000040
 81007e8:	10000008 	.word	0x10000008
 81007ec:	10000044 	.word	0x10000044

081007f0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 81007f0:	b580      	push	{r7, lr}
 81007f2:	b088      	sub	sp, #32
 81007f4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 81007f6:	f107 030c 	add.w	r3, r7, #12
 81007fa:	2200      	movs	r2, #0
 81007fc:	601a      	str	r2, [r3, #0]
 81007fe:	605a      	str	r2, [r3, #4]
 8100800:	609a      	str	r2, [r3, #8]
 8100802:	60da      	str	r2, [r3, #12]
 8100804:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8100806:	4b2c      	ldr	r3, [pc, #176]	; (81008b8 <MX_GPIO_Init+0xc8>)
 8100808:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810080c:	4a2a      	ldr	r2, [pc, #168]	; (81008b8 <MX_GPIO_Init+0xc8>)
 810080e:	f043 0304 	orr.w	r3, r3, #4
 8100812:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100816:	4b28      	ldr	r3, [pc, #160]	; (81008b8 <MX_GPIO_Init+0xc8>)
 8100818:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810081c:	f003 0304 	and.w	r3, r3, #4
 8100820:	60bb      	str	r3, [r7, #8]
 8100822:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8100824:	4b24      	ldr	r3, [pc, #144]	; (81008b8 <MX_GPIO_Init+0xc8>)
 8100826:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810082a:	4a23      	ldr	r2, [pc, #140]	; (81008b8 <MX_GPIO_Init+0xc8>)
 810082c:	f043 0310 	orr.w	r3, r3, #16
 8100830:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100834:	4b20      	ldr	r3, [pc, #128]	; (81008b8 <MX_GPIO_Init+0xc8>)
 8100836:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810083a:	f003 0310 	and.w	r3, r3, #16
 810083e:	607b      	str	r3, [r7, #4]
 8100840:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8100842:	4b1d      	ldr	r3, [pc, #116]	; (81008b8 <MX_GPIO_Init+0xc8>)
 8100844:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100848:	4a1b      	ldr	r2, [pc, #108]	; (81008b8 <MX_GPIO_Init+0xc8>)
 810084a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810084e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100852:	4b19      	ldr	r3, [pc, #100]	; (81008b8 <MX_GPIO_Init+0xc8>)
 8100854:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100858:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810085c:	603b      	str	r3, [r7, #0]
 810085e:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8100860:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8100864:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8100866:	2300      	movs	r3, #0
 8100868:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 810086a:	2300      	movs	r3, #0
 810086c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 810086e:	f107 030c 	add.w	r3, r7, #12
 8100872:	4619      	mov	r1, r3
 8100874:	4811      	ldr	r0, [pc, #68]	; (81008bc <MX_GPIO_Init+0xcc>)
 8100876:	f000 fa41 	bl	8100cfc <HAL_GPIO_Init>

	/*Configure GPIO pins : S4_Pin S2_Pin S3_Pin */
	GPIO_InitStruct.Pin = S4_Pin | S2_Pin | S3_Pin;
 810087a:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 810087e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8100880:	2300      	movs	r3, #0
 8100882:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100884:	2300      	movs	r3, #0
 8100886:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8100888:	f107 030c 	add.w	r3, r7, #12
 810088c:	4619      	mov	r1, r3
 810088e:	480c      	ldr	r0, [pc, #48]	; (81008c0 <MX_GPIO_Init+0xd0>)
 8100890:	f000 fa34 	bl	8100cfc <HAL_GPIO_Init>

	/*Configure GPIO pin : S1_Pin */
	GPIO_InitStruct.Pin = S1_Pin;
 8100894:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8100898:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 810089a:	2300      	movs	r3, #0
 810089c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 810089e:	2300      	movs	r3, #0
 81008a0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(S1_GPIO_Port, &GPIO_InitStruct);
 81008a2:	f107 030c 	add.w	r3, r7, #12
 81008a6:	4619      	mov	r1, r3
 81008a8:	4806      	ldr	r0, [pc, #24]	; (81008c4 <MX_GPIO_Init+0xd4>)
 81008aa:	f000 fa27 	bl	8100cfc <HAL_GPIO_Init>

}
 81008ae:	bf00      	nop
 81008b0:	3720      	adds	r7, #32
 81008b2:	46bd      	mov	sp, r7
 81008b4:	bd80      	pop	{r7, pc}
 81008b6:	bf00      	nop
 81008b8:	58024400 	.word	0x58024400
 81008bc:	58020800 	.word	0x58020800
 81008c0:	58021000 	.word	0x58021000
 81008c4:	58021800 	.word	0x58021800

081008c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 81008c8:	b480      	push	{r7}
 81008ca:	b083      	sub	sp, #12
 81008cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81008ce:	4b0a      	ldr	r3, [pc, #40]	; (81008f8 <HAL_MspInit+0x30>)
 81008d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81008d4:	4a08      	ldr	r2, [pc, #32]	; (81008f8 <HAL_MspInit+0x30>)
 81008d6:	f043 0302 	orr.w	r3, r3, #2
 81008da:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81008de:	4b06      	ldr	r3, [pc, #24]	; (81008f8 <HAL_MspInit+0x30>)
 81008e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81008e4:	f003 0302 	and.w	r3, r3, #2
 81008e8:	607b      	str	r3, [r7, #4]
 81008ea:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81008ec:	bf00      	nop
 81008ee:	370c      	adds	r7, #12
 81008f0:	46bd      	mov	sp, r7
 81008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81008f6:	4770      	bx	lr
 81008f8:	58024400 	.word	0x58024400

081008fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 81008fc:	b480      	push	{r7}
 81008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8100900:	e7fe      	b.n	8100900 <NMI_Handler+0x4>

08100902 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8100902:	b480      	push	{r7}
 8100904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8100906:	e7fe      	b.n	8100906 <HardFault_Handler+0x4>

08100908 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8100908:	b480      	push	{r7}
 810090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 810090c:	e7fe      	b.n	810090c <MemManage_Handler+0x4>

0810090e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 810090e:	b480      	push	{r7}
 8100910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8100912:	e7fe      	b.n	8100912 <BusFault_Handler+0x4>

08100914 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8100914:	b480      	push	{r7}
 8100916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8100918:	e7fe      	b.n	8100918 <UsageFault_Handler+0x4>

0810091a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 810091a:	b480      	push	{r7}
 810091c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 810091e:	bf00      	nop
 8100920:	46bd      	mov	sp, r7
 8100922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100926:	4770      	bx	lr

08100928 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8100928:	b480      	push	{r7}
 810092a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 810092c:	bf00      	nop
 810092e:	46bd      	mov	sp, r7
 8100930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100934:	4770      	bx	lr

08100936 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8100936:	b480      	push	{r7}
 8100938:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 810093a:	bf00      	nop
 810093c:	46bd      	mov	sp, r7
 810093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100942:	4770      	bx	lr

08100944 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8100944:	b580      	push	{r7, lr}
 8100946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8100948:	f000 f8c0 	bl	8100acc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 810094c:	bf00      	nop
 810094e:	bd80      	pop	{r7, pc}

08100950 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8100950:	f8df d034 	ldr.w	sp, [pc, #52]	; 8100988 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8100954:	f7ff fcc0 	bl	81002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8100958:	480c      	ldr	r0, [pc, #48]	; (810098c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 810095a:	490d      	ldr	r1, [pc, #52]	; (8100990 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 810095c:	4a0d      	ldr	r2, [pc, #52]	; (8100994 <LoopFillZerobss+0x1a>)
  movs r3, #0
 810095e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8100960:	e002      	b.n	8100968 <LoopCopyDataInit>

08100962 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8100962:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8100964:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8100966:	3304      	adds	r3, #4

08100968 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8100968:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 810096a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 810096c:	d3f9      	bcc.n	8100962 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 810096e:	4a0a      	ldr	r2, [pc, #40]	; (8100998 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8100970:	4c0a      	ldr	r4, [pc, #40]	; (810099c <LoopFillZerobss+0x22>)
  movs r3, #0
 8100972:	2300      	movs	r3, #0
  b LoopFillZerobss
 8100974:	e001      	b.n	810097a <LoopFillZerobss>

08100976 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8100976:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8100978:	3204      	adds	r2, #4

0810097a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 810097a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 810097c:	d3fb      	bcc.n	8100976 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 810097e:	f000 fdc7 	bl	8101510 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8100982:	f7ff fcc5 	bl	8100310 <main>
  bx  lr
 8100986:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8100988:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 810098c:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8100990:	10000014 	.word	0x10000014
  ldr r2, =_sidata
 8100994:	08101588 	.word	0x08101588
  ldr r2, =_sbss
 8100998:	10000018 	.word	0x10000018
  ldr r4, =_ebss
 810099c:	100001c8 	.word	0x100001c8

081009a0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81009a0:	e7fe      	b.n	81009a0 <ADC3_IRQHandler>
	...

081009a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81009a4:	b580      	push	{r7, lr}
 81009a6:	b082      	sub	sp, #8
 81009a8:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81009aa:	4b28      	ldr	r3, [pc, #160]	; (8100a4c <HAL_Init+0xa8>)
 81009ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81009b0:	4a26      	ldr	r2, [pc, #152]	; (8100a4c <HAL_Init+0xa8>)
 81009b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 81009b6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81009ba:	4b24      	ldr	r3, [pc, #144]	; (8100a4c <HAL_Init+0xa8>)
 81009bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81009c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81009c4:	603b      	str	r3, [r7, #0]
 81009c6:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 81009c8:	4b21      	ldr	r3, [pc, #132]	; (8100a50 <HAL_Init+0xac>)
 81009ca:	681b      	ldr	r3, [r3, #0]
 81009cc:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 81009d0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 81009d4:	4a1e      	ldr	r2, [pc, #120]	; (8100a50 <HAL_Init+0xac>)
 81009d6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 81009da:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 81009dc:	4b1c      	ldr	r3, [pc, #112]	; (8100a50 <HAL_Init+0xac>)
 81009de:	681b      	ldr	r3, [r3, #0]
 81009e0:	4a1b      	ldr	r2, [pc, #108]	; (8100a50 <HAL_Init+0xac>)
 81009e2:	f043 0301 	orr.w	r3, r3, #1
 81009e6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 81009e8:	2003      	movs	r0, #3
 81009ea:	f000 f941 	bl	8100c70 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 81009ee:	f000 fc15 	bl	810121c <HAL_RCC_GetSysClockFreq>
 81009f2:	4602      	mov	r2, r0
 81009f4:	4b15      	ldr	r3, [pc, #84]	; (8100a4c <HAL_Init+0xa8>)
 81009f6:	699b      	ldr	r3, [r3, #24]
 81009f8:	0a1b      	lsrs	r3, r3, #8
 81009fa:	f003 030f 	and.w	r3, r3, #15
 81009fe:	4915      	ldr	r1, [pc, #84]	; (8100a54 <HAL_Init+0xb0>)
 8100a00:	5ccb      	ldrb	r3, [r1, r3]
 8100a02:	f003 031f 	and.w	r3, r3, #31
 8100a06:	fa22 f303 	lsr.w	r3, r2, r3
 8100a0a:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8100a0c:	4b0f      	ldr	r3, [pc, #60]	; (8100a4c <HAL_Init+0xa8>)
 8100a0e:	699b      	ldr	r3, [r3, #24]
 8100a10:	f003 030f 	and.w	r3, r3, #15
 8100a14:	4a0f      	ldr	r2, [pc, #60]	; (8100a54 <HAL_Init+0xb0>)
 8100a16:	5cd3      	ldrb	r3, [r2, r3]
 8100a18:	f003 031f 	and.w	r3, r3, #31
 8100a1c:	687a      	ldr	r2, [r7, #4]
 8100a1e:	fa22 f303 	lsr.w	r3, r2, r3
 8100a22:	4a0d      	ldr	r2, [pc, #52]	; (8100a58 <HAL_Init+0xb4>)
 8100a24:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8100a26:	4b0c      	ldr	r3, [pc, #48]	; (8100a58 <HAL_Init+0xb4>)
 8100a28:	681b      	ldr	r3, [r3, #0]
 8100a2a:	4a0c      	ldr	r2, [pc, #48]	; (8100a5c <HAL_Init+0xb8>)
 8100a2c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8100a2e:	2000      	movs	r0, #0
 8100a30:	f000 f816 	bl	8100a60 <HAL_InitTick>
 8100a34:	4603      	mov	r3, r0
 8100a36:	2b00      	cmp	r3, #0
 8100a38:	d001      	beq.n	8100a3e <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8100a3a:	2301      	movs	r3, #1
 8100a3c:	e002      	b.n	8100a44 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8100a3e:	f7ff ff43 	bl	81008c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8100a42:	2300      	movs	r3, #0
}
 8100a44:	4618      	mov	r0, r3
 8100a46:	3708      	adds	r7, #8
 8100a48:	46bd      	mov	sp, r7
 8100a4a:	bd80      	pop	{r7, pc}
 8100a4c:	58024400 	.word	0x58024400
 8100a50:	40024400 	.word	0x40024400
 8100a54:	08101570 	.word	0x08101570
 8100a58:	10000004 	.word	0x10000004
 8100a5c:	10000000 	.word	0x10000000

08100a60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8100a60:	b580      	push	{r7, lr}
 8100a62:	b082      	sub	sp, #8
 8100a64:	af00      	add	r7, sp, #0
 8100a66:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8100a68:	4b15      	ldr	r3, [pc, #84]	; (8100ac0 <HAL_InitTick+0x60>)
 8100a6a:	781b      	ldrb	r3, [r3, #0]
 8100a6c:	2b00      	cmp	r3, #0
 8100a6e:	d101      	bne.n	8100a74 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8100a70:	2301      	movs	r3, #1
 8100a72:	e021      	b.n	8100ab8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8100a74:	4b13      	ldr	r3, [pc, #76]	; (8100ac4 <HAL_InitTick+0x64>)
 8100a76:	681a      	ldr	r2, [r3, #0]
 8100a78:	4b11      	ldr	r3, [pc, #68]	; (8100ac0 <HAL_InitTick+0x60>)
 8100a7a:	781b      	ldrb	r3, [r3, #0]
 8100a7c:	4619      	mov	r1, r3
 8100a7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8100a82:	fbb3 f3f1 	udiv	r3, r3, r1
 8100a86:	fbb2 f3f3 	udiv	r3, r2, r3
 8100a8a:	4618      	mov	r0, r3
 8100a8c:	f000 f915 	bl	8100cba <HAL_SYSTICK_Config>
 8100a90:	4603      	mov	r3, r0
 8100a92:	2b00      	cmp	r3, #0
 8100a94:	d001      	beq.n	8100a9a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8100a96:	2301      	movs	r3, #1
 8100a98:	e00e      	b.n	8100ab8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8100a9a:	687b      	ldr	r3, [r7, #4]
 8100a9c:	2b0f      	cmp	r3, #15
 8100a9e:	d80a      	bhi.n	8100ab6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8100aa0:	2200      	movs	r2, #0
 8100aa2:	6879      	ldr	r1, [r7, #4]
 8100aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8100aa8:	f000 f8ed 	bl	8100c86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8100aac:	4a06      	ldr	r2, [pc, #24]	; (8100ac8 <HAL_InitTick+0x68>)
 8100aae:	687b      	ldr	r3, [r7, #4]
 8100ab0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8100ab2:	2300      	movs	r3, #0
 8100ab4:	e000      	b.n	8100ab8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8100ab6:	2301      	movs	r3, #1
}
 8100ab8:	4618      	mov	r0, r3
 8100aba:	3708      	adds	r7, #8
 8100abc:	46bd      	mov	sp, r7
 8100abe:	bd80      	pop	{r7, pc}
 8100ac0:	10000010 	.word	0x10000010
 8100ac4:	10000000 	.word	0x10000000
 8100ac8:	1000000c 	.word	0x1000000c

08100acc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8100acc:	b480      	push	{r7}
 8100ace:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8100ad0:	4b06      	ldr	r3, [pc, #24]	; (8100aec <HAL_IncTick+0x20>)
 8100ad2:	781b      	ldrb	r3, [r3, #0]
 8100ad4:	461a      	mov	r2, r3
 8100ad6:	4b06      	ldr	r3, [pc, #24]	; (8100af0 <HAL_IncTick+0x24>)
 8100ad8:	681b      	ldr	r3, [r3, #0]
 8100ada:	4413      	add	r3, r2
 8100adc:	4a04      	ldr	r2, [pc, #16]	; (8100af0 <HAL_IncTick+0x24>)
 8100ade:	6013      	str	r3, [r2, #0]
}
 8100ae0:	bf00      	nop
 8100ae2:	46bd      	mov	sp, r7
 8100ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ae8:	4770      	bx	lr
 8100aea:	bf00      	nop
 8100aec:	10000010 	.word	0x10000010
 8100af0:	100001c4 	.word	0x100001c4

08100af4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8100af4:	b480      	push	{r7}
 8100af6:	af00      	add	r7, sp, #0
  return uwTick;
 8100af8:	4b03      	ldr	r3, [pc, #12]	; (8100b08 <HAL_GetTick+0x14>)
 8100afa:	681b      	ldr	r3, [r3, #0]
}
 8100afc:	4618      	mov	r0, r3
 8100afe:	46bd      	mov	sp, r7
 8100b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b04:	4770      	bx	lr
 8100b06:	bf00      	nop
 8100b08:	100001c4 	.word	0x100001c4

08100b0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100b0c:	b480      	push	{r7}
 8100b0e:	b085      	sub	sp, #20
 8100b10:	af00      	add	r7, sp, #0
 8100b12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8100b14:	687b      	ldr	r3, [r7, #4]
 8100b16:	f003 0307 	and.w	r3, r3, #7
 8100b1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8100b1c:	4b0c      	ldr	r3, [pc, #48]	; (8100b50 <__NVIC_SetPriorityGrouping+0x44>)
 8100b1e:	68db      	ldr	r3, [r3, #12]
 8100b20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8100b22:	68ba      	ldr	r2, [r7, #8]
 8100b24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8100b28:	4013      	ands	r3, r2
 8100b2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8100b2c:	68fb      	ldr	r3, [r7, #12]
 8100b2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8100b30:	68bb      	ldr	r3, [r7, #8]
 8100b32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8100b34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8100b38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8100b3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8100b3e:	4a04      	ldr	r2, [pc, #16]	; (8100b50 <__NVIC_SetPriorityGrouping+0x44>)
 8100b40:	68bb      	ldr	r3, [r7, #8]
 8100b42:	60d3      	str	r3, [r2, #12]
}
 8100b44:	bf00      	nop
 8100b46:	3714      	adds	r7, #20
 8100b48:	46bd      	mov	sp, r7
 8100b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b4e:	4770      	bx	lr
 8100b50:	e000ed00 	.word	0xe000ed00

08100b54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8100b54:	b480      	push	{r7}
 8100b56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8100b58:	4b04      	ldr	r3, [pc, #16]	; (8100b6c <__NVIC_GetPriorityGrouping+0x18>)
 8100b5a:	68db      	ldr	r3, [r3, #12]
 8100b5c:	0a1b      	lsrs	r3, r3, #8
 8100b5e:	f003 0307 	and.w	r3, r3, #7
}
 8100b62:	4618      	mov	r0, r3
 8100b64:	46bd      	mov	sp, r7
 8100b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b6a:	4770      	bx	lr
 8100b6c:	e000ed00 	.word	0xe000ed00

08100b70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8100b70:	b480      	push	{r7}
 8100b72:	b083      	sub	sp, #12
 8100b74:	af00      	add	r7, sp, #0
 8100b76:	4603      	mov	r3, r0
 8100b78:	6039      	str	r1, [r7, #0]
 8100b7a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8100b7c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100b80:	2b00      	cmp	r3, #0
 8100b82:	db0a      	blt.n	8100b9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100b84:	683b      	ldr	r3, [r7, #0]
 8100b86:	b2da      	uxtb	r2, r3
 8100b88:	490c      	ldr	r1, [pc, #48]	; (8100bbc <__NVIC_SetPriority+0x4c>)
 8100b8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100b8e:	0112      	lsls	r2, r2, #4
 8100b90:	b2d2      	uxtb	r2, r2
 8100b92:	440b      	add	r3, r1
 8100b94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8100b98:	e00a      	b.n	8100bb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100b9a:	683b      	ldr	r3, [r7, #0]
 8100b9c:	b2da      	uxtb	r2, r3
 8100b9e:	4908      	ldr	r1, [pc, #32]	; (8100bc0 <__NVIC_SetPriority+0x50>)
 8100ba0:	88fb      	ldrh	r3, [r7, #6]
 8100ba2:	f003 030f 	and.w	r3, r3, #15
 8100ba6:	3b04      	subs	r3, #4
 8100ba8:	0112      	lsls	r2, r2, #4
 8100baa:	b2d2      	uxtb	r2, r2
 8100bac:	440b      	add	r3, r1
 8100bae:	761a      	strb	r2, [r3, #24]
}
 8100bb0:	bf00      	nop
 8100bb2:	370c      	adds	r7, #12
 8100bb4:	46bd      	mov	sp, r7
 8100bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100bba:	4770      	bx	lr
 8100bbc:	e000e100 	.word	0xe000e100
 8100bc0:	e000ed00 	.word	0xe000ed00

08100bc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100bc4:	b480      	push	{r7}
 8100bc6:	b089      	sub	sp, #36	; 0x24
 8100bc8:	af00      	add	r7, sp, #0
 8100bca:	60f8      	str	r0, [r7, #12]
 8100bcc:	60b9      	str	r1, [r7, #8]
 8100bce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8100bd0:	68fb      	ldr	r3, [r7, #12]
 8100bd2:	f003 0307 	and.w	r3, r3, #7
 8100bd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8100bd8:	69fb      	ldr	r3, [r7, #28]
 8100bda:	f1c3 0307 	rsb	r3, r3, #7
 8100bde:	2b04      	cmp	r3, #4
 8100be0:	bf28      	it	cs
 8100be2:	2304      	movcs	r3, #4
 8100be4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8100be6:	69fb      	ldr	r3, [r7, #28]
 8100be8:	3304      	adds	r3, #4
 8100bea:	2b06      	cmp	r3, #6
 8100bec:	d902      	bls.n	8100bf4 <NVIC_EncodePriority+0x30>
 8100bee:	69fb      	ldr	r3, [r7, #28]
 8100bf0:	3b03      	subs	r3, #3
 8100bf2:	e000      	b.n	8100bf6 <NVIC_EncodePriority+0x32>
 8100bf4:	2300      	movs	r3, #0
 8100bf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8100bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8100bfc:	69bb      	ldr	r3, [r7, #24]
 8100bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8100c02:	43da      	mvns	r2, r3
 8100c04:	68bb      	ldr	r3, [r7, #8]
 8100c06:	401a      	ands	r2, r3
 8100c08:	697b      	ldr	r3, [r7, #20]
 8100c0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8100c0c:	f04f 31ff 	mov.w	r1, #4294967295
 8100c10:	697b      	ldr	r3, [r7, #20]
 8100c12:	fa01 f303 	lsl.w	r3, r1, r3
 8100c16:	43d9      	mvns	r1, r3
 8100c18:	687b      	ldr	r3, [r7, #4]
 8100c1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8100c1c:	4313      	orrs	r3, r2
         );
}
 8100c1e:	4618      	mov	r0, r3
 8100c20:	3724      	adds	r7, #36	; 0x24
 8100c22:	46bd      	mov	sp, r7
 8100c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100c28:	4770      	bx	lr
	...

08100c2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8100c2c:	b580      	push	{r7, lr}
 8100c2e:	b082      	sub	sp, #8
 8100c30:	af00      	add	r7, sp, #0
 8100c32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8100c34:	687b      	ldr	r3, [r7, #4]
 8100c36:	3b01      	subs	r3, #1
 8100c38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8100c3c:	d301      	bcc.n	8100c42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8100c3e:	2301      	movs	r3, #1
 8100c40:	e00f      	b.n	8100c62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8100c42:	4a0a      	ldr	r2, [pc, #40]	; (8100c6c <SysTick_Config+0x40>)
 8100c44:	687b      	ldr	r3, [r7, #4]
 8100c46:	3b01      	subs	r3, #1
 8100c48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8100c4a:	210f      	movs	r1, #15
 8100c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8100c50:	f7ff ff8e 	bl	8100b70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8100c54:	4b05      	ldr	r3, [pc, #20]	; (8100c6c <SysTick_Config+0x40>)
 8100c56:	2200      	movs	r2, #0
 8100c58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8100c5a:	4b04      	ldr	r3, [pc, #16]	; (8100c6c <SysTick_Config+0x40>)
 8100c5c:	2207      	movs	r2, #7
 8100c5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8100c60:	2300      	movs	r3, #0
}
 8100c62:	4618      	mov	r0, r3
 8100c64:	3708      	adds	r7, #8
 8100c66:	46bd      	mov	sp, r7
 8100c68:	bd80      	pop	{r7, pc}
 8100c6a:	bf00      	nop
 8100c6c:	e000e010 	.word	0xe000e010

08100c70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100c70:	b580      	push	{r7, lr}
 8100c72:	b082      	sub	sp, #8
 8100c74:	af00      	add	r7, sp, #0
 8100c76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8100c78:	6878      	ldr	r0, [r7, #4]
 8100c7a:	f7ff ff47 	bl	8100b0c <__NVIC_SetPriorityGrouping>
}
 8100c7e:	bf00      	nop
 8100c80:	3708      	adds	r7, #8
 8100c82:	46bd      	mov	sp, r7
 8100c84:	bd80      	pop	{r7, pc}

08100c86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100c86:	b580      	push	{r7, lr}
 8100c88:	b086      	sub	sp, #24
 8100c8a:	af00      	add	r7, sp, #0
 8100c8c:	4603      	mov	r3, r0
 8100c8e:	60b9      	str	r1, [r7, #8]
 8100c90:	607a      	str	r2, [r7, #4]
 8100c92:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8100c94:	f7ff ff5e 	bl	8100b54 <__NVIC_GetPriorityGrouping>
 8100c98:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8100c9a:	687a      	ldr	r2, [r7, #4]
 8100c9c:	68b9      	ldr	r1, [r7, #8]
 8100c9e:	6978      	ldr	r0, [r7, #20]
 8100ca0:	f7ff ff90 	bl	8100bc4 <NVIC_EncodePriority>
 8100ca4:	4602      	mov	r2, r0
 8100ca6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8100caa:	4611      	mov	r1, r2
 8100cac:	4618      	mov	r0, r3
 8100cae:	f7ff ff5f 	bl	8100b70 <__NVIC_SetPriority>
}
 8100cb2:	bf00      	nop
 8100cb4:	3718      	adds	r7, #24
 8100cb6:	46bd      	mov	sp, r7
 8100cb8:	bd80      	pop	{r7, pc}

08100cba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8100cba:	b580      	push	{r7, lr}
 8100cbc:	b082      	sub	sp, #8
 8100cbe:	af00      	add	r7, sp, #0
 8100cc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8100cc2:	6878      	ldr	r0, [r7, #4]
 8100cc4:	f7ff ffb2 	bl	8100c2c <SysTick_Config>
 8100cc8:	4603      	mov	r3, r0
}
 8100cca:	4618      	mov	r0, r3
 8100ccc:	3708      	adds	r7, #8
 8100cce:	46bd      	mov	sp, r7
 8100cd0:	bd80      	pop	{r7, pc}
	...

08100cd4 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8100cd4:	b480      	push	{r7}
 8100cd6:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8100cd8:	4b07      	ldr	r3, [pc, #28]	; (8100cf8 <HAL_GetCurrentCPUID+0x24>)
 8100cda:	681b      	ldr	r3, [r3, #0]
 8100cdc:	091b      	lsrs	r3, r3, #4
 8100cde:	f003 030f 	and.w	r3, r3, #15
 8100ce2:	2b07      	cmp	r3, #7
 8100ce4:	d101      	bne.n	8100cea <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8100ce6:	2303      	movs	r3, #3
 8100ce8:	e000      	b.n	8100cec <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8100cea:	2301      	movs	r3, #1
  }
}
 8100cec:	4618      	mov	r0, r3
 8100cee:	46bd      	mov	sp, r7
 8100cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100cf4:	4770      	bx	lr
 8100cf6:	bf00      	nop
 8100cf8:	e000ed00 	.word	0xe000ed00

08100cfc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8100cfc:	b480      	push	{r7}
 8100cfe:	b089      	sub	sp, #36	; 0x24
 8100d00:	af00      	add	r7, sp, #0
 8100d02:	6078      	str	r0, [r7, #4]
 8100d04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8100d06:	2300      	movs	r3, #0
 8100d08:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8100d0a:	4b89      	ldr	r3, [pc, #548]	; (8100f30 <HAL_GPIO_Init+0x234>)
 8100d0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8100d0e:	e194      	b.n	810103a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8100d10:	683b      	ldr	r3, [r7, #0]
 8100d12:	681a      	ldr	r2, [r3, #0]
 8100d14:	2101      	movs	r1, #1
 8100d16:	69fb      	ldr	r3, [r7, #28]
 8100d18:	fa01 f303 	lsl.w	r3, r1, r3
 8100d1c:	4013      	ands	r3, r2
 8100d1e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8100d20:	693b      	ldr	r3, [r7, #16]
 8100d22:	2b00      	cmp	r3, #0
 8100d24:	f000 8186 	beq.w	8101034 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8100d28:	683b      	ldr	r3, [r7, #0]
 8100d2a:	685b      	ldr	r3, [r3, #4]
 8100d2c:	2b01      	cmp	r3, #1
 8100d2e:	d00b      	beq.n	8100d48 <HAL_GPIO_Init+0x4c>
 8100d30:	683b      	ldr	r3, [r7, #0]
 8100d32:	685b      	ldr	r3, [r3, #4]
 8100d34:	2b02      	cmp	r3, #2
 8100d36:	d007      	beq.n	8100d48 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8100d38:	683b      	ldr	r3, [r7, #0]
 8100d3a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8100d3c:	2b11      	cmp	r3, #17
 8100d3e:	d003      	beq.n	8100d48 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8100d40:	683b      	ldr	r3, [r7, #0]
 8100d42:	685b      	ldr	r3, [r3, #4]
 8100d44:	2b12      	cmp	r3, #18
 8100d46:	d130      	bne.n	8100daa <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8100d48:	687b      	ldr	r3, [r7, #4]
 8100d4a:	689b      	ldr	r3, [r3, #8]
 8100d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8100d4e:	69fb      	ldr	r3, [r7, #28]
 8100d50:	005b      	lsls	r3, r3, #1
 8100d52:	2203      	movs	r2, #3
 8100d54:	fa02 f303 	lsl.w	r3, r2, r3
 8100d58:	43db      	mvns	r3, r3
 8100d5a:	69ba      	ldr	r2, [r7, #24]
 8100d5c:	4013      	ands	r3, r2
 8100d5e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8100d60:	683b      	ldr	r3, [r7, #0]
 8100d62:	68da      	ldr	r2, [r3, #12]
 8100d64:	69fb      	ldr	r3, [r7, #28]
 8100d66:	005b      	lsls	r3, r3, #1
 8100d68:	fa02 f303 	lsl.w	r3, r2, r3
 8100d6c:	69ba      	ldr	r2, [r7, #24]
 8100d6e:	4313      	orrs	r3, r2
 8100d70:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8100d72:	687b      	ldr	r3, [r7, #4]
 8100d74:	69ba      	ldr	r2, [r7, #24]
 8100d76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8100d78:	687b      	ldr	r3, [r7, #4]
 8100d7a:	685b      	ldr	r3, [r3, #4]
 8100d7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8100d7e:	2201      	movs	r2, #1
 8100d80:	69fb      	ldr	r3, [r7, #28]
 8100d82:	fa02 f303 	lsl.w	r3, r2, r3
 8100d86:	43db      	mvns	r3, r3
 8100d88:	69ba      	ldr	r2, [r7, #24]
 8100d8a:	4013      	ands	r3, r2
 8100d8c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8100d8e:	683b      	ldr	r3, [r7, #0]
 8100d90:	685b      	ldr	r3, [r3, #4]
 8100d92:	091b      	lsrs	r3, r3, #4
 8100d94:	f003 0201 	and.w	r2, r3, #1
 8100d98:	69fb      	ldr	r3, [r7, #28]
 8100d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8100d9e:	69ba      	ldr	r2, [r7, #24]
 8100da0:	4313      	orrs	r3, r2
 8100da2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8100da4:	687b      	ldr	r3, [r7, #4]
 8100da6:	69ba      	ldr	r2, [r7, #24]
 8100da8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8100daa:	687b      	ldr	r3, [r7, #4]
 8100dac:	68db      	ldr	r3, [r3, #12]
 8100dae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8100db0:	69fb      	ldr	r3, [r7, #28]
 8100db2:	005b      	lsls	r3, r3, #1
 8100db4:	2203      	movs	r2, #3
 8100db6:	fa02 f303 	lsl.w	r3, r2, r3
 8100dba:	43db      	mvns	r3, r3
 8100dbc:	69ba      	ldr	r2, [r7, #24]
 8100dbe:	4013      	ands	r3, r2
 8100dc0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8100dc2:	683b      	ldr	r3, [r7, #0]
 8100dc4:	689a      	ldr	r2, [r3, #8]
 8100dc6:	69fb      	ldr	r3, [r7, #28]
 8100dc8:	005b      	lsls	r3, r3, #1
 8100dca:	fa02 f303 	lsl.w	r3, r2, r3
 8100dce:	69ba      	ldr	r2, [r7, #24]
 8100dd0:	4313      	orrs	r3, r2
 8100dd2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8100dd4:	687b      	ldr	r3, [r7, #4]
 8100dd6:	69ba      	ldr	r2, [r7, #24]
 8100dd8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8100dda:	683b      	ldr	r3, [r7, #0]
 8100ddc:	685b      	ldr	r3, [r3, #4]
 8100dde:	2b02      	cmp	r3, #2
 8100de0:	d003      	beq.n	8100dea <HAL_GPIO_Init+0xee>
 8100de2:	683b      	ldr	r3, [r7, #0]
 8100de4:	685b      	ldr	r3, [r3, #4]
 8100de6:	2b12      	cmp	r3, #18
 8100de8:	d123      	bne.n	8100e32 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8100dea:	69fb      	ldr	r3, [r7, #28]
 8100dec:	08da      	lsrs	r2, r3, #3
 8100dee:	687b      	ldr	r3, [r7, #4]
 8100df0:	3208      	adds	r2, #8
 8100df2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8100df6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8100df8:	69fb      	ldr	r3, [r7, #28]
 8100dfa:	f003 0307 	and.w	r3, r3, #7
 8100dfe:	009b      	lsls	r3, r3, #2
 8100e00:	220f      	movs	r2, #15
 8100e02:	fa02 f303 	lsl.w	r3, r2, r3
 8100e06:	43db      	mvns	r3, r3
 8100e08:	69ba      	ldr	r2, [r7, #24]
 8100e0a:	4013      	ands	r3, r2
 8100e0c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8100e0e:	683b      	ldr	r3, [r7, #0]
 8100e10:	691a      	ldr	r2, [r3, #16]
 8100e12:	69fb      	ldr	r3, [r7, #28]
 8100e14:	f003 0307 	and.w	r3, r3, #7
 8100e18:	009b      	lsls	r3, r3, #2
 8100e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8100e1e:	69ba      	ldr	r2, [r7, #24]
 8100e20:	4313      	orrs	r3, r2
 8100e22:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8100e24:	69fb      	ldr	r3, [r7, #28]
 8100e26:	08da      	lsrs	r2, r3, #3
 8100e28:	687b      	ldr	r3, [r7, #4]
 8100e2a:	3208      	adds	r2, #8
 8100e2c:	69b9      	ldr	r1, [r7, #24]
 8100e2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8100e32:	687b      	ldr	r3, [r7, #4]
 8100e34:	681b      	ldr	r3, [r3, #0]
 8100e36:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8100e38:	69fb      	ldr	r3, [r7, #28]
 8100e3a:	005b      	lsls	r3, r3, #1
 8100e3c:	2203      	movs	r2, #3
 8100e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8100e42:	43db      	mvns	r3, r3
 8100e44:	69ba      	ldr	r2, [r7, #24]
 8100e46:	4013      	ands	r3, r2
 8100e48:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8100e4a:	683b      	ldr	r3, [r7, #0]
 8100e4c:	685b      	ldr	r3, [r3, #4]
 8100e4e:	f003 0203 	and.w	r2, r3, #3
 8100e52:	69fb      	ldr	r3, [r7, #28]
 8100e54:	005b      	lsls	r3, r3, #1
 8100e56:	fa02 f303 	lsl.w	r3, r2, r3
 8100e5a:	69ba      	ldr	r2, [r7, #24]
 8100e5c:	4313      	orrs	r3, r2
 8100e5e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8100e60:	687b      	ldr	r3, [r7, #4]
 8100e62:	69ba      	ldr	r2, [r7, #24]
 8100e64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8100e66:	683b      	ldr	r3, [r7, #0]
 8100e68:	685b      	ldr	r3, [r3, #4]
 8100e6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8100e6e:	2b00      	cmp	r3, #0
 8100e70:	f000 80e0 	beq.w	8101034 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100e74:	4b2f      	ldr	r3, [pc, #188]	; (8100f34 <HAL_GPIO_Init+0x238>)
 8100e76:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100e7a:	4a2e      	ldr	r2, [pc, #184]	; (8100f34 <HAL_GPIO_Init+0x238>)
 8100e7c:	f043 0302 	orr.w	r3, r3, #2
 8100e80:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8100e84:	4b2b      	ldr	r3, [pc, #172]	; (8100f34 <HAL_GPIO_Init+0x238>)
 8100e86:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100e8a:	f003 0302 	and.w	r3, r3, #2
 8100e8e:	60fb      	str	r3, [r7, #12]
 8100e90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8100e92:	4a29      	ldr	r2, [pc, #164]	; (8100f38 <HAL_GPIO_Init+0x23c>)
 8100e94:	69fb      	ldr	r3, [r7, #28]
 8100e96:	089b      	lsrs	r3, r3, #2
 8100e98:	3302      	adds	r3, #2
 8100e9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8100e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8100ea0:	69fb      	ldr	r3, [r7, #28]
 8100ea2:	f003 0303 	and.w	r3, r3, #3
 8100ea6:	009b      	lsls	r3, r3, #2
 8100ea8:	220f      	movs	r2, #15
 8100eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8100eae:	43db      	mvns	r3, r3
 8100eb0:	69ba      	ldr	r2, [r7, #24]
 8100eb2:	4013      	ands	r3, r2
 8100eb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8100eb6:	687b      	ldr	r3, [r7, #4]
 8100eb8:	4a20      	ldr	r2, [pc, #128]	; (8100f3c <HAL_GPIO_Init+0x240>)
 8100eba:	4293      	cmp	r3, r2
 8100ebc:	d052      	beq.n	8100f64 <HAL_GPIO_Init+0x268>
 8100ebe:	687b      	ldr	r3, [r7, #4]
 8100ec0:	4a1f      	ldr	r2, [pc, #124]	; (8100f40 <HAL_GPIO_Init+0x244>)
 8100ec2:	4293      	cmp	r3, r2
 8100ec4:	d031      	beq.n	8100f2a <HAL_GPIO_Init+0x22e>
 8100ec6:	687b      	ldr	r3, [r7, #4]
 8100ec8:	4a1e      	ldr	r2, [pc, #120]	; (8100f44 <HAL_GPIO_Init+0x248>)
 8100eca:	4293      	cmp	r3, r2
 8100ecc:	d02b      	beq.n	8100f26 <HAL_GPIO_Init+0x22a>
 8100ece:	687b      	ldr	r3, [r7, #4]
 8100ed0:	4a1d      	ldr	r2, [pc, #116]	; (8100f48 <HAL_GPIO_Init+0x24c>)
 8100ed2:	4293      	cmp	r3, r2
 8100ed4:	d025      	beq.n	8100f22 <HAL_GPIO_Init+0x226>
 8100ed6:	687b      	ldr	r3, [r7, #4]
 8100ed8:	4a1c      	ldr	r2, [pc, #112]	; (8100f4c <HAL_GPIO_Init+0x250>)
 8100eda:	4293      	cmp	r3, r2
 8100edc:	d01f      	beq.n	8100f1e <HAL_GPIO_Init+0x222>
 8100ede:	687b      	ldr	r3, [r7, #4]
 8100ee0:	4a1b      	ldr	r2, [pc, #108]	; (8100f50 <HAL_GPIO_Init+0x254>)
 8100ee2:	4293      	cmp	r3, r2
 8100ee4:	d019      	beq.n	8100f1a <HAL_GPIO_Init+0x21e>
 8100ee6:	687b      	ldr	r3, [r7, #4]
 8100ee8:	4a1a      	ldr	r2, [pc, #104]	; (8100f54 <HAL_GPIO_Init+0x258>)
 8100eea:	4293      	cmp	r3, r2
 8100eec:	d013      	beq.n	8100f16 <HAL_GPIO_Init+0x21a>
 8100eee:	687b      	ldr	r3, [r7, #4]
 8100ef0:	4a19      	ldr	r2, [pc, #100]	; (8100f58 <HAL_GPIO_Init+0x25c>)
 8100ef2:	4293      	cmp	r3, r2
 8100ef4:	d00d      	beq.n	8100f12 <HAL_GPIO_Init+0x216>
 8100ef6:	687b      	ldr	r3, [r7, #4]
 8100ef8:	4a18      	ldr	r2, [pc, #96]	; (8100f5c <HAL_GPIO_Init+0x260>)
 8100efa:	4293      	cmp	r3, r2
 8100efc:	d007      	beq.n	8100f0e <HAL_GPIO_Init+0x212>
 8100efe:	687b      	ldr	r3, [r7, #4]
 8100f00:	4a17      	ldr	r2, [pc, #92]	; (8100f60 <HAL_GPIO_Init+0x264>)
 8100f02:	4293      	cmp	r3, r2
 8100f04:	d101      	bne.n	8100f0a <HAL_GPIO_Init+0x20e>
 8100f06:	2309      	movs	r3, #9
 8100f08:	e02d      	b.n	8100f66 <HAL_GPIO_Init+0x26a>
 8100f0a:	230a      	movs	r3, #10
 8100f0c:	e02b      	b.n	8100f66 <HAL_GPIO_Init+0x26a>
 8100f0e:	2308      	movs	r3, #8
 8100f10:	e029      	b.n	8100f66 <HAL_GPIO_Init+0x26a>
 8100f12:	2307      	movs	r3, #7
 8100f14:	e027      	b.n	8100f66 <HAL_GPIO_Init+0x26a>
 8100f16:	2306      	movs	r3, #6
 8100f18:	e025      	b.n	8100f66 <HAL_GPIO_Init+0x26a>
 8100f1a:	2305      	movs	r3, #5
 8100f1c:	e023      	b.n	8100f66 <HAL_GPIO_Init+0x26a>
 8100f1e:	2304      	movs	r3, #4
 8100f20:	e021      	b.n	8100f66 <HAL_GPIO_Init+0x26a>
 8100f22:	2303      	movs	r3, #3
 8100f24:	e01f      	b.n	8100f66 <HAL_GPIO_Init+0x26a>
 8100f26:	2302      	movs	r3, #2
 8100f28:	e01d      	b.n	8100f66 <HAL_GPIO_Init+0x26a>
 8100f2a:	2301      	movs	r3, #1
 8100f2c:	e01b      	b.n	8100f66 <HAL_GPIO_Init+0x26a>
 8100f2e:	bf00      	nop
 8100f30:	580000c0 	.word	0x580000c0
 8100f34:	58024400 	.word	0x58024400
 8100f38:	58000400 	.word	0x58000400
 8100f3c:	58020000 	.word	0x58020000
 8100f40:	58020400 	.word	0x58020400
 8100f44:	58020800 	.word	0x58020800
 8100f48:	58020c00 	.word	0x58020c00
 8100f4c:	58021000 	.word	0x58021000
 8100f50:	58021400 	.word	0x58021400
 8100f54:	58021800 	.word	0x58021800
 8100f58:	58021c00 	.word	0x58021c00
 8100f5c:	58022000 	.word	0x58022000
 8100f60:	58022400 	.word	0x58022400
 8100f64:	2300      	movs	r3, #0
 8100f66:	69fa      	ldr	r2, [r7, #28]
 8100f68:	f002 0203 	and.w	r2, r2, #3
 8100f6c:	0092      	lsls	r2, r2, #2
 8100f6e:	4093      	lsls	r3, r2
 8100f70:	69ba      	ldr	r2, [r7, #24]
 8100f72:	4313      	orrs	r3, r2
 8100f74:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8100f76:	4938      	ldr	r1, [pc, #224]	; (8101058 <HAL_GPIO_Init+0x35c>)
 8100f78:	69fb      	ldr	r3, [r7, #28]
 8100f7a:	089b      	lsrs	r3, r3, #2
 8100f7c:	3302      	adds	r3, #2
 8100f7e:	69ba      	ldr	r2, [r7, #24]
 8100f80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8100f84:	697b      	ldr	r3, [r7, #20]
 8100f86:	681b      	ldr	r3, [r3, #0]
 8100f88:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100f8a:	693b      	ldr	r3, [r7, #16]
 8100f8c:	43db      	mvns	r3, r3
 8100f8e:	69ba      	ldr	r2, [r7, #24]
 8100f90:	4013      	ands	r3, r2
 8100f92:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8100f94:	683b      	ldr	r3, [r7, #0]
 8100f96:	685b      	ldr	r3, [r3, #4]
 8100f98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8100f9c:	2b00      	cmp	r3, #0
 8100f9e:	d003      	beq.n	8100fa8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8100fa0:	69ba      	ldr	r2, [r7, #24]
 8100fa2:	693b      	ldr	r3, [r7, #16]
 8100fa4:	4313      	orrs	r3, r2
 8100fa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8100fa8:	697b      	ldr	r3, [r7, #20]
 8100faa:	69ba      	ldr	r2, [r7, #24]
 8100fac:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8100fae:	697b      	ldr	r3, [r7, #20]
 8100fb0:	685b      	ldr	r3, [r3, #4]
 8100fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100fb4:	693b      	ldr	r3, [r7, #16]
 8100fb6:	43db      	mvns	r3, r3
 8100fb8:	69ba      	ldr	r2, [r7, #24]
 8100fba:	4013      	ands	r3, r2
 8100fbc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8100fbe:	683b      	ldr	r3, [r7, #0]
 8100fc0:	685b      	ldr	r3, [r3, #4]
 8100fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8100fc6:	2b00      	cmp	r3, #0
 8100fc8:	d003      	beq.n	8100fd2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8100fca:	69ba      	ldr	r2, [r7, #24]
 8100fcc:	693b      	ldr	r3, [r7, #16]
 8100fce:	4313      	orrs	r3, r2
 8100fd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8100fd2:	697b      	ldr	r3, [r7, #20]
 8100fd4:	69ba      	ldr	r2, [r7, #24]
 8100fd6:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8100fd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8100fdc:	681b      	ldr	r3, [r3, #0]
 8100fde:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100fe0:	693b      	ldr	r3, [r7, #16]
 8100fe2:	43db      	mvns	r3, r3
 8100fe4:	69ba      	ldr	r2, [r7, #24]
 8100fe6:	4013      	ands	r3, r2
 8100fe8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8100fea:	683b      	ldr	r3, [r7, #0]
 8100fec:	685b      	ldr	r3, [r3, #4]
 8100fee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8100ff2:	2b00      	cmp	r3, #0
 8100ff4:	d003      	beq.n	8100ffe <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8100ff6:	69ba      	ldr	r2, [r7, #24]
 8100ff8:	693b      	ldr	r3, [r7, #16]
 8100ffa:	4313      	orrs	r3, r2
 8100ffc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8100ffe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8101002:	69bb      	ldr	r3, [r7, #24]
 8101004:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8101006:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 810100a:	685b      	ldr	r3, [r3, #4]
 810100c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810100e:	693b      	ldr	r3, [r7, #16]
 8101010:	43db      	mvns	r3, r3
 8101012:	69ba      	ldr	r2, [r7, #24]
 8101014:	4013      	ands	r3, r2
 8101016:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8101018:	683b      	ldr	r3, [r7, #0]
 810101a:	685b      	ldr	r3, [r3, #4]
 810101c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8101020:	2b00      	cmp	r3, #0
 8101022:	d003      	beq.n	810102c <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8101024:	69ba      	ldr	r2, [r7, #24]
 8101026:	693b      	ldr	r3, [r7, #16]
 8101028:	4313      	orrs	r3, r2
 810102a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 810102c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8101030:	69bb      	ldr	r3, [r7, #24]
 8101032:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8101034:	69fb      	ldr	r3, [r7, #28]
 8101036:	3301      	adds	r3, #1
 8101038:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810103a:	683b      	ldr	r3, [r7, #0]
 810103c:	681a      	ldr	r2, [r3, #0]
 810103e:	69fb      	ldr	r3, [r7, #28]
 8101040:	fa22 f303 	lsr.w	r3, r2, r3
 8101044:	2b00      	cmp	r3, #0
 8101046:	f47f ae63 	bne.w	8100d10 <HAL_GPIO_Init+0x14>
  }
}
 810104a:	bf00      	nop
 810104c:	bf00      	nop
 810104e:	3724      	adds	r7, #36	; 0x24
 8101050:	46bd      	mov	sp, r7
 8101052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101056:	4770      	bx	lr
 8101058:	58000400 	.word	0x58000400

0810105c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 810105c:	b480      	push	{r7}
 810105e:	b085      	sub	sp, #20
 8101060:	af00      	add	r7, sp, #0
 8101062:	6078      	str	r0, [r7, #4]
 8101064:	460b      	mov	r3, r1
 8101066:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8101068:	687b      	ldr	r3, [r7, #4]
 810106a:	691a      	ldr	r2, [r3, #16]
 810106c:	887b      	ldrh	r3, [r7, #2]
 810106e:	4013      	ands	r3, r2
 8101070:	2b00      	cmp	r3, #0
 8101072:	d002      	beq.n	810107a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8101074:	2301      	movs	r3, #1
 8101076:	73fb      	strb	r3, [r7, #15]
 8101078:	e001      	b.n	810107e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 810107a:	2300      	movs	r3, #0
 810107c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 810107e:	7bfb      	ldrb	r3, [r7, #15]
}
 8101080:	4618      	mov	r0, r3
 8101082:	3714      	adds	r7, #20
 8101084:	46bd      	mov	sp, r7
 8101086:	f85d 7b04 	ldr.w	r7, [sp], #4
 810108a:	4770      	bx	lr

0810108c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 810108c:	b480      	push	{r7}
 810108e:	b083      	sub	sp, #12
 8101090:	af00      	add	r7, sp, #0
 8101092:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8101094:	4a08      	ldr	r2, [pc, #32]	; (81010b8 <HAL_HSEM_FastTake+0x2c>)
 8101096:	687b      	ldr	r3, [r7, #4]
 8101098:	3320      	adds	r3, #32
 810109a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 810109e:	4a07      	ldr	r2, [pc, #28]	; (81010bc <HAL_HSEM_FastTake+0x30>)
 81010a0:	4293      	cmp	r3, r2
 81010a2:	d101      	bne.n	81010a8 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 81010a4:	2300      	movs	r3, #0
 81010a6:	e000      	b.n	81010aa <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 81010a8:	2301      	movs	r3, #1
}
 81010aa:	4618      	mov	r0, r3
 81010ac:	370c      	adds	r7, #12
 81010ae:	46bd      	mov	sp, r7
 81010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81010b4:	4770      	bx	lr
 81010b6:	bf00      	nop
 81010b8:	58026400 	.word	0x58026400
 81010bc:	80000100 	.word	0x80000100

081010c0 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 81010c0:	b480      	push	{r7}
 81010c2:	b083      	sub	sp, #12
 81010c4:	af00      	add	r7, sp, #0
 81010c6:	6078      	str	r0, [r7, #4]
 81010c8:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 81010ca:	4906      	ldr	r1, [pc, #24]	; (81010e4 <HAL_HSEM_Release+0x24>)
 81010cc:	683b      	ldr	r3, [r7, #0]
 81010ce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 81010d2:	687b      	ldr	r3, [r7, #4]
 81010d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 81010d8:	bf00      	nop
 81010da:	370c      	adds	r7, #12
 81010dc:	46bd      	mov	sp, r7
 81010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 81010e2:	4770      	bx	lr
 81010e4:	58026400 	.word	0x58026400

081010e8 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 81010e8:	b480      	push	{r7}
 81010ea:	b083      	sub	sp, #12
 81010ec:	af00      	add	r7, sp, #0
 81010ee:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 81010f0:	4b05      	ldr	r3, [pc, #20]	; (8101108 <HAL_HSEM_ActivateNotification+0x20>)
 81010f2:	681a      	ldr	r2, [r3, #0]
 81010f4:	4904      	ldr	r1, [pc, #16]	; (8101108 <HAL_HSEM_ActivateNotification+0x20>)
 81010f6:	687b      	ldr	r3, [r7, #4]
 81010f8:	4313      	orrs	r3, r2
 81010fa:	600b      	str	r3, [r1, #0]
#endif
}
 81010fc:	bf00      	nop
 81010fe:	370c      	adds	r7, #12
 8101100:	46bd      	mov	sp, r7
 8101102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101106:	4770      	bx	lr
 8101108:	58026510 	.word	0x58026510

0810110c <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 810110c:	b580      	push	{r7, lr}
 810110e:	b084      	sub	sp, #16
 8101110:	af00      	add	r7, sp, #0
 8101112:	60f8      	str	r0, [r7, #12]
 8101114:	460b      	mov	r3, r1
 8101116:	607a      	str	r2, [r7, #4]
 8101118:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 810111a:	4b37      	ldr	r3, [pc, #220]	; (81011f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810111c:	681b      	ldr	r3, [r3, #0]
 810111e:	f023 0201 	bic.w	r2, r3, #1
 8101122:	4935      	ldr	r1, [pc, #212]	; (81011f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101124:	68fb      	ldr	r3, [r7, #12]
 8101126:	4313      	orrs	r3, r2
 8101128:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 810112a:	687b      	ldr	r3, [r7, #4]
 810112c:	2b00      	cmp	r3, #0
 810112e:	d123      	bne.n	8101178 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8101130:	f7ff fdd0 	bl	8100cd4 <HAL_GetCurrentCPUID>
 8101134:	4603      	mov	r3, r0
 8101136:	2b03      	cmp	r3, #3
 8101138:	d158      	bne.n	81011ec <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 810113a:	4b2f      	ldr	r3, [pc, #188]	; (81011f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810113c:	691b      	ldr	r3, [r3, #16]
 810113e:	4a2e      	ldr	r2, [pc, #184]	; (81011f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101140:	f023 0301 	bic.w	r3, r3, #1
 8101144:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101146:	4b2d      	ldr	r3, [pc, #180]	; (81011fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101148:	691b      	ldr	r3, [r3, #16]
 810114a:	4a2c      	ldr	r2, [pc, #176]	; (81011fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810114c:	f043 0304 	orr.w	r3, r3, #4
 8101150:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8101152:	f3bf 8f4f 	dsb	sy
}
 8101156:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101158:	f3bf 8f6f 	isb	sy
}
 810115c:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810115e:	7afb      	ldrb	r3, [r7, #11]
 8101160:	2b01      	cmp	r3, #1
 8101162:	d101      	bne.n	8101168 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101164:	bf30      	wfi
 8101166:	e000      	b.n	810116a <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101168:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810116a:	4b24      	ldr	r3, [pc, #144]	; (81011fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810116c:	691b      	ldr	r3, [r3, #16]
 810116e:	4a23      	ldr	r2, [pc, #140]	; (81011fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101170:	f023 0304 	bic.w	r3, r3, #4
 8101174:	6113      	str	r3, [r2, #16]
 8101176:	e03c      	b.n	81011f2 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8101178:	687b      	ldr	r3, [r7, #4]
 810117a:	2b01      	cmp	r3, #1
 810117c:	d123      	bne.n	81011c6 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 810117e:	f7ff fda9 	bl	8100cd4 <HAL_GetCurrentCPUID>
 8101182:	4603      	mov	r3, r0
 8101184:	2b01      	cmp	r3, #1
 8101186:	d133      	bne.n	81011f0 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8101188:	4b1b      	ldr	r3, [pc, #108]	; (81011f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810118a:	695b      	ldr	r3, [r3, #20]
 810118c:	4a1a      	ldr	r2, [pc, #104]	; (81011f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810118e:	f023 0302 	bic.w	r3, r3, #2
 8101192:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101194:	4b19      	ldr	r3, [pc, #100]	; (81011fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101196:	691b      	ldr	r3, [r3, #16]
 8101198:	4a18      	ldr	r2, [pc, #96]	; (81011fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810119a:	f043 0304 	orr.w	r3, r3, #4
 810119e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 81011a0:	f3bf 8f4f 	dsb	sy
}
 81011a4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81011a6:	f3bf 8f6f 	isb	sy
}
 81011aa:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81011ac:	7afb      	ldrb	r3, [r7, #11]
 81011ae:	2b01      	cmp	r3, #1
 81011b0:	d101      	bne.n	81011b6 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81011b2:	bf30      	wfi
 81011b4:	e000      	b.n	81011b8 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81011b6:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81011b8:	4b10      	ldr	r3, [pc, #64]	; (81011fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 81011ba:	691b      	ldr	r3, [r3, #16]
 81011bc:	4a0f      	ldr	r2, [pc, #60]	; (81011fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 81011be:	f023 0304 	bic.w	r3, r3, #4
 81011c2:	6113      	str	r3, [r2, #16]
 81011c4:	e015      	b.n	81011f2 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81011c6:	f7ff fd85 	bl	8100cd4 <HAL_GetCurrentCPUID>
 81011ca:	4603      	mov	r3, r0
 81011cc:	2b03      	cmp	r3, #3
 81011ce:	d106      	bne.n	81011de <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 81011d0:	4b09      	ldr	r3, [pc, #36]	; (81011f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81011d2:	691b      	ldr	r3, [r3, #16]
 81011d4:	4a08      	ldr	r2, [pc, #32]	; (81011f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81011d6:	f023 0304 	bic.w	r3, r3, #4
 81011da:	6113      	str	r3, [r2, #16]
 81011dc:	e009      	b.n	81011f2 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 81011de:	4b06      	ldr	r3, [pc, #24]	; (81011f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81011e0:	695b      	ldr	r3, [r3, #20]
 81011e2:	4a05      	ldr	r2, [pc, #20]	; (81011f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81011e4:	f023 0304 	bic.w	r3, r3, #4
 81011e8:	6153      	str	r3, [r2, #20]
 81011ea:	e002      	b.n	81011f2 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81011ec:	bf00      	nop
 81011ee:	e000      	b.n	81011f2 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81011f0:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 81011f2:	3710      	adds	r7, #16
 81011f4:	46bd      	mov	sp, r7
 81011f6:	bd80      	pop	{r7, pc}
 81011f8:	58024800 	.word	0x58024800
 81011fc:	e000ed00 	.word	0xe000ed00

08101200 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8101200:	b580      	push	{r7, lr}
 8101202:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101204:	f7ff fd66 	bl	8100cd4 <HAL_GetCurrentCPUID>
 8101208:	4603      	mov	r3, r0
 810120a:	2b03      	cmp	r3, #3
 810120c:	d101      	bne.n	8101212 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 810120e:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8101210:	e001      	b.n	8101216 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8101212:	bf40      	sev
    __WFE ();
 8101214:	bf20      	wfe
}
 8101216:	bf00      	nop
 8101218:	bd80      	pop	{r7, pc}
	...

0810121c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 810121c:	b480      	push	{r7}
 810121e:	b089      	sub	sp, #36	; 0x24
 8101220:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8101222:	4bb3      	ldr	r3, [pc, #716]	; (81014f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101224:	691b      	ldr	r3, [r3, #16]
 8101226:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810122a:	2b18      	cmp	r3, #24
 810122c:	f200 8155 	bhi.w	81014da <HAL_RCC_GetSysClockFreq+0x2be>
 8101230:	a201      	add	r2, pc, #4	; (adr r2, 8101238 <HAL_RCC_GetSysClockFreq+0x1c>)
 8101232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101236:	bf00      	nop
 8101238:	0810129d 	.word	0x0810129d
 810123c:	081014db 	.word	0x081014db
 8101240:	081014db 	.word	0x081014db
 8101244:	081014db 	.word	0x081014db
 8101248:	081014db 	.word	0x081014db
 810124c:	081014db 	.word	0x081014db
 8101250:	081014db 	.word	0x081014db
 8101254:	081014db 	.word	0x081014db
 8101258:	081012c3 	.word	0x081012c3
 810125c:	081014db 	.word	0x081014db
 8101260:	081014db 	.word	0x081014db
 8101264:	081014db 	.word	0x081014db
 8101268:	081014db 	.word	0x081014db
 810126c:	081014db 	.word	0x081014db
 8101270:	081014db 	.word	0x081014db
 8101274:	081014db 	.word	0x081014db
 8101278:	081012c9 	.word	0x081012c9
 810127c:	081014db 	.word	0x081014db
 8101280:	081014db 	.word	0x081014db
 8101284:	081014db 	.word	0x081014db
 8101288:	081014db 	.word	0x081014db
 810128c:	081014db 	.word	0x081014db
 8101290:	081014db 	.word	0x081014db
 8101294:	081014db 	.word	0x081014db
 8101298:	081012cf 	.word	0x081012cf
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810129c:	4b94      	ldr	r3, [pc, #592]	; (81014f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810129e:	681b      	ldr	r3, [r3, #0]
 81012a0:	f003 0320 	and.w	r3, r3, #32
 81012a4:	2b00      	cmp	r3, #0
 81012a6:	d009      	beq.n	81012bc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81012a8:	4b91      	ldr	r3, [pc, #580]	; (81014f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81012aa:	681b      	ldr	r3, [r3, #0]
 81012ac:	08db      	lsrs	r3, r3, #3
 81012ae:	f003 0303 	and.w	r3, r3, #3
 81012b2:	4a90      	ldr	r2, [pc, #576]	; (81014f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81012b4:	fa22 f303 	lsr.w	r3, r2, r3
 81012b8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 81012ba:	e111      	b.n	81014e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 81012bc:	4b8d      	ldr	r3, [pc, #564]	; (81014f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81012be:	61bb      	str	r3, [r7, #24]
    break;
 81012c0:	e10e      	b.n	81014e0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 81012c2:	4b8d      	ldr	r3, [pc, #564]	; (81014f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81012c4:	61bb      	str	r3, [r7, #24]
    break;
 81012c6:	e10b      	b.n	81014e0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 81012c8:	4b8c      	ldr	r3, [pc, #560]	; (81014fc <HAL_RCC_GetSysClockFreq+0x2e0>)
 81012ca:	61bb      	str	r3, [r7, #24]
    break;
 81012cc:	e108      	b.n	81014e0 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81012ce:	4b88      	ldr	r3, [pc, #544]	; (81014f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81012d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81012d2:	f003 0303 	and.w	r3, r3, #3
 81012d6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 81012d8:	4b85      	ldr	r3, [pc, #532]	; (81014f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81012da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81012dc:	091b      	lsrs	r3, r3, #4
 81012de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81012e2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 81012e4:	4b82      	ldr	r3, [pc, #520]	; (81014f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81012e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81012e8:	f003 0301 	and.w	r3, r3, #1
 81012ec:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 81012ee:	4b80      	ldr	r3, [pc, #512]	; (81014f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81012f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81012f2:	08db      	lsrs	r3, r3, #3
 81012f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81012f8:	68fa      	ldr	r2, [r7, #12]
 81012fa:	fb02 f303 	mul.w	r3, r2, r3
 81012fe:	ee07 3a90 	vmov	s15, r3
 8101302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101306:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 810130a:	693b      	ldr	r3, [r7, #16]
 810130c:	2b00      	cmp	r3, #0
 810130e:	f000 80e1 	beq.w	81014d4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8101312:	697b      	ldr	r3, [r7, #20]
 8101314:	2b02      	cmp	r3, #2
 8101316:	f000 8083 	beq.w	8101420 <HAL_RCC_GetSysClockFreq+0x204>
 810131a:	697b      	ldr	r3, [r7, #20]
 810131c:	2b02      	cmp	r3, #2
 810131e:	f200 80a1 	bhi.w	8101464 <HAL_RCC_GetSysClockFreq+0x248>
 8101322:	697b      	ldr	r3, [r7, #20]
 8101324:	2b00      	cmp	r3, #0
 8101326:	d003      	beq.n	8101330 <HAL_RCC_GetSysClockFreq+0x114>
 8101328:	697b      	ldr	r3, [r7, #20]
 810132a:	2b01      	cmp	r3, #1
 810132c:	d056      	beq.n	81013dc <HAL_RCC_GetSysClockFreq+0x1c0>
 810132e:	e099      	b.n	8101464 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8101330:	4b6f      	ldr	r3, [pc, #444]	; (81014f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101332:	681b      	ldr	r3, [r3, #0]
 8101334:	f003 0320 	and.w	r3, r3, #32
 8101338:	2b00      	cmp	r3, #0
 810133a:	d02d      	beq.n	8101398 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810133c:	4b6c      	ldr	r3, [pc, #432]	; (81014f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810133e:	681b      	ldr	r3, [r3, #0]
 8101340:	08db      	lsrs	r3, r3, #3
 8101342:	f003 0303 	and.w	r3, r3, #3
 8101346:	4a6b      	ldr	r2, [pc, #428]	; (81014f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101348:	fa22 f303 	lsr.w	r3, r2, r3
 810134c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810134e:	687b      	ldr	r3, [r7, #4]
 8101350:	ee07 3a90 	vmov	s15, r3
 8101354:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101358:	693b      	ldr	r3, [r7, #16]
 810135a:	ee07 3a90 	vmov	s15, r3
 810135e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101362:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101366:	4b62      	ldr	r3, [pc, #392]	; (81014f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810136a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810136e:	ee07 3a90 	vmov	s15, r3
 8101372:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101376:	ed97 6a02 	vldr	s12, [r7, #8]
 810137a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8101500 <HAL_RCC_GetSysClockFreq+0x2e4>
 810137e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101382:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101386:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810138a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810138e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101392:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8101396:	e087      	b.n	81014a8 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101398:	693b      	ldr	r3, [r7, #16]
 810139a:	ee07 3a90 	vmov	s15, r3
 810139e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81013a2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8101504 <HAL_RCC_GetSysClockFreq+0x2e8>
 81013a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81013aa:	4b51      	ldr	r3, [pc, #324]	; (81014f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81013ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81013b2:	ee07 3a90 	vmov	s15, r3
 81013b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81013ba:	ed97 6a02 	vldr	s12, [r7, #8]
 81013be:	eddf 5a50 	vldr	s11, [pc, #320]	; 8101500 <HAL_RCC_GetSysClockFreq+0x2e4>
 81013c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81013c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81013ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81013ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81013d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81013d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81013da:	e065      	b.n	81014a8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81013dc:	693b      	ldr	r3, [r7, #16]
 81013de:	ee07 3a90 	vmov	s15, r3
 81013e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81013e6:	eddf 6a48 	vldr	s13, [pc, #288]	; 8101508 <HAL_RCC_GetSysClockFreq+0x2ec>
 81013ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81013ee:	4b40      	ldr	r3, [pc, #256]	; (81014f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81013f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81013f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81013f6:	ee07 3a90 	vmov	s15, r3
 81013fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81013fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8101402:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8101500 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101406:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810140a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810140e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101412:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101416:	ee67 7a27 	vmul.f32	s15, s14, s15
 810141a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810141e:	e043      	b.n	81014a8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101420:	693b      	ldr	r3, [r7, #16]
 8101422:	ee07 3a90 	vmov	s15, r3
 8101426:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810142a:	eddf 6a38 	vldr	s13, [pc, #224]	; 810150c <HAL_RCC_GetSysClockFreq+0x2f0>
 810142e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101432:	4b2f      	ldr	r3, [pc, #188]	; (81014f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101436:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810143a:	ee07 3a90 	vmov	s15, r3
 810143e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101442:	ed97 6a02 	vldr	s12, [r7, #8]
 8101446:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8101500 <HAL_RCC_GetSysClockFreq+0x2e4>
 810144a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810144e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101452:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101456:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810145a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810145e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101462:	e021      	b.n	81014a8 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101464:	693b      	ldr	r3, [r7, #16]
 8101466:	ee07 3a90 	vmov	s15, r3
 810146a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810146e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8101508 <HAL_RCC_GetSysClockFreq+0x2ec>
 8101472:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101476:	4b1e      	ldr	r3, [pc, #120]	; (81014f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810147a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810147e:	ee07 3a90 	vmov	s15, r3
 8101482:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101486:	ed97 6a02 	vldr	s12, [r7, #8]
 810148a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8101500 <HAL_RCC_GetSysClockFreq+0x2e4>
 810148e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101492:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101496:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810149a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810149e:	ee67 7a27 	vmul.f32	s15, s14, s15
 81014a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81014a6:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 81014a8:	4b11      	ldr	r3, [pc, #68]	; (81014f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81014aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81014ac:	0a5b      	lsrs	r3, r3, #9
 81014ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81014b2:	3301      	adds	r3, #1
 81014b4:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 81014b6:	683b      	ldr	r3, [r7, #0]
 81014b8:	ee07 3a90 	vmov	s15, r3
 81014bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 81014c0:	edd7 6a07 	vldr	s13, [r7, #28]
 81014c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81014c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81014cc:	ee17 3a90 	vmov	r3, s15
 81014d0:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 81014d2:	e005      	b.n	81014e0 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 81014d4:	2300      	movs	r3, #0
 81014d6:	61bb      	str	r3, [r7, #24]
    break;
 81014d8:	e002      	b.n	81014e0 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 81014da:	4b07      	ldr	r3, [pc, #28]	; (81014f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81014dc:	61bb      	str	r3, [r7, #24]
    break;
 81014de:	bf00      	nop
  }

  return sysclockfreq;
 81014e0:	69bb      	ldr	r3, [r7, #24]
}
 81014e2:	4618      	mov	r0, r3
 81014e4:	3724      	adds	r7, #36	; 0x24
 81014e6:	46bd      	mov	sp, r7
 81014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014ec:	4770      	bx	lr
 81014ee:	bf00      	nop
 81014f0:	58024400 	.word	0x58024400
 81014f4:	03d09000 	.word	0x03d09000
 81014f8:	003d0900 	.word	0x003d0900
 81014fc:	007a1200 	.word	0x007a1200
 8101500:	46000000 	.word	0x46000000
 8101504:	4c742400 	.word	0x4c742400
 8101508:	4a742400 	.word	0x4a742400
 810150c:	4af42400 	.word	0x4af42400

08101510 <__libc_init_array>:
 8101510:	b570      	push	{r4, r5, r6, lr}
 8101512:	4d0d      	ldr	r5, [pc, #52]	; (8101548 <__libc_init_array+0x38>)
 8101514:	4c0d      	ldr	r4, [pc, #52]	; (810154c <__libc_init_array+0x3c>)
 8101516:	1b64      	subs	r4, r4, r5
 8101518:	10a4      	asrs	r4, r4, #2
 810151a:	2600      	movs	r6, #0
 810151c:	42a6      	cmp	r6, r4
 810151e:	d109      	bne.n	8101534 <__libc_init_array+0x24>
 8101520:	4d0b      	ldr	r5, [pc, #44]	; (8101550 <__libc_init_array+0x40>)
 8101522:	4c0c      	ldr	r4, [pc, #48]	; (8101554 <__libc_init_array+0x44>)
 8101524:	f000 f818 	bl	8101558 <_init>
 8101528:	1b64      	subs	r4, r4, r5
 810152a:	10a4      	asrs	r4, r4, #2
 810152c:	2600      	movs	r6, #0
 810152e:	42a6      	cmp	r6, r4
 8101530:	d105      	bne.n	810153e <__libc_init_array+0x2e>
 8101532:	bd70      	pop	{r4, r5, r6, pc}
 8101534:	f855 3b04 	ldr.w	r3, [r5], #4
 8101538:	4798      	blx	r3
 810153a:	3601      	adds	r6, #1
 810153c:	e7ee      	b.n	810151c <__libc_init_array+0xc>
 810153e:	f855 3b04 	ldr.w	r3, [r5], #4
 8101542:	4798      	blx	r3
 8101544:	3601      	adds	r6, #1
 8101546:	e7f2      	b.n	810152e <__libc_init_array+0x1e>
 8101548:	08101580 	.word	0x08101580
 810154c:	08101580 	.word	0x08101580
 8101550:	08101580 	.word	0x08101580
 8101554:	08101584 	.word	0x08101584

08101558 <_init>:
 8101558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810155a:	bf00      	nop
 810155c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810155e:	bc08      	pop	{r3}
 8101560:	469e      	mov	lr, r3
 8101562:	4770      	bx	lr

08101564 <_fini>:
 8101564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8101566:	bf00      	nop
 8101568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810156a:	bc08      	pop	{r3}
 810156c:	469e      	mov	lr, r3
 810156e:	4770      	bx	lr
