-- Project:   GPS_Logger
-- Generated: 07/14/2018 19:02:58
-- PSoC Creator  4.2

ENTITY GPS_Logger IS
    PORT(
        SPI_MISO(0)_PAD : IN std_ulogic;
        SPI_SCLK(0)_PAD : OUT std_ulogic;
        SPI_MOSI(0)_PAD : OUT std_ulogic;
        SD_MISO(0)_PAD : IN std_ulogic;
        DBG_Rx(0)_PAD : IN std_ulogic;
        DBG_Tx(0)_PAD : OUT std_ulogic;
        GPS_Rx(0)_PAD : IN std_ulogic;
        GPS_Tx(0)_PAD : OUT std_ulogic;
        VMON_Rx(0)_PAD : IN std_ulogic;
        VMON_Tx(0)_PAD : OUT std_ulogic;
        BME280_CSn(0)_PAD : OUT std_ulogic;
        MPU9250_CSn(0)_PAD : OUT std_ulogic;
        MPU9250_INTn(0)_PAD : IN std_ulogic;
        SakuraIO_WAKE_IN(0)_PAD : IN std_ulogic;
        SakuraIO_WAKE_OUT(0)_PAD : OUT std_ulogic;
        SD_MOSI(0)_PAD : OUT std_ulogic;
        SD_SCLK(0)_PAD : OUT std_ulogic;
        SD_CSn(0)_PAD : OUT std_ulogic;
        LED0(0)_PAD : OUT std_ulogic;
        SAKURA_SPI_MOSI(0)_PAD : OUT std_ulogic;
        SAKURA_SPI_MISO(0)_PAD : IN std_ulogic;
        SAKURA_CSn(0)_PAD : OUT std_ulogic;
        SAKURA_SPI_SCLK(0)_PAD : OUT std_ulogic;
        ACC_Sleep(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 1.8e0;
END GPS_Logger;

ARCHITECTURE __DEFAULT__ OF GPS_Logger IS
    SIGNAL ACC_Sleep(0)__PA : bit;
    SIGNAL BME280_CSn(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL DBG_Rx(0)__PA : bit;
    SIGNAL DBG_Tx(0)__PA : bit;
    SIGNAL GPS_Rx(0)__PA : bit;
    SIGNAL GPS_Tx(0)__PA : bit;
    SIGNAL LED0(0)__PA : bit;
    SIGNAL MODIN1_0 : bit;
    SIGNAL MODIN1_1 : bit;
    SIGNAL MODIN4_3 : bit;
    SIGNAL MODIN4_4 : bit;
    SIGNAL MODIN4_5 : bit;
    SIGNAL MODIN4_6 : bit;
    SIGNAL MODIN5_0 : bit;
    SIGNAL MODIN5_1 : bit;
    SIGNAL MODIN8_3 : bit;
    SIGNAL MODIN8_4 : bit;
    SIGNAL MODIN8_5 : bit;
    SIGNAL MODIN8_6 : bit;
    SIGNAL MPU9250_CSn(0)__PA : bit;
    SIGNAL MPU9250_INTn(0)__PA : bit;
    SIGNAL Net_100 : bit;
    SIGNAL Net_102 : bit;
    SIGNAL Net_1022 : bit;
    ATTRIBUTE udbclken_assigned OF Net_1022 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_1022 : SIGNAL IS true;
    SIGNAL Net_1022_local : bit;
    SIGNAL Net_103 : bit;
    SIGNAL Net_104 : bit;
    ATTRIBUTE udbclken_assigned OF Net_104 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_104 : SIGNAL IS true;
    SIGNAL Net_104_local : bit;
    SIGNAL Net_126 : bit;
    ATTRIBUTE global_signal OF Net_126 : SIGNAL IS true;
    SIGNAL Net_126_local : bit;
    SIGNAL Net_13 : bit;
    SIGNAL Net_13_SYNCOUT : bit;
    SIGNAL Net_15 : bit;
    SIGNAL Net_16 : bit;
    SIGNAL Net_175 : bit;
    SIGNAL Net_175_SYNCOUT : bit;
    SIGNAL Net_182 : bit;
    SIGNAL Net_183 : bit;
    SIGNAL Net_185 : bit;
    SIGNAL Net_186 : bit;
    SIGNAL Net_20 : bit;
    SIGNAL Net_25 : bit;
    SIGNAL Net_32 : bit;
    SIGNAL Net_38 : bit;
    SIGNAL Net_43 : bit;
    SIGNAL Net_43_SYNCOUT : bit;
    SIGNAL Net_45 : bit;
    SIGNAL Net_52 : bit;
    SIGNAL Net_8 : bit;
    SIGNAL Net_89 : bit;
    SIGNAL Net_90 : bit;
    ATTRIBUTE udbclken_assigned OF Net_90 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_90 : SIGNAL IS true;
    SIGNAL Net_90_local : bit;
    SIGNAL Net_917 : bit;
    SIGNAL Net_928 : bit;
    SIGNAL Net_94 : bit;
    SIGNAL Net_957 : bit;
    SIGNAL Net_99 : bit;
    SIGNAL SAKURA_CSn(0)__PA : bit;
    SIGNAL SAKURA_SPI_MISO(0)__PA : bit;
    SIGNAL SAKURA_SPI_MOSI(0)__PA : bit;
    SIGNAL SAKURA_SPI_SCLK(0)__PA : bit;
    SIGNAL SD_CSn(0)__PA : bit;
    SIGNAL SD_MISO(0)__PA : bit;
    SIGNAL SD_MOSI(0)__PA : bit;
    SIGNAL SD_SCLK(0)__PA : bit;
    SIGNAL SPI_MISO(0)__PA : bit;
    SIGNAL SPI_MOSI(0)__PA : bit;
    SIGNAL SPI_SCLK(0)__PA : bit;
    SIGNAL SakuraIO_WAKE_IN(0)__PA : bit;
    SIGNAL SakuraIO_WAKE_OUT(0)__PA : bit;
    SIGNAL VMON_Rx(0)__PA : bit;
    SIGNAL VMON_Tx(0)__PA : bit;
    SIGNAL \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
    SIGNAL \FreqDiv_1:count_0\ : bit;
    SIGNAL \FreqDiv_1:count_1\ : bit;
    SIGNAL \FreqDiv_1:count_2\ : bit;
    SIGNAL \FreqDiv_1:count_3\ : bit;
    SIGNAL \FreqDiv_1:count_4\ : bit;
    SIGNAL \FreqDiv_1:count_5\ : bit;
    SIGNAL \FreqDiv_1:count_6\ : bit;
    SIGNAL \FreqDiv_1:count_7\ : bit;
    SIGNAL \FreqDiv_1:count_8\ : bit;
    SIGNAL \FreqDiv_1:count_9\ : bit;
    SIGNAL \FreqDiv_1:not_last_reset\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:cnt_enable\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:cnt_tc\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:count_0\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:count_1\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:count_2\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:count_3\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:count_4\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:count_5\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:count_6\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:load_cond\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:load_rx_data\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:rx_status_4\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:rx_status_5\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:rx_status_6\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:state_0\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:state_1\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:state_2\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:tx_status_0\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:tx_status_1\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:tx_status_2\ : bit;
    SIGNAL \PERI_SPIM:BSPIM:tx_status_4\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:cnt_enable\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:cnt_tc\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:count_0\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:count_1\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:count_2\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:count_3\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:count_4\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:count_5\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:count_6\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:ld_ident\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:load_cond\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:load_rx_data\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:rx_status_4\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:rx_status_5\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:rx_status_6\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:state_0\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:state_1\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:state_2\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:tx_status_0\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:tx_status_1\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:tx_status_2\ : bit;
    SIGNAL \SAKURA_SPIM:BSPIM:tx_status_4\ : bit;
    SIGNAL \SAKURA_SPIM:Net_276\ : bit;
    ATTRIBUTE udbclken_assigned OF \SAKURA_SPIM:Net_276\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SAKURA_SPIM:Net_276\ : SIGNAL IS true;
    SIGNAL \SAKURA_SPIM:Net_276_local\ : bit;
    SIGNAL \SD_SPIM:BSPIM:cnt_enable\ : bit;
    SIGNAL \SD_SPIM:BSPIM:cnt_tc\ : bit;
    SIGNAL \SD_SPIM:BSPIM:count_0\ : bit;
    SIGNAL \SD_SPIM:BSPIM:count_1\ : bit;
    SIGNAL \SD_SPIM:BSPIM:count_2\ : bit;
    SIGNAL \SD_SPIM:BSPIM:count_3\ : bit;
    SIGNAL \SD_SPIM:BSPIM:count_4\ : bit;
    SIGNAL \SD_SPIM:BSPIM:count_5\ : bit;
    SIGNAL \SD_SPIM:BSPIM:count_6\ : bit;
    SIGNAL \SD_SPIM:BSPIM:ld_ident\ : bit;
    SIGNAL \SD_SPIM:BSPIM:load_cond\ : bit;
    SIGNAL \SD_SPIM:BSPIM:load_rx_data\ : bit;
    SIGNAL \SD_SPIM:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SD_SPIM:BSPIM:mosi_from_dp_reg\ : bit;
    SIGNAL \SD_SPIM:BSPIM:mosi_hs_reg\ : bit;
    SIGNAL \SD_SPIM:BSPIM:mosi_pre_reg\ : bit;
    SIGNAL \SD_SPIM:BSPIM:mosi_pre_reg_split\ : bit;
    SIGNAL \SD_SPIM:BSPIM:mosi_pre_reg_split_1\ : bit;
    SIGNAL \SD_SPIM:BSPIM:rx_status_4\ : bit;
    SIGNAL \SD_SPIM:BSPIM:rx_status_5\ : bit;
    SIGNAL \SD_SPIM:BSPIM:rx_status_6\ : bit;
    SIGNAL \SD_SPIM:BSPIM:state_0\ : bit;
    SIGNAL \SD_SPIM:BSPIM:state_1\ : bit;
    SIGNAL \SD_SPIM:BSPIM:state_2\ : bit;
    SIGNAL \SD_SPIM:BSPIM:tx_status_0\ : bit;
    SIGNAL \SD_SPIM:BSPIM:tx_status_1\ : bit;
    SIGNAL \SD_SPIM:BSPIM:tx_status_2\ : bit;
    SIGNAL \SD_SPIM:BSPIM:tx_status_4\ : bit;
    SIGNAL \Timer1:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Timer1:CounterUDB:control_0\ : bit;
    SIGNAL \Timer1:CounterUDB:control_1\ : bit;
    SIGNAL \Timer1:CounterUDB:control_2\ : bit;
    SIGNAL \Timer1:CounterUDB:control_3\ : bit;
    SIGNAL \Timer1:CounterUDB:control_4\ : bit;
    SIGNAL \Timer1:CounterUDB:control_5\ : bit;
    SIGNAL \Timer1:CounterUDB:control_6\ : bit;
    SIGNAL \Timer1:CounterUDB:control_7\ : bit;
    SIGNAL \Timer1:CounterUDB:count_enable\ : bit;
    SIGNAL \Timer1:CounterUDB:count_stored_i\ : bit;
    SIGNAL \Timer1:CounterUDB:disable_run_i\ : bit;
    SIGNAL \Timer1:CounterUDB:prevCompare\ : bit;
    SIGNAL \Timer1:CounterUDB:reload\ : bit;
    SIGNAL \Timer2:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer1:CounterUDB:status_0\ : bit;
    SIGNAL \Timer1:CounterUDB:status_1\ : bit;
    SIGNAL \Timer1:CounterUDB:status_5\ : bit;
    SIGNAL \Timer1:CounterUDB:status_6\ : bit;
    SIGNAL \Timer1:CounterUDB:underflow_reg_i\ : bit;
    SIGNAL \Timer1:CounterUDB:underflow_status\ : bit;
    SIGNAL \Timer1_Reset:control_1\ : bit;
    SIGNAL \Timer1_Reset:control_2\ : bit;
    SIGNAL \Timer1_Reset:control_3\ : bit;
    SIGNAL \Timer1_Reset:control_4\ : bit;
    SIGNAL \Timer1_Reset:control_5\ : bit;
    SIGNAL \Timer1_Reset:control_6\ : bit;
    SIGNAL \Timer1_Reset:control_7\ : bit;
    SIGNAL \Timer2:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Timer2:CounterUDB:control_0\ : bit;
    SIGNAL \Timer2:CounterUDB:control_1\ : bit;
    SIGNAL \Timer2:CounterUDB:control_2\ : bit;
    SIGNAL \Timer2:CounterUDB:control_3\ : bit;
    SIGNAL \Timer2:CounterUDB:control_4\ : bit;
    SIGNAL \Timer2:CounterUDB:control_5\ : bit;
    SIGNAL \Timer2:CounterUDB:control_6\ : bit;
    SIGNAL \Timer2:CounterUDB:control_7\ : bit;
    SIGNAL \Timer2:CounterUDB:count_enable\ : bit;
    SIGNAL \Timer2:CounterUDB:disable_run_i\ : bit;
    SIGNAL \Timer2:CounterUDB:prevCompare\ : bit;
    SIGNAL \Timer2:CounterUDB:reload\ : bit;
    SIGNAL \Timer2:CounterUDB:status_0\ : bit;
    SIGNAL \Timer2:CounterUDB:status_1\ : bit;
    SIGNAL \Timer2:CounterUDB:status_5\ : bit;
    SIGNAL \Timer2:CounterUDB:status_6\ : bit;
    SIGNAL \Timer2:CounterUDB:underflow_reg_i\ : bit;
    SIGNAL \Timer2:CounterUDB:underflow_status\ : bit;
    SIGNAL \Timer2_Reset:control_1\ : bit;
    SIGNAL \Timer2_Reset:control_2\ : bit;
    SIGNAL \Timer2_Reset:control_3\ : bit;
    SIGNAL \Timer2_Reset:control_4\ : bit;
    SIGNAL \Timer2_Reset:control_5\ : bit;
    SIGNAL \Timer2_Reset:control_6\ : bit;
    SIGNAL \Timer2_Reset:control_7\ : bit;
    SIGNAL \UART_DEBUG:BUART:counter_load_not\ : bit;
    SIGNAL \UART_DEBUG:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \UART_DEBUG:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_DEBUG:BUART:rx_count_0\ : bit;
    SIGNAL \UART_DEBUG:BUART:rx_count_1\ : bit;
    SIGNAL \UART_DEBUG:BUART:rx_count_2\ : bit;
    SIGNAL \UART_DEBUG:BUART:rx_counter_load\ : bit;
    SIGNAL \UART_DEBUG:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_DEBUG:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_DEBUG:BUART:rx_last\ : bit;
    SIGNAL \UART_DEBUG:BUART:rx_load_fifo\ : bit;
    SIGNAL \UART_DEBUG:BUART:rx_postpoll\ : bit;
    SIGNAL \UART_DEBUG:BUART:rx_state_0\ : bit;
    SIGNAL \UART_DEBUG:BUART:rx_state_2\ : bit;
    SIGNAL \UART_DEBUG:BUART:rx_state_3\ : bit;
    SIGNAL \UART_DEBUG:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \UART_DEBUG:BUART:rx_status_3\ : bit;
    SIGNAL \UART_DEBUG:BUART:rx_status_4\ : bit;
    SIGNAL \UART_DEBUG:BUART:rx_status_5\ : bit;
    SIGNAL \UART_DEBUG:BUART:tx_bitclk\ : bit;
    SIGNAL \UART_DEBUG:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_DEBUG:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_DEBUG:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \UART_DEBUG:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_DEBUG:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_DEBUG:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_DEBUG:BUART:tx_state_0\ : bit;
    SIGNAL \UART_DEBUG:BUART:tx_state_1\ : bit;
    SIGNAL \UART_DEBUG:BUART:tx_state_2\ : bit;
    SIGNAL \UART_DEBUG:BUART:tx_status_0\ : bit;
    SIGNAL \UART_DEBUG:BUART:tx_status_2\ : bit;
    SIGNAL \UART_DEBUG:BUART:txn\ : bit;
    SIGNAL \UART_DEBUG:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_DEBUG:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_DEBUG:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_DEBUG:Net_9_local\ : bit;
    SIGNAL \UART_GPS:BUART:counter_load_not\ : bit;
    SIGNAL \UART_GPS:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \UART_GPS:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_GPS:BUART:rx_count_0\ : bit;
    SIGNAL \UART_GPS:BUART:rx_count_1\ : bit;
    SIGNAL \UART_GPS:BUART:rx_count_2\ : bit;
    SIGNAL \UART_GPS:BUART:rx_counter_load\ : bit;
    SIGNAL \UART_GPS:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_GPS:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_GPS:BUART:rx_last\ : bit;
    SIGNAL \UART_GPS:BUART:rx_load_fifo\ : bit;
    SIGNAL \UART_GPS:BUART:rx_postpoll\ : bit;
    SIGNAL \UART_GPS:BUART:rx_state_0\ : bit;
    SIGNAL \UART_GPS:BUART:rx_state_2\ : bit;
    SIGNAL \UART_GPS:BUART:rx_state_3\ : bit;
    SIGNAL \UART_GPS:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \UART_GPS:BUART:rx_status_3\ : bit;
    SIGNAL \UART_GPS:BUART:rx_status_4\ : bit;
    SIGNAL \UART_GPS:BUART:rx_status_5\ : bit;
    SIGNAL \UART_GPS:BUART:tx_bitclk\ : bit;
    SIGNAL \UART_GPS:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_GPS:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_GPS:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \UART_GPS:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_GPS:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_GPS:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_GPS:BUART:tx_state_0\ : bit;
    SIGNAL \UART_GPS:BUART:tx_state_1\ : bit;
    SIGNAL \UART_GPS:BUART:tx_state_2\ : bit;
    SIGNAL \UART_GPS:BUART:tx_status_0\ : bit;
    SIGNAL \UART_GPS:BUART:tx_status_2\ : bit;
    SIGNAL \UART_GPS:BUART:txn\ : bit;
    SIGNAL \UART_GPS:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_GPS:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_GPS:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_GPS:Net_9_local\ : bit;
    SIGNAL \UART_VMON:BUART:counter_load_not\ : bit;
    SIGNAL \UART_VMON:BUART:pollcount_0\ : bit;
    SIGNAL \UART_VMON:BUART:pollcount_1\ : bit;
    SIGNAL \UART_VMON:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \UART_VMON:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_VMON:BUART:rx_count_0\ : bit;
    SIGNAL \UART_VMON:BUART:rx_count_1\ : bit;
    SIGNAL \UART_VMON:BUART:rx_count_2\ : bit;
    SIGNAL \UART_VMON:BUART:rx_count_3\ : bit;
    SIGNAL \UART_VMON:BUART:rx_count_4\ : bit;
    SIGNAL \UART_VMON:BUART:rx_count_5\ : bit;
    SIGNAL \UART_VMON:BUART:rx_count_6\ : bit;
    SIGNAL \UART_VMON:BUART:rx_counter_load\ : bit;
    SIGNAL \UART_VMON:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_VMON:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_VMON:BUART:rx_last\ : bit;
    SIGNAL \UART_VMON:BUART:rx_load_fifo\ : bit;
    SIGNAL \UART_VMON:BUART:rx_postpoll\ : bit;
    SIGNAL \UART_VMON:BUART:rx_state_0\ : bit;
    SIGNAL \UART_VMON:BUART:rx_state_2\ : bit;
    SIGNAL \UART_VMON:BUART:rx_state_3\ : bit;
    SIGNAL \UART_VMON:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \UART_VMON:BUART:rx_status_3\ : bit;
    SIGNAL \UART_VMON:BUART:rx_status_4\ : bit;
    SIGNAL \UART_VMON:BUART:rx_status_5\ : bit;
    SIGNAL \UART_VMON:BUART:tx_bitclk\ : bit;
    SIGNAL \UART_VMON:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_VMON:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_VMON:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \UART_VMON:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_VMON:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_VMON:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_VMON:BUART:tx_state_0\ : bit;
    SIGNAL \UART_VMON:BUART:tx_state_1\ : bit;
    SIGNAL \UART_VMON:BUART:tx_state_2\ : bit;
    SIGNAL \UART_VMON:BUART:tx_status_0\ : bit;
    SIGNAL \UART_VMON:BUART:tx_status_2\ : bit;
    SIGNAL \UART_VMON:BUART:txn\ : bit;
    SIGNAL \UART_VMON:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_VMON:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_VMON:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_VMON:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__SPI_MISO_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__SPI_MISO_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \Timer1:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer1:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Timer1:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Timer1:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Timer1:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Timer1:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Timer1:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Timer1:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Timer1:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Timer1:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Timer1:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Timer1:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Timer1:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Timer2:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Timer2:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Timer2:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Timer2:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Timer2:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Timer2:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Timer2:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Timer2:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Timer2:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Timer2:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Timer2:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Timer2:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \SD_SPIM:BSPIM:mosi_pre_reg_split_1\ : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF SPI_MISO(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF SPI_MISO(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF SPI_SCLK(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF SPI_SCLK(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF SPI_MOSI(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF SPI_MOSI(0) : LABEL IS "P1[3]";
    ATTRIBUTE lib_model OF SD_MISO(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF SD_MISO(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF DBG_Rx(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF DBG_Rx(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF DBG_Tx(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF DBG_Tx(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF GPS_Rx(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF GPS_Rx(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF GPS_Tx(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF GPS_Tx(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF VMON_Rx(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF VMON_Rx(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF VMON_Tx(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF VMON_Tx(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF BME280_CSn(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF BME280_CSn(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF MPU9250_CSn(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF MPU9250_CSn(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF MPU9250_INTn(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF MPU9250_INTn(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF SakuraIO_WAKE_IN(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF SakuraIO_WAKE_IN(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF SakuraIO_WAKE_OUT(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF SakuraIO_WAKE_OUT(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF SD_MOSI(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF SD_MOSI(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF SD_SCLK(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF SD_SCLK(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF SD_CSn(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF SD_CSn(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF LED0(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF LED0(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF SAKURA_SPI_MOSI(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF SAKURA_SPI_MOSI(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF SAKURA_SPI_MISO(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF SAKURA_SPI_MISO(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF SAKURA_CSn(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF SAKURA_CSn(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF SAKURA_SPI_SCLK(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF SAKURA_SPI_SCLK(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF Net_8 : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:counter_load_not\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:tx_status_0\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:tx_status_2\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:rx_counter_load\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:rx_postpoll\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:rx_status_4\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:rx_status_5\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF Net_25 : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:counter_load_not\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:tx_status_0\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:tx_status_2\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_counter_load\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_postpoll\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_status_4\ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_status_5\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF Net_38 : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:counter_load_not\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:tx_status_0\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:tx_status_2\ : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:rx_counter_load\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:rx_postpoll\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:rx_status_4\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:rx_status_5\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \PERI_SPIM:BSPIM:load_rx_data\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF \PERI_SPIM:BSPIM:tx_status_0\ : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \PERI_SPIM:BSPIM:tx_status_4\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \PERI_SPIM:BSPIM:rx_status_6\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \SD_SPIM:BSPIM:load_rx_data\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF Net_100 : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \SD_SPIM:BSPIM:tx_status_0\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \SD_SPIM:BSPIM:tx_status_4\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \SD_SPIM:BSPIM:rx_status_6\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \SAKURA_SPIM:BSPIM:load_rx_data\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \SAKURA_SPIM:BSPIM:tx_status_0\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \SAKURA_SPIM:BSPIM:tx_status_4\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \SAKURA_SPIM:BSPIM:rx_status_6\ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \Timer1:CounterUDB:reload\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \Timer1:CounterUDB:status_0\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \Timer1:CounterUDB:underflow_status\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \Timer1:CounterUDB:count_enable\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF \Timer2:CounterUDB:reload\ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \Timer2:CounterUDB:status_0\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \Timer2:CounterUDB:underflow_status\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF \Timer2:CounterUDB:count_enable\ : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:sTX:TxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:sRX:RxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:sTX:TxSts\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:sRX:RxSts\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \PERI_SPIM:BSPIM:TxStsReg\ : LABEL IS "statusicell7";
    ATTRIBUTE lib_model OF \PERI_SPIM:BSPIM:RxStsReg\ : LABEL IS "statusicell8";
    ATTRIBUTE lib_model OF \PERI_SPIM:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \SD_SPIM:BSPIM:TxStsReg\ : LABEL IS "statusicell9";
    ATTRIBUTE lib_model OF \SD_SPIM:BSPIM:RxStsReg\ : LABEL IS "statusicell10";
    ATTRIBUTE lib_model OF \SD_SPIM:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE lib_model OF \SAKURA_SPIM:BSPIM:TxStsReg\ : LABEL IS "statusicell11";
    ATTRIBUTE lib_model OF \SAKURA_SPIM:BSPIM:RxStsReg\ : LABEL IS "statusicell12";
    ATTRIBUTE lib_model OF \SAKURA_SPIM:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE lib_model OF \Timer1:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \Timer1:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell13";
    ATTRIBUTE lib_model OF \Timer1:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE lib_model OF \Timer1:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell14";
    ATTRIBUTE lib_model OF \Timer2:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \Timer2:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell14";
    ATTRIBUTE lib_model OF \Timer2:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE lib_model OF \Timer2:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell16";
    ATTRIBUTE lib_model OF \Timer2_Reset:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \Timer1_Reset:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE lib_model OF Net_94 : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:txn\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:tx_state_1\ : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:tx_state_0\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:tx_state_2\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:tx_bitclk\ : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:rx_state_0\ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:rx_load_fifo\ : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:rx_state_3\ : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:rx_state_2\ : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:rx_bitclk_enable\ : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF MODIN1_1 : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF MODIN1_0 : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:rx_status_3\ : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF \UART_DEBUG:BUART:rx_last\ : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:txn\ : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:tx_state_1\ : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:tx_state_0\ : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:tx_state_2\ : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:tx_bitclk\ : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_state_0\ : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_load_fifo\ : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_state_3\ : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_state_2\ : LABEL IS "macrocell74";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_bitclk_enable\ : LABEL IS "macrocell75";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell76";
    ATTRIBUTE lib_model OF MODIN5_1 : LABEL IS "macrocell77";
    ATTRIBUTE lib_model OF MODIN5_0 : LABEL IS "macrocell78";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_status_3\ : LABEL IS "macrocell79";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_last\ : LABEL IS "macrocell80";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:txn\ : LABEL IS "macrocell81";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:tx_state_1\ : LABEL IS "macrocell82";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:tx_state_0\ : LABEL IS "macrocell83";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:tx_state_2\ : LABEL IS "macrocell84";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:tx_bitclk\ : LABEL IS "macrocell85";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell86";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:rx_state_0\ : LABEL IS "macrocell87";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:rx_load_fifo\ : LABEL IS "macrocell88";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:rx_state_3\ : LABEL IS "macrocell89";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:rx_state_2\ : LABEL IS "macrocell90";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:rx_bitclk_enable\ : LABEL IS "macrocell91";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell92";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:pollcount_1\ : LABEL IS "macrocell93";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:pollcount_0\ : LABEL IS "macrocell94";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:rx_status_3\ : LABEL IS "macrocell95";
    ATTRIBUTE lib_model OF \UART_VMON:BUART:rx_last\ : LABEL IS "macrocell96";
    ATTRIBUTE lib_model OF Net_20 : LABEL IS "macrocell97";
    ATTRIBUTE lib_model OF \PERI_SPIM:BSPIM:state_2\ : LABEL IS "macrocell98";
    ATTRIBUTE lib_model OF \PERI_SPIM:BSPIM:state_1\ : LABEL IS "macrocell99";
    ATTRIBUTE lib_model OF \PERI_SPIM:BSPIM:state_0\ : LABEL IS "macrocell100";
    ATTRIBUTE lib_model OF Net_89 : LABEL IS "macrocell101";
    ATTRIBUTE lib_model OF \PERI_SPIM:BSPIM:load_cond\ : LABEL IS "macrocell102";
    ATTRIBUTE lib_model OF \PERI_SPIM:BSPIM:cnt_enable\ : LABEL IS "macrocell103";
    ATTRIBUTE lib_model OF \SD_SPIM:BSPIM:state_2\ : LABEL IS "macrocell104";
    ATTRIBUTE lib_model OF \SD_SPIM:BSPIM:state_1\ : LABEL IS "macrocell105";
    ATTRIBUTE lib_model OF \SD_SPIM:BSPIM:state_0\ : LABEL IS "macrocell106";
    ATTRIBUTE lib_model OF Net_103 : LABEL IS "macrocell107";
    ATTRIBUTE lib_model OF \SD_SPIM:BSPIM:mosi_hs_reg\ : LABEL IS "macrocell108";
    ATTRIBUTE lib_model OF \SD_SPIM:BSPIM:mosi_pre_reg\ : LABEL IS "macrocell109";
    ATTRIBUTE lib_model OF \SD_SPIM:BSPIM:load_cond\ : LABEL IS "macrocell110";
    ATTRIBUTE lib_model OF \SD_SPIM:BSPIM:mosi_from_dp_reg\ : LABEL IS "macrocell111";
    ATTRIBUTE lib_model OF \SD_SPIM:BSPIM:ld_ident\ : LABEL IS "macrocell112";
    ATTRIBUTE lib_model OF \SD_SPIM:BSPIM:cnt_enable\ : LABEL IS "macrocell113";
    ATTRIBUTE lib_model OF Net_102 : LABEL IS "macrocell114";
    ATTRIBUTE lib_model OF Net_183 : LABEL IS "macrocell115";
    ATTRIBUTE lib_model OF \SAKURA_SPIM:BSPIM:state_2\ : LABEL IS "macrocell116";
    ATTRIBUTE lib_model OF \SAKURA_SPIM:BSPIM:state_1\ : LABEL IS "macrocell117";
    ATTRIBUTE lib_model OF \SAKURA_SPIM:BSPIM:state_0\ : LABEL IS "macrocell118";
    ATTRIBUTE lib_model OF Net_186 : LABEL IS "macrocell119";
    ATTRIBUTE lib_model OF \SAKURA_SPIM:BSPIM:load_cond\ : LABEL IS "macrocell120";
    ATTRIBUTE lib_model OF \SAKURA_SPIM:BSPIM:ld_ident\ : LABEL IS "macrocell121";
    ATTRIBUTE lib_model OF \SAKURA_SPIM:BSPIM:cnt_enable\ : LABEL IS "macrocell122";
    ATTRIBUTE lib_model OF Net_185 : LABEL IS "macrocell123";
    ATTRIBUTE lib_model OF \Timer1:CounterUDB:disable_run_i\ : LABEL IS "macrocell124";
    ATTRIBUTE lib_model OF \Timer1:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell125";
    ATTRIBUTE lib_model OF \Timer1:CounterUDB:prevCompare\ : LABEL IS "macrocell126";
    ATTRIBUTE lib_model OF \Timer1:CounterUDB:count_stored_i\ : LABEL IS "macrocell127";
    ATTRIBUTE lib_model OF Net_957 : LABEL IS "macrocell128";
    ATTRIBUTE lib_model OF \Timer2:CounterUDB:disable_run_i\ : LABEL IS "macrocell129";
    ATTRIBUTE lib_model OF \Timer2:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell130";
    ATTRIBUTE lib_model OF \Timer2:CounterUDB:prevCompare\ : LABEL IS "macrocell131";
    ATTRIBUTE lib_model OF \SD_SPIM:BSPIM:mosi_pre_reg_split\ : LABEL IS "macrocell132";
    ATTRIBUTE lib_model OF \FreqDiv_1:not_last_reset\ : LABEL IS "macrocell133";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_9\ : LABEL IS "macrocell134";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_8\ : LABEL IS "macrocell135";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_7\ : LABEL IS "macrocell136";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_6\ : LABEL IS "macrocell137";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_5\ : LABEL IS "macrocell138";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_4\ : LABEL IS "macrocell139";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_3\ : LABEL IS "macrocell140";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_2\ : LABEL IS "macrocell141";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_1\ : LABEL IS "macrocell142";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_0\ : LABEL IS "macrocell143";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF synccell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF synccell : COMPONENT IS "clk_en";
BEGIN

    \SD_SPIM:BSPIM:mosi_pre_reg_split_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_7 * !main_9) + (!main_0 * !main_2) + (!main_0 * !main_8) + (main_0 * !main_1 * main_2) + (main_0 * !main_3) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SD_SPIM:BSPIM:mosi_pre_reg_split_1\,
            main_0 => \SD_SPIM:BSPIM:state_2\,
            main_1 => \SD_SPIM:BSPIM:state_1\,
            main_2 => \SD_SPIM:BSPIM:state_0\,
            main_3 => \SD_SPIM:BSPIM:mosi_from_dp\,
            main_4 => \SD_SPIM:BSPIM:count_4\,
            main_5 => \SD_SPIM:BSPIM:count_3\,
            main_6 => \SD_SPIM:BSPIM:count_2\,
            main_7 => \SD_SPIM:BSPIM:count_0\,
            main_8 => \SD_SPIM:BSPIM:mosi_pre_reg\,
            main_9 => \SD_SPIM:BSPIM:ld_ident\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_104,
            dclk_0 => Net_104_local,
            dclk_glb_1 => Net_1022,
            dclk_1 => Net_1022_local,
            dclk_glb_2 => \UART_VMON:Net_9\,
            dclk_2 => \UART_VMON:Net_9_local\,
            dclk_glb_3 => \UART_DEBUG:Net_9\,
            dclk_3 => \UART_DEBUG:Net_9_local\,
            dclk_glb_4 => \SAKURA_SPIM:Net_276\,
            dclk_4 => \SAKURA_SPIM:Net_276_local\,
            dclk_glb_5 => Net_90,
            dclk_5 => Net_90_local,
            dclk_glb_6 => \UART_GPS:Net_9\,
            dclk_6 => \UART_GPS:Net_9_local\,
            dclk_glb_7 => Net_126,
            dclk_7 => Net_126_local);

    SPI_MISO:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SPI_MISO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SPI_MISO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SPI_MISO(0)__PA,
            oe => open,
            fb => Net_16,
            pad_in => SPI_MISO(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SPI_SCLK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c9450dcf-4037-4f94-8589-42867481ffc7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SPI_SCLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SPI_SCLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SPI_SCLK(0)__PA,
            oe => open,
            pin_input => Net_94,
            pad_out => SPI_SCLK(0)_PAD,
            pad_in => SPI_SCLK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SPI_MOSI:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SPI_MOSI(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SPI_MOSI",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SPI_MOSI(0)__PA,
            oe => open,
            pin_input => Net_20,
            pad_out => SPI_MOSI(0)_PAD,
            pad_in => SPI_MOSI(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SD_MISO:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "2064665b-5992-449e-b9fa-86549ceed3fa",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SD_MISO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SD_MISO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SD_MISO(0)__PA,
            oe => open,
            fb => Net_99,
            pad_in => SD_MISO(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DBG_Rx:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "3adee25e-6ca8-4137-8c1e-c69ac6783ebb",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    DBG_Rx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DBG_Rx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DBG_Rx(0)__PA,
            oe => open,
            fb => Net_13,
            pad_in => DBG_Rx(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DBG_Tx:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9fe2f23b-0a98-4cbf-bf13-e4b9c3b55513",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DBG_Tx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DBG_Tx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DBG_Tx(0)__PA,
            oe => open,
            pin_input => Net_8,
            pad_out => DBG_Tx(0)_PAD,
            pad_in => DBG_Tx(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPS_Rx:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "d4f610c3-cb7d-44d4-be1d-2a40f5802982",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPS_Rx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPS_Rx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => GPS_Rx(0)__PA,
            oe => open,
            fb => Net_175,
            pad_in => GPS_Rx(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPS_Tx:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d98ce3c4-2661-49e1-8635-9803d863265f",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    GPS_Tx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPS_Tx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => GPS_Tx(0)__PA,
            oe => open,
            pin_input => Net_25,
            pad_out => GPS_Tx(0)_PAD,
            pad_in => GPS_Tx(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    VMON_Rx:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "f8e7dc48-584e-4111-904e-a9b01d7efff1",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    VMON_Rx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "VMON_Rx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => VMON_Rx(0)__PA,
            oe => open,
            fb => Net_43,
            pad_in => VMON_Rx(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    VMON_Tx:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ce055af3-7a5a-4471-9fab-ab03814763b0",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    VMON_Tx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "VMON_Tx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => VMON_Tx(0)__PA,
            oe => open,
            pin_input => Net_38,
            pad_out => VMON_Tx(0)_PAD,
            pad_in => VMON_Tx(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BME280_CSn:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BME280_CSn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BME280_CSn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BME280_CSn(0)__PA,
            oe => open,
            pad_in => BME280_CSn(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MPU9250_CSn:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0b38527e-670d-447c-af06-30b6353a9d06",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MPU9250_CSn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MPU9250_CSn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MPU9250_CSn(0)__PA,
            oe => open,
            pad_in => MPU9250_CSn(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MPU9250_INTn:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MPU9250_INTn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MPU9250_INTn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MPU9250_INTn(0)__PA,
            oe => open,
            fb => Net_52,
            pad_in => MPU9250_INTn(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SakuraIO_WAKE_IN:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "2be7ccf8-7c53-40c4-8e22-b1b7330d15ab",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SakuraIO_WAKE_IN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SakuraIO_WAKE_IN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SakuraIO_WAKE_IN(0)__PA,
            oe => open,
            pad_in => SakuraIO_WAKE_IN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SakuraIO_WAKE_OUT:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "35d713a0-b0fa-4ca2-b51a-0bff2e624de5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SakuraIO_WAKE_OUT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SakuraIO_WAKE_OUT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SakuraIO_WAKE_OUT(0)__PA,
            oe => open,
            pad_in => SakuraIO_WAKE_OUT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SD_MOSI:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "176c99f5-5c1b-4ac0-bdff-3d7d2307bd92",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SD_MOSI(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SD_MOSI",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SD_MOSI(0)__PA,
            oe => open,
            pin_input => Net_100,
            pad_out => SD_MOSI(0)_PAD,
            pad_in => SD_MOSI(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SD_SCLK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1a814b45-1009-40ef-8492-1b7530eef6ea",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SD_SCLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SD_SCLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SD_SCLK(0)__PA,
            oe => open,
            pin_input => Net_102,
            pad_out => SD_SCLK(0)_PAD,
            pad_in => SD_SCLK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SD_CSn:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3b286eeb-167c-4e6f-9c02-0cad9367b175",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SD_CSn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SD_CSn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SD_CSn(0)__PA,
            oe => open,
            pad_in => SD_CSn(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e0f84d15-bfbe-41b3-98f9-5a7bd5ebf84e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED0(0)__PA,
            oe => open,
            pad_in => LED0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SAKURA_SPI_MOSI:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c1151130-1125-4618-88c2-d81c22ab6f7d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SAKURA_SPI_MOSI(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SAKURA_SPI_MOSI",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SAKURA_SPI_MOSI(0)__PA,
            oe => open,
            pin_input => Net_183,
            pad_out => SAKURA_SPI_MOSI(0)_PAD,
            pad_in => SAKURA_SPI_MOSI(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SAKURA_SPI_MISO:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "e437ce52-ffc0-49bd-9109-a4905b578497",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SAKURA_SPI_MISO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SAKURA_SPI_MISO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SAKURA_SPI_MISO(0)__PA,
            oe => open,
            fb => Net_182,
            pad_in => SAKURA_SPI_MISO(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SAKURA_CSn:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0e8953f6-b58d-4c37-bee9-ac5d41dce45d",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SAKURA_CSn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SAKURA_CSn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SAKURA_CSn(0)__PA,
            oe => open,
            pad_in => SAKURA_CSn(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SAKURA_SPI_SCLK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "eea24861-9211-489a-84a9-53a5aafe3a3c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SAKURA_SPI_SCLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SAKURA_SPI_SCLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SAKURA_SPI_SCLK(0)__PA,
            oe => open,
            pin_input => Net_185,
            pad_out => SAKURA_SPI_SCLK(0)_PAD,
            pad_in => SAKURA_SPI_SCLK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ACC_Sleep:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "e627c1e0-6338-414e-8ebe-7ad5d20e4494",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ACC_Sleep(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ACC_Sleep",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => ACC_Sleep(0)__PA,
            oe => open,
            pad_in => ACC_Sleep(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_8:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_8,
            main_0 => \UART_DEBUG:BUART:txn\);

    \UART_DEBUG:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:counter_load_not\,
            main_0 => \UART_DEBUG:BUART:tx_state_1\,
            main_1 => \UART_DEBUG:BUART:tx_state_0\,
            main_2 => \UART_DEBUG:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_DEBUG:BUART:tx_state_2\);

    \UART_DEBUG:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:tx_status_0\,
            main_0 => \UART_DEBUG:BUART:tx_state_1\,
            main_1 => \UART_DEBUG:BUART:tx_state_0\,
            main_2 => \UART_DEBUG:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_DEBUG:BUART:tx_fifo_empty\,
            main_4 => \UART_DEBUG:BUART:tx_state_2\);

    \UART_DEBUG:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:tx_status_2\,
            main_0 => \UART_DEBUG:BUART:tx_fifo_notfull\);

    \UART_DEBUG:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:rx_counter_load\,
            main_0 => \UART_DEBUG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_DEBUG:BUART:rx_state_0\,
            main_2 => \UART_DEBUG:BUART:rx_state_3\,
            main_3 => \UART_DEBUG:BUART:rx_state_2\);

    \UART_DEBUG:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:rx_postpoll\,
            main_0 => MODIN1_1,
            main_1 => MODIN1_0,
            main_2 => Net_13_SYNCOUT);

    \UART_DEBUG:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:rx_status_4\,
            main_0 => \UART_DEBUG:BUART:rx_load_fifo\,
            main_1 => \UART_DEBUG:BUART:rx_fifofull\);

    \UART_DEBUG:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:rx_status_5\,
            main_0 => \UART_DEBUG:BUART:rx_fifonotempty\,
            main_1 => \UART_DEBUG:BUART:rx_state_stop1_reg\);

    Net_25:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_25,
            main_0 => \UART_GPS:BUART:txn\);

    \UART_GPS:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:counter_load_not\,
            main_0 => \UART_GPS:BUART:tx_state_1\,
            main_1 => \UART_GPS:BUART:tx_state_0\,
            main_2 => \UART_GPS:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_GPS:BUART:tx_state_2\);

    \UART_GPS:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:tx_status_0\,
            main_0 => \UART_GPS:BUART:tx_state_1\,
            main_1 => \UART_GPS:BUART:tx_state_0\,
            main_2 => \UART_GPS:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_GPS:BUART:tx_fifo_empty\,
            main_4 => \UART_GPS:BUART:tx_state_2\);

    \UART_GPS:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:tx_status_2\,
            main_0 => \UART_GPS:BUART:tx_fifo_notfull\);

    \UART_GPS:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_counter_load\,
            main_0 => \UART_GPS:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_GPS:BUART:rx_state_0\,
            main_2 => \UART_GPS:BUART:rx_state_3\,
            main_3 => \UART_GPS:BUART:rx_state_2\);

    \UART_GPS:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_postpoll\,
            main_0 => MODIN5_1,
            main_1 => MODIN5_0,
            main_2 => Net_175_SYNCOUT);

    \UART_GPS:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_status_4\,
            main_0 => \UART_GPS:BUART:rx_load_fifo\,
            main_1 => \UART_GPS:BUART:rx_fifofull\);

    \UART_GPS:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_status_5\,
            main_0 => \UART_GPS:BUART:rx_fifonotempty\,
            main_1 => \UART_GPS:BUART:rx_state_stop1_reg\);

    Net_38:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_38,
            main_0 => \UART_VMON:BUART:txn\);

    \UART_VMON:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:counter_load_not\,
            main_0 => \UART_VMON:BUART:tx_state_1\,
            main_1 => \UART_VMON:BUART:tx_state_0\,
            main_2 => \UART_VMON:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_VMON:BUART:tx_state_2\);

    \UART_VMON:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:tx_status_0\,
            main_0 => \UART_VMON:BUART:tx_state_1\,
            main_1 => \UART_VMON:BUART:tx_state_0\,
            main_2 => \UART_VMON:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_VMON:BUART:tx_fifo_empty\,
            main_4 => \UART_VMON:BUART:tx_state_2\);

    \UART_VMON:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:tx_status_2\,
            main_0 => \UART_VMON:BUART:tx_fifo_notfull\);

    \UART_VMON:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:rx_counter_load\,
            main_0 => \UART_VMON:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_VMON:BUART:rx_state_0\,
            main_2 => \UART_VMON:BUART:rx_state_3\,
            main_3 => \UART_VMON:BUART:rx_state_2\);

    \UART_VMON:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:rx_postpoll\,
            main_0 => \UART_VMON:BUART:pollcount_1\,
            main_1 => \UART_VMON:BUART:pollcount_0\,
            main_2 => Net_43_SYNCOUT);

    \UART_VMON:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:rx_status_4\,
            main_0 => \UART_VMON:BUART:rx_load_fifo\,
            main_1 => \UART_VMON:BUART:rx_fifofull\);

    \UART_VMON:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:rx_status_5\,
            main_0 => \UART_VMON:BUART:rx_fifonotempty\,
            main_1 => \UART_VMON:BUART:rx_state_stop1_reg\);

    \PERI_SPIM:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PERI_SPIM:BSPIM:load_rx_data\,
            main_0 => \PERI_SPIM:BSPIM:count_4\,
            main_1 => \PERI_SPIM:BSPIM:count_3\,
            main_2 => \PERI_SPIM:BSPIM:count_2\,
            main_3 => \PERI_SPIM:BSPIM:count_1\,
            main_4 => \PERI_SPIM:BSPIM:count_0\);

    \PERI_SPIM:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PERI_SPIM:BSPIM:tx_status_0\,
            main_0 => \PERI_SPIM:BSPIM:state_2\,
            main_1 => \PERI_SPIM:BSPIM:state_1\,
            main_2 => \PERI_SPIM:BSPIM:state_0\);

    \PERI_SPIM:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PERI_SPIM:BSPIM:tx_status_4\,
            main_0 => \PERI_SPIM:BSPIM:state_2\,
            main_1 => \PERI_SPIM:BSPIM:state_1\,
            main_2 => \PERI_SPIM:BSPIM:state_0\);

    \PERI_SPIM:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PERI_SPIM:BSPIM:rx_status_6\,
            main_0 => \PERI_SPIM:BSPIM:count_4\,
            main_1 => \PERI_SPIM:BSPIM:count_3\,
            main_2 => \PERI_SPIM:BSPIM:count_2\,
            main_3 => \PERI_SPIM:BSPIM:count_1\,
            main_4 => \PERI_SPIM:BSPIM:count_0\,
            main_5 => \PERI_SPIM:BSPIM:rx_status_4\);

    \SD_SPIM:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SD_SPIM:BSPIM:load_rx_data\,
            main_0 => \SD_SPIM:BSPIM:count_4\,
            main_1 => \SD_SPIM:BSPIM:count_3\,
            main_2 => \SD_SPIM:BSPIM:count_2\,
            main_3 => \SD_SPIM:BSPIM:count_1\,
            main_4 => \SD_SPIM:BSPIM:count_0\);

    Net_100:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * main_4) + (main_1 * !main_3 * main_4) + (!main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_100,
            main_0 => \SD_SPIM:BSPIM:state_2\,
            main_1 => \SD_SPIM:BSPIM:state_1\,
            main_2 => \SD_SPIM:BSPIM:state_0\,
            main_3 => Net_103,
            main_4 => \SD_SPIM:BSPIM:mosi_hs_reg\);

    \SD_SPIM:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SD_SPIM:BSPIM:tx_status_0\,
            main_0 => \SD_SPIM:BSPIM:state_2\,
            main_1 => \SD_SPIM:BSPIM:state_1\,
            main_2 => \SD_SPIM:BSPIM:state_0\);

    \SD_SPIM:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SD_SPIM:BSPIM:tx_status_4\,
            main_0 => \SD_SPIM:BSPIM:state_2\,
            main_1 => \SD_SPIM:BSPIM:state_1\,
            main_2 => \SD_SPIM:BSPIM:state_0\);

    \SD_SPIM:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SD_SPIM:BSPIM:rx_status_6\,
            main_0 => \SD_SPIM:BSPIM:count_4\,
            main_1 => \SD_SPIM:BSPIM:count_3\,
            main_2 => \SD_SPIM:BSPIM:count_2\,
            main_3 => \SD_SPIM:BSPIM:count_1\,
            main_4 => \SD_SPIM:BSPIM:count_0\,
            main_5 => \SD_SPIM:BSPIM:rx_status_4\);

    \SAKURA_SPIM:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SAKURA_SPIM:BSPIM:load_rx_data\,
            main_0 => \SAKURA_SPIM:BSPIM:count_4\,
            main_1 => \SAKURA_SPIM:BSPIM:count_3\,
            main_2 => \SAKURA_SPIM:BSPIM:count_2\,
            main_3 => \SAKURA_SPIM:BSPIM:count_1\,
            main_4 => \SAKURA_SPIM:BSPIM:count_0\);

    \SAKURA_SPIM:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SAKURA_SPIM:BSPIM:tx_status_0\,
            main_0 => \SAKURA_SPIM:BSPIM:state_2\,
            main_1 => \SAKURA_SPIM:BSPIM:state_1\,
            main_2 => \SAKURA_SPIM:BSPIM:state_0\);

    \SAKURA_SPIM:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SAKURA_SPIM:BSPIM:tx_status_4\,
            main_0 => \SAKURA_SPIM:BSPIM:state_2\,
            main_1 => \SAKURA_SPIM:BSPIM:state_1\,
            main_2 => \SAKURA_SPIM:BSPIM:state_0\);

    \SAKURA_SPIM:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SAKURA_SPIM:BSPIM:rx_status_6\,
            main_0 => \SAKURA_SPIM:BSPIM:count_4\,
            main_1 => \SAKURA_SPIM:BSPIM:count_3\,
            main_2 => \SAKURA_SPIM:BSPIM:count_2\,
            main_3 => \SAKURA_SPIM:BSPIM:count_1\,
            main_4 => \SAKURA_SPIM:BSPIM:count_0\,
            main_5 => \SAKURA_SPIM:BSPIM:rx_status_4\);

    \Timer1:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer1:CounterUDB:reload\,
            main_0 => Net_917,
            main_1 => \Timer1:CounterUDB:status_1\);

    \Timer1:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer1:CounterUDB:status_0\,
            main_0 => \Timer1:CounterUDB:cmp_out_i\,
            main_1 => \Timer1:CounterUDB:prevCompare\);

    \Timer1:CounterUDB:underflow_status\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer1:CounterUDB:underflow_status\,
            main_0 => \Timer1:CounterUDB:status_1\,
            main_1 => \Timer1:CounterUDB:underflow_reg_i\);

    \Timer1:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer1:CounterUDB:count_enable\,
            main_0 => \Timer1:CounterUDB:control_7\,
            main_1 => \Timer1:CounterUDB:disable_run_i\,
            main_2 => \Timer1:CounterUDB:count_stored_i\,
            main_3 => Net_957);

    \Timer2:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer2:CounterUDB:reload\,
            main_0 => Net_928,
            main_1 => \Timer2:CounterUDB:status_1\);

    \Timer2:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer2:CounterUDB:status_0\,
            main_0 => \Timer2:CounterUDB:cmp_out_i\,
            main_1 => \Timer2:CounterUDB:prevCompare\);

    \Timer2:CounterUDB:underflow_status\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer2:CounterUDB:underflow_status\,
            main_0 => \Timer2:CounterUDB:status_1\,
            main_1 => \Timer2:CounterUDB:underflow_reg_i\);

    \Timer2:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer2:CounterUDB:count_enable\,
            main_0 => \Timer1:CounterUDB:count_stored_i\,
            main_1 => Net_957,
            main_2 => \Timer2:CounterUDB:control_7\,
            main_3 => \Timer2:CounterUDB:disable_run_i\);

    \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_0 => \FreqDiv_1:count_7\,
            main_1 => \FreqDiv_1:count_6\,
            main_2 => \FreqDiv_1:count_5\,
            main_3 => \FreqDiv_1:count_4\,
            main_4 => \FreqDiv_1:count_3\,
            main_5 => \FreqDiv_1:count_2\,
            main_6 => \FreqDiv_1:count_1\,
            main_7 => \FreqDiv_1:count_0\);

    \UART_DEBUG:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_15,
            clock => ClockBlock_BUS_CLK);

    \UART_DEBUG:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_DEBUG:Net_9\,
            cs_addr_2 => \UART_DEBUG:BUART:tx_state_1\,
            cs_addr_1 => \UART_DEBUG:BUART:tx_state_0\,
            cs_addr_0 => \UART_DEBUG:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_DEBUG:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_DEBUG:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_DEBUG:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_DEBUG:Net_9\,
            cs_addr_0 => \UART_DEBUG:BUART:counter_load_not\,
            ce0_reg => \UART_DEBUG:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_DEBUG:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_DEBUG:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_DEBUG:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_DEBUG:BUART:tx_fifo_notfull\,
            status_2 => \UART_DEBUG:BUART:tx_status_2\,
            status_1 => \UART_DEBUG:BUART:tx_fifo_empty\,
            status_0 => \UART_DEBUG:BUART:tx_status_0\);

    \UART_DEBUG:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_DEBUG:Net_9\,
            cs_addr_2 => \UART_DEBUG:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_DEBUG:BUART:rx_state_0\,
            cs_addr_0 => \UART_DEBUG:BUART:rx_bitclk_enable\,
            route_si => \UART_DEBUG:BUART:rx_postpoll\,
            f0_load => \UART_DEBUG:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_DEBUG:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_DEBUG:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_DEBUG:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_DEBUG:Net_9\,
            reset => open,
            load => \UART_DEBUG:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN4_6,
            count_5 => MODIN4_5,
            count_4 => MODIN4_4,
            count_3 => MODIN4_3,
            count_2 => \UART_DEBUG:BUART:rx_count_2\,
            count_1 => \UART_DEBUG:BUART:rx_count_1\,
            count_0 => \UART_DEBUG:BUART:rx_count_0\,
            tc => \UART_DEBUG:BUART:rx_count7_tc\);

    \UART_DEBUG:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_DEBUG:Net_9\,
            status_6 => open,
            status_5 => \UART_DEBUG:BUART:rx_status_5\,
            status_4 => \UART_DEBUG:BUART:rx_status_4\,
            status_3 => \UART_DEBUG:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_15);

    \UART_GPS:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_32,
            clock => ClockBlock_BUS_CLK);

    \UART_GPS:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_GPS:Net_9\,
            cs_addr_2 => \UART_GPS:BUART:tx_state_1\,
            cs_addr_1 => \UART_GPS:BUART:tx_state_0\,
            cs_addr_0 => \UART_GPS:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_GPS:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_GPS:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_GPS:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_GPS:Net_9\,
            cs_addr_0 => \UART_GPS:BUART:counter_load_not\,
            ce0_reg => \UART_GPS:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_GPS:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_GPS:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_GPS:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_GPS:BUART:tx_fifo_notfull\,
            status_2 => \UART_GPS:BUART:tx_status_2\,
            status_1 => \UART_GPS:BUART:tx_fifo_empty\,
            status_0 => \UART_GPS:BUART:tx_status_0\);

    \UART_GPS:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_GPS:Net_9\,
            cs_addr_2 => \UART_GPS:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_GPS:BUART:rx_state_0\,
            cs_addr_0 => \UART_GPS:BUART:rx_bitclk_enable\,
            route_si => \UART_GPS:BUART:rx_postpoll\,
            f0_load => \UART_GPS:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_GPS:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_GPS:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_GPS:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_GPS:Net_9\,
            reset => open,
            load => \UART_GPS:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN8_6,
            count_5 => MODIN8_5,
            count_4 => MODIN8_4,
            count_3 => MODIN8_3,
            count_2 => \UART_GPS:BUART:rx_count_2\,
            count_1 => \UART_GPS:BUART:rx_count_1\,
            count_0 => \UART_GPS:BUART:rx_count_0\,
            tc => \UART_GPS:BUART:rx_count7_tc\);

    \UART_GPS:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_GPS:Net_9\,
            status_6 => open,
            status_5 => \UART_GPS:BUART:rx_status_5\,
            status_4 => \UART_GPS:BUART:rx_status_4\,
            status_3 => \UART_GPS:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_32);

    \UART_VMON:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_45,
            clock => ClockBlock_BUS_CLK);

    \UART_VMON:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_VMON:Net_9\,
            cs_addr_2 => \UART_VMON:BUART:tx_state_1\,
            cs_addr_1 => \UART_VMON:BUART:tx_state_0\,
            cs_addr_0 => \UART_VMON:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_VMON:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_VMON:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_VMON:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_VMON:Net_9\,
            cs_addr_0 => \UART_VMON:BUART:counter_load_not\,
            ce0_reg => \UART_VMON:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_VMON:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_VMON:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_VMON:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_VMON:BUART:tx_fifo_notfull\,
            status_2 => \UART_VMON:BUART:tx_status_2\,
            status_1 => \UART_VMON:BUART:tx_fifo_empty\,
            status_0 => \UART_VMON:BUART:tx_status_0\);

    \UART_VMON:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_VMON:Net_9\,
            cs_addr_2 => \UART_VMON:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_VMON:BUART:rx_state_0\,
            cs_addr_0 => \UART_VMON:BUART:rx_bitclk_enable\,
            route_si => \UART_VMON:BUART:rx_postpoll\,
            f0_load => \UART_VMON:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_VMON:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_VMON:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_VMON:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_VMON:Net_9\,
            reset => open,
            load => \UART_VMON:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_VMON:BUART:rx_count_6\,
            count_5 => \UART_VMON:BUART:rx_count_5\,
            count_4 => \UART_VMON:BUART:rx_count_4\,
            count_3 => \UART_VMON:BUART:rx_count_3\,
            count_2 => \UART_VMON:BUART:rx_count_2\,
            count_1 => \UART_VMON:BUART:rx_count_1\,
            count_0 => \UART_VMON:BUART:rx_count_0\,
            tc => \UART_VMON:BUART:rx_count7_tc\);

    \UART_VMON:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_VMON:Net_9\,
            status_6 => open,
            status_5 => \UART_VMON:BUART:rx_status_5\,
            status_4 => \UART_VMON:BUART:rx_status_4\,
            status_3 => \UART_VMON:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_45);

    isr_MPU9250_INTn:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_52,
            clock => ClockBlock_BUS_CLK);

    \PERI_SPIM:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_90,
            load => open,
            enable => \PERI_SPIM:BSPIM:cnt_enable\,
            count_6 => \PERI_SPIM:BSPIM:count_6\,
            count_5 => \PERI_SPIM:BSPIM:count_5\,
            count_4 => \PERI_SPIM:BSPIM:count_4\,
            count_3 => \PERI_SPIM:BSPIM:count_3\,
            count_2 => \PERI_SPIM:BSPIM:count_2\,
            count_1 => \PERI_SPIM:BSPIM:count_1\,
            count_0 => \PERI_SPIM:BSPIM:count_0\,
            tc => \PERI_SPIM:BSPIM:cnt_tc\);

    \PERI_SPIM:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_90,
            status_6 => open,
            status_5 => open,
            status_4 => \PERI_SPIM:BSPIM:tx_status_4\,
            status_3 => \PERI_SPIM:BSPIM:load_rx_data\,
            status_2 => \PERI_SPIM:BSPIM:tx_status_2\,
            status_1 => \PERI_SPIM:BSPIM:tx_status_1\,
            status_0 => \PERI_SPIM:BSPIM:tx_status_0\);

    \PERI_SPIM:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_90,
            status_6 => \PERI_SPIM:BSPIM:rx_status_6\,
            status_5 => \PERI_SPIM:BSPIM:rx_status_5\,
            status_4 => \PERI_SPIM:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \PERI_SPIM:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_90,
            cs_addr_2 => \PERI_SPIM:BSPIM:state_2\,
            cs_addr_1 => \PERI_SPIM:BSPIM:state_1\,
            cs_addr_0 => \PERI_SPIM:BSPIM:state_0\,
            route_si => Net_16,
            f1_load => \PERI_SPIM:BSPIM:load_rx_data\,
            so_comb => \PERI_SPIM:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \PERI_SPIM:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \PERI_SPIM:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \PERI_SPIM:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \PERI_SPIM:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \SD_SPIM:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_104,
            load => open,
            enable => \SD_SPIM:BSPIM:cnt_enable\,
            count_6 => \SD_SPIM:BSPIM:count_6\,
            count_5 => \SD_SPIM:BSPIM:count_5\,
            count_4 => \SD_SPIM:BSPIM:count_4\,
            count_3 => \SD_SPIM:BSPIM:count_3\,
            count_2 => \SD_SPIM:BSPIM:count_2\,
            count_1 => \SD_SPIM:BSPIM:count_1\,
            count_0 => \SD_SPIM:BSPIM:count_0\,
            tc => \SD_SPIM:BSPIM:cnt_tc\);

    \SD_SPIM:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_104,
            status_6 => open,
            status_5 => open,
            status_4 => \SD_SPIM:BSPIM:tx_status_4\,
            status_3 => \SD_SPIM:BSPIM:load_rx_data\,
            status_2 => \SD_SPIM:BSPIM:tx_status_2\,
            status_1 => \SD_SPIM:BSPIM:tx_status_1\,
            status_0 => \SD_SPIM:BSPIM:tx_status_0\);

    \SD_SPIM:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_104,
            status_6 => \SD_SPIM:BSPIM:rx_status_6\,
            status_5 => \SD_SPIM:BSPIM:rx_status_5\,
            status_4 => \SD_SPIM:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \SD_SPIM:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_104,
            cs_addr_2 => \SD_SPIM:BSPIM:state_2\,
            cs_addr_1 => \SD_SPIM:BSPIM:state_1\,
            cs_addr_0 => \SD_SPIM:BSPIM:state_0\,
            route_si => Net_99,
            f1_load => \SD_SPIM:BSPIM:load_rx_data\,
            so_comb => \SD_SPIM:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SD_SPIM:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SD_SPIM:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SD_SPIM:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SD_SPIM:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \SAKURA_SPIM:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SAKURA_SPIM:Net_276\,
            load => open,
            enable => \SAKURA_SPIM:BSPIM:cnt_enable\,
            count_6 => \SAKURA_SPIM:BSPIM:count_6\,
            count_5 => \SAKURA_SPIM:BSPIM:count_5\,
            count_4 => \SAKURA_SPIM:BSPIM:count_4\,
            count_3 => \SAKURA_SPIM:BSPIM:count_3\,
            count_2 => \SAKURA_SPIM:BSPIM:count_2\,
            count_1 => \SAKURA_SPIM:BSPIM:count_1\,
            count_0 => \SAKURA_SPIM:BSPIM:count_0\,
            tc => \SAKURA_SPIM:BSPIM:cnt_tc\);

    \SAKURA_SPIM:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SAKURA_SPIM:Net_276\,
            status_6 => open,
            status_5 => open,
            status_4 => \SAKURA_SPIM:BSPIM:tx_status_4\,
            status_3 => \SAKURA_SPIM:BSPIM:load_rx_data\,
            status_2 => \SAKURA_SPIM:BSPIM:tx_status_2\,
            status_1 => \SAKURA_SPIM:BSPIM:tx_status_1\,
            status_0 => \SAKURA_SPIM:BSPIM:tx_status_0\);

    \SAKURA_SPIM:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SAKURA_SPIM:Net_276\,
            status_6 => \SAKURA_SPIM:BSPIM:rx_status_6\,
            status_5 => \SAKURA_SPIM:BSPIM:rx_status_5\,
            status_4 => \SAKURA_SPIM:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \SAKURA_SPIM:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SAKURA_SPIM:Net_276\,
            cs_addr_2 => \SAKURA_SPIM:BSPIM:state_2\,
            cs_addr_1 => \SAKURA_SPIM:BSPIM:state_1\,
            cs_addr_0 => \SAKURA_SPIM:BSPIM:state_0\,
            route_si => Net_182,
            f1_load => \SAKURA_SPIM:BSPIM:load_rx_data\,
            so_comb => \SAKURA_SPIM:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SAKURA_SPIM:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SAKURA_SPIM:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SAKURA_SPIM:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SAKURA_SPIM:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    isr_Tick_Timer:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_126_local,
            clock => ClockBlock_BUS_CLK);

    isr_UART_DEBUG_RXI:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_15,
            clock => ClockBlock_BUS_CLK);

    isr_UART_GPS_RXI:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_32,
            clock => ClockBlock_BUS_CLK);

    isr_UART_VMON_RXI:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_45,
            clock => ClockBlock_BUS_CLK);

    \Timer1:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1022,
            control_7 => \Timer1:CounterUDB:control_7\,
            control_6 => \Timer1:CounterUDB:control_6\,
            control_5 => \Timer1:CounterUDB:control_5\,
            control_4 => \Timer1:CounterUDB:control_4\,
            control_3 => \Timer1:CounterUDB:control_3\,
            control_2 => \Timer1:CounterUDB:control_2\,
            control_1 => \Timer1:CounterUDB:control_1\,
            control_0 => \Timer1:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Timer1:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_917,
            clock => Net_1022,
            status_6 => \Timer1:CounterUDB:status_6\,
            status_5 => \Timer1:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Timer1:CounterUDB:underflow_status\,
            status_2 => open,
            status_1 => \Timer1:CounterUDB:status_1\,
            status_0 => \Timer1:CounterUDB:status_0\);

    \Timer1:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1022,
            cs_addr_1 => \Timer1:CounterUDB:count_enable\,
            cs_addr_0 => \Timer1:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Timer1:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Timer1:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Timer1:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Timer1:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Timer1:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Timer1:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Timer1:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Timer1:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Timer1:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Timer1:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Timer1:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Timer1:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Timer1:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Timer1:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1022,
            cs_addr_1 => \Timer1:CounterUDB:count_enable\,
            cs_addr_0 => \Timer1:CounterUDB:reload\,
            z0_comb => \Timer1:CounterUDB:status_1\,
            cl1_comb => \Timer1:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Timer1:CounterUDB:status_6\,
            f0_blk_stat_comb => \Timer1:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer1:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Timer1:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Timer1:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Timer1:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Timer1:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Timer1:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Timer1:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Timer1:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Timer1:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Timer1:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Timer1:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Timer1:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Timer1:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Timer2:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1022,
            control_7 => \Timer2:CounterUDB:control_7\,
            control_6 => \Timer2:CounterUDB:control_6\,
            control_5 => \Timer2:CounterUDB:control_5\,
            control_4 => \Timer2:CounterUDB:control_4\,
            control_3 => \Timer2:CounterUDB:control_3\,
            control_2 => \Timer2:CounterUDB:control_2\,
            control_1 => \Timer2:CounterUDB:control_1\,
            control_0 => \Timer2:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Timer2:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_928,
            clock => Net_1022,
            status_6 => \Timer2:CounterUDB:status_6\,
            status_5 => \Timer2:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Timer2:CounterUDB:underflow_status\,
            status_2 => open,
            status_1 => \Timer2:CounterUDB:status_1\,
            status_0 => \Timer2:CounterUDB:status_0\);

    \Timer2:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1022,
            cs_addr_1 => \Timer2:CounterUDB:count_enable\,
            cs_addr_0 => \Timer2:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Timer2:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Timer2:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Timer2:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Timer2:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Timer2:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Timer2:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Timer2:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Timer2:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Timer2:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Timer2:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Timer2:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Timer2:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Timer2:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Timer2:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1022,
            cs_addr_1 => \Timer2:CounterUDB:count_enable\,
            cs_addr_0 => \Timer2:CounterUDB:reload\,
            z0_comb => \Timer2:CounterUDB:status_1\,
            cl1_comb => \Timer2:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Timer2:CounterUDB:status_6\,
            f0_blk_stat_comb => \Timer2:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer2:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Timer2:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Timer2:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Timer2:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Timer2:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Timer2:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Timer2:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Timer2:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Timer2:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Timer2:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Timer2:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Timer2:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Timer2:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Timer2_Reset:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Timer2_Reset:control_7\,
            control_6 => \Timer2_Reset:control_6\,
            control_5 => \Timer2_Reset:control_5\,
            control_4 => \Timer2_Reset:control_4\,
            control_3 => \Timer2_Reset:control_3\,
            control_2 => \Timer2_Reset:control_2\,
            control_1 => \Timer2_Reset:control_1\,
            control_0 => Net_928,
            busclk => ClockBlock_BUS_CLK);

    \Timer1_Reset:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Timer1_Reset:control_7\,
            control_6 => \Timer1_Reset:control_6\,
            control_5 => \Timer1_Reset:control_5\,
            control_4 => \Timer1_Reset:control_4\,
            control_3 => \Timer1_Reset:control_3\,
            control_2 => \Timer1_Reset:control_2\,
            control_1 => \Timer1_Reset:control_1\,
            control_0 => Net_917,
            busclk => ClockBlock_BUS_CLK);

    Net_94:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_94,
            clock_0 => Net_90,
            main_0 => \PERI_SPIM:BSPIM:state_2\,
            main_1 => \PERI_SPIM:BSPIM:state_1\,
            main_2 => \PERI_SPIM:BSPIM:state_0\);

    \UART_DEBUG:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:txn\,
            clock_0 => \UART_DEBUG:Net_9\,
            main_0 => \UART_DEBUG:BUART:txn\,
            main_1 => \UART_DEBUG:BUART:tx_state_1\,
            main_2 => \UART_DEBUG:BUART:tx_state_0\,
            main_3 => \UART_DEBUG:BUART:tx_shift_out\,
            main_4 => \UART_DEBUG:BUART:tx_state_2\,
            main_5 => \UART_DEBUG:BUART:tx_counter_dp\,
            main_6 => \UART_DEBUG:BUART:tx_bitclk\);

    \UART_DEBUG:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:tx_state_1\,
            clock_0 => \UART_DEBUG:Net_9\,
            main_0 => \UART_DEBUG:BUART:tx_state_1\,
            main_1 => \UART_DEBUG:BUART:tx_state_0\,
            main_2 => \UART_DEBUG:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_DEBUG:BUART:tx_state_2\,
            main_4 => \UART_DEBUG:BUART:tx_counter_dp\,
            main_5 => \UART_DEBUG:BUART:tx_bitclk\);

    \UART_DEBUG:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:tx_state_0\,
            clock_0 => \UART_DEBUG:Net_9\,
            main_0 => \UART_DEBUG:BUART:tx_state_1\,
            main_1 => \UART_DEBUG:BUART:tx_state_0\,
            main_2 => \UART_DEBUG:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_DEBUG:BUART:tx_fifo_empty\,
            main_4 => \UART_DEBUG:BUART:tx_state_2\,
            main_5 => \UART_DEBUG:BUART:tx_bitclk\);

    \UART_DEBUG:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:tx_state_2\,
            clock_0 => \UART_DEBUG:Net_9\,
            main_0 => \UART_DEBUG:BUART:tx_state_1\,
            main_1 => \UART_DEBUG:BUART:tx_state_0\,
            main_2 => \UART_DEBUG:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_DEBUG:BUART:tx_state_2\,
            main_4 => \UART_DEBUG:BUART:tx_counter_dp\,
            main_5 => \UART_DEBUG:BUART:tx_bitclk\);

    \UART_DEBUG:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:tx_bitclk\,
            clock_0 => \UART_DEBUG:Net_9\,
            main_0 => \UART_DEBUG:BUART:tx_state_1\,
            main_1 => \UART_DEBUG:BUART:tx_state_0\,
            main_2 => \UART_DEBUG:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_DEBUG:BUART:tx_state_2\);

    \UART_DEBUG:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_DEBUG:Net_9\);

    \UART_DEBUG:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:rx_state_0\,
            clock_0 => \UART_DEBUG:Net_9\,
            main_0 => \UART_DEBUG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_DEBUG:BUART:rx_state_0\,
            main_2 => \UART_DEBUG:BUART:rx_bitclk_enable\,
            main_3 => \UART_DEBUG:BUART:rx_state_3\,
            main_4 => \UART_DEBUG:BUART:rx_state_2\,
            main_5 => MODIN1_1,
            main_6 => MODIN1_0,
            main_7 => MODIN4_6,
            main_8 => MODIN4_5,
            main_9 => MODIN4_4,
            main_10 => Net_13_SYNCOUT);

    \UART_DEBUG:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:rx_load_fifo\,
            clock_0 => \UART_DEBUG:Net_9\,
            main_0 => \UART_DEBUG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_DEBUG:BUART:rx_state_0\,
            main_2 => \UART_DEBUG:BUART:rx_bitclk_enable\,
            main_3 => \UART_DEBUG:BUART:rx_state_3\,
            main_4 => \UART_DEBUG:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \UART_DEBUG:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:rx_state_3\,
            clock_0 => \UART_DEBUG:Net_9\,
            main_0 => \UART_DEBUG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_DEBUG:BUART:rx_state_0\,
            main_2 => \UART_DEBUG:BUART:rx_bitclk_enable\,
            main_3 => \UART_DEBUG:BUART:rx_state_3\,
            main_4 => \UART_DEBUG:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \UART_DEBUG:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:rx_state_2\,
            clock_0 => \UART_DEBUG:Net_9\,
            main_0 => \UART_DEBUG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_DEBUG:BUART:rx_state_0\,
            main_2 => \UART_DEBUG:BUART:rx_bitclk_enable\,
            main_3 => \UART_DEBUG:BUART:rx_state_3\,
            main_4 => \UART_DEBUG:BUART:rx_state_2\,
            main_5 => \UART_DEBUG:BUART:rx_last\,
            main_6 => MODIN4_6,
            main_7 => MODIN4_5,
            main_8 => MODIN4_4,
            main_9 => Net_13_SYNCOUT);

    \UART_DEBUG:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:rx_bitclk_enable\,
            clock_0 => \UART_DEBUG:Net_9\,
            main_0 => \UART_DEBUG:BUART:rx_count_2\,
            main_1 => \UART_DEBUG:BUART:rx_count_1\,
            main_2 => \UART_DEBUG:BUART:rx_count_0\);

    \UART_DEBUG:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_DEBUG:Net_9\,
            main_0 => \UART_DEBUG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_DEBUG:BUART:rx_state_0\,
            main_2 => \UART_DEBUG:BUART:rx_state_3\,
            main_3 => \UART_DEBUG:BUART:rx_state_2\);

    MODIN1_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_1,
            clock_0 => \UART_DEBUG:Net_9\,
            main_0 => \UART_DEBUG:BUART:rx_count_2\,
            main_1 => \UART_DEBUG:BUART:rx_count_1\,
            main_2 => MODIN1_1,
            main_3 => MODIN1_0,
            main_4 => Net_13_SYNCOUT);

    MODIN1_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_0,
            clock_0 => \UART_DEBUG:Net_9\,
            main_0 => \UART_DEBUG:BUART:rx_count_2\,
            main_1 => \UART_DEBUG:BUART:rx_count_1\,
            main_2 => MODIN1_0,
            main_3 => Net_13_SYNCOUT);

    \UART_DEBUG:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:rx_status_3\,
            clock_0 => \UART_DEBUG:Net_9\,
            main_0 => \UART_DEBUG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_DEBUG:BUART:rx_state_0\,
            main_2 => \UART_DEBUG:BUART:rx_bitclk_enable\,
            main_3 => \UART_DEBUG:BUART:rx_state_3\,
            main_4 => \UART_DEBUG:BUART:rx_state_2\,
            main_5 => MODIN1_1,
            main_6 => MODIN1_0,
            main_7 => Net_13_SYNCOUT);

    \UART_DEBUG:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DEBUG:BUART:rx_last\,
            clock_0 => \UART_DEBUG:Net_9\,
            main_0 => Net_13_SYNCOUT);

    \UART_GPS:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:txn\,
            clock_0 => \UART_GPS:Net_9\,
            main_0 => \UART_GPS:BUART:txn\,
            main_1 => \UART_GPS:BUART:tx_state_1\,
            main_2 => \UART_GPS:BUART:tx_state_0\,
            main_3 => \UART_GPS:BUART:tx_shift_out\,
            main_4 => \UART_GPS:BUART:tx_state_2\,
            main_5 => \UART_GPS:BUART:tx_counter_dp\,
            main_6 => \UART_GPS:BUART:tx_bitclk\);

    \UART_GPS:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:tx_state_1\,
            clock_0 => \UART_GPS:Net_9\,
            main_0 => \UART_GPS:BUART:tx_state_1\,
            main_1 => \UART_GPS:BUART:tx_state_0\,
            main_2 => \UART_GPS:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_GPS:BUART:tx_state_2\,
            main_4 => \UART_GPS:BUART:tx_counter_dp\,
            main_5 => \UART_GPS:BUART:tx_bitclk\);

    \UART_GPS:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:tx_state_0\,
            clock_0 => \UART_GPS:Net_9\,
            main_0 => \UART_GPS:BUART:tx_state_1\,
            main_1 => \UART_GPS:BUART:tx_state_0\,
            main_2 => \UART_GPS:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_GPS:BUART:tx_fifo_empty\,
            main_4 => \UART_GPS:BUART:tx_state_2\,
            main_5 => \UART_GPS:BUART:tx_bitclk\);

    \UART_GPS:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:tx_state_2\,
            clock_0 => \UART_GPS:Net_9\,
            main_0 => \UART_GPS:BUART:tx_state_1\,
            main_1 => \UART_GPS:BUART:tx_state_0\,
            main_2 => \UART_GPS:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_GPS:BUART:tx_state_2\,
            main_4 => \UART_GPS:BUART:tx_counter_dp\,
            main_5 => \UART_GPS:BUART:tx_bitclk\);

    \UART_GPS:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:tx_bitclk\,
            clock_0 => \UART_GPS:Net_9\,
            main_0 => \UART_GPS:BUART:tx_state_1\,
            main_1 => \UART_GPS:BUART:tx_state_0\,
            main_2 => \UART_GPS:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_GPS:BUART:tx_state_2\);

    \UART_GPS:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_GPS:Net_9\);

    \UART_GPS:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_state_0\,
            clock_0 => \UART_GPS:Net_9\,
            main_0 => \UART_GPS:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_GPS:BUART:rx_state_0\,
            main_2 => \UART_GPS:BUART:rx_bitclk_enable\,
            main_3 => \UART_GPS:BUART:rx_state_3\,
            main_4 => \UART_GPS:BUART:rx_state_2\,
            main_5 => MODIN5_1,
            main_6 => MODIN5_0,
            main_7 => MODIN8_6,
            main_8 => MODIN8_5,
            main_9 => MODIN8_4,
            main_10 => Net_175_SYNCOUT);

    \UART_GPS:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_load_fifo\,
            clock_0 => \UART_GPS:Net_9\,
            main_0 => \UART_GPS:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_GPS:BUART:rx_state_0\,
            main_2 => \UART_GPS:BUART:rx_bitclk_enable\,
            main_3 => \UART_GPS:BUART:rx_state_3\,
            main_4 => \UART_GPS:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \UART_GPS:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_state_3\,
            clock_0 => \UART_GPS:Net_9\,
            main_0 => \UART_GPS:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_GPS:BUART:rx_state_0\,
            main_2 => \UART_GPS:BUART:rx_bitclk_enable\,
            main_3 => \UART_GPS:BUART:rx_state_3\,
            main_4 => \UART_GPS:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \UART_GPS:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_state_2\,
            clock_0 => \UART_GPS:Net_9\,
            main_0 => \UART_GPS:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_GPS:BUART:rx_state_0\,
            main_2 => \UART_GPS:BUART:rx_bitclk_enable\,
            main_3 => \UART_GPS:BUART:rx_state_3\,
            main_4 => \UART_GPS:BUART:rx_state_2\,
            main_5 => \UART_GPS:BUART:rx_last\,
            main_6 => MODIN8_6,
            main_7 => MODIN8_5,
            main_8 => MODIN8_4,
            main_9 => Net_175_SYNCOUT);

    \UART_GPS:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_bitclk_enable\,
            clock_0 => \UART_GPS:Net_9\,
            main_0 => \UART_GPS:BUART:rx_count_2\,
            main_1 => \UART_GPS:BUART:rx_count_1\,
            main_2 => \UART_GPS:BUART:rx_count_0\);

    \UART_GPS:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_GPS:Net_9\,
            main_0 => \UART_GPS:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_GPS:BUART:rx_state_0\,
            main_2 => \UART_GPS:BUART:rx_state_3\,
            main_3 => \UART_GPS:BUART:rx_state_2\);

    MODIN5_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN5_1,
            clock_0 => \UART_GPS:Net_9\,
            main_0 => \UART_GPS:BUART:rx_count_2\,
            main_1 => \UART_GPS:BUART:rx_count_1\,
            main_2 => MODIN5_1,
            main_3 => MODIN5_0,
            main_4 => Net_175_SYNCOUT);

    MODIN5_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN5_0,
            clock_0 => \UART_GPS:Net_9\,
            main_0 => \UART_GPS:BUART:rx_count_2\,
            main_1 => \UART_GPS:BUART:rx_count_1\,
            main_2 => MODIN5_0,
            main_3 => Net_175_SYNCOUT);

    \UART_GPS:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_status_3\,
            clock_0 => \UART_GPS:Net_9\,
            main_0 => \UART_GPS:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_GPS:BUART:rx_state_0\,
            main_2 => \UART_GPS:BUART:rx_bitclk_enable\,
            main_3 => \UART_GPS:BUART:rx_state_3\,
            main_4 => \UART_GPS:BUART:rx_state_2\,
            main_5 => MODIN5_1,
            main_6 => MODIN5_0,
            main_7 => Net_175_SYNCOUT);

    \UART_GPS:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_last\,
            clock_0 => \UART_GPS:Net_9\,
            main_0 => Net_175_SYNCOUT);

    \UART_VMON:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:txn\,
            clock_0 => \UART_VMON:Net_9\,
            main_0 => \UART_VMON:BUART:txn\,
            main_1 => \UART_VMON:BUART:tx_state_1\,
            main_2 => \UART_VMON:BUART:tx_state_0\,
            main_3 => \UART_VMON:BUART:tx_shift_out\,
            main_4 => \UART_VMON:BUART:tx_state_2\,
            main_5 => \UART_VMON:BUART:tx_counter_dp\,
            main_6 => \UART_VMON:BUART:tx_bitclk\);

    \UART_VMON:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:tx_state_1\,
            clock_0 => \UART_VMON:Net_9\,
            main_0 => \UART_VMON:BUART:tx_state_1\,
            main_1 => \UART_VMON:BUART:tx_state_0\,
            main_2 => \UART_VMON:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_VMON:BUART:tx_state_2\,
            main_4 => \UART_VMON:BUART:tx_counter_dp\,
            main_5 => \UART_VMON:BUART:tx_bitclk\);

    \UART_VMON:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:tx_state_0\,
            clock_0 => \UART_VMON:Net_9\,
            main_0 => \UART_VMON:BUART:tx_state_1\,
            main_1 => \UART_VMON:BUART:tx_state_0\,
            main_2 => \UART_VMON:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_VMON:BUART:tx_fifo_empty\,
            main_4 => \UART_VMON:BUART:tx_state_2\,
            main_5 => \UART_VMON:BUART:tx_bitclk\);

    \UART_VMON:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:tx_state_2\,
            clock_0 => \UART_VMON:Net_9\,
            main_0 => \UART_VMON:BUART:tx_state_1\,
            main_1 => \UART_VMON:BUART:tx_state_0\,
            main_2 => \UART_VMON:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_VMON:BUART:tx_state_2\,
            main_4 => \UART_VMON:BUART:tx_counter_dp\,
            main_5 => \UART_VMON:BUART:tx_bitclk\);

    \UART_VMON:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:tx_bitclk\,
            clock_0 => \UART_VMON:Net_9\,
            main_0 => \UART_VMON:BUART:tx_state_1\,
            main_1 => \UART_VMON:BUART:tx_state_0\,
            main_2 => \UART_VMON:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_VMON:BUART:tx_state_2\);

    \UART_VMON:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_VMON:Net_9\);

    \UART_VMON:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:rx_state_0\,
            clock_0 => \UART_VMON:Net_9\,
            main_0 => \UART_VMON:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_VMON:BUART:rx_state_0\,
            main_2 => \UART_VMON:BUART:rx_bitclk_enable\,
            main_3 => \UART_VMON:BUART:rx_state_3\,
            main_4 => \UART_VMON:BUART:rx_state_2\,
            main_5 => \UART_VMON:BUART:rx_count_6\,
            main_6 => \UART_VMON:BUART:rx_count_5\,
            main_7 => \UART_VMON:BUART:rx_count_4\,
            main_8 => \UART_VMON:BUART:pollcount_1\,
            main_9 => \UART_VMON:BUART:pollcount_0\,
            main_10 => Net_43_SYNCOUT);

    \UART_VMON:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:rx_load_fifo\,
            clock_0 => \UART_VMON:Net_9\,
            main_0 => \UART_VMON:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_VMON:BUART:rx_state_0\,
            main_2 => \UART_VMON:BUART:rx_bitclk_enable\,
            main_3 => \UART_VMON:BUART:rx_state_3\,
            main_4 => \UART_VMON:BUART:rx_state_2\,
            main_5 => \UART_VMON:BUART:rx_count_6\,
            main_6 => \UART_VMON:BUART:rx_count_5\,
            main_7 => \UART_VMON:BUART:rx_count_4\);

    \UART_VMON:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:rx_state_3\,
            clock_0 => \UART_VMON:Net_9\,
            main_0 => \UART_VMON:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_VMON:BUART:rx_state_0\,
            main_2 => \UART_VMON:BUART:rx_bitclk_enable\,
            main_3 => \UART_VMON:BUART:rx_state_3\,
            main_4 => \UART_VMON:BUART:rx_state_2\,
            main_5 => \UART_VMON:BUART:rx_count_6\,
            main_6 => \UART_VMON:BUART:rx_count_5\,
            main_7 => \UART_VMON:BUART:rx_count_4\);

    \UART_VMON:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:rx_state_2\,
            clock_0 => \UART_VMON:Net_9\,
            main_0 => \UART_VMON:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_VMON:BUART:rx_state_0\,
            main_2 => \UART_VMON:BUART:rx_bitclk_enable\,
            main_3 => \UART_VMON:BUART:rx_state_3\,
            main_4 => \UART_VMON:BUART:rx_state_2\,
            main_5 => \UART_VMON:BUART:rx_count_6\,
            main_6 => \UART_VMON:BUART:rx_count_5\,
            main_7 => \UART_VMON:BUART:rx_count_4\,
            main_8 => \UART_VMON:BUART:rx_last\,
            main_9 => Net_43_SYNCOUT);

    \UART_VMON:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:rx_bitclk_enable\,
            clock_0 => \UART_VMON:Net_9\,
            main_0 => \UART_VMON:BUART:rx_count_2\,
            main_1 => \UART_VMON:BUART:rx_count_1\,
            main_2 => \UART_VMON:BUART:rx_count_0\);

    \UART_VMON:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_VMON:Net_9\,
            main_0 => \UART_VMON:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_VMON:BUART:rx_state_0\,
            main_2 => \UART_VMON:BUART:rx_state_3\,
            main_3 => \UART_VMON:BUART:rx_state_2\);

    \UART_VMON:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:pollcount_1\,
            clock_0 => \UART_VMON:Net_9\,
            main_0 => \UART_VMON:BUART:rx_count_2\,
            main_1 => \UART_VMON:BUART:rx_count_1\,
            main_2 => \UART_VMON:BUART:pollcount_1\,
            main_3 => \UART_VMON:BUART:pollcount_0\,
            main_4 => Net_43_SYNCOUT);

    \UART_VMON:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:pollcount_0\,
            clock_0 => \UART_VMON:Net_9\,
            main_0 => \UART_VMON:BUART:rx_count_2\,
            main_1 => \UART_VMON:BUART:rx_count_1\,
            main_2 => \UART_VMON:BUART:pollcount_0\,
            main_3 => Net_43_SYNCOUT);

    \UART_VMON:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:rx_status_3\,
            clock_0 => \UART_VMON:Net_9\,
            main_0 => \UART_VMON:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_VMON:BUART:rx_state_0\,
            main_2 => \UART_VMON:BUART:rx_bitclk_enable\,
            main_3 => \UART_VMON:BUART:rx_state_3\,
            main_4 => \UART_VMON:BUART:rx_state_2\,
            main_5 => \UART_VMON:BUART:pollcount_1\,
            main_6 => \UART_VMON:BUART:pollcount_0\,
            main_7 => Net_43_SYNCOUT);

    \UART_VMON:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_VMON:BUART:rx_last\,
            clock_0 => \UART_VMON:Net_9\,
            main_0 => Net_43_SYNCOUT);

    Net_20:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3) + (main_0 * main_1 * !main_2 * !main_3) + (!main_1 * main_2 * !main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_20,
            clock_0 => Net_90,
            main_0 => Net_20,
            main_1 => \PERI_SPIM:BSPIM:state_2\,
            main_2 => \PERI_SPIM:BSPIM:state_1\,
            main_3 => \PERI_SPIM:BSPIM:state_0\,
            main_4 => \PERI_SPIM:BSPIM:mosi_from_dp\);

    \PERI_SPIM:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PERI_SPIM:BSPIM:state_2\,
            clock_0 => Net_90,
            main_0 => \PERI_SPIM:BSPIM:state_2\,
            main_1 => \PERI_SPIM:BSPIM:state_1\,
            main_2 => \PERI_SPIM:BSPIM:state_0\,
            main_3 => \PERI_SPIM:BSPIM:count_4\,
            main_4 => \PERI_SPIM:BSPIM:count_3\,
            main_5 => \PERI_SPIM:BSPIM:count_2\,
            main_6 => \PERI_SPIM:BSPIM:count_1\,
            main_7 => \PERI_SPIM:BSPIM:count_0\,
            main_8 => \PERI_SPIM:BSPIM:tx_status_1\);

    \PERI_SPIM:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8) + (main_0 * main_1) + (main_0 * main_2) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PERI_SPIM:BSPIM:state_1\,
            clock_0 => Net_90,
            main_0 => \PERI_SPIM:BSPIM:state_2\,
            main_1 => \PERI_SPIM:BSPIM:state_1\,
            main_2 => \PERI_SPIM:BSPIM:state_0\,
            main_3 => \PERI_SPIM:BSPIM:count_4\,
            main_4 => \PERI_SPIM:BSPIM:count_3\,
            main_5 => \PERI_SPIM:BSPIM:count_2\,
            main_6 => \PERI_SPIM:BSPIM:count_1\,
            main_7 => \PERI_SPIM:BSPIM:count_0\,
            main_8 => \PERI_SPIM:BSPIM:tx_status_1\);

    \PERI_SPIM:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_2) + (!main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PERI_SPIM:BSPIM:state_0\,
            clock_0 => Net_90,
            main_0 => \PERI_SPIM:BSPIM:state_2\,
            main_1 => \PERI_SPIM:BSPIM:state_1\,
            main_2 => \PERI_SPIM:BSPIM:state_0\,
            main_3 => \PERI_SPIM:BSPIM:count_4\,
            main_4 => \PERI_SPIM:BSPIM:count_3\,
            main_5 => \PERI_SPIM:BSPIM:count_2\,
            main_6 => \PERI_SPIM:BSPIM:count_1\,
            main_7 => \PERI_SPIM:BSPIM:count_0\,
            main_8 => \PERI_SPIM:BSPIM:tx_status_1\);

    Net_89:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3) + (main_0 * !main_1 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_89,
            clock_0 => Net_90,
            main_0 => \PERI_SPIM:BSPIM:state_2\,
            main_1 => \PERI_SPIM:BSPIM:state_1\,
            main_2 => \PERI_SPIM:BSPIM:state_0\,
            main_3 => Net_89);

    \PERI_SPIM:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PERI_SPIM:BSPIM:load_cond\,
            clock_0 => Net_90,
            main_0 => \PERI_SPIM:BSPIM:state_2\,
            main_1 => \PERI_SPIM:BSPIM:state_1\,
            main_2 => \PERI_SPIM:BSPIM:state_0\,
            main_3 => \PERI_SPIM:BSPIM:count_4\,
            main_4 => \PERI_SPIM:BSPIM:count_3\,
            main_5 => \PERI_SPIM:BSPIM:count_2\,
            main_6 => \PERI_SPIM:BSPIM:count_1\,
            main_7 => \PERI_SPIM:BSPIM:count_0\,
            main_8 => \PERI_SPIM:BSPIM:load_cond\);

    \PERI_SPIM:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_8) + (!main_0 * !main_1 * main_2 * !main_8) + (main_0 * main_1 * main_8) + (main_0 * main_2 * main_8) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PERI_SPIM:BSPIM:cnt_enable\,
            clock_0 => Net_90,
            main_0 => \PERI_SPIM:BSPIM:state_2\,
            main_1 => \PERI_SPIM:BSPIM:state_1\,
            main_2 => \PERI_SPIM:BSPIM:state_0\,
            main_3 => \PERI_SPIM:BSPIM:count_4\,
            main_4 => \PERI_SPIM:BSPIM:count_3\,
            main_5 => \PERI_SPIM:BSPIM:count_2\,
            main_6 => \PERI_SPIM:BSPIM:count_1\,
            main_7 => \PERI_SPIM:BSPIM:count_0\,
            main_8 => \PERI_SPIM:BSPIM:cnt_enable\);

    \SD_SPIM:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * main_1 * main_2) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD_SPIM:BSPIM:state_2\,
            clock_0 => Net_104,
            main_0 => \SD_SPIM:BSPIM:state_2\,
            main_1 => \SD_SPIM:BSPIM:state_1\,
            main_2 => \SD_SPIM:BSPIM:state_0\,
            main_3 => \SD_SPIM:BSPIM:count_4\,
            main_4 => \SD_SPIM:BSPIM:count_3\,
            main_5 => \SD_SPIM:BSPIM:count_2\,
            main_6 => \SD_SPIM:BSPIM:count_1\,
            main_7 => \SD_SPIM:BSPIM:count_0\,
            main_8 => \SD_SPIM:BSPIM:tx_status_1\,
            main_9 => \SD_SPIM:BSPIM:ld_ident\);

    \SD_SPIM:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8) + (main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD_SPIM:BSPIM:state_1\,
            clock_0 => Net_104,
            main_0 => \SD_SPIM:BSPIM:state_2\,
            main_1 => \SD_SPIM:BSPIM:state_1\,
            main_2 => \SD_SPIM:BSPIM:state_0\,
            main_3 => \SD_SPIM:BSPIM:count_4\,
            main_4 => \SD_SPIM:BSPIM:count_3\,
            main_5 => \SD_SPIM:BSPIM:count_2\,
            main_6 => \SD_SPIM:BSPIM:count_1\,
            main_7 => \SD_SPIM:BSPIM:count_0\,
            main_8 => \SD_SPIM:BSPIM:tx_status_1\,
            main_9 => \SD_SPIM:BSPIM:ld_ident\);

    \SD_SPIM:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * main_8) + (!main_0 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD_SPIM:BSPIM:state_0\,
            clock_0 => Net_104,
            main_0 => \SD_SPIM:BSPIM:state_2\,
            main_1 => \SD_SPIM:BSPIM:state_1\,
            main_2 => \SD_SPIM:BSPIM:state_0\,
            main_3 => \SD_SPIM:BSPIM:count_4\,
            main_4 => \SD_SPIM:BSPIM:count_3\,
            main_5 => \SD_SPIM:BSPIM:count_2\,
            main_6 => \SD_SPIM:BSPIM:count_1\,
            main_7 => \SD_SPIM:BSPIM:count_0\,
            main_8 => \SD_SPIM:BSPIM:tx_status_1\,
            main_9 => \SD_SPIM:BSPIM:ld_ident\);

    Net_103:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * !main_2 * !main_3) + (main_1 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_103,
            clock_0 => Net_104,
            main_0 => \SD_SPIM:BSPIM:state_2\,
            main_1 => \SD_SPIM:BSPIM:state_1\,
            main_2 => \SD_SPIM:BSPIM:state_0\,
            main_3 => Net_103);

    \SD_SPIM:BSPIM:mosi_hs_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_5) + (main_0 * main_1 * main_2 * main_3) + (!main_1 * main_4) + (!main_2 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD_SPIM:BSPIM:mosi_hs_reg\,
            clock_0 => Net_104,
            main_0 => \SD_SPIM:BSPIM:state_2\,
            main_1 => \SD_SPIM:BSPIM:state_1\,
            main_2 => \SD_SPIM:BSPIM:state_0\,
            main_3 => \SD_SPIM:BSPIM:mosi_from_dp\,
            main_4 => \SD_SPIM:BSPIM:mosi_hs_reg\,
            main_5 => \SD_SPIM:BSPIM:mosi_from_dp_reg\);

    \SD_SPIM:BSPIM:mosi_pre_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD_SPIM:BSPIM:mosi_pre_reg\,
            clock_0 => Net_104,
            main_0 => \SD_SPIM:BSPIM:mosi_pre_reg_split\,
            main_1 => \SD_SPIM:BSPIM:mosi_pre_reg_split_1\);

    \SD_SPIM:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD_SPIM:BSPIM:load_cond\,
            clock_0 => Net_104,
            main_0 => \SD_SPIM:BSPIM:state_2\,
            main_1 => \SD_SPIM:BSPIM:state_1\,
            main_2 => \SD_SPIM:BSPIM:state_0\,
            main_3 => \SD_SPIM:BSPIM:count_4\,
            main_4 => \SD_SPIM:BSPIM:count_3\,
            main_5 => \SD_SPIM:BSPIM:count_2\,
            main_6 => \SD_SPIM:BSPIM:count_1\,
            main_7 => \SD_SPIM:BSPIM:count_0\,
            main_8 => \SD_SPIM:BSPIM:load_cond\);

    \SD_SPIM:BSPIM:mosi_from_dp_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD_SPIM:BSPIM:mosi_from_dp_reg\,
            clock_0 => Net_104,
            main_0 => \SD_SPIM:BSPIM:mosi_from_dp\);

    \SD_SPIM:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD_SPIM:BSPIM:ld_ident\,
            clock_0 => Net_104,
            main_0 => \SD_SPIM:BSPIM:state_2\,
            main_1 => \SD_SPIM:BSPIM:state_1\,
            main_2 => \SD_SPIM:BSPIM:state_0\,
            main_3 => \SD_SPIM:BSPIM:count_4\,
            main_4 => \SD_SPIM:BSPIM:count_3\,
            main_5 => \SD_SPIM:BSPIM:count_2\,
            main_6 => \SD_SPIM:BSPIM:count_1\,
            main_7 => \SD_SPIM:BSPIM:count_0\,
            main_8 => \SD_SPIM:BSPIM:ld_ident\);

    \SD_SPIM:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SD_SPIM:BSPIM:cnt_enable\,
            clock_0 => Net_104,
            main_0 => \SD_SPIM:BSPIM:state_2\,
            main_1 => \SD_SPIM:BSPIM:state_1\,
            main_2 => \SD_SPIM:BSPIM:state_0\,
            main_3 => \SD_SPIM:BSPIM:cnt_enable\);

    Net_102:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_102,
            clock_0 => Net_104,
            main_0 => \SD_SPIM:BSPIM:state_2\,
            main_1 => \SD_SPIM:BSPIM:state_1\,
            main_2 => \SD_SPIM:BSPIM:state_0\,
            main_3 => Net_102);

    Net_183:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_1 * !main_2 * !main_3) + (!main_1 * !main_3 * !main_5 * !main_6 * !main_7 * main_8 * !main_9 * !main_10) + (main_1 * !main_2 * main_3) + (main_1 * main_2 * !main_3) + (main_1 * !main_4) + (!main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_183,
            clock_0 => \SAKURA_SPIM:Net_276\,
            main_0 => Net_183,
            main_1 => \SAKURA_SPIM:BSPIM:state_2\,
            main_2 => \SAKURA_SPIM:BSPIM:state_1\,
            main_3 => \SAKURA_SPIM:BSPIM:state_0\,
            main_4 => \SAKURA_SPIM:BSPIM:mosi_from_dp\,
            main_5 => \SAKURA_SPIM:BSPIM:count_4\,
            main_6 => \SAKURA_SPIM:BSPIM:count_3\,
            main_7 => \SAKURA_SPIM:BSPIM:count_2\,
            main_8 => \SAKURA_SPIM:BSPIM:count_1\,
            main_9 => \SAKURA_SPIM:BSPIM:count_0\,
            main_10 => \SAKURA_SPIM:BSPIM:ld_ident\);

    \SAKURA_SPIM:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SAKURA_SPIM:BSPIM:state_2\,
            clock_0 => \SAKURA_SPIM:Net_276\,
            main_0 => \SAKURA_SPIM:BSPIM:state_2\,
            main_1 => \SAKURA_SPIM:BSPIM:state_1\,
            main_2 => \SAKURA_SPIM:BSPIM:state_0\,
            main_3 => \SAKURA_SPIM:BSPIM:count_4\,
            main_4 => \SAKURA_SPIM:BSPIM:count_3\,
            main_5 => \SAKURA_SPIM:BSPIM:count_2\,
            main_6 => \SAKURA_SPIM:BSPIM:count_1\,
            main_7 => \SAKURA_SPIM:BSPIM:count_0\,
            main_8 => \SAKURA_SPIM:BSPIM:tx_status_1\,
            main_9 => \SAKURA_SPIM:BSPIM:ld_ident\);

    \SAKURA_SPIM:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8) + (main_0 * !main_2) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SAKURA_SPIM:BSPIM:state_1\,
            clock_0 => \SAKURA_SPIM:Net_276\,
            main_0 => \SAKURA_SPIM:BSPIM:state_2\,
            main_1 => \SAKURA_SPIM:BSPIM:state_1\,
            main_2 => \SAKURA_SPIM:BSPIM:state_0\,
            main_3 => \SAKURA_SPIM:BSPIM:count_4\,
            main_4 => \SAKURA_SPIM:BSPIM:count_3\,
            main_5 => \SAKURA_SPIM:BSPIM:count_2\,
            main_6 => \SAKURA_SPIM:BSPIM:count_1\,
            main_7 => \SAKURA_SPIM:BSPIM:count_0\,
            main_8 => \SAKURA_SPIM:BSPIM:tx_status_1\,
            main_9 => \SAKURA_SPIM:BSPIM:ld_ident\);

    \SAKURA_SPIM:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1) + (!main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SAKURA_SPIM:BSPIM:state_0\,
            clock_0 => \SAKURA_SPIM:Net_276\,
            main_0 => \SAKURA_SPIM:BSPIM:state_2\,
            main_1 => \SAKURA_SPIM:BSPIM:state_1\,
            main_2 => \SAKURA_SPIM:BSPIM:state_0\,
            main_3 => \SAKURA_SPIM:BSPIM:tx_status_1\);

    Net_186:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_186,
            clock_0 => \SAKURA_SPIM:Net_276\,
            main_0 => \SAKURA_SPIM:BSPIM:state_2\,
            main_1 => \SAKURA_SPIM:BSPIM:state_1\,
            main_2 => \SAKURA_SPIM:BSPIM:state_0\,
            main_3 => Net_186);

    \SAKURA_SPIM:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SAKURA_SPIM:BSPIM:load_cond\,
            clock_0 => \SAKURA_SPIM:Net_276\,
            main_0 => \SAKURA_SPIM:BSPIM:state_2\,
            main_1 => \SAKURA_SPIM:BSPIM:state_1\,
            main_2 => \SAKURA_SPIM:BSPIM:state_0\,
            main_3 => \SAKURA_SPIM:BSPIM:count_4\,
            main_4 => \SAKURA_SPIM:BSPIM:count_3\,
            main_5 => \SAKURA_SPIM:BSPIM:count_2\,
            main_6 => \SAKURA_SPIM:BSPIM:count_1\,
            main_7 => \SAKURA_SPIM:BSPIM:count_0\,
            main_8 => \SAKURA_SPIM:BSPIM:load_cond\);

    \SAKURA_SPIM:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_8) + (main_0 * main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SAKURA_SPIM:BSPIM:ld_ident\,
            clock_0 => \SAKURA_SPIM:Net_276\,
            main_0 => \SAKURA_SPIM:BSPIM:state_2\,
            main_1 => \SAKURA_SPIM:BSPIM:state_1\,
            main_2 => \SAKURA_SPIM:BSPIM:state_0\,
            main_3 => \SAKURA_SPIM:BSPIM:count_4\,
            main_4 => \SAKURA_SPIM:BSPIM:count_3\,
            main_5 => \SAKURA_SPIM:BSPIM:count_2\,
            main_6 => \SAKURA_SPIM:BSPIM:count_1\,
            main_7 => \SAKURA_SPIM:BSPIM:count_0\,
            main_8 => \SAKURA_SPIM:BSPIM:ld_ident\);

    \SAKURA_SPIM:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SAKURA_SPIM:BSPIM:cnt_enable\,
            clock_0 => \SAKURA_SPIM:Net_276\,
            main_0 => \SAKURA_SPIM:BSPIM:state_2\,
            main_1 => \SAKURA_SPIM:BSPIM:state_1\,
            main_2 => \SAKURA_SPIM:BSPIM:state_0\,
            main_3 => \SAKURA_SPIM:BSPIM:cnt_enable\);

    Net_185:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_185,
            clock_0 => \SAKURA_SPIM:Net_276\,
            main_0 => \SAKURA_SPIM:BSPIM:state_2\,
            main_1 => \SAKURA_SPIM:BSPIM:state_1\,
            main_2 => \SAKURA_SPIM:BSPIM:state_0\,
            main_3 => Net_185);

    \Timer1:CounterUDB:disable_run_i\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer1:CounterUDB:disable_run_i\,
            clock_0 => Net_1022,
            main_0 => Net_917,
            main_1 => \Timer1:CounterUDB:disable_run_i\,
            main_2 => \Timer1:CounterUDB:status_1\,
            main_3 => \Timer1:CounterUDB:underflow_reg_i\);

    \Timer1:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer1:CounterUDB:underflow_reg_i\,
            clock_0 => Net_1022,
            main_0 => \Timer1:CounterUDB:status_1\);

    \Timer1:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer1:CounterUDB:prevCompare\,
            clock_0 => Net_1022,
            main_0 => \Timer1:CounterUDB:cmp_out_i\);

    \Timer1:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer1:CounterUDB:count_stored_i\,
            clock_0 => Net_1022,
            main_0 => Net_957);

    Net_957:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * !main_8 * main_9 * main_10 * main_11) + (main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * main_7 * !main_8 * !main_9 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_957,
            clock_0 => Net_1022,
            main_0 => Net_957,
            main_1 => \FreqDiv_1:not_last_reset\,
            main_2 => \FreqDiv_1:count_9\,
            main_3 => \FreqDiv_1:count_8\,
            main_4 => \FreqDiv_1:count_7\,
            main_5 => \FreqDiv_1:count_6\,
            main_6 => \FreqDiv_1:count_5\,
            main_7 => \FreqDiv_1:count_4\,
            main_8 => \FreqDiv_1:count_3\,
            main_9 => \FreqDiv_1:count_2\,
            main_10 => \FreqDiv_1:count_1\,
            main_11 => \FreqDiv_1:count_0\);

    \Timer2:CounterUDB:disable_run_i\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer2:CounterUDB:disable_run_i\,
            clock_0 => Net_1022,
            main_0 => Net_928,
            main_1 => \Timer2:CounterUDB:disable_run_i\,
            main_2 => \Timer2:CounterUDB:status_1\,
            main_3 => \Timer2:CounterUDB:underflow_reg_i\);

    VMON_Rx(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_43,
            out => Net_43_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \Timer2:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer2:CounterUDB:underflow_reg_i\,
            clock_0 => Net_1022,
            main_0 => \Timer2:CounterUDB:status_1\);

    GPS_Rx(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_175,
            out => Net_175_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \Timer2:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer2:CounterUDB:prevCompare\,
            clock_0 => Net_1022,
            main_0 => \Timer2:CounterUDB:cmp_out_i\);

    DBG_Rx(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_13,
            out => Net_13_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \SD_SPIM:BSPIM:mosi_pre_reg_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_2 * main_3 * main_5) + (!main_0 * main_1 * !main_2 * main_3 * main_6) + (!main_0 * main_1 * !main_2 * main_3 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * !main_8) + (main_0 * main_1 * !main_2 * main_9) + (main_1 * !main_2 * !main_4 * !main_5 * !main_6 * !main_7 * main_8 * main_9) + (main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SD_SPIM:BSPIM:mosi_pre_reg_split\,
            main_0 => \SD_SPIM:BSPIM:state_2\,
            main_1 => \SD_SPIM:BSPIM:state_1\,
            main_2 => \SD_SPIM:BSPIM:state_0\,
            main_3 => \SD_SPIM:BSPIM:mosi_from_dp\,
            main_4 => \SD_SPIM:BSPIM:count_4\,
            main_5 => \SD_SPIM:BSPIM:count_3\,
            main_6 => \SD_SPIM:BSPIM:count_2\,
            main_7 => \SD_SPIM:BSPIM:count_1\,
            main_8 => \SD_SPIM:BSPIM:count_0\,
            main_9 => \SD_SPIM:BSPIM:mosi_pre_reg\,
            main_10 => \SD_SPIM:BSPIM:ld_ident\);

    \FreqDiv_1:not_last_reset\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:not_last_reset\,
            clock_0 => Net_1022);

    \FreqDiv_1:count_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7 * main_8 * main_9 * main_10) + (main_0 * main_2 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_9\,
            clock_0 => Net_1022,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_9\,
            main_2 => \FreqDiv_1:count_8\,
            main_3 => \FreqDiv_1:count_7\,
            main_4 => \FreqDiv_1:count_6\,
            main_5 => \FreqDiv_1:count_5\,
            main_6 => \FreqDiv_1:count_4\,
            main_7 => \FreqDiv_1:count_3\,
            main_8 => \FreqDiv_1:count_2\,
            main_9 => \FreqDiv_1:count_1\,
            main_10 => \FreqDiv_1:count_0\,
            main_11 => \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\);

    \FreqDiv_1:count_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7 * main_8 * main_9 * main_10) + (main_0 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_8\,
            clock_0 => Net_1022,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_9\,
            main_2 => \FreqDiv_1:count_8\,
            main_3 => \FreqDiv_1:count_7\,
            main_4 => \FreqDiv_1:count_6\,
            main_5 => \FreqDiv_1:count_5\,
            main_6 => \FreqDiv_1:count_4\,
            main_7 => \FreqDiv_1:count_3\,
            main_8 => \FreqDiv_1:count_2\,
            main_9 => \FreqDiv_1:count_1\,
            main_10 => \FreqDiv_1:count_0\,
            main_11 => \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\);

    \FreqDiv_1:count_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7 * main_8 * main_9 * main_10) + (main_0 * main_4 * main_5 * main_6 * main_7 * main_8 * main_9 * main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_7\,
            clock_0 => Net_1022,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_9\,
            main_2 => \FreqDiv_1:count_8\,
            main_3 => \FreqDiv_1:count_7\,
            main_4 => \FreqDiv_1:count_6\,
            main_5 => \FreqDiv_1:count_5\,
            main_6 => \FreqDiv_1:count_4\,
            main_7 => \FreqDiv_1:count_3\,
            main_8 => \FreqDiv_1:count_2\,
            main_9 => \FreqDiv_1:count_1\,
            main_10 => \FreqDiv_1:count_0\);

    \FreqDiv_1:count_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7 * main_8 * main_9 * main_10) + (main_0 * main_5 * main_6 * main_7 * main_8 * main_9 * main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_6\,
            clock_0 => Net_1022,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_9\,
            main_2 => \FreqDiv_1:count_8\,
            main_3 => \FreqDiv_1:count_7\,
            main_4 => \FreqDiv_1:count_6\,
            main_5 => \FreqDiv_1:count_5\,
            main_6 => \FreqDiv_1:count_4\,
            main_7 => \FreqDiv_1:count_3\,
            main_8 => \FreqDiv_1:count_2\,
            main_9 => \FreqDiv_1:count_1\,
            main_10 => \FreqDiv_1:count_0\);

    \FreqDiv_1:count_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7 * main_8 * main_9 * main_10) + (main_0 * main_6 * main_7 * main_8 * main_9 * main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_5\,
            clock_0 => Net_1022,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_9\,
            main_2 => \FreqDiv_1:count_8\,
            main_3 => \FreqDiv_1:count_7\,
            main_4 => \FreqDiv_1:count_6\,
            main_5 => \FreqDiv_1:count_5\,
            main_6 => \FreqDiv_1:count_4\,
            main_7 => \FreqDiv_1:count_3\,
            main_8 => \FreqDiv_1:count_2\,
            main_9 => \FreqDiv_1:count_1\,
            main_10 => \FreqDiv_1:count_0\);

    \FreqDiv_1:count_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_4\,
            clock_0 => Net_1022,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_3\,
            main_2 => \FreqDiv_1:count_2\,
            main_3 => \FreqDiv_1:count_1\,
            main_4 => \FreqDiv_1:count_0\);

    \FreqDiv_1:count_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7) + (!main_8) + (!main_9) + (!main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_3\,
            clock_0 => Net_1022,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_9\,
            main_2 => \FreqDiv_1:count_8\,
            main_3 => \FreqDiv_1:count_7\,
            main_4 => \FreqDiv_1:count_6\,
            main_5 => \FreqDiv_1:count_5\,
            main_6 => \FreqDiv_1:count_4\,
            main_7 => \FreqDiv_1:count_3\,
            main_8 => \FreqDiv_1:count_2\,
            main_9 => \FreqDiv_1:count_1\,
            main_10 => \FreqDiv_1:count_0\);

    \FreqDiv_1:count_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_2\,
            clock_0 => Net_1022,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_1\,
            main_2 => \FreqDiv_1:count_0\);

    \FreqDiv_1:count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_1\,
            clock_0 => Net_1022,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_0\);

    \FreqDiv_1:count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_0\,
            clock_0 => Net_1022,
            main_0 => \FreqDiv_1:not_last_reset\);

END __DEFAULT__;
