============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 10:47:12 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : undeclared symbol 'fifo_num', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(482)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.301181s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (57.6%)

RUN-1004 : used memory is 265 MB, reserved memory is 241 MB, peak memory is 270 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93733366267904"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93733366267904"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83124797046784"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 68 trigger nets, 68 data nets.
KIT-1004 : Chipwatcher code = 0011110000010011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=68,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011,32'sb0110100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010,32'sb010000000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=186) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=186) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=68,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011,32'sb0110100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010,32'sb010000000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=68,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011,32'sb0110100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010,32'sb010000000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=68,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011,32'sb0110100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010,32'sb010000000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=186)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=186)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=68,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011,32'sb0110100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010,32'sb010000000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=68,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011,32'sb0110100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010,32'sb010000000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 12981/29 useful/useless nets, 10726/18 useful/useless insts
SYN-1016 : Merged 38 instances.
SYN-1032 : 12536/8 useful/useless nets, 11301/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 12520/16 useful/useless nets, 11289/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 574 better
SYN-1014 : Optimize round 2
SYN-1032 : 12082/45 useful/useless nets, 10851/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.098995s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (62.6%)

RUN-1004 : used memory is 276 MB, reserved memory is 250 MB, peak memory is 278 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 64 instances.
SYN-2501 : Optimize round 1, 130 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 12710/2 useful/useless nets, 11486/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52338, tnet num: 12710, tinst num: 11485, tnode num: 63584, tedge num: 84394.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12710 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 318 (3.27), #lev = 7 (1.63)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 318 (3.27), #lev = 7 (1.63)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 704 instances into 318 LUTs, name keeping = 71%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 539 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 176 adder to BLE ...
SYN-4008 : Packed 176 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.967717s wall, 1.296875s user + 0.046875s system = 1.343750s CPU (68.3%)

RUN-1004 : used memory is 294 MB, reserved memory is 275 MB, peak memory is 414 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.189712s wall, 2.015625s user + 0.078125s system = 2.093750s CPU (65.6%)

RUN-1004 : used memory is 295 MB, reserved memory is 275 MB, peak memory is 414 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[15] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net ISP/data_in[7] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[14] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net ISP/data_in[6] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[13] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net ISP/data_in[5] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[12] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net ISP/data_in[4] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[11] will be merged to another kept net isp_din[11]
SYN-5055 WARNING: The kept net ISP/data_in[3] will be merged to another kept net isp_din[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 11710/96 useful/useless nets, 10549/29 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (389 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10549 instances
RUN-0007 : 6289 luts, 3311 seqs, 538 mslices, 270 lslices, 101 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11710 nets
RUN-1001 : 6862 nets have 2 pins
RUN-1001 : 3549 nets have [3 - 5] pins
RUN-1001 : 799 nets have [6 - 10] pins
RUN-1001 : 280 nets have [11 - 20] pins
RUN-1001 : 205 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1420     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     892     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  50   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 70
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10547 instances, 6289 luts, 3311 seqs, 808 slices, 149 macros(808 instances: 538 mslices 270 lslices)
PHY-0007 : Cell area utilization is 40%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49808, tnet num: 11708, tinst num: 10547, tnode num: 60711, tedge num: 81177.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11708 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.046257s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (68.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.70986e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10547.
PHY-3001 : Level 1 #clusters 1526.
PHY-3001 : End clustering;  0.086228s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (108.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 879719, overlap = 322.344
PHY-3002 : Step(2): len = 765030, overlap = 362.062
PHY-3002 : Step(3): len = 555983, overlap = 441.375
PHY-3002 : Step(4): len = 503880, overlap = 486.469
PHY-3002 : Step(5): len = 402192, overlap = 589.406
PHY-3002 : Step(6): len = 347015, overlap = 604.438
PHY-3002 : Step(7): len = 280953, overlap = 687.938
PHY-3002 : Step(8): len = 253986, overlap = 738.5
PHY-3002 : Step(9): len = 218051, overlap = 789.469
PHY-3002 : Step(10): len = 195910, overlap = 814.531
PHY-3002 : Step(11): len = 174567, overlap = 815.719
PHY-3002 : Step(12): len = 158659, overlap = 848.781
PHY-3002 : Step(13): len = 148314, overlap = 860.188
PHY-3002 : Step(14): len = 137494, overlap = 881.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.36771e-06
PHY-3002 : Step(15): len = 151549, overlap = 848.938
PHY-3002 : Step(16): len = 204981, overlap = 724.469
PHY-3002 : Step(17): len = 215850, overlap = 647.594
PHY-3002 : Step(18): len = 221400, overlap = 606.469
PHY-3002 : Step(19): len = 218600, overlap = 573.656
PHY-3002 : Step(20): len = 213690, overlap = 563.875
PHY-3002 : Step(21): len = 208282, overlap = 571.312
PHY-3002 : Step(22): len = 204556, overlap = 575.375
PHY-3002 : Step(23): len = 201013, overlap = 586.281
PHY-3002 : Step(24): len = 197814, overlap = 598.25
PHY-3002 : Step(25): len = 195077, overlap = 590.312
PHY-3002 : Step(26): len = 192495, overlap = 591
PHY-3002 : Step(27): len = 190876, overlap = 606.094
PHY-3002 : Step(28): len = 187966, overlap = 613.406
PHY-3002 : Step(29): len = 186510, overlap = 625.438
PHY-3002 : Step(30): len = 184326, overlap = 636.969
PHY-3002 : Step(31): len = 183605, overlap = 647.094
PHY-3002 : Step(32): len = 182449, overlap = 670.562
PHY-3002 : Step(33): len = 181491, overlap = 665.438
PHY-3002 : Step(34): len = 180467, overlap = 689.312
PHY-3002 : Step(35): len = 179881, overlap = 697.344
PHY-3002 : Step(36): len = 178258, overlap = 693.938
PHY-3002 : Step(37): len = 178098, overlap = 662.406
PHY-3002 : Step(38): len = 177515, overlap = 641
PHY-3002 : Step(39): len = 178488, overlap = 626.562
PHY-3002 : Step(40): len = 177316, overlap = 649.312
PHY-3002 : Step(41): len = 177808, overlap = 650.094
PHY-3002 : Step(42): len = 175963, overlap = 641.719
PHY-3002 : Step(43): len = 175589, overlap = 640
PHY-3002 : Step(44): len = 174639, overlap = 650.625
PHY-3002 : Step(45): len = 174744, overlap = 614.656
PHY-3002 : Step(46): len = 173878, overlap = 612.656
PHY-3002 : Step(47): len = 173298, overlap = 606.594
PHY-3002 : Step(48): len = 171598, overlap = 624
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.73542e-06
PHY-3002 : Step(49): len = 178303, overlap = 617.469
PHY-3002 : Step(50): len = 193376, overlap = 620.125
PHY-3002 : Step(51): len = 199529, overlap = 605.844
PHY-3002 : Step(52): len = 202166, overlap = 608.656
PHY-3002 : Step(53): len = 202183, overlap = 599.219
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.47084e-06
PHY-3002 : Step(54): len = 214359, overlap = 546.969
PHY-3002 : Step(55): len = 236385, overlap = 418
PHY-3002 : Step(56): len = 247386, overlap = 391.094
PHY-3002 : Step(57): len = 250672, overlap = 382.562
PHY-3002 : Step(58): len = 250649, overlap = 384.531
PHY-3002 : Step(59): len = 250060, overlap = 390.844
PHY-3002 : Step(60): len = 248850, overlap = 393.688
PHY-3002 : Step(61): len = 247336, overlap = 394.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.89417e-05
PHY-3002 : Step(62): len = 259542, overlap = 393.938
PHY-3002 : Step(63): len = 277885, overlap = 362.25
PHY-3002 : Step(64): len = 288430, overlap = 327.031
PHY-3002 : Step(65): len = 292538, overlap = 317.906
PHY-3002 : Step(66): len = 292987, overlap = 310.625
PHY-3002 : Step(67): len = 293077, overlap = 307.906
PHY-3002 : Step(68): len = 293526, overlap = 302.719
PHY-3002 : Step(69): len = 293546, overlap = 312.75
PHY-3002 : Step(70): len = 292078, overlap = 327.906
PHY-3002 : Step(71): len = 291714, overlap = 318.125
PHY-3002 : Step(72): len = 292691, overlap = 311.156
PHY-3002 : Step(73): len = 292998, overlap = 313.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.78834e-05
PHY-3002 : Step(74): len = 305652, overlap = 292.594
PHY-3002 : Step(75): len = 320151, overlap = 264.656
PHY-3002 : Step(76): len = 326671, overlap = 236.156
PHY-3002 : Step(77): len = 329877, overlap = 224.188
PHY-3002 : Step(78): len = 332045, overlap = 206.312
PHY-3002 : Step(79): len = 333873, overlap = 194.438
PHY-3002 : Step(80): len = 333969, overlap = 196.844
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.57667e-05
PHY-3002 : Step(81): len = 347114, overlap = 180.812
PHY-3002 : Step(82): len = 361024, overlap = 183.656
PHY-3002 : Step(83): len = 368164, overlap = 183.906
PHY-3002 : Step(84): len = 372684, overlap = 185.656
PHY-3002 : Step(85): len = 374730, overlap = 191.062
PHY-3002 : Step(86): len = 375795, overlap = 186.969
PHY-3002 : Step(87): len = 374795, overlap = 188.125
PHY-3002 : Step(88): len = 374775, overlap = 189.531
PHY-3002 : Step(89): len = 374447, overlap = 198.062
PHY-3002 : Step(90): len = 374105, overlap = 201.062
PHY-3002 : Step(91): len = 372997, overlap = 199.719
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000151533
PHY-3002 : Step(92): len = 382774, overlap = 163.125
PHY-3002 : Step(93): len = 391363, overlap = 146.031
PHY-3002 : Step(94): len = 395456, overlap = 130.25
PHY-3002 : Step(95): len = 397957, overlap = 140.875
PHY-3002 : Step(96): len = 401192, overlap = 138.375
PHY-3002 : Step(97): len = 404089, overlap = 127.219
PHY-3002 : Step(98): len = 403884, overlap = 119.781
PHY-3002 : Step(99): len = 404529, overlap = 115.844
PHY-3002 : Step(100): len = 405126, overlap = 116.031
PHY-3002 : Step(101): len = 404982, overlap = 113.906
PHY-3002 : Step(102): len = 403842, overlap = 114.156
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000290616
PHY-3002 : Step(103): len = 411669, overlap = 102.875
PHY-3002 : Step(104): len = 417186, overlap = 104.219
PHY-3002 : Step(105): len = 418354, overlap = 105.906
PHY-3002 : Step(106): len = 419801, overlap = 99.375
PHY-3002 : Step(107): len = 423829, overlap = 97.5938
PHY-3002 : Step(108): len = 426639, overlap = 100.219
PHY-3002 : Step(109): len = 425773, overlap = 99.4062
PHY-3002 : Step(110): len = 425189, overlap = 99.7812
PHY-3002 : Step(111): len = 425662, overlap = 96.75
PHY-3002 : Step(112): len = 425829, overlap = 97
PHY-3002 : Step(113): len = 424830, overlap = 103.406
PHY-3002 : Step(114): len = 425624, overlap = 96.375
PHY-3002 : Step(115): len = 427088, overlap = 92.5312
PHY-3002 : Step(116): len = 428324, overlap = 87.375
PHY-3002 : Step(117): len = 427693, overlap = 83
PHY-3002 : Step(118): len = 428234, overlap = 86.9688
PHY-3002 : Step(119): len = 429140, overlap = 83.3438
PHY-3002 : Step(120): len = 429506, overlap = 86.7188
PHY-3002 : Step(121): len = 428604, overlap = 84.5938
PHY-3002 : Step(122): len = 429125, overlap = 86.625
PHY-3002 : Step(123): len = 430137, overlap = 91.4375
PHY-3002 : Step(124): len = 430630, overlap = 90.5625
PHY-3002 : Step(125): len = 429943, overlap = 89
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000551879
PHY-3002 : Step(126): len = 435317, overlap = 89.9062
PHY-3002 : Step(127): len = 438892, overlap = 91.9688
PHY-3002 : Step(128): len = 439652, overlap = 84.6875
PHY-3002 : Step(129): len = 440879, overlap = 80.0312
PHY-3002 : Step(130): len = 443050, overlap = 81.4688
PHY-3002 : Step(131): len = 444876, overlap = 75.0312
PHY-3002 : Step(132): len = 444465, overlap = 71.3438
PHY-3002 : Step(133): len = 444723, overlap = 71.2812
PHY-3002 : Step(134): len = 445748, overlap = 69.0312
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00104092
PHY-3002 : Step(135): len = 449855, overlap = 69.9375
PHY-3002 : Step(136): len = 454426, overlap = 73.2188
PHY-3002 : Step(137): len = 453869, overlap = 65.7188
PHY-3002 : Step(138): len = 455242, overlap = 67.875
PHY-3002 : Step(139): len = 459956, overlap = 70.75
PHY-3002 : Step(140): len = 462743, overlap = 73.6875
PHY-3002 : Step(141): len = 462537, overlap = 73.625
PHY-3002 : Step(142): len = 462379, overlap = 76.0625
PHY-3002 : Step(143): len = 463274, overlap = 76.5625
PHY-3002 : Step(144): len = 463928, overlap = 78.7812
PHY-3002 : Step(145): len = 464540, overlap = 82.875
PHY-3002 : Step(146): len = 465581, overlap = 83.0938
PHY-3002 : Step(147): len = 466738, overlap = 86.2188
PHY-3002 : Step(148): len = 467695, overlap = 85.6875
PHY-3002 : Step(149): len = 468032, overlap = 78.3125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00183281
PHY-3002 : Step(150): len = 469858, overlap = 76.5
PHY-3002 : Step(151): len = 471742, overlap = 76.1562
PHY-3002 : Step(152): len = 471857, overlap = 72.0312
PHY-3002 : Step(153): len = 472266, overlap = 69.6562
PHY-3002 : Step(154): len = 473449, overlap = 63.875
PHY-3002 : Step(155): len = 474652, overlap = 61.125
PHY-3002 : Step(156): len = 474714, overlap = 61.8125
PHY-3002 : Step(157): len = 475280, overlap = 62.125
PHY-3002 : Step(158): len = 476613, overlap = 62.0625
PHY-3002 : Step(159): len = 477980, overlap = 60.4375
PHY-3002 : Step(160): len = 478335, overlap = 60.4375
PHY-3002 : Step(161): len = 479598, overlap = 62.2812
PHY-3002 : Step(162): len = 480754, overlap = 62.4062
PHY-3002 : Step(163): len = 481253, overlap = 60.7812
PHY-3002 : Step(164): len = 481685, overlap = 60.8438
PHY-3002 : Step(165): len = 482066, overlap = 61.1562
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00310289
PHY-3002 : Step(166): len = 483041, overlap = 61.2188
PHY-3002 : Step(167): len = 484480, overlap = 54.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021602s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (72.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11710.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 634280, over cnt = 1380(3%), over = 7865, worst = 47
PHY-1001 : End global iterations;  0.349032s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (53.7%)

PHY-1001 : Congestion index: top1 = 85.11, top5 = 63.47, top10 = 53.42, top15 = 47.16.
PHY-3001 : End congestion estimation;  0.464772s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (63.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11708 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.411981s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (79.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000228891
PHY-3002 : Step(168): len = 531507, overlap = 11.0938
PHY-3002 : Step(169): len = 533734, overlap = 14.3125
PHY-3002 : Step(170): len = 529062, overlap = 15.4375
PHY-3002 : Step(171): len = 528130, overlap = 19.7188
PHY-3002 : Step(172): len = 528296, overlap = 21.5312
PHY-3002 : Step(173): len = 528573, overlap = 22.75
PHY-3002 : Step(174): len = 527499, overlap = 23.1562
PHY-3002 : Step(175): len = 525111, overlap = 23
PHY-3002 : Step(176): len = 523546, overlap = 22.75
PHY-3002 : Step(177): len = 521459, overlap = 18.2188
PHY-3002 : Step(178): len = 518907, overlap = 19.3125
PHY-3002 : Step(179): len = 516835, overlap = 19.5938
PHY-3002 : Step(180): len = 515818, overlap = 19.7812
PHY-3002 : Step(181): len = 514339, overlap = 19.625
PHY-3002 : Step(182): len = 512151, overlap = 19.3438
PHY-3002 : Step(183): len = 511240, overlap = 19.8438
PHY-3002 : Step(184): len = 510194, overlap = 21.4375
PHY-3002 : Step(185): len = 509801, overlap = 21.9062
PHY-3002 : Step(186): len = 508765, overlap = 22.0625
PHY-3002 : Step(187): len = 508706, overlap = 21.0625
PHY-3002 : Step(188): len = 508726, overlap = 21.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000457781
PHY-3002 : Step(189): len = 509929, overlap = 21.8438
PHY-3002 : Step(190): len = 512844, overlap = 23.375
PHY-3002 : Step(191): len = 514546, overlap = 22.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000901485
PHY-3002 : Step(192): len = 519496, overlap = 22.0312
PHY-3002 : Step(193): len = 527728, overlap = 20.4688
PHY-3002 : Step(194): len = 533155, overlap = 19.3438
PHY-3002 : Step(195): len = 534727, overlap = 17.5625
PHY-3002 : Step(196): len = 535514, overlap = 15.875
PHY-3002 : Step(197): len = 536423, overlap = 11.3125
PHY-3002 : Step(198): len = 536915, overlap = 9.84375
PHY-3002 : Step(199): len = 537407, overlap = 9.03125
PHY-3002 : Step(200): len = 537955, overlap = 8.65625
PHY-3002 : Step(201): len = 537875, overlap = 9.71875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00180297
PHY-3002 : Step(202): len = 538307, overlap = 9.125
PHY-3002 : Step(203): len = 540983, overlap = 8
PHY-3002 : Step(204): len = 544544, overlap = 8.96875
PHY-3002 : Step(205): len = 546600, overlap = 10.625
PHY-3002 : Step(206): len = 547976, overlap = 12.125
PHY-3002 : Step(207): len = 548899, overlap = 11.75
PHY-3002 : Step(208): len = 549656, overlap = 10.875
PHY-3002 : Step(209): len = 548554, overlap = 10.6875
PHY-3002 : Step(210): len = 548151, overlap = 11.0625
PHY-3002 : Step(211): len = 548657, overlap = 9.78125
PHY-3002 : Step(212): len = 548462, overlap = 8.90625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00338507
PHY-3002 : Step(213): len = 548962, overlap = 9.28125
PHY-3002 : Step(214): len = 550211, overlap = 8.53125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 71/11710.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 658480, over cnt = 1904(5%), over = 7720, worst = 33
PHY-1001 : End global iterations;  1.160627s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (106.4%)

PHY-1001 : Congestion index: top1 = 73.45, top5 = 58.00, top10 = 50.24, top15 = 45.60.
PHY-3001 : End congestion estimation;  1.373720s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (99.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11708 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.648817s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (77.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000180847
PHY-3002 : Step(215): len = 549509, overlap = 82.375
PHY-3002 : Step(216): len = 548221, overlap = 67.4375
PHY-3002 : Step(217): len = 543558, overlap = 55.8438
PHY-3002 : Step(218): len = 538071, overlap = 57
PHY-3002 : Step(219): len = 532988, overlap = 57.4688
PHY-3002 : Step(220): len = 528653, overlap = 56.875
PHY-3002 : Step(221): len = 523950, overlap = 53.75
PHY-3002 : Step(222): len = 520253, overlap = 57.4688
PHY-3002 : Step(223): len = 516433, overlap = 61.3438
PHY-3002 : Step(224): len = 512144, overlap = 61.1562
PHY-3002 : Step(225): len = 507126, overlap = 63.625
PHY-3002 : Step(226): len = 502893, overlap = 60.2188
PHY-3002 : Step(227): len = 499048, overlap = 63.625
PHY-3002 : Step(228): len = 495562, overlap = 61.7812
PHY-3002 : Step(229): len = 492141, overlap = 65.75
PHY-3002 : Step(230): len = 489069, overlap = 66.875
PHY-3002 : Step(231): len = 486564, overlap = 65.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000361694
PHY-3002 : Step(232): len = 488261, overlap = 62.0312
PHY-3002 : Step(233): len = 492862, overlap = 57.25
PHY-3002 : Step(234): len = 493952, overlap = 54.4062
PHY-3002 : Step(235): len = 496518, overlap = 53.3438
PHY-3002 : Step(236): len = 498921, overlap = 49.875
PHY-3002 : Step(237): len = 498178, overlap = 48.625
PHY-3002 : Step(238): len = 498126, overlap = 50.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000723388
PHY-3002 : Step(239): len = 502833, overlap = 47.125
PHY-3002 : Step(240): len = 512021, overlap = 43.6562
PHY-3002 : Step(241): len = 515638, overlap = 39.6875
PHY-3002 : Step(242): len = 516256, overlap = 39.5625
PHY-3002 : Step(243): len = 516896, overlap = 37.375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49808, tnet num: 11708, tinst num: 10547, tnode num: 60711, tedge num: 81177.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 295.44 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 229/11710.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 634104, over cnt = 2061(5%), over = 6830, worst = 27
PHY-1001 : End global iterations;  0.488308s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (89.6%)

PHY-1001 : Congestion index: top1 = 66.27, top5 = 52.76, top10 = 46.75, top15 = 43.07.
PHY-1001 : End incremental global routing;  0.624560s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (82.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11708 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.407544s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (92.0%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10438 has valid locations, 49 needs to be replaced
PHY-3001 : design contains 10591 instances, 6289 luts, 3355 seqs, 808 slices, 149 macros(808 instances: 538 mslices 270 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 520784
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9980/11754.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 637456, over cnt = 2056(5%), over = 6828, worst = 26
PHY-1001 : End global iterations;  0.080521s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (77.6%)

PHY-1001 : Congestion index: top1 = 66.36, top5 = 52.85, top10 = 46.83, top15 = 43.15.
PHY-3001 : End congestion estimation;  0.260000s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (54.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49984, tnet num: 11752, tinst num: 10591, tnode num: 61019, tedge num: 81441.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11752 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.253632s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (63.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(244): len = 520540, overlap = 0
PHY-3002 : Step(245): len = 520523, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10001/11754.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 637248, over cnt = 2061(5%), over = 6835, worst = 26
PHY-1001 : End global iterations;  0.071451s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (109.3%)

PHY-1001 : Congestion index: top1 = 66.44, top5 = 52.83, top10 = 46.82, top15 = 43.14.
PHY-3001 : End congestion estimation;  0.232972s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (87.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11752 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.447441s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (59.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00167127
PHY-3002 : Step(246): len = 520476, overlap = 37.5
PHY-3002 : Step(247): len = 520519, overlap = 37.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0033107
PHY-3002 : Step(248): len = 520611, overlap = 37.375
PHY-3002 : Step(249): len = 520726, overlap = 37.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0066214
PHY-3002 : Step(250): len = 520722, overlap = 37.4375
PHY-3002 : Step(251): len = 520739, overlap = 37.4375
PHY-3001 : Final: Len = 520739, Over = 37.4375
PHY-3001 : End incremental placement;  2.615447s wall, 1.562500s user + 0.078125s system = 1.640625s CPU (62.7%)

OPT-1001 : Total overflow 296.12 peak overflow 3.06
OPT-1001 : End high-fanout net optimization;  3.890117s wall, 2.640625s user + 0.093750s system = 2.734375s CPU (70.3%)

OPT-1001 : Current memory(MB): used = 518, reserve = 499, peak = 528.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9989/11754.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 637528, over cnt = 2049(5%), over = 6758, worst = 26
PHY-1002 : len = 665688, over cnt = 1354(3%), over = 3628, worst = 23
PHY-1002 : len = 693536, over cnt = 326(0%), over = 798, worst = 17
PHY-1002 : len = 698472, over cnt = 129(0%), over = 236, worst = 15
PHY-1002 : len = 700704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.798659s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (88.0%)

PHY-1001 : Congestion index: top1 = 53.10, top5 = 46.01, top10 = 42.45, top15 = 40.14.
OPT-1001 : End congestion update;  0.973577s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (86.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11752 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.402050s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (38.9%)

OPT-0007 : Start: WNS -3827 TNS -41109 NUM_FEPS 27
OPT-0007 : Iter 1: improved WNS -3811 TNS -40509 NUM_FEPS 27 with 22 cells processed and 400 slack improved
OPT-0007 : Iter 2: improved WNS -3811 TNS -40509 NUM_FEPS 27 with 7 cells processed and 200 slack improved
OPT-0007 : Iter 3: improved WNS -3811 TNS -40509 NUM_FEPS 27 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.397137s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (71.6%)

OPT-1001 : Current memory(MB): used = 516, reserve = 496, peak = 528.
OPT-1001 : End physical optimization;  6.473703s wall, 4.593750s user + 0.109375s system = 4.703125s CPU (72.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6289 LUT to BLE ...
SYN-4008 : Packed 6289 LUT and 1160 SEQ to BLE.
SYN-4003 : Packing 2195 remaining SEQ's ...
SYN-4005 : Packed 1687 SEQ with LUT/SLICE
SYN-4006 : 3578 single LUT's are left
SYN-4006 : 508 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6797/8054 primitive instances ...
PHY-3001 : End packing;  0.475084s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (59.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4713 instances
RUN-1001 : 2286 mslices, 2286 lslices, 101 pads, 32 brams, 3 dsps
RUN-1001 : There are total 10803 nets
RUN-1001 : 5628 nets have 2 pins
RUN-1001 : 3732 nets have [3 - 5] pins
RUN-1001 : 871 nets have [6 - 10] pins
RUN-1001 : 316 nets have [11 - 20] pins
RUN-1001 : 246 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 4711 instances, 4572 slices, 149 macros(808 instances: 538 mslices 270 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : After packing: Len = 540409, Over = 96.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5476/10803.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 694368, over cnt = 1289(3%), over = 2014, worst = 9
PHY-1002 : len = 698928, over cnt = 817(2%), over = 1185, worst = 9
PHY-1002 : len = 708872, over cnt = 256(0%), over = 348, worst = 6
PHY-1002 : len = 712744, over cnt = 69(0%), over = 88, worst = 6
PHY-1002 : len = 714200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.852092s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (62.3%)

PHY-1001 : Congestion index: top1 = 56.64, top5 = 48.16, top10 = 43.79, top15 = 41.10.
PHY-3001 : End congestion estimation;  1.056999s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (68.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47171, tnet num: 10801, tinst num: 4711, tnode num: 55836, tedge num: 79429.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10801 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.395753s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (51.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.68018e-05
PHY-3002 : Step(252): len = 531818, overlap = 95.75
PHY-3002 : Step(253): len = 525798, overlap = 97.5
PHY-3002 : Step(254): len = 521572, overlap = 102
PHY-3002 : Step(255): len = 517733, overlap = 110.5
PHY-3002 : Step(256): len = 514543, overlap = 118.25
PHY-3002 : Step(257): len = 512242, overlap = 122
PHY-3002 : Step(258): len = 510856, overlap = 127.25
PHY-3002 : Step(259): len = 509648, overlap = 129
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000133604
PHY-3002 : Step(260): len = 516532, overlap = 111.5
PHY-3002 : Step(261): len = 524045, overlap = 96.75
PHY-3002 : Step(262): len = 523579, overlap = 97.75
PHY-3002 : Step(263): len = 523877, overlap = 96.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000267207
PHY-3002 : Step(264): len = 532003, overlap = 87.25
PHY-3002 : Step(265): len = 540664, overlap = 72.25
PHY-3002 : Step(266): len = 541259, overlap = 71
PHY-3002 : Step(267): len = 541688, overlap = 71.5
PHY-3002 : Step(268): len = 543149, overlap = 69.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.900693s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (1.7%)

PHY-3001 : Trial Legalized: Len = 579461
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 841/10803.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 710592, over cnt = 1639(4%), over = 2652, worst = 7
PHY-1002 : len = 721184, over cnt = 927(2%), over = 1289, worst = 6
PHY-1002 : len = 733944, over cnt = 253(0%), over = 340, worst = 6
PHY-1002 : len = 735448, over cnt = 149(0%), over = 195, worst = 6
PHY-1002 : len = 738608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.088551s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (48.8%)

PHY-1001 : Congestion index: top1 = 54.12, top5 = 48.34, top10 = 44.76, top15 = 42.22.
PHY-3001 : End congestion estimation;  1.317363s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (54.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10801 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.453151s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (69.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000155789
PHY-3002 : Step(269): len = 565508, overlap = 7.75
PHY-3002 : Step(270): len = 557681, overlap = 23.25
PHY-3002 : Step(271): len = 551417, overlap = 32
PHY-3002 : Step(272): len = 547051, overlap = 42.5
PHY-3002 : Step(273): len = 544783, overlap = 48
PHY-3002 : Step(274): len = 543274, overlap = 52.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000311578
PHY-3002 : Step(275): len = 549680, overlap = 49.5
PHY-3002 : Step(276): len = 553810, overlap = 43.5
PHY-3002 : Step(277): len = 555412, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000623155
PHY-3002 : Step(278): len = 561498, overlap = 38.25
PHY-3002 : Step(279): len = 569576, overlap = 31.25
PHY-3002 : Step(280): len = 571771, overlap = 30
PHY-3002 : Step(281): len = 574762, overlap = 30.75
PHY-3002 : Step(282): len = 576720, overlap = 30.75
PHY-3002 : Step(283): len = 577434, overlap = 30.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009985s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 590573, Over = 0
PHY-3001 : Spreading special nets. 50 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.033631s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.9%)

PHY-3001 : 65 instances has been re-located, deltaX = 6, deltaY = 40, maxDist = 1.
PHY-3001 : Final: Len = 591389, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47171, tnet num: 10801, tinst num: 4711, tnode num: 55836, tedge num: 79429.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.033834s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (62.0%)

RUN-1004 : used memory is 495 MB, reserved memory is 486 MB, peak memory is 543 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1961/10803.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 725232, over cnt = 1478(4%), over = 2334, worst = 7
PHY-1002 : len = 731784, over cnt = 942(2%), over = 1352, worst = 6
PHY-1002 : len = 744480, over cnt = 182(0%), over = 253, worst = 6
PHY-1002 : len = 747144, over cnt = 24(0%), over = 28, worst = 3
PHY-1002 : len = 747392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.069113s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (46.8%)

PHY-1001 : Congestion index: top1 = 51.34, top5 = 45.37, top10 = 42.04, top15 = 39.92.
PHY-1001 : End incremental global routing;  1.268979s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (50.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10801 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.438698s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (64.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.025933s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (49.4%)

OPT-1001 : Current memory(MB): used = 526, reserve = 512, peak = 543.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9911/10803.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 747392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.135867s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (46.0%)

PHY-1001 : Congestion index: top1 = 51.34, top5 = 45.37, top10 = 42.04, top15 = 39.92.
OPT-1001 : End congestion update;  0.374330s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (29.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10801 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.408369s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (26.8%)

OPT-0007 : Start: WNS -3917 TNS -40886 NUM_FEPS 29
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4607 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4711 instances, 4572 slices, 149 macros(808 instances: 538 mslices 270 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 601405, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028297s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.2%)

PHY-3001 : 11 instances has been re-located, deltaX = 2, deltaY = 12, maxDist = 2.
PHY-3001 : Final: Len = 601519, Over = 0
PHY-3001 : End incremental legalization;  0.217924s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (78.9%)

OPT-0007 : Iter 1: improved WNS -3817 TNS -26870 NUM_FEPS 23 with 63 cells processed and 17138 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4607 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4711 instances, 4572 slices, 149 macros(808 instances: 538 mslices 270 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 608427, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025518s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.2%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 608363, Over = 0
PHY-3001 : End incremental legalization;  0.204917s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (45.8%)

OPT-0007 : Iter 2: improved WNS -2367 TNS -16142 NUM_FEPS 24 with 33 cells processed and 19925 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4607 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4711 instances, 4572 slices, 149 macros(808 instances: 538 mslices 270 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 610505, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027764s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.3%)

PHY-3001 : 4 instances has been re-located, deltaX = 1, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 610433, Over = 0
PHY-3001 : End incremental legalization;  0.211402s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (44.3%)

OPT-0007 : Iter 3: improved WNS -2367 TNS -16039 NUM_FEPS 24 with 12 cells processed and 2150 slack improved
OPT-1001 : End path based optimization;  1.698354s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (43.2%)

OPT-1001 : Current memory(MB): used = 545, reserve = 531, peak = 547.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10801 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.390941s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (52.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9602/10803.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 766752, over cnt = 131(0%), over = 171, worst = 4
PHY-1002 : len = 767160, over cnt = 84(0%), over = 101, worst = 3
PHY-1002 : len = 767440, over cnt = 63(0%), over = 75, worst = 3
PHY-1002 : len = 768128, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 768328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.591496s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (60.8%)

PHY-1001 : Congestion index: top1 = 51.83, top5 = 45.78, top10 = 42.49, top15 = 40.34.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10801 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.358928s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (69.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2367 TNS -16139 NUM_FEPS 24
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 51.482759
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2367ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10803 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10803 nets
OPT-1001 : End physical optimization;  6.528695s wall, 3.453125s user + 0.046875s system = 3.500000s CPU (53.6%)

RUN-1003 : finish command "place" in  31.790507s wall, 17.312500s user + 1.203125s system = 18.515625s CPU (58.2%)

RUN-1004 : used memory is 480 MB, reserved memory is 460 MB, peak memory is 547 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.194558s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (49.7%)

RUN-1004 : used memory is 481 MB, reserved memory is 461 MB, peak memory is 547 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4713 instances
RUN-1001 : 2286 mslices, 2286 lslices, 101 pads, 32 brams, 3 dsps
RUN-1001 : There are total 10803 nets
RUN-1001 : 5628 nets have 2 pins
RUN-1001 : 3732 nets have [3 - 5] pins
RUN-1001 : 871 nets have [6 - 10] pins
RUN-1001 : 316 nets have [11 - 20] pins
RUN-1001 : 246 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47171, tnet num: 10801, tinst num: 4711, tnode num: 55836, tedge num: 79429.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.461408s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (58.8%)

RUN-1004 : used memory is 479 MB, reserved memory is 464 MB, peak memory is 547 MB
PHY-1001 : 2286 mslices, 2286 lslices, 101 pads, 32 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10801 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 733592, over cnt = 1515(4%), over = 2451, worst = 9
PHY-1002 : len = 742864, over cnt = 891(2%), over = 1303, worst = 8
PHY-1002 : len = 753168, over cnt = 292(0%), over = 407, worst = 5
PHY-1002 : len = 758320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.846328s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (108.3%)

PHY-1001 : Congestion index: top1 = 51.51, top5 = 45.56, top10 = 42.15, top15 = 39.92.
PHY-1001 : End global routing;  2.112556s wall, 2.218750s user + 0.000000s system = 2.218750s CPU (105.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 555, reserve = 542, peak = 555.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 809, reserve = 797, peak = 809.
PHY-1001 : End build detailed router design. 3.545050s wall, 1.875000s user + 0.125000s system = 2.000000s CPU (56.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 142752, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.707802s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (50.3%)

PHY-1001 : Current memory(MB): used = 844, reserve = 833, peak = 844.
PHY-1001 : End phase 1; 1.713389s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (51.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 2.00895e+06, over cnt = 659(0%), over = 660, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 849, reserve = 837, peak = 849.
PHY-1001 : End initial routed; 29.393434s wall, 19.703125s user + 0.109375s system = 19.812500s CPU (67.4%)

PHY-1001 : Update timing.....
PHY-1001 : 211/10096(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.575   |  -89.543  |  69   
RUN-1001 :   Hold   |  -1.637   |  -69.623  |  55   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.654245s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (47.2%)

PHY-1001 : Current memory(MB): used = 852, reserve = 839, peak = 852.
PHY-1001 : End phase 2; 31.047742s wall, 20.468750s user + 0.125000s system = 20.593750s CPU (66.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 18 pins with SWNS -3.440ns STNS -87.361ns FEP 69.
PHY-1001 : End OPT Iter 1; 0.117578s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (79.7%)

PHY-1022 : len = 2.00902e+06, over cnt = 673(0%), over = 674, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.249279s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (81.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.9895e+06, over cnt = 218(0%), over = 218, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.843468s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (61.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.98542e+06, over cnt = 43(0%), over = 43, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.362941s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (56.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.98546e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.157774s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (49.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.98554e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.131375s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (59.5%)

PHY-1001 : Update timing.....
PHY-1001 : 208/10096(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.440   |  -87.361  |  69   
RUN-1001 :   Hold   |  -1.637   |  -69.623  |  55   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.633989s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (61.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 193 feed throughs used by 132 nets
PHY-1001 : End commit to database; 1.324210s wall, 0.796875s user + 0.078125s system = 0.875000s CPU (66.1%)

PHY-1001 : Current memory(MB): used = 923, reserve = 914, peak = 923.
PHY-1001 : End phase 3; 4.900983s wall, 2.984375s user + 0.093750s system = 3.078125s CPU (62.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 16 pins with SWNS -3.428ns STNS -87.349ns FEP 69.
PHY-1001 : End OPT Iter 1; 0.127436s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (49.0%)

PHY-1022 : len = 1.98551e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End optimize timing; 0.254992s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (55.1%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.428ns, -87.349ns, 69}
PHY-1001 : Update timing.....
PHY-1001 : 208/10096(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.428   |  -87.349  |  69   
RUN-1001 :   Hold   |  -1.637   |  -69.623  |  55   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.645177s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (81.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 194 feed throughs used by 133 nets
PHY-1001 : End commit to database; 1.258188s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (57.1%)

PHY-1001 : Current memory(MB): used = 929, reserve = 919, peak = 929.
PHY-1001 : End phase 4; 3.170504s wall, 2.203125s user + 0.000000s system = 2.203125s CPU (69.5%)

PHY-1003 : Routed, final wirelength = 1.98551e+06
PHY-1001 : Current memory(MB): used = 930, reserve = 921, peak = 930.
PHY-1001 : End export database. 0.039997s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (39.1%)

PHY-1001 : End detail routing;  44.683869s wall, 28.609375s user + 0.359375s system = 28.968750s CPU (64.8%)

RUN-1003 : finish command "route" in  49.086560s wall, 32.250000s user + 0.359375s system = 32.609375s CPU (66.4%)

RUN-1004 : used memory is 928 MB, reserved memory is 919 MB, peak memory is 930 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8321   out of  19600   42.45%
#reg                     3480   out of  19600   17.76%
#le                      8824
  #lut only              5344   out of   8824   60.56%
  #reg only               503   out of   8824    5.70%
  #lut&reg               2977   out of   8824   33.74%
#dsp                        3   out of     29   10.34%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1675
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    260
#3        config_inst_syn_9                        GCLK               config             config_inst.jtck               223
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    194
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 81
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    52


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |8824   |7513    |808     |3496    |32      |3       |
|  ISP                               |AHBISP                                        |1264   |733     |329     |693     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |597    |339     |145     |327     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |74     |48      |18      |47      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |10     |7       |0       |10      |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |66     |35      |18      |35      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |63     |44      |18      |35      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |70     |47      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |7      |7       |0       |7       |2       |0       |
|    u_bypass                        |bypass                                        |119    |79      |40      |33      |0       |0       |
|    u_demosaic                      |demosaic                                      |386    |166     |132     |266     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |102    |34      |30      |75      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |64     |29      |23      |42      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |77     |40      |29      |49      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |83     |42      |33      |64      |0       |0       |
|    u_gamma                         |gamma                                         |25     |25      |0       |17      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |8      |8       |0       |8       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |12     |12      |0       |4       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |4      |4       |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |4      |4       |0       |1       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |4      |4       |0       |1       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |12     |12      |0       |11      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |31     |31      |0       |17      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |8      |8       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |8      |8       |0       |0       |4       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |3      |3       |0       |2       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |4      |4       |0       |3       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |14     |14      |0       |10      |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |145    |104     |18      |116     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |15     |15      |0       |15      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |39     |20      |0       |39      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |35     |34      |0       |35      |0       |0       |
|  sd_reader                         |sd_reader                                     |584    |455     |100     |269     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |285    |232     |34      |143     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |809    |608     |118     |401     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |400    |250     |72      |275     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |149    |86      |18      |121     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |16     |16      |0       |16      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |42     |26      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |26     |20      |0       |26      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |165    |102     |30      |127     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |30     |21      |0       |30      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |34     |26      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |23      |0       |36      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |405    |354     |46      |124     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |63     |51      |12      |23      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |62     |62      |0       |12      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |55     |46      |4       |30      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |134    |116     |18      |31      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |91     |79      |12      |28      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |4981   |4902    |51      |1413    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |152    |85      |65      |33      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |776    |521     |127     |498     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |776    |521     |127     |498     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |350    |240     |0       |343     |0       |0       |
|        reg_inst                    |register                                      |350    |240     |0       |343     |0       |0       |
|      trigger_inst                  |trigger                                       |426    |281     |127     |155     |0       |0       |
|        bus_inst                    |bus_top                                       |201    |117     |70      |72      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |96     |52      |34      |32      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |50     |32      |18      |17      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                       |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                       |52     |30      |18      |20      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |112    |82      |29      |55      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5582  
    #2          2       2206  
    #3          3       892   
    #4          4       634   
    #5        5-10      943   
    #6        11-50     469   
    #7       51-100      19   
    #8       101-500     4    
  Average     3.15            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.473160s wall, 1.656250s user + 0.015625s system = 1.671875s CPU (113.5%)

RUN-1004 : used memory is 926 MB, reserved memory is 917 MB, peak memory is 983 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47171, tnet num: 10801, tinst num: 4711, tnode num: 55836, tedge num: 79429.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10801 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 5956a6058a8b3c81d69416d7902a72581fa84cfa27d09ef7c749692e78cb1abf -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4711
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10803, pip num: 125918
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 194
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3155 valid insts, and 337993 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100010000011110000010011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.376865s wall, 85.468750s user + 1.187500s system = 86.656250s CPU (498.7%)

RUN-1004 : used memory is 929 MB, reserved memory is 922 MB, peak memory is 1118 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_104712.log"
