{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647324350891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647324350891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 00:05:50 2022 " "Processing started: Tue Mar 15 00:05:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647324350891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324350891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rest1 -c rest1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rest1 -c rest1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324350891 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647324352044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647324352044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rest1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rest1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rest1std_logic-structural " "Found design unit 1: rest1std_logic-structural" {  } { { "rest1bit.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/rest1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324368525 ""} { "Info" "ISGN_ENTITY_NAME" "1 rest1std_logic " "Found entity 1: rest1std_logic" {  } { { "rest1bit.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/rest1bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324368525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324368525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rest1bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rest1bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rest1std_logic_tb-arch " "Found design unit 1: rest1std_logic_tb-arch" {  } { { "rest1bit_tb.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/rest1bit_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324368527 ""} { "Info" "ISGN_ENTITY_NAME" "1 rest1std_logic_tb " "Found entity 1: rest1std_logic_tb" {  } { { "rest1bit_tb.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/rest1bit_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324368527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324368527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rest4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rest4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rest4std_logic-structural " "Found design unit 1: rest4std_logic-structural" {  } { { "rest4bit.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/rest4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324368529 ""} { "Info" "ISGN_ENTITY_NAME" "1 rest4std_logic " "Found entity 1: rest4std_logic" {  } { { "rest4bit.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/rest4bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324368529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324368529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rest4bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rest4bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rest4std_logic_tb-arch " "Found design unit 1: rest4std_logic_tb-arch" {  } { { "rest4bit_tb.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/rest4bit_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324368531 ""} { "Info" "ISGN_ENTITY_NAME" "1 rest4std_logic_tb " "Found entity 1: rest4std_logic_tb" {  } { { "rest4bit_tb.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/rest4bit_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324368531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324368531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoBCD-arch " "Found design unit 1: decoBCD-arch" {  } { { "decoBCD.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/decoBCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324368533 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoBCD " "Found entity 1: decoBCD" {  } { { "decoBCD.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/decoBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324368533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324368533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7seg-arch " "Found design unit 1: BCD7seg-arch" {  } { { "BCD7seg.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/BCD7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324368534 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7seg " "Found entity 1: BCD7seg" {  } { { "BCD7seg.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/BCD7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324368534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324368534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-structural " "Found design unit 1: main-structural" {  } { { "main.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/main.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324368536 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324368536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324368536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complemento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complemento-arch " "Found design unit 1: complemento-arch" {  } { { "complemento.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/complemento.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324368537 ""} { "Info" "ISGN_ENTITY_NAME" "1 complemento " "Found entity 1: complemento" {  } { { "complemento.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/complemento.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324368537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324368537 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "resstaAux complemento.vhd(30) " "VHDL error at complemento.vhd(30): object \"resstaAux\" is used but not declared" {  } { { "complemento.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/complemento.vhd" 30 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1647324368539 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647324368708 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 15 00:06:08 2022 " "Processing ended: Tue Mar 15 00:06:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647324368708 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647324368708 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647324368708 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324368708 ""}
