

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1'
================================================================
* Date:           Wed Sep  6 08:20:11 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9218|     9218|  92.180 us|  92.180 us|  9218|  9218|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_i1_l_j1  |     9216|     9216|         2|          1|          1|  9216|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.77>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 5 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 6 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %v325, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i1"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [bert_layer.cpp:51]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.20ns)   --->   "%icmp_ln51 = icmp_eq  i14 %indvar_flatten_load, i14 9216" [bert_layer.cpp:51]   --->   Operation 14 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.81ns)   --->   "%add_ln51_1 = add i14 %indvar_flatten_load, i14 1" [bert_layer.cpp:51]   --->   Operation 15 'add' 'add_ln51_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.inc17, void %for.end19.exitStub" [bert_layer.cpp:51]   --->   Operation 16 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j1_load = load i10 %j1" [bert_layer.cpp:52]   --->   Operation 17 'load' 'j1_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i1_load = load i4 %i1" [bert_layer.cpp:51]   --->   Operation 18 'load' 'i1_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln51 = add i4 %i1_load, i4 1" [bert_layer.cpp:51]   --->   Operation 19 'add' 'add_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.77ns)   --->   "%icmp_ln52 = icmp_eq  i10 %j1_load, i10 768" [bert_layer.cpp:52]   --->   Operation 20 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln51)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.68ns)   --->   "%select_ln51 = select i1 %icmp_ln52, i10 0, i10 %j1_load" [bert_layer.cpp:51]   --->   Operation 21 'select' 'select_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%select_ln51_1 = select i1 %icmp_ln52, i4 %add_ln51, i4 %i1_load" [bert_layer.cpp:51]   --->   Operation 22 'select' 'select_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i10 %select_ln51" [bert_layer.cpp:52]   --->   Operation 23 'zext' 'zext_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%v325_addr = getelementptr i12 %v325, i64 0, i64 %zext_ln52" [bert_layer.cpp:54]   --->   Operation 24 'getelementptr' 'v325_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%v17_V = load i10 %v325_addr" [bert_layer.cpp:54]   --->   Operation 25 'load' 'v17_V' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_1 : Operation 26 [1/1] (0.95ns)   --->   "%switch_ln56 = switch i4 %select_ln51_1, void %arrayidx163.case.11, i4 0, void %arrayidx163.case.0, i4 1, void %arrayidx163.case.1, i4 2, void %arrayidx163.case.2, i4 3, void %arrayidx163.case.3, i4 4, void %arrayidx163.case.4, i4 5, void %arrayidx163.case.5, i4 6, void %arrayidx163.case.6, i4 7, void %arrayidx163.case.7, i4 8, void %arrayidx163.case.8, i4 9, void %arrayidx163.case.9, i4 10, void %arrayidx163.case.10" [bert_layer.cpp:56]   --->   Operation 26 'switch' 'switch_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.95>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln52 = add i10 %select_ln51, i10 1" [bert_layer.cpp:52]   --->   Operation 27 'add' 'add_ln52' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln52 = store i14 %add_ln51_1, i14 %indvar_flatten" [bert_layer.cpp:52]   --->   Operation 28 'store' 'store_ln52' <Predicate = (!icmp_ln51)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln52 = store i4 %select_ln51_1, i4 %i1" [bert_layer.cpp:52]   --->   Operation 29 'store' 'store_ln52' <Predicate = (!icmp_ln51)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln52 = store i10 %add_ln52, i10 %j1" [bert_layer.cpp:52]   --->   Operation 30 'store' 'store_ln52' <Predicate = (!icmp_ln51)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc" [bert_layer.cpp:52]   --->   Operation 31 'br' 'br_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_bias_i1_l_j1_str"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [bert_layer.cpp:53]   --->   Operation 34 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [bert_layer.cpp:52]   --->   Operation 35 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%v17_V = load i10 %v325_addr" [bert_layer.cpp:54]   --->   Operation 36 'load' 'v17_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i12 %v17_V"   --->   Operation 37 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%acc_outp_V_addr = getelementptr i24 %acc_outp_V, i64 0, i64 %zext_ln52" [bert_layer.cpp:56]   --->   Operation 38 'getelementptr' 'acc_outp_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%acc_outp_V_1_addr = getelementptr i24 %acc_outp_V_1, i64 0, i64 %zext_ln52" [bert_layer.cpp:56]   --->   Operation 39 'getelementptr' 'acc_outp_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%acc_outp_V_2_addr = getelementptr i24 %acc_outp_V_2, i64 0, i64 %zext_ln52" [bert_layer.cpp:56]   --->   Operation 40 'getelementptr' 'acc_outp_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%acc_outp_V_3_addr = getelementptr i24 %acc_outp_V_3, i64 0, i64 %zext_ln52" [bert_layer.cpp:56]   --->   Operation 41 'getelementptr' 'acc_outp_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%acc_outp_V_4_addr = getelementptr i24 %acc_outp_V_4, i64 0, i64 %zext_ln52" [bert_layer.cpp:56]   --->   Operation 42 'getelementptr' 'acc_outp_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%acc_outp_V_5_addr = getelementptr i24 %acc_outp_V_5, i64 0, i64 %zext_ln52" [bert_layer.cpp:56]   --->   Operation 43 'getelementptr' 'acc_outp_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%acc_outp_V_6_addr = getelementptr i24 %acc_outp_V_6, i64 0, i64 %zext_ln52" [bert_layer.cpp:56]   --->   Operation 44 'getelementptr' 'acc_outp_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%acc_outp_V_7_addr = getelementptr i24 %acc_outp_V_7, i64 0, i64 %zext_ln52" [bert_layer.cpp:56]   --->   Operation 45 'getelementptr' 'acc_outp_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%acc_outp_V_8_addr = getelementptr i24 %acc_outp_V_8, i64 0, i64 %zext_ln52" [bert_layer.cpp:56]   --->   Operation 46 'getelementptr' 'acc_outp_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%acc_outp_V_9_addr = getelementptr i24 %acc_outp_V_9, i64 0, i64 %zext_ln52" [bert_layer.cpp:56]   --->   Operation 47 'getelementptr' 'acc_outp_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%acc_outp_V_10_addr = getelementptr i24 %acc_outp_V_10, i64 0, i64 %zext_ln52" [bert_layer.cpp:56]   --->   Operation 48 'getelementptr' 'acc_outp_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%acc_outp_V_11_addr = getelementptr i24 %acc_outp_V_11, i64 0, i64 %zext_ln52" [bert_layer.cpp:56]   --->   Operation 49 'getelementptr' 'acc_outp_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.25ns)   --->   "%store_ln56 = store i24 %sext_ln75, i10 %acc_outp_V_10_addr" [bert_layer.cpp:56]   --->   Operation 50 'store' 'store_ln56' <Predicate = (select_ln51_1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx163.exit" [bert_layer.cpp:56]   --->   Operation 51 'br' 'br_ln56' <Predicate = (select_ln51_1 == 10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.25ns)   --->   "%store_ln56 = store i24 %sext_ln75, i10 %acc_outp_V_9_addr" [bert_layer.cpp:56]   --->   Operation 52 'store' 'store_ln56' <Predicate = (select_ln51_1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx163.exit" [bert_layer.cpp:56]   --->   Operation 53 'br' 'br_ln56' <Predicate = (select_ln51_1 == 9)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln56 = store i24 %sext_ln75, i10 %acc_outp_V_8_addr" [bert_layer.cpp:56]   --->   Operation 54 'store' 'store_ln56' <Predicate = (select_ln51_1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx163.exit" [bert_layer.cpp:56]   --->   Operation 55 'br' 'br_ln56' <Predicate = (select_ln51_1 == 8)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln56 = store i24 %sext_ln75, i10 %acc_outp_V_7_addr" [bert_layer.cpp:56]   --->   Operation 56 'store' 'store_ln56' <Predicate = (select_ln51_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx163.exit" [bert_layer.cpp:56]   --->   Operation 57 'br' 'br_ln56' <Predicate = (select_ln51_1 == 7)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (3.25ns)   --->   "%store_ln56 = store i24 %sext_ln75, i10 %acc_outp_V_6_addr" [bert_layer.cpp:56]   --->   Operation 58 'store' 'store_ln56' <Predicate = (select_ln51_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx163.exit" [bert_layer.cpp:56]   --->   Operation 59 'br' 'br_ln56' <Predicate = (select_ln51_1 == 6)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln56 = store i24 %sext_ln75, i10 %acc_outp_V_5_addr" [bert_layer.cpp:56]   --->   Operation 60 'store' 'store_ln56' <Predicate = (select_ln51_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx163.exit" [bert_layer.cpp:56]   --->   Operation 61 'br' 'br_ln56' <Predicate = (select_ln51_1 == 5)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln56 = store i24 %sext_ln75, i10 %acc_outp_V_4_addr" [bert_layer.cpp:56]   --->   Operation 62 'store' 'store_ln56' <Predicate = (select_ln51_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx163.exit" [bert_layer.cpp:56]   --->   Operation 63 'br' 'br_ln56' <Predicate = (select_ln51_1 == 4)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln56 = store i24 %sext_ln75, i10 %acc_outp_V_3_addr" [bert_layer.cpp:56]   --->   Operation 64 'store' 'store_ln56' <Predicate = (select_ln51_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx163.exit" [bert_layer.cpp:56]   --->   Operation 65 'br' 'br_ln56' <Predicate = (select_ln51_1 == 3)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln56 = store i24 %sext_ln75, i10 %acc_outp_V_2_addr" [bert_layer.cpp:56]   --->   Operation 66 'store' 'store_ln56' <Predicate = (select_ln51_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx163.exit" [bert_layer.cpp:56]   --->   Operation 67 'br' 'br_ln56' <Predicate = (select_ln51_1 == 2)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln56 = store i24 %sext_ln75, i10 %acc_outp_V_1_addr" [bert_layer.cpp:56]   --->   Operation 68 'store' 'store_ln56' <Predicate = (select_ln51_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx163.exit" [bert_layer.cpp:56]   --->   Operation 69 'br' 'br_ln56' <Predicate = (select_ln51_1 == 1)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (3.25ns)   --->   "%store_ln56 = store i24 %sext_ln75, i10 %acc_outp_V_addr" [bert_layer.cpp:56]   --->   Operation 70 'store' 'store_ln56' <Predicate = (select_ln51_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx163.exit" [bert_layer.cpp:56]   --->   Operation 71 'br' 'br_ln56' <Predicate = (select_ln51_1 == 0)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (3.25ns)   --->   "%store_ln56 = store i24 %sext_ln75, i10 %acc_outp_V_11_addr" [bert_layer.cpp:56]   --->   Operation 72 'store' 'store_ln56' <Predicate = (select_ln51_1 == 15) | (select_ln51_1 == 14) | (select_ln51_1 == 13) | (select_ln51_1 == 12) | (select_ln51_1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx163.exit" [bert_layer.cpp:56]   --->   Operation 73 'br' 'br_ln56' <Predicate = (select_ln51_1 == 15) | (select_ln51_1 == 14) | (select_ln51_1 == 13) | (select_ln51_1 == 12) | (select_ln51_1 == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.78ns
The critical path consists of the following:
	'alloca' operation ('j1') [14]  (0 ns)
	'load' operation ('j1_load', bert_layer.cpp:52) on local variable 'j1' [28]  (0 ns)
	'icmp' operation ('icmp_ln52', bert_layer.cpp:52) [33]  (1.77 ns)
	'select' operation ('select_ln51', bert_layer.cpp:51) [34]  (0.687 ns)
	'add' operation ('add_ln52', bert_layer.cpp:52) [92]  (1.73 ns)
	'store' operation ('store_ln52', bert_layer.cpp:52) of variable 'add_ln52', bert_layer.cpp:52 on local variable 'j1' [95]  (1.59 ns)

 <State 2>: 6.51ns
The critical path consists of the following:
	'load' operation ('v17.V', bert_layer.cpp:54) on array 'v325' [40]  (3.25 ns)
	'store' operation ('store_ln56', bert_layer.cpp:56) of variable 'sext_ln75' on array 'acc_outp_V_11' [89]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
