Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,5
design__inferred_latch__count,0
design__instance__count,1257
design__instance__area,10357.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,13
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,1.4541456039296463E-8
power__switching__total,8.663541883890957E-9
power__leakage__total,1.3698342016255083E-8
power__total,3.6903337274907244E-8
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.3257633976999953
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.3140358340034455
timing__hold__ws__corner:nom_tt_025C_1v80,0.3168037033488435
timing__setup__ws__corner:nom_tt_025C_1v80,299998.0436732884
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.316804
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,499997.937500
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,13
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.36641532511938507
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.33680534314829724
timing__hold__ws__corner:nom_ss_100C_1v60,0.8149072758356954
timing__setup__ws__corner:nom_ss_100C_1v60,299996.2392357491
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.814907
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,499995.843750
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,13
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3367856089334764
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3277054831363224
timing__hold__ws__corner:nom_ff_n40C_1v95,0.05820766255969253
timing__setup__ws__corner:nom_ff_n40C_1v95,299998.50933458895
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.058208
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,499998.593750
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,13
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.31317974100494506
clock__skew__worst_setup,0.3082076625596925
timing__hold__ws,0.05820766255969253
timing__setup__ws,299996.122820424
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.058208
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,499995.781250
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1257
design__instance__area__stdcell,10357.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.627978
design__instance__utilization__stdcell,0.627978
design__instance__count__class:buffer,7
design__instance__count__class:inverter,3
design__instance__count__class:sequential_cell,180
design__instance__count__class:multi_input_combinational_cell,422
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,931
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,15568.9
design__violations,0
design__instance__count__class:timing_repair_buffer,236
design__instance__count__class:clock_buffer,17
design__instance__count__class:clock_inverter,167
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,170
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1037
route__net__special,2
route__drc_errors__iter:1,321
route__wirelength__iter:1,17422
route__drc_errors__iter:2,65
route__wirelength__iter:2,17172
route__drc_errors__iter:3,58
route__wirelength__iter:3,17132
route__drc_errors__iter:4,3
route__wirelength__iter:4,17103
route__drc_errors__iter:5,0
route__wirelength__iter:5,17100
route__drc_errors,0
route__wirelength,17100
route__vias,6141
route__vias__singlecut,6141
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,279.68
timing__unannotated_net__count__corner:nom_tt_025C_1v80,45
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,45
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,45
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,13
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.31317974100494506
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3082076625596925
timing__hold__ws__corner:min_tt_025C_1v80,0.31279307807010814
timing__setup__ws__corner:min_tt_025C_1v80,299998.101880951
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.312793
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,499997.812500
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,45
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,13
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.3347743010896062
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.3161327678005116
timing__hold__ws__corner:min_ss_100C_1v60,0.8149072758356954
timing__setup__ws__corner:min_ss_100C_1v60,299996.3556510742
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.814907
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,499995.906250
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,45
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,13
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.32756276396247047
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.3183706721701164
timing__hold__ws__corner:min_ff_n40C_1v95,0.05820766255969253
timing__setup__ws__corner:min_ff_n40C_1v95,299998.5675422515
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.058208
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,499998.687500
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,45
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,13
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.33527168101870514
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.32374306929379487
timing__hold__ws__corner:max_tt_025C_1v80,0.3204600564504015
timing__setup__ws__corner:max_tt_025C_1v80,299998.01456945715
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.320460
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,499997.937500
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,45
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,13
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3708783107822976
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.36641532511938507
timing__hold__ws__corner:max_ss_100C_1v60,0.8149072758356954
timing__setup__ws__corner:max_ss_100C_1v60,299996.122820424
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.814907
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,499995.781250
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,45
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,13
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.34414186363596494
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.33516215751422834
timing__hold__ws__corner:max_ff_n40C_1v95,0.05820766255969253
timing__setup__ws__corner:max_ff_n40C_1v95,299998.8003729017
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.058208
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,499998.656250
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,45
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,45
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,2.41949E-9
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,1.93896E-9
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,5.3844E-10
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,1.93896E-9
design_powergrid__voltage__worst,1.93896E-9
design_powergrid__voltage__worst__net:VPWR,1.8
design_powergrid__drop__worst,2.41949E-9
design_powergrid__drop__worst__net:VPWR,2.41949E-9
design_powergrid__voltage__worst__net:VGND,1.93896E-9
design_powergrid__drop__worst__net:VGND,1.93896E-9
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,5.4499999999999997914275176285193828806807658793331938795745372772216796875E-10
ir__drop__worst,2.419999999999999914974976750214365195379428996602655388414859771728515625E-9
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
