#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55a72b12f4d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55a72b19d380 .scope module, "mips_cpu_harvard" "mips_cpu_harvard" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55a72b1d47f0 .functor BUFZ 1, L_0x55a72b1d1c30, C4<0>, C4<0>, C4<0>;
L_0x55a72b1d4fd0 .functor BUFZ 32, L_0x55a72b1d4a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a72b1d53c0 .functor BUFZ 32, v0x55a72b1b8200_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fac43ad52e8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x55a72b1d5680 .functor OR 1, L_0x7fac43ad52e8, L_0x55a72b1d57e0, C4<0>, C4<0>;
L_0x55a72b1d5570 .functor OR 1, L_0x55a72b1d5ab0, L_0x55a72b1d5e30, C4<0>, C4<0>;
L_0x7fac43ad53c0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x55a72b1d60b0 .functor AND 1, L_0x7fac43ad53c0, L_0x55a72b1d5570, C4<1>, C4<1>;
L_0x55a72b1d6200 .functor BUFZ 32, v0x55a72b1bbe20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fac43ad5210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a72b1bd480_0 .net/2u *"_ivl_20", 15 0, L_0x7fac43ad5210;  1 drivers
v0x55a72b1bd580_0 .net *"_ivl_23", 15 0, L_0x55a72b1d5090;  1 drivers
L_0x7fac43ad52a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a72b1bd660_0 .net/2u *"_ivl_30", 31 0, L_0x7fac43ad52a0;  1 drivers
v0x55a72b1bd720_0 .net *"_ivl_34", 0 0, L_0x7fac43ad52e8;  1 drivers
v0x55a72b1bd800_0 .net *"_ivl_36", 31 0, L_0x55a72b1d56f0;  1 drivers
L_0x7fac43ad5330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a72b1bd8e0_0 .net *"_ivl_39", 25 0, L_0x7fac43ad5330;  1 drivers
L_0x7fac43ad5378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a72b1bd9c0_0 .net/2u *"_ivl_40", 31 0, L_0x7fac43ad5378;  1 drivers
v0x55a72b1bdaa0_0 .net *"_ivl_42", 0 0, L_0x55a72b1d57e0;  1 drivers
v0x55a72b1bdb60_0 .net *"_ivl_46", 0 0, L_0x7fac43ad53c0;  1 drivers
v0x55a72b1bdc40_0 .net *"_ivl_48", 31 0, L_0x55a72b1d59c0;  1 drivers
L_0x7fac43ad5408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a72b1bdd20_0 .net *"_ivl_51", 25 0, L_0x7fac43ad5408;  1 drivers
L_0x7fac43ad5450 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x55a72b1bde00_0 .net/2u *"_ivl_52", 31 0, L_0x7fac43ad5450;  1 drivers
v0x55a72b1bdee0_0 .net *"_ivl_54", 0 0, L_0x55a72b1d5ab0;  1 drivers
v0x55a72b1bdfa0_0 .net *"_ivl_56", 31 0, L_0x55a72b1d5c80;  1 drivers
L_0x7fac43ad5498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a72b1be080_0 .net *"_ivl_59", 25 0, L_0x7fac43ad5498;  1 drivers
L_0x7fac43ad54e0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x55a72b1be160_0 .net/2u *"_ivl_60", 31 0, L_0x7fac43ad54e0;  1 drivers
v0x55a72b1be240_0 .net *"_ivl_62", 0 0, L_0x55a72b1d5e30;  1 drivers
v0x55a72b1be410_0 .net *"_ivl_65", 0 0, L_0x55a72b1d5570;  1 drivers
v0x55a72b1be4d0_0 .net *"_ivl_7", 4 0, L_0x55a72b1d43f0;  1 drivers
v0x55a72b1be5b0_0 .net *"_ivl_9", 4 0, L_0x55a72b1d4490;  1 drivers
v0x55a72b1be690_0 .var "active", 0 0;
v0x55a72b1be750_0 .net "alu_control_out", 3 0, v0x55a72b1b8590_0;  1 drivers
v0x55a72b1be810_0 .net "alu_fcode", 5 0, L_0x55a72b1d4e90;  1 drivers
v0x55a72b1be8d0_0 .net "alu_op", 1 0, L_0x55a72b1d3260;  1 drivers
v0x55a72b1be9c0_0 .net "alu_op1", 31 0, L_0x55a72b1d4fd0;  1 drivers
v0x55a72b1bea80_0 .net "alu_op2", 31 0, L_0x55a72b1d52d0;  1 drivers
v0x55a72b1beb20_0 .net "alu_out", 31 0, v0x55a72b1b8200_0;  1 drivers
v0x55a72b1bebf0_0 .net "alu_src", 0 0, L_0x55a72b1d16b0;  1 drivers
v0x55a72b1becc0_0 .net "alu_z_flag", 0 0, L_0x55a72b1d5430;  1 drivers
v0x55a72b1bed90_0 .net "branch", 0 0, L_0x55a72b1d3090;  1 drivers
o0x7fac43b1ef78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a72b1bee60_0 .net "clk", 0 0, o0x7fac43b1ef78;  0 drivers
o0x7fac43b1f218 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a72b1bef50_0 .net "clk_enable", 0 0, o0x7fac43b1f218;  0 drivers
v0x55a72b1beff0_0 .net "curr_addr", 31 0, v0x55a72b1bbe20_0;  1 drivers
v0x55a72b1bf2d0_0 .net "curr_addr_p4", 31 0, L_0x55a72b1d54d0;  1 drivers
v0x55a72b1bf370_0 .net "data_address", 31 0, L_0x55a72b1d53c0;  1 drivers
v0x55a72b1bf410_0 .var "data_read", 0 0;
o0x7fac43b1fa28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a72b1bf4b0_0 .net "data_readdata", 31 0, o0x7fac43b1fa28;  0 drivers
v0x55a72b1bf590_0 .var "data_write", 0 0;
v0x55a72b1bf650_0 .var "data_writedata", 31 0;
v0x55a72b1bf730_0 .net "instr_address", 31 0, L_0x55a72b1d6200;  1 drivers
v0x55a72b1bf810_0 .net "instr_opcode", 5 0, L_0x55a72b1c0970;  1 drivers
o0x7fac43b1fae8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a72b1bf900_0 .net "instr_readdata", 31 0, o0x7fac43b1fae8;  0 drivers
v0x55a72b1bf9c0_0 .net "j_type", 0 0, L_0x55a72b1d5680;  1 drivers
v0x55a72b1bfa80_0 .net "jr_type", 0 0, L_0x55a72b1d60b0;  1 drivers
v0x55a72b1bfb40_0 .net "mem_read", 0 0, L_0x55a72b1d1e80;  1 drivers
v0x55a72b1bfc10_0 .net "mem_to_reg", 0 0, L_0x55a72b1d18b0;  1 drivers
v0x55a72b1bfce0_0 .net "mem_write", 0 0, L_0x55a72b1d28b0;  1 drivers
v0x55a72b1bfdb0_0 .var "next_instr_addr", 31 0;
v0x55a72b1bfe80_0 .net "offset", 31 0, L_0x55a72b1d5130;  1 drivers
v0x55a72b1bff20_0 .net "reg_a_read_data", 31 0, L_0x55a72b1d4a90;  1 drivers
v0x55a72b1bfff0_0 .net "reg_a_read_index", 4 0, L_0x55a72b1d41c0;  1 drivers
v0x55a72b1c00c0_0 .net "reg_b_read_data", 31 0, L_0x55a72b1d4d80;  1 drivers
v0x55a72b1c0190_0 .net "reg_b_read_index", 4 0, L_0x55a72b1d4300;  1 drivers
v0x55a72b1c0260_0 .net "reg_dst", 0 0, L_0x55a72b193190;  1 drivers
v0x55a72b1c0330_0 .net "reg_write", 0 0, L_0x55a72b1d1c30;  1 drivers
v0x55a72b1c0400_0 .net "reg_write_data", 31 0, L_0x55a72b1d46b0;  1 drivers
v0x55a72b1c04d0_0 .net "reg_write_enable", 0 0, L_0x55a72b1d47f0;  1 drivers
v0x55a72b1c05a0_0 .net "reg_write_index", 4 0, L_0x55a72b1d4530;  1 drivers
v0x55a72b1c0670_0 .var "register_v0", 31 0;
o0x7fac43b1f308 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a72b1c0710_0 .net "reset", 0 0, o0x7fac43b1f308;  0 drivers
E_0x55a72b165ed0/0 .event anyedge, v0x55a72b1bb1a0_0, v0x55a72b1b8330_0, v0x55a72b1bf2d0_0, v0x55a72b1bfe80_0;
E_0x55a72b165ed0/1 .event anyedge, v0x55a72b1bf9c0_0, v0x55a72b1bf900_0, v0x55a72b1bfa80_0, v0x55a72b1bcb60_0;
E_0x55a72b165ed0 .event/or E_0x55a72b165ed0/0, E_0x55a72b165ed0/1;
L_0x55a72b1c0970 .part o0x7fac43b1fae8, 26, 6;
L_0x55a72b1d41c0 .part o0x7fac43b1fae8, 21, 5;
L_0x55a72b1d4300 .part o0x7fac43b1fae8, 16, 5;
L_0x55a72b1d43f0 .part o0x7fac43b1fae8, 11, 5;
L_0x55a72b1d4490 .part o0x7fac43b1fae8, 16, 5;
L_0x55a72b1d4530 .functor MUXZ 5, L_0x55a72b1d4490, L_0x55a72b1d43f0, L_0x55a72b193190, C4<>;
L_0x55a72b1d46b0 .functor MUXZ 32, v0x55a72b1b8200_0, o0x7fac43b1fa28, L_0x55a72b1d18b0, C4<>;
L_0x55a72b1d4e90 .part o0x7fac43b1fae8, 0, 6;
L_0x55a72b1d5090 .part o0x7fac43b1fae8, 0, 16;
L_0x55a72b1d5130 .concat [ 16 16 0 0], L_0x55a72b1d5090, L_0x7fac43ad5210;
L_0x55a72b1d52d0 .functor MUXZ 32, L_0x55a72b1d4d80, L_0x55a72b1d5130, L_0x55a72b1d16b0, C4<>;
L_0x55a72b1d54d0 .arith/sum 32, v0x55a72b1bbe20_0, L_0x7fac43ad52a0;
L_0x55a72b1d56f0 .concat [ 6 26 0 0], L_0x55a72b1c0970, L_0x7fac43ad5330;
L_0x55a72b1d57e0 .cmp/eq 32, L_0x55a72b1d56f0, L_0x7fac43ad5378;
L_0x55a72b1d59c0 .concat [ 6 26 0 0], L_0x55a72b1d4e90, L_0x7fac43ad5408;
L_0x55a72b1d5ab0 .cmp/eq 32, L_0x55a72b1d59c0, L_0x7fac43ad5450;
L_0x55a72b1d5c80 .concat [ 6 26 0 0], L_0x55a72b1d4e90, L_0x7fac43ad5498;
L_0x55a72b1d5e30 .cmp/eq 32, L_0x55a72b1d5c80, L_0x7fac43ad54e0;
S_0x55a72b18b820 .scope module, "cpu_alu" "alu" 3 106, 4 1 0, S_0x55a72b19d380;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x7fac43ad5258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a72b176a40_0 .net/2u *"_ivl_0", 31 0, L_0x7fac43ad5258;  1 drivers
v0x55a72b176ff0_0 .net "control", 3 0, v0x55a72b1b8590_0;  alias, 1 drivers
v0x55a72b1598e0_0 .net "op1", 31 0, L_0x55a72b1d4fd0;  alias, 1 drivers
v0x55a72b1932b0_0 .net "op2", 31 0, L_0x55a72b1d52d0;  alias, 1 drivers
v0x55a72b1b8200_0 .var "result", 31 0;
v0x55a72b1b8330_0 .net "z_flag", 0 0, L_0x55a72b1d5430;  alias, 1 drivers
E_0x55a72b166190 .event anyedge, v0x55a72b1932b0_0, v0x55a72b1598e0_0, v0x55a72b176ff0_0;
L_0x55a72b1d5430 .cmp/eq 32, v0x55a72b1b8200_0, L_0x7fac43ad5258;
S_0x55a72b1963f0 .scope module, "cpu_alu_control" "alu_control" 3 91, 5 1 0, S_0x55a72b19d380;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x55a72b1b8590_0 .var "alu_control_out", 3 0;
v0x55a72b1b8670_0 .net "alu_fcode", 5 0, L_0x55a72b1d4e90;  alias, 1 drivers
v0x55a72b1b8730_0 .net "alu_opcode", 1 0, L_0x55a72b1d3260;  alias, 1 drivers
E_0x55a72b1416c0 .event anyedge, v0x55a72b1b8730_0, v0x55a72b1b8670_0;
S_0x55a72b1b8870 .scope module, "cpu_control" "control" 3 35, 6 1 0, S_0x55a72b19d380;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x55a72b193190 .functor AND 1, L_0x55a72b1d0c10, L_0x55a72b1d10e0, C4<1>, C4<1>;
L_0x55a72b1d13a0 .functor AND 1, L_0x55a72b1d1300, L_0x55a72b1d0d80, C4<1>, C4<1>;
L_0x55a72b1d1460 .functor AND 1, L_0x55a72b1d13a0, L_0x55a72b1d0e50, C4<1>, C4<1>;
L_0x55a72b1d16b0 .functor AND 1, L_0x55a72b1d1460, L_0x55a72b1d1570, C4<1>, C4<1>;
L_0x55a72b1d18b0 .functor AND 1, L_0x55a72b1d1810, L_0x55a72b1d0d80, C4<1>, C4<1>;
L_0x55a72b1d1970 .functor AND 1, L_0x55a72b1d0c10, L_0x55a72b1d0d80, C4<1>, C4<1>;
L_0x55a72b1d1b20 .functor AND 1, L_0x55a72b1d1970, L_0x55a72b1d1a20, C4<1>, C4<1>;
L_0x55a72b1d1c30 .functor AND 1, L_0x55a72b1d1b20, L_0x55a72b1d1b90, C4<1>, C4<1>;
L_0x55a72b1d1ef0 .functor AND 1, L_0x55a72b1d1de0, L_0x55a72b1d0d80, C4<1>, C4<1>;
L_0x55a72b1d20e0 .functor AND 1, L_0x55a72b1d1ef0, L_0x55a72b1d1fb0, C4<1>, C4<1>;
L_0x55a72b1d1e80 .functor AND 1, L_0x55a72b1d20e0, L_0x55a72b1d2200, C4<1>, C4<1>;
L_0x55a72b1d25d0 .functor AND 1, L_0x55a72b1d2400, L_0x55a72b1d24a0, C4<1>, C4<1>;
L_0x55a72b1d2750 .functor AND 1, L_0x55a72b1d25d0, L_0x55a72b1d0e50, C4<1>, C4<1>;
L_0x55a72b1d28b0 .functor AND 1, L_0x55a72b1d2750, L_0x55a72b1d2810, C4<1>, C4<1>;
L_0x55a72b1d26e0 .functor AND 1, L_0x55a72b1d2a10, L_0x55a72b1d2b50, C4<1>, C4<1>;
L_0x55a72b1d2ef0 .functor AND 1, L_0x55a72b1d26e0, L_0x55a72b1d2da0, C4<1>, C4<1>;
L_0x55a72b1d3090 .functor AND 1, L_0x55a72b1d2ef0, L_0x55a72b1d0ff0, C4<1>, C4<1>;
L_0x55a72b1d31a0 .functor AND 1, L_0x55a72b1d0c10, L_0x55a72b1d2ab0, C4<1>, C4<1>;
L_0x55a72b1d3460 .functor AND 1, L_0x55a72b1d31a0, L_0x55a72b1d3300, C4<1>, C4<1>;
L_0x55a72b1d3610 .functor AND 1, L_0x55a72b1d3460, L_0x55a72b1d3570, C4<1>, C4<1>;
L_0x55a72b1d3b10 .functor AND 1, L_0x55a72b1d38f0, L_0x55a72b1d3990, C4<1>, C4<1>;
L_0x55a72b1d3dd0 .functor AND 1, L_0x55a72b1d3b10, L_0x55a72b1d3c20, C4<1>, C4<1>;
L_0x55a72b1d3fa0 .functor AND 1, L_0x55a72b1d3dd0, L_0x55a72b1d0ff0, C4<1>, C4<1>;
v0x55a72b1b8b50_0 .net *"_ivl_0", 31 0, L_0x55a72b1c0a60;  1 drivers
v0x55a72b1b8c10_0 .net *"_ivl_102", 0 0, L_0x55a72b1d38f0;  1 drivers
v0x55a72b1b8cd0_0 .net *"_ivl_104", 0 0, L_0x55a72b1d3990;  1 drivers
v0x55a72b1b8d70_0 .net *"_ivl_106", 0 0, L_0x55a72b1d3b10;  1 drivers
v0x55a72b1b8e30_0 .net *"_ivl_108", 0 0, L_0x55a72b1d3c20;  1 drivers
v0x55a72b1b8f40_0 .net *"_ivl_110", 0 0, L_0x55a72b1d3dd0;  1 drivers
v0x55a72b1b9000_0 .net *"_ivl_112", 0 0, L_0x55a72b1d3fa0;  1 drivers
L_0x7fac43ad50f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55a72b1b90c0_0 .net/2u *"_ivl_12", 5 0, L_0x7fac43ad50f0;  1 drivers
L_0x7fac43ad5138 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x55a72b1b91a0_0 .net/2u *"_ivl_16", 5 0, L_0x7fac43ad5138;  1 drivers
v0x55a72b1b9280_0 .net *"_ivl_21", 0 0, L_0x55a72b1d10e0;  1 drivers
v0x55a72b1b9340_0 .net *"_ivl_25", 0 0, L_0x55a72b1d1300;  1 drivers
v0x55a72b1b9400_0 .net *"_ivl_27", 0 0, L_0x55a72b1d13a0;  1 drivers
v0x55a72b1b94c0_0 .net *"_ivl_29", 0 0, L_0x55a72b1d1460;  1 drivers
L_0x7fac43ad5018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a72b1b9580_0 .net *"_ivl_3", 25 0, L_0x7fac43ad5018;  1 drivers
v0x55a72b1b9660_0 .net *"_ivl_31", 0 0, L_0x55a72b1d1570;  1 drivers
v0x55a72b1b9720_0 .net *"_ivl_35", 0 0, L_0x55a72b1d1810;  1 drivers
v0x55a72b1b97e0_0 .net *"_ivl_39", 0 0, L_0x55a72b1d1970;  1 drivers
L_0x7fac43ad5060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a72b1b99b0_0 .net/2u *"_ivl_4", 31 0, L_0x7fac43ad5060;  1 drivers
v0x55a72b1b9a90_0 .net *"_ivl_41", 0 0, L_0x55a72b1d1a20;  1 drivers
v0x55a72b1b9b50_0 .net *"_ivl_43", 0 0, L_0x55a72b1d1b20;  1 drivers
v0x55a72b1b9c10_0 .net *"_ivl_45", 0 0, L_0x55a72b1d1b90;  1 drivers
v0x55a72b1b9cd0_0 .net *"_ivl_49", 0 0, L_0x55a72b1d1de0;  1 drivers
v0x55a72b1b9d90_0 .net *"_ivl_51", 0 0, L_0x55a72b1d1ef0;  1 drivers
v0x55a72b1b9e50_0 .net *"_ivl_53", 0 0, L_0x55a72b1d1fb0;  1 drivers
v0x55a72b1b9f10_0 .net *"_ivl_55", 0 0, L_0x55a72b1d20e0;  1 drivers
v0x55a72b1b9fd0_0 .net *"_ivl_57", 0 0, L_0x55a72b1d2200;  1 drivers
v0x55a72b1ba090_0 .net *"_ivl_61", 0 0, L_0x55a72b1d2400;  1 drivers
v0x55a72b1ba150_0 .net *"_ivl_63", 0 0, L_0x55a72b1d24a0;  1 drivers
v0x55a72b1ba210_0 .net *"_ivl_65", 0 0, L_0x55a72b1d25d0;  1 drivers
v0x55a72b1ba2d0_0 .net *"_ivl_67", 0 0, L_0x55a72b1d2750;  1 drivers
v0x55a72b1ba390_0 .net *"_ivl_69", 0 0, L_0x55a72b1d2810;  1 drivers
v0x55a72b1ba450_0 .net *"_ivl_73", 0 0, L_0x55a72b1d2a10;  1 drivers
v0x55a72b1ba510_0 .net *"_ivl_75", 0 0, L_0x55a72b1d2b50;  1 drivers
v0x55a72b1ba7e0_0 .net *"_ivl_77", 0 0, L_0x55a72b1d26e0;  1 drivers
v0x55a72b1ba8a0_0 .net *"_ivl_79", 0 0, L_0x55a72b1d2da0;  1 drivers
L_0x7fac43ad50a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55a72b1ba960_0 .net/2u *"_ivl_8", 5 0, L_0x7fac43ad50a8;  1 drivers
v0x55a72b1baa40_0 .net *"_ivl_81", 0 0, L_0x55a72b1d2ef0;  1 drivers
v0x55a72b1bab00_0 .net *"_ivl_87", 0 0, L_0x55a72b1d2ab0;  1 drivers
v0x55a72b1babc0_0 .net *"_ivl_89", 0 0, L_0x55a72b1d31a0;  1 drivers
v0x55a72b1bac80_0 .net *"_ivl_91", 0 0, L_0x55a72b1d3300;  1 drivers
v0x55a72b1bad40_0 .net *"_ivl_93", 0 0, L_0x55a72b1d3460;  1 drivers
v0x55a72b1bae00_0 .net *"_ivl_95", 0 0, L_0x55a72b1d3570;  1 drivers
v0x55a72b1baec0_0 .net *"_ivl_97", 0 0, L_0x55a72b1d3610;  1 drivers
v0x55a72b1baf80_0 .net "alu_op", 1 0, L_0x55a72b1d3260;  alias, 1 drivers
v0x55a72b1bb040_0 .net "alu_src", 0 0, L_0x55a72b1d16b0;  alias, 1 drivers
v0x55a72b1bb0e0_0 .net "beq", 0 0, L_0x55a72b1d0ff0;  1 drivers
v0x55a72b1bb1a0_0 .net "branch", 0 0, L_0x55a72b1d3090;  alias, 1 drivers
v0x55a72b1bb260_0 .net "instr_opcode", 5 0, L_0x55a72b1c0970;  alias, 1 drivers
v0x55a72b1bb340_0 .var "jump", 0 0;
v0x55a72b1bb400_0 .net "lw", 0 0, L_0x55a72b1d0d80;  1 drivers
v0x55a72b1bb4c0_0 .net "mem_read", 0 0, L_0x55a72b1d1e80;  alias, 1 drivers
v0x55a72b1bb580_0 .net "mem_to_reg", 0 0, L_0x55a72b1d18b0;  alias, 1 drivers
v0x55a72b1bb640_0 .net "mem_write", 0 0, L_0x55a72b1d28b0;  alias, 1 drivers
v0x55a72b1bb700_0 .net "r_format", 0 0, L_0x55a72b1d0c10;  1 drivers
v0x55a72b1bb7c0_0 .net "reg_dst", 0 0, L_0x55a72b193190;  alias, 1 drivers
v0x55a72b1bb880_0 .net "reg_write", 0 0, L_0x55a72b1d1c30;  alias, 1 drivers
v0x55a72b1bb940_0 .net "sw", 0 0, L_0x55a72b1d0e50;  1 drivers
L_0x55a72b1c0a60 .concat [ 6 26 0 0], L_0x55a72b1c0970, L_0x7fac43ad5018;
L_0x55a72b1d0c10 .cmp/eq 32, L_0x55a72b1c0a60, L_0x7fac43ad5060;
L_0x55a72b1d0d80 .cmp/eq 6, L_0x55a72b1c0970, L_0x7fac43ad50a8;
L_0x55a72b1d0e50 .cmp/eq 6, L_0x55a72b1c0970, L_0x7fac43ad50f0;
L_0x55a72b1d0ff0 .cmp/eq 6, L_0x55a72b1c0970, L_0x7fac43ad5138;
L_0x55a72b1d10e0 .reduce/nor L_0x55a72b1d0d80;
L_0x55a72b1d1300 .reduce/nor L_0x55a72b1d0c10;
L_0x55a72b1d1570 .reduce/nor L_0x55a72b1d0ff0;
L_0x55a72b1d1810 .reduce/nor L_0x55a72b1d0c10;
L_0x55a72b1d1a20 .reduce/nor L_0x55a72b1d0e50;
L_0x55a72b1d1b90 .reduce/nor L_0x55a72b1d0ff0;
L_0x55a72b1d1de0 .reduce/nor L_0x55a72b1d0c10;
L_0x55a72b1d1fb0 .reduce/nor L_0x55a72b1d0e50;
L_0x55a72b1d2200 .reduce/nor L_0x55a72b1d0ff0;
L_0x55a72b1d2400 .reduce/nor L_0x55a72b1d0c10;
L_0x55a72b1d24a0 .reduce/nor L_0x55a72b1d0d80;
L_0x55a72b1d2810 .reduce/nor L_0x55a72b1d0ff0;
L_0x55a72b1d2a10 .reduce/nor L_0x55a72b1d0c10;
L_0x55a72b1d2b50 .reduce/nor L_0x55a72b1d0d80;
L_0x55a72b1d2da0 .reduce/nor L_0x55a72b1d0e50;
L_0x55a72b1d2ab0 .reduce/nor L_0x55a72b1d0d80;
L_0x55a72b1d3300 .reduce/nor L_0x55a72b1d0e50;
L_0x55a72b1d3570 .reduce/nor L_0x55a72b1d0ff0;
L_0x55a72b1d3260 .concat8 [ 1 1 0 0], L_0x55a72b1d3fa0, L_0x55a72b1d3610;
L_0x55a72b1d38f0 .reduce/nor L_0x55a72b1d0c10;
L_0x55a72b1d3990 .reduce/nor L_0x55a72b1d0d80;
L_0x55a72b1d3c20 .reduce/nor L_0x55a72b1d0e50;
S_0x55a72b1bbb40 .scope module, "cpu_pc" "pc" 3 139, 7 1 0, S_0x55a72b19d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x55a72b1bbd40_0 .net "clk", 0 0, o0x7fac43b1ef78;  alias, 0 drivers
v0x55a72b1bbe20_0 .var "curr_addr", 31 0;
v0x55a72b1bbf00_0 .net "next_addr", 31 0, v0x55a72b1bfdb0_0;  1 drivers
o0x7fac43b1f008 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a72b1bbff0_0 .net "reset", 0 0, o0x7fac43b1f008;  0 drivers
E_0x55a72b19e660 .event posedge, v0x55a72b1bbd40_0;
S_0x55a72b1bc160 .scope module, "register" "regfile" 3 66, 8 1 0, S_0x55a72b19d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
L_0x55a72b1d4a90 .functor BUFZ 32, L_0x55a72b1d48b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a72b1d4d80 .functor BUFZ 32, L_0x55a72b1d4ba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a72b1bc490_0 .net *"_ivl_0", 31 0, L_0x55a72b1d48b0;  1 drivers
v0x55a72b1bc590_0 .net *"_ivl_10", 6 0, L_0x55a72b1d4c40;  1 drivers
L_0x7fac43ad51c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a72b1bc670_0 .net *"_ivl_13", 1 0, L_0x7fac43ad51c8;  1 drivers
v0x55a72b1bc730_0 .net *"_ivl_2", 6 0, L_0x55a72b1d4950;  1 drivers
L_0x7fac43ad5180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a72b1bc810_0 .net *"_ivl_5", 1 0, L_0x7fac43ad5180;  1 drivers
v0x55a72b1bc940_0 .net *"_ivl_8", 31 0, L_0x55a72b1d4ba0;  1 drivers
v0x55a72b1bca20_0 .net "r_clk", 0 0, o0x7fac43b1ef78;  alias, 0 drivers
v0x55a72b1bcac0_0 .net "r_clk_enable", 0 0, o0x7fac43b1f218;  alias, 0 drivers
v0x55a72b1bcb60_0 .net "read_data1", 31 0, L_0x55a72b1d4a90;  alias, 1 drivers
v0x55a72b1bcc40_0 .net "read_data2", 31 0, L_0x55a72b1d4d80;  alias, 1 drivers
v0x55a72b1bcd20_0 .net "read_reg1", 4 0, L_0x55a72b1d41c0;  alias, 1 drivers
v0x55a72b1bce00_0 .net "read_reg2", 4 0, L_0x55a72b1d4300;  alias, 1 drivers
v0x55a72b1bcee0 .array "registers", 31 0, 31 0;
v0x55a72b1bcfa0_0 .net "reset", 0 0, o0x7fac43b1f308;  alias, 0 drivers
v0x55a72b1bd060_0 .net "write_control", 0 0, L_0x55a72b1d47f0;  alias, 1 drivers
v0x55a72b1bd120_0 .net "write_data", 31 0, L_0x55a72b1d46b0;  alias, 1 drivers
v0x55a72b1bd200_0 .net "write_reg", 4 0, L_0x55a72b1d4530;  alias, 1 drivers
L_0x55a72b1d48b0 .array/port v0x55a72b1bcee0, L_0x55a72b1d4950;
L_0x55a72b1d4950 .concat [ 5 2 0 0], L_0x55a72b1d41c0, L_0x7fac43ad5180;
L_0x55a72b1d4ba0 .array/port v0x55a72b1bcee0, L_0x55a72b1d4c40;
L_0x55a72b1d4c40 .concat [ 5 2 0 0], L_0x55a72b1d4300, L_0x7fac43ad51c8;
    .scope S_0x55a72b1bc160;
T_0 ;
    %wait E_0x55a72b19e660;
    %load/vec4 v0x55a72b1bcfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55a72b1bcac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55a72b1bd060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55a72b1bd120_0;
    %load/vec4 v0x55a72b1bd200_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a72b1bcee0, 0, 4;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55a72b1963f0;
T_1 ;
    %wait E_0x55a72b1416c0;
    %load/vec4 v0x55a72b1b8730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55a72b1b8590_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55a72b1b8730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55a72b1b8590_0, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55a72b1b8730_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x55a72b1b8670_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55a72b1b8590_0, 0, 4;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55a72b1b8590_0, 0, 4;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a72b1b8590_0, 0, 4;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55a72b1b8590_0, 0, 4;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55a72b1b8590_0, 0, 4;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55a72b18b820;
T_2 ;
    %wait E_0x55a72b166190;
    %load/vec4 v0x55a72b176ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a72b1b8200_0, 0;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x55a72b1598e0_0;
    %load/vec4 v0x55a72b1932b0_0;
    %and;
    %assign/vec4 v0x55a72b1b8200_0, 0;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x55a72b1598e0_0;
    %load/vec4 v0x55a72b1932b0_0;
    %or;
    %assign/vec4 v0x55a72b1b8200_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x55a72b1598e0_0;
    %load/vec4 v0x55a72b1932b0_0;
    %add;
    %assign/vec4 v0x55a72b1b8200_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x55a72b1598e0_0;
    %load/vec4 v0x55a72b1932b0_0;
    %sub;
    %assign/vec4 v0x55a72b1b8200_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x55a72b1598e0_0;
    %load/vec4 v0x55a72b1932b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v0x55a72b1b8200_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x55a72b1598e0_0;
    %load/vec4 v0x55a72b1932b0_0;
    %or;
    %inv;
    %assign/vec4 v0x55a72b1b8200_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55a72b1bbb40;
T_3 ;
    %wait E_0x55a72b19e660;
    %load/vec4 v0x55a72b1bbff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55a72b1bbe20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55a72b1bbf00_0;
    %assign/vec4 v0x55a72b1bbe20_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a72b19d380;
T_4 ;
    %wait E_0x55a72b165ed0;
    %load/vec4 v0x55a72b1bed90_0;
    %load/vec4 v0x55a72b1becc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55a72b1bf2d0_0;
    %load/vec4 v0x55a72b1bfe80_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55a72b1bfdb0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55a72b1bf9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55a72b1bf2d0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55a72b1bf900_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55a72b1bfdb0_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55a72b1bfa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55a72b1bff20_0;
    %store/vec4 v0x55a72b1bfdb0_0, 0, 32;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "mips_cpu_harvard.v";
    "mips_cpu/alu.v";
    "mips_cpu/alu_control.v";
    "mips_cpu/control.v";
    "mips_cpu/pc.v";
    "mips_cpu/regfile.v";
