{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1479531722758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1479531722758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 00:02:02 2016 " "Processing started: Sat Nov 19 00:02:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1479531722758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1479531722758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1479531722758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1479531723180 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd.v(32) " "Verilog HDL warning at lcd.v(32): extended using \"x\" or \"z\"" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1479531723214 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd.v(278) " "Verilog HDL warning at lcd.v(278): extended using \"x\" or \"z\"" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 278 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1479531723214 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd.v(289) " "Verilog HDL warning at lcd.v(289): extended using \"x\" or \"z\"" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 289 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1479531723214 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd.v(326) " "Verilog HDL warning at lcd.v(326): extended using \"x\" or \"z\"" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 326 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1479531723214 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd.v(333) " "Verilog HDL warning at lcd.v(333): extended using \"x\" or \"z\"" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 333 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1479531723214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479531723216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479531723216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479531723218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479531723218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_controller " "Elaborating entity \"lcd_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1479531723662 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state lcd.v(76) " "Verilog HDL Always Construct warning at lcd.v(76): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1479531723665 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timer_start lcd.v(76) " "Verilog HDL Always Construct warning at lcd.v(76): inferring latch(es) for variable \"timer_start\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1479531723665 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prev_state lcd.v(76) " "Verilog HDL Always Construct warning at lcd.v(76): inferring latch(es) for variable \"prev_state\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1479531723665 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state\[0\] lcd.v(81) " "Inferred latch for \"prev_state\[0\]\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479531723667 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state\[1\] lcd.v(81) " "Inferred latch for \"prev_state\[1\]\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479531723667 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state\[2\] lcd.v(81) " "Inferred latch for \"prev_state\[2\]\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479531723667 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state\[3\] lcd.v(81) " "Inferred latch for \"prev_state\[3\]\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479531723668 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_start lcd.v(81) " "Inferred latch for \"timer_start\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479531723668 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] lcd.v(81) " "Inferred latch for \"next_state\[0\]\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479531723668 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] lcd.v(81) " "Inferred latch for \"next_state\[1\]\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479531723668 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] lcd.v(81) " "Inferred latch for \"next_state\[2\]\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479531723668 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] lcd.v(81) " "Inferred latch for \"next_state\[3\]\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479531723668 "|lcd_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:nano_500 " "Elaborating entity \"timer\" for hierarchy \"timer:nano_500\"" {  } { { "lcd.v" "nano_500" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479531723712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8424 " "Found entity 1: altsyncram_8424" {  } { { "db/altsyncram_8424.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/db/altsyncram_8424.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479531724741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479531724741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479531724845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479531724845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479531724901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479531724901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ii " "Found entity 1: cntr_3ii" {  } { { "db/cntr_3ii.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/db/cntr_3ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479531724980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479531724980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479531725019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479531725019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/db/cntr_m9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479531725079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479531725079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/db/cntr_ggi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479531725158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479531725158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479531725197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479531725197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479531725256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479531725256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479531725294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479531725294 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479531725403 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1479531726265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[0\] " "Latch next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[3\]~reg0" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1479531726342 ""}  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1479531726342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[1\] " "Latch next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[3\]~reg0" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1479531726342 ""}  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1479531726342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[2\] " "Latch next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1479531726342 ""}  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1479531726342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[3\] " "Latch next_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[2\]~reg0" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1479531726342 ""}  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1479531726342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prev_state\[0\] " "Latch prev_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1479531726342 ""}  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1479531726342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prev_state\[1\] " "Latch prev_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1479531726342 ""}  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1479531726342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prev_state\[2\] " "Latch prev_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[2\]~reg0" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1479531726342 ""}  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1479531726342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prev_state\[3\] " "Latch prev_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[3\]~reg0" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1479531726342 ""}  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1479531726342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_start " "Latch timer_start has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[3\]~reg0" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1479531726343 ""}  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1479531726343 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 284 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1479531726344 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1479531726344 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479531726471 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.busy io\[7\] " "Output pin \"pre_syn.bp.busy\" driven by bidirectional pin \"io\[7\]\" cannot be tri-stated" {  } { { "lcd.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/lcd2/lcd.v" 10 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1479531726579 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/burgekm/Documents/ece287/Turing/lcd2/output_files/lcd.map.smsg " "Generated suppressed messages file C:/Users/burgekm/Documents/ece287/Turing/lcd2/output_files/lcd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1479531726974 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 265 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 265 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1479531727355 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1479531727403 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479531727403 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2483 " "Implemented 2483 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1479531727674 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1479531727674 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1479531727674 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2332 " "Implemented 2332 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1479531727674 ""} { "Info" "ICUT_CUT_TM_RAMS" "116 " "Implemented 116 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1479531727674 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1479531727674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1479531727723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 00:02:07 2016 " "Processing ended: Sat Nov 19 00:02:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1479531727723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1479531727723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1479531727723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1479531727723 ""}
