Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 92 dtrace files:

===========================================================================
..tick():::ENTER
trap == pcpi_valid
trap == eoi
trap == trace_valid
trap == irq_delay
trap == irq_active
trap == timer
trap == pcpi_int_wr
trap == pcpi_int_wait
trap == pcpi_int_ready
trap == mem_do_rinst
trap == mem_do_rdata
trap == mem_la_secondword
trap == mem_la_firstword_reg
trap == last_mem_valid
trap == prefetched_high_word
trap == clear_prefetched_high_word
trap == instr_beq
trap == instr_bne
trap == instr_blt
trap == instr_bge
trap == instr_bltu
trap == instr_bgeu
trap == instr_addi
trap == instr_slti
trap == instr_sltiu
trap == instr_xori
trap == instr_ori
trap == instr_andi
trap == instr_add
trap == instr_sub
trap == instr_sll
trap == instr_slt
trap == instr_sltu
trap == instr_xor
trap == instr_srl
trap == instr_sra
trap == instr_or
trap == instr_and
trap == decoder_trigger
trap == decoder_pseudo_trigger
trap == is_beq_bne_blt_bge_bltu_bgeu
trap == is_compare
trap == irq_state
trap == set_mem_do_rinst
trap == set_mem_do_rdata
trap == set_mem_do_wdata
trap == latched_store
trap == latched_stalu
trap == latched_branch
trap == latched_trace
trap == latched_is_lu
trap == latched_is_lh
trap == latched_is_lb
trap == pcpi_timeout
trap == do_waitirq
trap == alu_wait
trap == alu_wait_2
trap == clear_prefetched_high_word_q
trap == cpuregs_write
mem_valid == mem_do_wdata
mem_instr == dbg_next
mem_la_wdata == reg_op2
pcpi_insn == trace_data
pcpi_insn == reg_out
pcpi_insn == reg_sh
pcpi_insn == pcpi_int_rd
pcpi_insn == mem_16bit_buffer
pcpi_insn == current_pc
pcpi_insn == pcpi_timeout_counter
pcpi_insn == alu_out
pcpi_insn == alu_out_0
pcpi_insn == alu_out_0_q
pcpi_insn == cpuregs_wrdata
pcpi_insn == decoded_rs
next_insn_opcode == mem_rdata_word
next_insn_opcode == mem_rdata_q
irq_pending == next_irq_pending
mem_wordsize == instr_lui
mem_wordsize == instr_auipc
mem_wordsize == instr_jal
mem_wordsize == instr_jalr
mem_wordsize == instr_lb
mem_wordsize == instr_lh
mem_wordsize == instr_lbu
mem_wordsize == instr_lhu
mem_wordsize == instr_sb
mem_wordsize == instr_sh
mem_wordsize == instr_slli
mem_wordsize == instr_srli
mem_wordsize == instr_srai
mem_wordsize == instr_rdcycle
mem_wordsize == instr_rdcycleh
mem_wordsize == instr_rdinstr
mem_wordsize == instr_rdinstrh
mem_wordsize == instr_ecall_ebreak
mem_wordsize == instr_getq
mem_wordsize == instr_setq
mem_wordsize == instr_retirq
mem_wordsize == instr_maskirq
mem_wordsize == instr_waitirq
mem_wordsize == instr_timer
mem_wordsize == decoded_imm
mem_wordsize == decoder_pseudo_trigger_q
mem_wordsize == compressed_instr
mem_wordsize == is_lui_auipc_jal
mem_wordsize == is_slli_srli_srai
mem_wordsize == is_jalr_addi_slti_sltiu_xori_ori_andi
mem_wordsize == is_sll_srl_sra
mem_wordsize == is_lui_auipc_jal_jalr_addi_add_sub
mem_wordsize == is_slti_blt_slt
mem_wordsize == is_sltiu_bltu_sltu
mem_wordsize == is_lbu_lhu_lw
mem_wordsize == is_alu_reg_imm
mem_wordsize == is_alu_reg_reg
mem_wordsize == dbg_insn_imm
mem_wordsize == latched_compr
instr_lw == is_lb_lh_lw_lbu_lhu
instr_sw == is_sb_sh_sw
decoded_rs1 == decoder_trigger_q
decoded_rs1 == dbg_insn_rs1
decoded_rs2 == dbg_insn_rs2
dbg_insn_rd == latched_rd
dbg_rs1val_valid == dbg_rs2val_valid
q_ascii_instr == cached_ascii_instr
q_insn_imm == cached_insn_imm
q_insn_rs1 == cached_insn_rs1
q_insn_rs2 == cached_insn_rs2
q_insn_rd == cached_insn_rd
alu_ltu == alu_lts
trap == 0
mem_valid one of { 0, 1 }
mem_instr one of { -1, 0, 1 }
mem_wstrb one of { -1, 0, 15 }
mem_la_wstrb one of { -1, 15 }
mem_la_wstrb != 0
pcpi_insn == -1
dbg_insn_addr != 0
irq_mask == 4294967295L
irq_pending one of { -1, 0 }
mem_state one of { 0, 2 }
mem_wordsize one of { -1, 0 }
mem_do_prefetch one of { 0, 1 }
instr_lw one of { -1, 0, 1 }
instr_sw one of { -1, 0, 1 }
decoded_rd one of { -1, 0, 2 }
decoded_rs1 one of { -1, 1 }
decoded_rs1 != 0
decoded_rs2 one of { -1, 0, 2 }
decoded_imm_j one of { -1, 40960, 40962 }
new_ascii_instr one of { 0, 27767, 29559 }
dbg_ascii_instr one of { -1, 27767, 29559 }
dbg_insn_rd one of { -1, 0, 2 }
dbg_rs1val one of { -1, 1020 }
dbg_rs2val one of { -1, 0 }
dbg_rs1val_valid one of { -1, 0, 1 }
dbg_valid_insn one of { 0, 1 }
cpu_state one of { 2, 32, 64 }
dbg_ascii_state one of { 439788790632L, 495874565485L, 119178353865521L }
alu_eq one of { -1, 0, 1 }
alu_ltu one of { -1, 0, 1 }
cpuregs_rs1 one of { -1, 1020 }
trap <= mem_valid
trap != mem_addr
trap != mem_la_wstrb
trap <= count_cycle
trap <= count_instr
trap <= reg_pc
trap <= reg_next_pc
trap != next_insn_opcode
trap != dbg_insn_opcode
trap != dbg_insn_addr
trap >= irq_pending
trap <= mem_state
trap >= mem_wordsize
trap <= mem_do_prefetch
trap != decoded_rs1
trap != decoded_imm_j
trap <= new_ascii_instr
trap != dbg_ascii_instr
trap != dbg_rs1val
trap >= dbg_rs2val
trap != q_ascii_instr
trap != q_insn_opcode
trap <= dbg_valid_insn
trap < cpu_state
trap < dbg_ascii_state
trap != alu_out_q
trap != alu_add_sub
trap != cpuregs_rs1
mem_valid != mem_instr
mem_valid != mem_addr
mem_valid != mem_la_wdata
mem_valid != mem_la_wstrb
mem_valid > pcpi_insn
mem_valid <= count_cycle
mem_valid <= count_instr
mem_valid <= reg_pc
mem_valid <= reg_next_pc
mem_valid != next_insn_opcode
mem_valid != dbg_insn_opcode
mem_valid != dbg_insn_addr
mem_valid < irq_mask
mem_valid >= irq_pending
mem_valid <= mem_state
mem_valid >= mem_wordsize
mem_valid != decoded_imm_j
mem_valid <= new_ascii_instr
mem_valid != dbg_ascii_instr
mem_valid != dbg_rs1val
mem_valid > dbg_rs2val
mem_valid >= dbg_rs1val_valid
mem_valid != q_ascii_instr
mem_valid != q_insn_imm
mem_valid != q_insn_opcode
mem_valid != q_insn_rs2
mem_valid <= dbg_valid_insn
mem_valid < cpu_state
mem_valid < dbg_ascii_state
mem_valid != alu_out_q
mem_valid % alu_out_q == 0
mem_valid != alu_add_sub
mem_valid != cpuregs_rs1
mem_instr <= mem_addr
mem_instr <= mem_la_wdata
mem_instr <= mem_la_wstrb
mem_instr >= pcpi_insn
mem_instr < count_cycle
mem_instr < count_instr
mem_instr < reg_pc
mem_instr < reg_next_pc
mem_instr <= next_insn_opcode
mem_instr <= dbg_insn_opcode
mem_instr <= dbg_insn_addr
mem_instr < irq_mask
mem_instr != irq_pending
mem_instr != mem_state
mem_instr >= mem_wordsize
mem_instr <= mem_do_prefetch
mem_instr >= instr_sw
mem_instr % decoded_rs1 == 0
mem_instr <= decoded_rs1
mem_instr <= decoded_imm_j
mem_instr < new_ascii_instr
mem_instr <= dbg_ascii_instr
mem_instr % dbg_rs1val == 0
mem_instr >= dbg_rs2val
mem_instr <= q_ascii_instr
mem_instr <= q_insn_imm
mem_instr <= q_insn_opcode
mem_instr <= q_insn_rs2
mem_instr <= dbg_valid_insn
mem_instr < cpu_state
mem_instr < dbg_ascii_state
mem_instr <= alu_add_sub
mem_instr >= alu_eq
mem_instr >= alu_ltu
mem_instr <= cpuregs_rs1
mem_addr >= mem_wstrb
mem_addr >= pcpi_insn
mem_addr != count_cycle
mem_addr != count_instr
mem_addr != reg_next_pc
mem_addr <= next_insn_opcode
mem_addr <= dbg_insn_opcode
mem_addr % dbg_insn_addr == 0
mem_addr >= dbg_insn_addr
mem_addr < irq_mask
mem_addr != irq_pending
mem_addr != mem_state
mem_addr >= mem_wordsize
mem_wordsize % mem_addr == 0
mem_addr != mem_do_prefetch
mem_addr >= instr_lw
mem_addr >= instr_sw
mem_addr >= decoded_rd
mem_addr % decoded_rs1 == 0
mem_addr >= decoded_rs1
mem_addr >= decoded_rs2
mem_addr <= decoded_imm_j
mem_addr < new_ascii_instr
mem_addr <= dbg_ascii_instr
mem_addr >= dbg_insn_rd
mem_addr % dbg_rs1val == 0
mem_addr >= dbg_rs1val
mem_addr >= dbg_rs2val
mem_addr >= dbg_rs1val_valid
mem_addr <= q_ascii_instr
mem_addr <= q_insn_opcode
mem_addr >= q_insn_rd
mem_addr != dbg_valid_insn
mem_addr != cpu_state
mem_addr < dbg_ascii_state
mem_addr >= alu_eq
mem_addr >= alu_ltu
mem_addr <= cpuregs_rs1
mem_wdata >= pcpi_insn
mem_wdata < count_cycle
mem_wdata < count_instr
mem_wdata <= reg_op1
mem_wdata <= next_insn_opcode
mem_wdata <= dbg_insn_opcode
mem_wdata < irq_mask
mem_wdata % decoded_rs1 == 0
mem_wdata <= decoded_imm_j
mem_wdata < new_ascii_instr
mem_wdata <= dbg_ascii_instr
mem_wdata % dbg_rs1val == 0
mem_wdata >= dbg_rs2val
mem_wdata <= q_ascii_instr
mem_wdata <= q_insn_opcode
mem_wdata < dbg_ascii_state
mem_wdata <= alu_add_sub
mem_wdata <= cpuregs_rs1
mem_wstrb % mem_la_wstrb == 0
mem_wstrb <= mem_la_wstrb
mem_wstrb >= pcpi_insn
mem_wstrb != count_cycle
mem_wstrb != count_instr
mem_wstrb != reg_pc
mem_wstrb != reg_next_pc
mem_wstrb <= reg_op1
mem_wstrb <= next_insn_opcode
mem_wstrb <= dbg_insn_opcode
mem_wstrb < irq_mask
mem_wstrb != irq_pending
mem_wstrb >= mem_wordsize
mem_wstrb != mem_do_prefetch
mem_wstrb % decoded_rs1 == 0
mem_wstrb <= decoded_imm_j
mem_wstrb < new_ascii_instr
mem_wstrb <= dbg_ascii_instr
mem_wstrb >= dbg_rs2val
mem_wstrb >= dbg_rs1val_valid
mem_wstrb <= q_ascii_instr
mem_wstrb <= q_insn_opcode
mem_wstrb != dbg_valid_insn
mem_wstrb <= cached_insn_opcode
mem_wstrb != cpu_state
mem_wstrb < dbg_ascii_state
mem_wstrb % alu_out_q == 0
mem_wstrb <= alu_add_sub
mem_wstrb <= alu_shl
mem_wstrb <= alu_shr
mem_wstrb <= cpuregs_rs1
mem_la_wdata >= pcpi_insn
mem_la_wdata != count_cycle
mem_la_wdata != count_instr
mem_la_wdata <= next_insn_opcode
mem_la_wdata <= dbg_insn_opcode
mem_la_wdata < irq_mask
mem_la_wdata != irq_pending
mem_la_wdata != mem_state
mem_la_wdata >= mem_wordsize
mem_la_wdata >= instr_sw
mem_la_wdata % decoded_rs1 == 0
mem_la_wdata <= decoded_imm_j
mem_la_wdata < new_ascii_instr
mem_la_wdata <= dbg_ascii_instr
mem_la_wdata % dbg_rs1val == 0
mem_la_wdata >= dbg_rs2val
mem_la_wdata <= q_ascii_instr
mem_la_wdata <= q_insn_imm
mem_la_wdata <= q_insn_opcode
mem_la_wdata < dbg_ascii_state
mem_la_wdata <= alu_add_sub
mem_la_wdata >= alu_eq
mem_la_wdata >= alu_ltu
mem_la_wdata <= cpuregs_rs1
mem_la_wstrb >= pcpi_insn
mem_la_wstrb != count_cycle
mem_la_wstrb != reg_pc
mem_la_wstrb != reg_next_pc
mem_la_wstrb <= next_insn_opcode
mem_la_wstrb <= dbg_insn_opcode
mem_la_wstrb < irq_mask
mem_la_wstrb != irq_pending
mem_la_wstrb != mem_state
mem_la_wstrb >= mem_wordsize
mem_la_wstrb != mem_do_prefetch
mem_la_wstrb >= instr_lw
mem_la_wstrb >= instr_sw
mem_la_wstrb >= decoded_rd
mem_la_wstrb >= decoded_rs1
mem_la_wstrb >= decoded_rs2
mem_la_wstrb <= decoded_imm_j
mem_la_wstrb < new_ascii_instr
mem_la_wstrb <= dbg_ascii_instr
mem_la_wstrb >= dbg_insn_rd
mem_la_wstrb >= dbg_rs2val
mem_la_wstrb >= dbg_rs1val_valid
mem_la_wstrb <= q_ascii_instr
mem_la_wstrb <= q_insn_opcode
mem_la_wstrb >= q_insn_rd
mem_la_wstrb != dbg_valid_insn
mem_la_wstrb != cpu_state
mem_la_wstrb < dbg_ascii_state
mem_la_wstrb >= alu_eq
mem_la_wstrb >= alu_ltu
mem_la_wstrb <= cpuregs_rs1
pcpi_insn < count_cycle
pcpi_insn < count_instr
pcpi_insn < reg_pc
pcpi_insn < reg_next_pc
pcpi_insn <= reg_op1
pcpi_insn <= next_insn_opcode
pcpi_insn <= dbg_insn_opcode
pcpi_insn <= dbg_insn_addr
pcpi_insn <= irq_pending
pcpi_insn < mem_state
pcpi_insn <= mem_wordsize
pcpi_insn < mem_do_prefetch
pcpi_insn <= instr_lw
pcpi_insn <= instr_sw
pcpi_insn <= decoded_rd
pcpi_insn <= decoded_rs1
pcpi_insn <= decoded_rs2
pcpi_insn <= decoded_imm_j
pcpi_insn < new_ascii_instr
pcpi_insn <= dbg_ascii_instr
pcpi_insn <= dbg_insn_rd
pcpi_insn <= dbg_rs1val
pcpi_insn <= dbg_rs2val
pcpi_insn <= dbg_rs1val_valid
pcpi_insn <= q_ascii_instr
pcpi_insn <= q_insn_imm
pcpi_insn <= q_insn_opcode
pcpi_insn <= q_insn_rs1
pcpi_insn <= q_insn_rs2
pcpi_insn <= q_insn_rd
pcpi_insn < dbg_valid_insn
pcpi_insn <= cached_insn_opcode
pcpi_insn < cpu_state
pcpi_insn < dbg_ascii_state
pcpi_insn <= alu_out_q
pcpi_insn <= alu_add_sub
pcpi_insn <= alu_shl
pcpi_insn <= alu_shr
pcpi_insn <= alu_eq
pcpi_insn <= alu_ltu
pcpi_insn <= cpuregs_rs1
pcpi_insn <= cpuregs_rs2
count_cycle >= count_instr
count_cycle >= reg_pc
count_cycle >= reg_next_pc
count_cycle != reg_op1
count_cycle != next_insn_opcode
count_cycle != dbg_insn_opcode
count_cycle > dbg_insn_addr
count_cycle < irq_mask
count_cycle >= irq_pending
count_cycle >= mem_state
count_cycle > mem_wordsize
count_cycle >= mem_do_prefetch
count_cycle > instr_lw
count_cycle > instr_sw
count_cycle > decoded_rd
count_cycle % decoded_rs1 == 0
count_cycle > decoded_rs1
count_cycle > decoded_rs2
count_cycle != decoded_imm_j
count_cycle <= new_ascii_instr
count_cycle != dbg_ascii_instr
count_cycle > dbg_insn_rd
count_cycle != dbg_rs1val
count_cycle > dbg_rs2val
count_cycle > dbg_rs1val_valid
count_cycle != q_ascii_instr
count_cycle != q_insn_imm
count_cycle != q_insn_opcode
count_cycle > q_insn_rs1
count_cycle != q_insn_rs2
count_cycle > q_insn_rd
count_cycle >= dbg_valid_insn
count_cycle != cached_insn_opcode
count_cycle != cpu_state
count_cycle < dbg_ascii_state
count_cycle != alu_out_q
count_cycle != alu_add_sub
count_cycle != alu_shl
count_cycle != alu_shr
count_cycle > alu_eq
count_cycle > alu_ltu
count_cycle != cpuregs_rs1
count_cycle > cpuregs_rs2
count_instr != reg_op1
count_instr != next_insn_opcode
count_instr != dbg_insn_opcode
count_instr != dbg_insn_addr
count_instr < irq_mask
count_instr >= irq_pending
count_instr >= mem_state
count_instr > mem_wordsize
count_instr >= mem_do_prefetch
count_instr > instr_lw
count_instr > instr_sw
count_instr >= decoded_rd
count_instr % decoded_rs1 == 0
count_instr > decoded_rs1
count_instr > decoded_rs2
count_instr != decoded_imm_j
count_instr <= new_ascii_instr
count_instr != dbg_ascii_instr
count_instr > dbg_insn_rd
count_instr != dbg_rs1val
count_instr > dbg_rs2val
count_instr > dbg_rs1val_valid
count_instr != q_ascii_instr
count_instr != q_insn_imm
count_instr != q_insn_opcode
count_instr != q_insn_rs2
count_instr > q_insn_rd
count_instr >= dbg_valid_insn
count_instr != cached_insn_opcode
count_instr < dbg_ascii_state
count_instr != alu_out_q
count_instr != alu_add_sub
count_instr != alu_shl
count_instr != alu_shr
count_instr > alu_eq
count_instr > alu_ltu
count_instr != cpuregs_rs1
count_instr > cpuregs_rs2
reg_pc <= reg_next_pc
reg_pc != next_insn_opcode
reg_pc != dbg_insn_opcode
reg_pc % dbg_insn_addr == 0
reg_pc >= dbg_insn_addr
reg_pc < irq_mask
reg_pc >= irq_pending
reg_pc >= mem_state
reg_pc > mem_wordsize
reg_pc >= mem_do_prefetch
reg_pc > instr_lw
reg_pc > instr_sw
reg_pc > decoded_rd
reg_pc % decoded_rs1 == 0
reg_pc > decoded_rs1
reg_pc > decoded_rs2
reg_pc != decoded_imm_j
reg_pc <= new_ascii_instr
reg_pc != dbg_ascii_instr
reg_pc > dbg_insn_rd
reg_pc != dbg_rs1val
reg_pc > dbg_rs2val
reg_pc > dbg_rs1val_valid
reg_pc != q_ascii_instr
reg_pc != q_insn_imm
reg_pc != q_insn_opcode
reg_pc != q_insn_rs1
reg_pc != q_insn_rs2
reg_pc > q_insn_rd
reg_pc >= dbg_valid_insn
reg_pc != cpu_state
reg_pc < dbg_ascii_state
reg_pc > alu_eq
reg_pc > alu_ltu
reg_pc != cpuregs_rs1
reg_next_pc != next_insn_opcode
reg_next_pc != dbg_insn_opcode
reg_next_pc > dbg_insn_addr
reg_next_pc < irq_mask
reg_next_pc >= irq_pending
reg_next_pc >= mem_state
reg_next_pc > mem_wordsize
reg_next_pc >= mem_do_prefetch
reg_next_pc > instr_lw
reg_next_pc > instr_sw
reg_next_pc > decoded_rd
reg_next_pc % decoded_rs1 == 0
reg_next_pc > decoded_rs1
reg_next_pc > decoded_rs2
reg_next_pc != decoded_imm_j
reg_next_pc <= new_ascii_instr
reg_next_pc != dbg_ascii_instr
reg_next_pc > dbg_insn_rd
reg_next_pc != dbg_rs1val
reg_next_pc > dbg_rs2val
reg_next_pc > dbg_rs1val_valid
reg_next_pc != q_ascii_instr
reg_next_pc != q_insn_imm
reg_next_pc != q_insn_opcode
reg_next_pc != q_insn_rs1
reg_next_pc != q_insn_rs2
reg_next_pc > q_insn_rd
reg_next_pc >= dbg_valid_insn
reg_next_pc != cpu_state
reg_next_pc < dbg_ascii_state
reg_next_pc > alu_eq
reg_next_pc > alu_ltu
reg_next_pc != cpuregs_rs1
reg_op1 <= next_insn_opcode
reg_op1 <= dbg_insn_opcode
reg_op1 < irq_mask
reg_op1 != irq_pending
reg_op1 >= mem_wordsize
reg_op1 >= instr_lw
reg_op1 >= decoded_rd
reg_op1 % decoded_rs1 == 0
reg_op1 <= decoded_imm_j
reg_op1 < new_ascii_instr
reg_op1 <= dbg_ascii_instr
reg_op1 >= dbg_insn_rd
reg_op1 % dbg_rs1val == 0
reg_op1 >= dbg_rs1val
reg_op1 >= dbg_rs2val
reg_op1 >= dbg_rs1val_valid
reg_op1 <= q_ascii_instr
reg_op1 <= q_insn_opcode
reg_op1 < dbg_ascii_state
reg_op1 <= alu_add_sub
reg_op1 >= alu_shr
reg_op1 >= alu_eq
reg_op1 <= cpuregs_rs1
next_insn_opcode >= dbg_insn_opcode
next_insn_opcode >= dbg_insn_addr
next_insn_opcode < irq_mask
next_insn_opcode != irq_pending
next_insn_opcode != mem_state
mem_wordsize % next_insn_opcode == 0
next_insn_opcode >= mem_wordsize
next_insn_opcode != mem_do_prefetch
next_insn_opcode >= instr_lw
next_insn_opcode >= instr_sw
next_insn_opcode >= decoded_rd
next_insn_opcode % decoded_rs1 == 0
next_insn_opcode >= decoded_rs1
next_insn_opcode >= decoded_rs2
next_insn_opcode >= decoded_imm_j
next_insn_opcode != new_ascii_instr
next_insn_opcode >= dbg_ascii_instr
next_insn_opcode >= dbg_insn_rd
next_insn_opcode >= dbg_rs1val
next_insn_opcode >= dbg_rs2val
next_insn_opcode >= dbg_rs1val_valid
next_insn_opcode >= q_insn_rs1
next_insn_opcode >= q_insn_rs2
next_insn_opcode >= q_insn_rd
next_insn_opcode != dbg_valid_insn
next_insn_opcode != cpu_state
next_insn_opcode < dbg_ascii_state
next_insn_opcode >= alu_out_q
next_insn_opcode >= alu_add_sub
next_insn_opcode >= alu_shr
next_insn_opcode >= alu_eq
next_insn_opcode >= alu_ltu
next_insn_opcode >= cpuregs_rs1
next_insn_opcode >= cpuregs_rs2
dbg_insn_opcode >= dbg_insn_addr
dbg_insn_opcode < irq_mask
dbg_insn_opcode != irq_pending
dbg_insn_opcode != mem_state
dbg_insn_opcode >= mem_wordsize
mem_wordsize % dbg_insn_opcode == 0
dbg_insn_opcode != mem_do_prefetch
dbg_insn_opcode >= instr_lw
dbg_insn_opcode >= instr_sw
dbg_insn_opcode >= decoded_rd
dbg_insn_opcode % decoded_rs1 == 0
dbg_insn_opcode >= decoded_rs1
dbg_insn_opcode >= decoded_rs2
dbg_insn_opcode >= decoded_imm_j
dbg_insn_opcode != new_ascii_instr
dbg_insn_opcode >= dbg_ascii_instr
dbg_insn_opcode >= dbg_insn_rd
dbg_insn_opcode >= dbg_rs1val
dbg_insn_opcode >= dbg_rs2val
dbg_insn_opcode >= dbg_rs1val_valid
dbg_insn_opcode >= q_insn_rs1
dbg_insn_opcode >= q_insn_rs2
dbg_insn_opcode >= q_insn_rd
dbg_insn_opcode != dbg_valid_insn
dbg_insn_opcode != cpu_state
dbg_insn_opcode < dbg_ascii_state
dbg_insn_opcode >= alu_out_q
dbg_insn_opcode >= alu_add_sub
dbg_insn_opcode >= alu_shr
dbg_insn_opcode >= alu_eq
dbg_insn_opcode >= alu_ltu
dbg_insn_opcode >= cpuregs_rs1
dbg_insn_opcode >= cpuregs_rs2
dbg_insn_addr < irq_mask
dbg_insn_addr != irq_pending
dbg_insn_addr != mem_state
dbg_insn_addr >= mem_wordsize
mem_wordsize % dbg_insn_addr == 0
dbg_insn_addr != mem_do_prefetch
dbg_insn_addr >= instr_lw
dbg_insn_addr >= instr_sw
dbg_insn_addr >= decoded_rd
dbg_insn_addr % decoded_rs1 == 0
dbg_insn_addr >= decoded_rs1
dbg_insn_addr >= decoded_rs2
dbg_insn_addr <= decoded_imm_j
dbg_insn_addr < new_ascii_instr
dbg_insn_addr <= dbg_ascii_instr
dbg_insn_addr >= dbg_insn_rd
dbg_insn_addr >= dbg_rs2val
dbg_insn_addr >= dbg_rs1val_valid
dbg_insn_addr <= q_ascii_instr
dbg_insn_addr <= q_insn_opcode
dbg_insn_addr >= q_insn_rd
dbg_insn_addr != dbg_valid_insn
dbg_insn_addr != cpu_state
dbg_insn_addr < dbg_ascii_state
dbg_insn_addr >= alu_eq
dbg_insn_addr >= alu_ltu
dbg_insn_addr <= cpuregs_rs1
irq_mask > irq_pending
irq_mask > mem_state
irq_mask > mem_wordsize
irq_mask > mem_do_prefetch
irq_mask > instr_lw
irq_mask > instr_sw
irq_mask > decoded_rd
irq_mask > decoded_rs1
irq_mask > decoded_rs2
irq_mask > decoded_imm_j
irq_mask > new_ascii_instr
irq_mask > dbg_ascii_instr
irq_mask > dbg_insn_rd
irq_mask > dbg_rs1val
irq_mask > dbg_rs2val
irq_mask > dbg_rs1val_valid
irq_mask > q_ascii_instr
irq_mask > q_insn_imm
irq_mask > q_insn_opcode
irq_mask > q_insn_rs1
irq_mask > q_insn_rs2
irq_mask > q_insn_rd
irq_mask > dbg_valid_insn
irq_mask > cached_insn_opcode
irq_mask > cpu_state
irq_mask < dbg_ascii_state
irq_mask > alu_out_q
irq_mask > alu_add_sub
irq_mask > alu_shl
irq_mask > alu_shr
irq_mask > alu_eq
irq_mask > alu_ltu
irq_mask > cpuregs_rs1
irq_mask > cpuregs_rs2
irq_pending <= mem_state
irq_pending != mem_wordsize
irq_pending <= mem_do_prefetch
irq_pending != instr_lw
irq_pending != instr_sw
irq_pending != decoded_rd
irq_pending != decoded_rs1
irq_pending != decoded_rs2
irq_pending != decoded_imm_j
irq_pending <= new_ascii_instr
irq_pending != dbg_ascii_instr
irq_pending != dbg_insn_rd
irq_pending != dbg_rs1val_valid
irq_pending != q_ascii_instr
irq_pending != q_insn_imm
irq_pending != q_insn_opcode
irq_pending != q_insn_rs1
irq_pending != q_insn_rs2
irq_pending != q_insn_rd
irq_pending <= dbg_valid_insn
irq_pending != cached_insn_opcode
irq_pending < cpu_state
irq_pending < dbg_ascii_state
irq_pending != alu_add_sub
irq_pending != alu_shl
irq_pending != alu_shr
irq_pending != alu_eq
irq_pending != alu_ltu
irq_pending != cpuregs_rs1
irq_pending != cpuregs_rs2
mem_state >= mem_wordsize
mem_state != decoded_rs1
mem_state != decoded_imm_j
mem_state <= new_ascii_instr
mem_state != dbg_ascii_instr
mem_state != dbg_rs1val
mem_state > dbg_rs2val
mem_state >= dbg_rs1val_valid
mem_state != q_ascii_instr
mem_state != q_insn_imm
mem_state != q_insn_opcode
mem_state != q_insn_rs2
mem_state % cpu_state == 0
mem_state <= cpu_state
mem_state < dbg_ascii_state
mem_state != alu_out_q
mem_state % alu_out_q == 0
mem_state != alu_add_sub
mem_state != cpuregs_rs1
mem_wordsize <= mem_do_prefetch
mem_wordsize <= instr_lw
mem_wordsize <= instr_sw
mem_wordsize <= decoded_rd
mem_wordsize <= decoded_rs1
mem_wordsize <= decoded_rs2
mem_wordsize % decoded_imm_j == 0
mem_wordsize <= decoded_imm_j
mem_wordsize < new_ascii_instr
mem_wordsize % dbg_ascii_instr == 0
mem_wordsize <= dbg_ascii_instr
mem_wordsize <= dbg_insn_rd
mem_wordsize >= dbg_rs2val
mem_wordsize <= dbg_rs1val_valid
mem_wordsize % q_ascii_instr == 0
mem_wordsize <= q_ascii_instr
mem_wordsize <= q_insn_imm
mem_wordsize % q_insn_opcode == 0
mem_wordsize <= q_insn_opcode
mem_wordsize <= q_insn_rs1
mem_wordsize <= q_insn_rs2
mem_wordsize <= q_insn_rd
mem_wordsize < dbg_valid_insn
mem_wordsize <= cached_insn_opcode
mem_wordsize < cpu_state
mem_wordsize < dbg_ascii_state
mem_wordsize % alu_out_q == 0
mem_wordsize % alu_add_sub == 0
mem_wordsize <= alu_add_sub
mem_wordsize <= alu_shl
mem_wordsize <= alu_shr
mem_wordsize <= alu_eq
mem_wordsize <= alu_ltu
mem_wordsize <= cpuregs_rs1
mem_wordsize <= cpuregs_rs2
mem_do_prefetch >= instr_sw
mem_do_prefetch != decoded_rd
mem_do_prefetch != decoded_imm_j
mem_do_prefetch <= new_ascii_instr
mem_do_prefetch != dbg_ascii_instr
mem_do_prefetch != dbg_rs1val
mem_do_prefetch >= dbg_rs2val
mem_do_prefetch != dbg_rs1val_valid
mem_do_prefetch != q_ascii_instr
mem_do_prefetch != q_insn_opcode
mem_do_prefetch != q_insn_rs1
mem_do_prefetch <= dbg_valid_insn
mem_do_prefetch < cpu_state
mem_do_prefetch < dbg_ascii_state
mem_do_prefetch != alu_shl
mem_do_prefetch >= alu_eq
mem_do_prefetch >= alu_ltu
mem_do_prefetch != cpuregs_rs1
instr_lw <= decoded_rd
instr_lw % decoded_rs1 == 0
instr_lw <= decoded_rs1
instr_lw <= decoded_imm_j
instr_lw < new_ascii_instr
instr_lw <= dbg_ascii_instr
instr_lw >= dbg_rs2val
instr_lw >= dbg_rs1val_valid
instr_lw <= q_ascii_instr
instr_lw <= q_insn_opcode
instr_lw <= q_insn_rs1
instr_lw <= dbg_valid_insn
instr_lw < cpu_state
instr_lw < dbg_ascii_state
instr_lw <= alu_add_sub
instr_lw <= cpuregs_rs1
instr_sw % decoded_rs1 == 0
instr_sw <= decoded_rs1
instr_sw <= decoded_imm_j
instr_sw < new_ascii_instr
instr_sw <= dbg_ascii_instr
instr_sw % dbg_rs1val == 0
instr_sw >= dbg_rs2val
instr_sw <= q_ascii_instr
instr_sw <= q_insn_imm
instr_sw <= q_insn_opcode
instr_sw <= q_insn_rs2
instr_sw <= q_insn_rd
instr_sw <= dbg_valid_insn
instr_sw < cpu_state
instr_sw < dbg_ascii_state
instr_sw <= alu_add_sub
instr_sw >= alu_eq
instr_sw >= alu_ltu
instr_sw <= cpuregs_rs1
decoded_rd % decoded_rs1 == 0
decoded_rd <= decoded_imm_j
decoded_rd < new_ascii_instr
decoded_rd <= dbg_ascii_instr
decoded_rd >= dbg_insn_rd
decoded_rd >= dbg_rs2val
decoded_rd >= dbg_rs1val_valid
decoded_rd <= q_ascii_instr
decoded_rd <= q_insn_opcode
decoded_rd != dbg_valid_insn
decoded_rd <= cpu_state
decoded_rd < dbg_ascii_state
decoded_rd <= alu_add_sub
decoded_rd <= cpuregs_rs1
decoded_rs2 % decoded_rs1 == 0
decoded_imm_j % decoded_rs1 == 0
decoded_rs1 <= decoded_imm_j
decoded_rs1 < new_ascii_instr
new_ascii_instr % decoded_rs1 == 0
dbg_ascii_instr % decoded_rs1 == 0
decoded_rs1 <= dbg_ascii_instr
dbg_insn_rd % decoded_rs1 == 0
decoded_rs1 >= dbg_rs2val
dbg_rs1val_valid % decoded_rs1 == 0
decoded_rs1 >= dbg_rs1val_valid
decoded_rs1 <= q_ascii_instr
q_ascii_instr % decoded_rs1 == 0
q_insn_imm % decoded_rs1 == 0
decoded_rs1 <= q_insn_opcode
q_insn_opcode % decoded_rs1 == 0
q_insn_rs1 % decoded_rs1 == 0
q_insn_rs2 % decoded_rs1 == 0
q_insn_rd % decoded_rs1 == 0
decoded_rs1 <= dbg_valid_insn
cached_insn_opcode % decoded_rs1 == 0
cpu_state % decoded_rs1 == 0
decoded_rs1 < cpu_state
dbg_ascii_state % decoded_rs1 == 0
decoded_rs1 < dbg_ascii_state
alu_out_q % decoded_rs1 == 0
alu_add_sub % decoded_rs1 == 0
decoded_rs1 <= alu_add_sub
alu_shl % decoded_rs1 == 0
alu_shr % decoded_rs1 == 0
alu_eq % decoded_rs1 == 0
decoded_rs1 >= alu_eq
alu_ltu % decoded_rs1 == 0
decoded_rs1 >= alu_ltu
decoded_rs1 <= cpuregs_rs1
cpuregs_rs2 % decoded_rs1 == 0
decoded_rs2 <= decoded_imm_j
decoded_rs2 < new_ascii_instr
decoded_rs2 <= dbg_ascii_instr
decoded_rs2 % dbg_rs1val == 0
decoded_rs2 >= dbg_rs2val
decoded_rs2 <= q_ascii_instr
decoded_rs2 <= q_insn_opcode
decoded_rs2 <= q_insn_rs1
decoded_rs2 <= q_insn_rd
decoded_rs2 != dbg_valid_insn
decoded_rs2 < cpu_state
decoded_rs2 < dbg_ascii_state
decoded_rs2 >= alu_eq
decoded_rs2 <= cpuregs_rs1
decoded_imm_j != new_ascii_instr
decoded_imm_j >= dbg_ascii_instr
decoded_imm_j >= dbg_insn_rd
decoded_imm_j >= dbg_rs1val
decoded_imm_j >= dbg_rs2val
decoded_imm_j >= dbg_rs1val_valid
decoded_imm_j <= q_insn_opcode
decoded_imm_j >= q_insn_rs1
decoded_imm_j >= q_insn_rs2
decoded_imm_j >= q_insn_rd
decoded_imm_j != dbg_valid_insn
decoded_imm_j != cpu_state
decoded_imm_j < dbg_ascii_state
decoded_imm_j >= alu_out_q
decoded_imm_j >= alu_add_sub
decoded_imm_j >= alu_shr
decoded_imm_j >= alu_eq
decoded_imm_j >= alu_ltu
decoded_imm_j >= cpuregs_rs1
decoded_imm_j >= cpuregs_rs2
new_ascii_instr > dbg_insn_rd
new_ascii_instr > dbg_rs1val
new_ascii_instr > dbg_rs2val
new_ascii_instr > dbg_rs1val_valid
new_ascii_instr != q_ascii_instr
new_ascii_instr != q_insn_imm
new_ascii_instr != q_insn_opcode
new_ascii_instr > q_insn_rs1
new_ascii_instr > q_insn_rs2
new_ascii_instr > q_insn_rd
new_ascii_instr >= dbg_valid_insn
new_ascii_instr != cached_insn_opcode
new_ascii_instr != cpu_state
new_ascii_instr < dbg_ascii_state
new_ascii_instr > alu_out_q
new_ascii_instr > alu_add_sub
new_ascii_instr != alu_shl
new_ascii_instr > alu_shr
new_ascii_instr > alu_eq
new_ascii_instr > alu_ltu
new_ascii_instr > cpuregs_rs1
new_ascii_instr > cpuregs_rs2
dbg_ascii_instr >= dbg_insn_rd
dbg_ascii_instr >= dbg_rs1val
dbg_ascii_instr >= dbg_rs2val
dbg_ascii_instr >= dbg_rs1val_valid
dbg_ascii_instr <= q_ascii_instr
dbg_ascii_instr <= q_insn_opcode
dbg_ascii_instr >= q_insn_rs1
dbg_ascii_instr >= q_insn_rs2
dbg_ascii_instr >= q_insn_rd
dbg_ascii_instr != dbg_valid_insn
dbg_ascii_instr != cpu_state
dbg_ascii_instr < dbg_ascii_state
dbg_ascii_instr >= alu_out_q
dbg_ascii_instr >= alu_add_sub
dbg_ascii_instr >= alu_shr
dbg_ascii_instr >= alu_eq
dbg_ascii_instr >= alu_ltu
dbg_ascii_instr >= cpuregs_rs1
dbg_ascii_instr >= cpuregs_rs2
dbg_insn_rd % dbg_rs1val == 0
dbg_insn_rd >= dbg_rs2val
dbg_insn_rd <= q_ascii_instr
dbg_insn_rd <= q_insn_imm
dbg_insn_rd <= q_insn_opcode
dbg_insn_rd <= q_insn_rs1
dbg_insn_rd <= q_insn_rs2
dbg_insn_rd != dbg_valid_insn
dbg_insn_rd < cpu_state
dbg_insn_rd < dbg_ascii_state
dbg_insn_rd <= alu_add_sub
dbg_insn_rd <= cpuregs_rs1
dbg_rs1val >= dbg_rs2val
dbg_rs1val <= q_ascii_instr
q_insn_imm % dbg_rs1val == 0
dbg_rs1val <= q_insn_opcode
q_insn_rs2 % dbg_rs1val == 0
q_insn_rd % dbg_rs1val == 0
dbg_rs1val != dbg_valid_insn
dbg_rs1val <= cached_insn_opcode
dbg_rs1val != cpu_state
dbg_rs1val < dbg_ascii_state
alu_add_sub % dbg_rs1val == 0
dbg_rs1val <= alu_add_sub
alu_shl % dbg_rs1val == 0
dbg_rs1val <= alu_shl
alu_shr % dbg_rs1val == 0
dbg_rs1val <= alu_shr
alu_eq % dbg_rs1val == 0
alu_ltu % dbg_rs1val == 0
dbg_rs1val <= cpuregs_rs1
cpuregs_rs2 % dbg_rs1val == 0
dbg_rs2val <= dbg_rs1val_valid
dbg_rs2val <= q_ascii_instr
dbg_rs2val <= q_insn_imm
dbg_rs2val <= q_insn_opcode
dbg_rs2val <= q_insn_rs1
dbg_rs2val <= q_insn_rs2
dbg_rs2val <= q_insn_rd
dbg_rs2val < dbg_valid_insn
dbg_rs2val <= cached_insn_opcode
dbg_rs2val < cpu_state
dbg_rs2val < dbg_ascii_state
dbg_rs2val <= alu_add_sub
dbg_rs2val <= alu_shl
dbg_rs2val <= alu_shr
dbg_rs2val <= alu_eq
dbg_rs2val <= alu_ltu
dbg_rs2val <= cpuregs_rs1
dbg_rs2val <= cpuregs_rs2
dbg_rs1val_valid <= q_ascii_instr
dbg_rs1val_valid <= q_insn_opcode
dbg_rs1val_valid <= q_insn_rs1
dbg_rs1val_valid <= dbg_valid_insn
dbg_rs1val_valid <= cached_insn_opcode
dbg_rs1val_valid < cpu_state
dbg_rs1val_valid < dbg_ascii_state
dbg_rs1val_valid % alu_out_q == 0
dbg_rs1val_valid <= alu_add_sub
dbg_rs1val_valid <= alu_shl
dbg_rs1val_valid <= alu_shr
dbg_rs1val_valid <= cpuregs_rs1
q_ascii_instr >= q_insn_rs1
q_ascii_instr >= q_insn_rs2
q_ascii_instr >= q_insn_rd
q_ascii_instr != dbg_valid_insn
q_ascii_instr != cpu_state
q_ascii_instr < dbg_ascii_state
q_ascii_instr >= alu_out_q
q_ascii_instr >= alu_add_sub
q_ascii_instr >= alu_shr
q_ascii_instr >= alu_eq
q_ascii_instr >= alu_ltu
q_ascii_instr >= cpuregs_rs1
q_ascii_instr >= cpuregs_rs2
q_insn_imm >= q_insn_rs2
q_insn_imm != cpu_state
q_insn_imm < dbg_ascii_state
q_insn_imm >= alu_eq
q_insn_imm >= alu_ltu
q_insn_opcode >= q_insn_rs1
q_insn_opcode >= q_insn_rs2
q_insn_opcode >= q_insn_rd
q_insn_opcode != dbg_valid_insn
q_insn_opcode >= cached_insn_opcode
q_insn_opcode != cpu_state
q_insn_opcode < dbg_ascii_state
q_insn_opcode >= alu_out_q
q_insn_opcode >= alu_add_sub
q_insn_opcode >= alu_shl
q_insn_opcode >= alu_shr
q_insn_opcode >= alu_eq
q_insn_opcode >= alu_ltu
q_insn_opcode >= cpuregs_rs1
q_insn_opcode >= cpuregs_rs2
q_insn_rs1 < cpu_state
q_insn_rs1 < dbg_ascii_state
q_insn_rs1 >= alu_eq
q_insn_rs1 <= cpuregs_rs1
q_insn_rs2 < cpu_state
q_insn_rs2 < dbg_ascii_state
q_insn_rs2 <= alu_add_sub
q_insn_rs2 >= alu_eq
q_insn_rs2 >= alu_ltu
q_insn_rs2 <= cpuregs_rs1
q_insn_rd < cpu_state
q_insn_rd < dbg_ascii_state
q_insn_rd >= alu_eq
q_insn_rd >= alu_ltu
q_insn_rd <= cpuregs_rs1
dbg_valid_insn < cpu_state
dbg_valid_insn < dbg_ascii_state
dbg_valid_insn != alu_shl
dbg_valid_insn >= alu_eq
dbg_valid_insn >= alu_ltu
dbg_valid_insn != cpuregs_rs1
cached_insn_opcode < dbg_ascii_state
cached_insn_opcode >= alu_eq
cpu_state < dbg_ascii_state
cpu_state != alu_shr
cpu_state > alu_eq
cpu_state > alu_ltu
cpu_state != cpuregs_rs1
dbg_ascii_state > alu_out_q
dbg_ascii_state > alu_add_sub
dbg_ascii_state > alu_shl
dbg_ascii_state > alu_shr
dbg_ascii_state > alu_eq
dbg_ascii_state > alu_ltu
dbg_ascii_state > cpuregs_rs1
dbg_ascii_state > cpuregs_rs2
alu_add_sub % alu_out_q == 0
alu_out_q <= alu_add_sub
cpuregs_rs2 % alu_out_q == 0
alu_add_sub >= alu_shr
alu_add_sub >= alu_eq
alu_add_sub >= alu_ltu
alu_add_sub >= cpuregs_rs2
cpuregs_rs2 % alu_add_sub == 0
alu_shl >= alu_shr
alu_shl >= alu_eq
alu_shr <= cpuregs_rs1
alu_eq <= cpuregs_rs1
alu_eq <= cpuregs_rs2
alu_ltu <= cpuregs_rs1
cpuregs_rs1 >= cpuregs_rs2
1016 * mem_valid - mem_addr + dbg_insn_addr == 0
224 * mem_valid - next_insn_opcode + dbg_insn_opcode == 0
1021 * mem_valid + alu_out_q - alu_add_sub == 0
mem_addr - dbg_insn_addr - 508 * mem_state == 0
1021 * mem_addr - 1021 * dbg_insn_addr - 1016 * dbg_rs1val - 1016 == 0
mem_addr - dbg_insn_addr - 1016 * dbg_rs2val - 1016 == 0
2 * mem_la_wdata - 41741301 * mem_wordsize + 1019 * decoded_imm_j - 41740280 == 0
4 * mem_la_wdata - 41741301 * decoded_rs1 + 2038 * decoded_imm_j - 41739259 == 0
5222783 * mem_la_wstrb - 2040 * decoded_imm_j - 4 * alu_add_sub + 5220739 == 0
3.967476028651E12 * mem_la_wstrb - 2147483642 * dbg_ascii_instr - 896 * q_insn_imm + 3.965328544113E12 == 0
2147483641 * mem_la_wstrb - 3.4359738272E10 * dbg_insn_rd + 16 * q_insn_imm - 3.2212254615E10 == 0
reg_op1 - 20891131 * mem_wordsize + 510 * decoded_imm_j - 20890620 == 0
2 * reg_op1 - 20891131 * decoded_rs1 + 1020 * decoded_imm_j - 20890109 == 0
next_insn_opcode - dbg_insn_opcode - 112 * mem_state == 0
1021 * next_insn_opcode - 1021 * dbg_insn_opcode - 224 * dbg_rs1val - 224 == 0
next_insn_opcode - dbg_insn_opcode - 224 * dbg_rs2val - 224 == 0
2147483641 * irq_pending + 2147483642 * dbg_insn_rd - q_insn_imm + 2147483641 == 0
1021 * mem_state + 2 * alu_out_q - 2 * alu_add_sub == 0
3.3463901955329E13 * mem_wordsize - 816969849 * decoded_imm_j + q_ascii_instr + 3.3463084985481E13 == 0
1.75934744813533E14 * mem_wordsize - 4.294967283E9 * decoded_imm_j - 2 * q_insn_imm + 1.75930449846248E14 == 0
1187933 * mem_wordsize - 29 * decoded_imm_j - 2 * q_insn_rs1 + 1187902 == 0
1106005 * mem_wordsize - 27 * decoded_imm_j - 2 * q_insn_rs2 + 1105976 == 0
4.3811881083323E13 * mem_wordsize - 1069547667 * decoded_imm_j - 2 * cached_insn_opcode + 4.3810811535654E13 == 0
20891132 * mem_wordsize - 510 * decoded_imm_j - alu_out_q + 20890621 == 0
20891132 * mem_wordsize - 510 * decoded_imm_j - alu_add_sub + 20890621 == 0
20891131 * mem_wordsize - 510 * decoded_imm_j - alu_shr + 20890620 == 0
3.1739808229208E13 * mem_wordsize - 1073741821 * dbg_ascii_instr - 448 * q_insn_imm + 3.1738734486939E13 == 0
3.3463901955329E13 * decoded_rs1 - 1633939698 * decoded_imm_j + 2 * q_ascii_instr + 3.3462268015633E13 == 0
1.75934744813533E14 * decoded_rs1 - 8.589934566E9 * decoded_imm_j - 4 * q_insn_imm + 1.75926154878963E14 == 0
4.3811881083323E13 * decoded_rs1 - 2139095334 * decoded_imm_j - 4 * cached_insn_opcode + 4.3809741987985E13 == 0
10445566 * decoded_rs1 - 510 * decoded_imm_j - alu_out_q + 10445055 == 0
10445566 * decoded_rs1 - 510 * decoded_imm_j - alu_add_sub + 10445055 == 0
20891131 * decoded_rs1 - 1020 * decoded_imm_j - 2 * alu_shr + 20890109 == 0
1.5869904114604E13 * decoded_rs1 - 1073741821 * dbg_ascii_instr - 448 * q_insn_imm + 1.5868830372335E13 == 0
2147483641 * decoded_rs1 - 4.294967284E9 * dbg_insn_rd + 2 * q_insn_imm - 2147483641 == 0
4.294967279E9 * decoded_imm_j - 1.75934744813533E14 * dbg_insn_rd + 81928 * q_insn_imm - 1.75930449764326E14 == 0
2147483641 * dbg_ascii_instr - 6.3479616458416E13 * dbg_insn_rd + 30456 * q_insn_imm - 6.3477468944319E13 == 0
1.096290399241E12 * dbg_ascii_instr + 457408 * q_insn_imm - 3.1739808229208E13 * cpuregs_rs1 - 3.0643517372559E13 == 0
2147483642 * dbg_insn_rd - q_insn_imm - 2147483641 * dbg_valid_insn + 2147483641 == 0
2.192580798482E12 * dbg_insn_rd - 1021 * q_insn_imm - 2147483641 * cpuregs_rs1 + 2.19043331382E12 == 0
dbg_rs1val + alu_out_q - alu_add_sub + 1 == 0
1021 * dbg_rs2val + alu_out_q - alu_add_sub + 1021 == 0
===========================================================================
..tick():::EXIT
trap == pcpi_valid
trap == eoi
trap == trace_valid
trap == irq_delay
trap == irq_active
trap == timer
trap == pcpi_int_wr
trap == pcpi_int_wait
trap == pcpi_int_ready
trap == mem_do_rdata
trap == mem_la_secondword
trap == mem_la_firstword_reg
trap == prefetched_high_word
trap == clear_prefetched_high_word
trap == instr_beq
trap == instr_bne
trap == instr_blt
trap == instr_bge
trap == instr_bltu
trap == instr_bgeu
trap == instr_addi
trap == instr_slti
trap == instr_sltiu
trap == instr_xori
trap == instr_ori
trap == instr_andi
trap == instr_add
trap == instr_sub
trap == instr_sll
trap == instr_slt
trap == instr_sltu
trap == instr_xor
trap == instr_srl
trap == instr_sra
trap == instr_or
trap == instr_and
trap == decoder_trigger
trap == decoder_pseudo_trigger
trap == is_beq_bne_blt_bge_bltu_bgeu
trap == is_compare
trap == irq_state
trap == set_mem_do_rinst
trap == set_mem_do_rdata
trap == set_mem_do_wdata
trap == latched_store
trap == latched_stalu
trap == latched_branch
trap == latched_trace
trap == latched_is_lu
trap == latched_is_lh
trap == latched_is_lb
trap == pcpi_timeout
trap == do_waitirq
trap == alu_wait
trap == alu_wait_2
trap == clear_prefetched_high_word_q
trap == cpuregs_write
trap == orig(trap)
trap == orig(pcpi_valid)
trap == orig(eoi)
trap == orig(trace_valid)
trap == orig(irq_delay)
trap == orig(irq_active)
trap == orig(timer)
trap == orig(pcpi_int_wr)
trap == orig(pcpi_int_wait)
trap == orig(pcpi_int_ready)
trap == orig(mem_do_rinst)
trap == orig(mem_do_rdata)
trap == orig(mem_la_secondword)
trap == orig(mem_la_firstword_reg)
trap == orig(last_mem_valid)
trap == orig(prefetched_high_word)
trap == orig(clear_prefetched_high_word)
trap == orig(instr_beq)
trap == orig(instr_bne)
trap == orig(instr_blt)
trap == orig(instr_bge)
trap == orig(instr_bltu)
trap == orig(instr_bgeu)
trap == orig(instr_addi)
trap == orig(instr_slti)
trap == orig(instr_sltiu)
trap == orig(instr_xori)
trap == orig(instr_ori)
trap == orig(instr_andi)
trap == orig(instr_add)
trap == orig(instr_sub)
trap == orig(instr_sll)
trap == orig(instr_slt)
trap == orig(instr_sltu)
trap == orig(instr_xor)
trap == orig(instr_srl)
trap == orig(instr_sra)
trap == orig(instr_or)
trap == orig(instr_and)
trap == orig(decoder_trigger)
trap == orig(decoder_pseudo_trigger)
trap == orig(is_beq_bne_blt_bge_bltu_bgeu)
trap == orig(is_compare)
trap == orig(irq_state)
trap == orig(set_mem_do_rinst)
trap == orig(set_mem_do_rdata)
trap == orig(set_mem_do_wdata)
trap == orig(latched_store)
trap == orig(latched_stalu)
trap == orig(latched_branch)
trap == orig(latched_trace)
trap == orig(latched_is_lu)
trap == orig(latched_is_lh)
trap == orig(latched_is_lb)
trap == orig(pcpi_timeout)
trap == orig(do_waitirq)
trap == orig(alu_wait)
trap == orig(alu_wait_2)
trap == orig(clear_prefetched_high_word_q)
trap == orig(cpuregs_write)
mem_valid == dbg_valid_insn
mem_valid == orig(dbg_valid_insn)
mem_instr == orig(mem_instr)
mem_instr == orig(dbg_next)
mem_wdata == orig(mem_wdata)
mem_wstrb == orig(mem_wstrb)
mem_la_wdata == reg_op2
mem_la_wdata == dbg_rs2val
mem_la_wstrb == orig(mem_la_wstrb)
pcpi_insn == trace_data
pcpi_insn == reg_out
pcpi_insn == pcpi_int_rd
pcpi_insn == mem_16bit_buffer
pcpi_insn == current_pc
pcpi_insn == pcpi_timeout_counter
pcpi_insn == alu_out
pcpi_insn == alu_out_q
pcpi_insn == alu_out_0
pcpi_insn == alu_out_0_q
pcpi_insn == cpuregs_wrdata
pcpi_insn == decoded_rs
pcpi_insn == orig(pcpi_insn)
pcpi_insn == orig(trace_data)
pcpi_insn == orig(reg_out)
pcpi_insn == orig(reg_sh)
pcpi_insn == orig(pcpi_int_rd)
pcpi_insn == orig(mem_16bit_buffer)
pcpi_insn == orig(current_pc)
pcpi_insn == orig(pcpi_timeout_counter)
pcpi_insn == orig(alu_out)
pcpi_insn == orig(alu_out_0)
pcpi_insn == orig(alu_out_0_q)
pcpi_insn == orig(cpuregs_wrdata)
pcpi_insn == orig(decoded_rs)
count_instr == orig(count_instr)
reg_pc == orig(reg_pc)
reg_next_pc == orig(reg_next_pc)
reg_op1 == dbg_rs1val
reg_op1 == cpuregs_rs1
reg_op1 == orig(cpuregs_rs1)
next_insn_opcode == mem_rdata_q
next_insn_opcode == cached_insn_opcode
next_insn_opcode == orig(next_insn_opcode)
next_insn_opcode == orig(mem_rdata_word)
next_insn_opcode == orig(mem_rdata_q)
dbg_insn_opcode == q_insn_opcode
dbg_insn_opcode == orig(dbg_insn_opcode)
dbg_insn_addr == orig(dbg_insn_addr)
irq_mask == orig(irq_mask)
irq_pending == next_irq_pending
irq_pending == orig(irq_pending)
irq_pending == orig(next_irq_pending)
mem_wordsize == instr_lui
mem_wordsize == instr_auipc
mem_wordsize == instr_jal
mem_wordsize == instr_jalr
mem_wordsize == instr_lb
mem_wordsize == instr_lh
mem_wordsize == instr_lbu
mem_wordsize == instr_lhu
mem_wordsize == instr_sb
mem_wordsize == instr_sh
mem_wordsize == instr_slli
mem_wordsize == instr_srli
mem_wordsize == instr_srai
mem_wordsize == instr_rdcycle
mem_wordsize == instr_rdcycleh
mem_wordsize == instr_rdinstr
mem_wordsize == instr_rdinstrh
mem_wordsize == instr_ecall_ebreak
mem_wordsize == instr_getq
mem_wordsize == instr_setq
mem_wordsize == instr_retirq
mem_wordsize == instr_maskirq
mem_wordsize == instr_waitirq
mem_wordsize == instr_timer
mem_wordsize == decoded_imm
mem_wordsize == decoder_trigger_q
mem_wordsize == decoder_pseudo_trigger_q
mem_wordsize == compressed_instr
mem_wordsize == is_lui_auipc_jal
mem_wordsize == is_slli_srli_srai
mem_wordsize == is_jalr_addi_slti_sltiu_xori_ori_andi
mem_wordsize == is_sll_srl_sra
mem_wordsize == is_lui_auipc_jal_jalr_addi_add_sub
mem_wordsize == is_slti_blt_slt
mem_wordsize == is_sltiu_bltu_sltu
mem_wordsize == is_alu_reg_imm
mem_wordsize == is_alu_reg_reg
mem_wordsize == dbg_insn_imm
mem_wordsize == q_insn_imm
mem_wordsize == dbg_next
mem_wordsize == cached_insn_imm
mem_wordsize == latched_compr
mem_wordsize == orig(mem_wordsize)
mem_wordsize == orig(instr_lui)
mem_wordsize == orig(instr_auipc)
mem_wordsize == orig(instr_jal)
mem_wordsize == orig(instr_jalr)
mem_wordsize == orig(instr_lb)
mem_wordsize == orig(instr_lh)
mem_wordsize == orig(instr_lbu)
mem_wordsize == orig(instr_lhu)
mem_wordsize == orig(instr_sb)
mem_wordsize == orig(instr_sh)
mem_wordsize == orig(instr_slli)
mem_wordsize == orig(instr_srli)
mem_wordsize == orig(instr_srai)
mem_wordsize == orig(instr_rdcycle)
mem_wordsize == orig(instr_rdcycleh)
mem_wordsize == orig(instr_rdinstr)
mem_wordsize == orig(instr_rdinstrh)
mem_wordsize == orig(instr_ecall_ebreak)
mem_wordsize == orig(instr_getq)
mem_wordsize == orig(instr_setq)
mem_wordsize == orig(instr_retirq)
mem_wordsize == orig(instr_maskirq)
mem_wordsize == orig(instr_waitirq)
mem_wordsize == orig(instr_timer)
mem_wordsize == orig(decoded_imm)
mem_wordsize == orig(decoder_pseudo_trigger_q)
mem_wordsize == orig(compressed_instr)
mem_wordsize == orig(is_lui_auipc_jal)
mem_wordsize == orig(is_slli_srli_srai)
mem_wordsize == orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
mem_wordsize == orig(is_sll_srl_sra)
mem_wordsize == orig(is_lui_auipc_jal_jalr_addi_add_sub)
mem_wordsize == orig(is_slti_blt_slt)
mem_wordsize == orig(is_sltiu_bltu_sltu)
mem_wordsize == orig(is_lbu_lhu_lw)
mem_wordsize == orig(is_alu_reg_imm)
mem_wordsize == orig(is_alu_reg_reg)
mem_wordsize == orig(dbg_insn_imm)
mem_wordsize == orig(latched_compr)
mem_do_prefetch == mem_do_rinst
mem_do_prefetch == orig(mem_do_prefetch)
mem_do_wdata == last_mem_valid
mem_do_wdata == orig(mem_valid)
mem_do_wdata == orig(mem_do_wdata)
instr_lw == is_lb_lh_lw_lbu_lhu
instr_lw == is_lbu_lhu_lw
instr_lw == orig(instr_lw)
instr_lw == orig(is_lb_lh_lw_lbu_lhu)
instr_sw == is_sb_sh_sw
instr_sw == orig(instr_sw)
instr_sw == orig(is_sb_sh_sw)
decoded_rd == cached_insn_rd
decoded_rd == orig(decoded_rd)
decoded_rs1 == dbg_insn_rs1
decoded_rs1 == dbg_rs1val_valid
decoded_rs1 == q_insn_rs1
decoded_rs1 == cached_insn_rs1
decoded_rs1 == orig(decoded_rs1)
decoded_rs1 == orig(decoder_trigger_q)
decoded_rs1 == orig(dbg_insn_rs1)
decoded_rs2 == dbg_insn_rs2
decoded_rs2 == q_insn_rs2
decoded_rs2 == cached_insn_rs2
decoded_rs2 == orig(decoded_rs2)
decoded_rs2 == orig(dbg_insn_rs2)
decoded_imm_j == orig(decoded_imm_j)
new_ascii_instr == orig(new_ascii_instr)
dbg_ascii_instr == q_ascii_instr
dbg_ascii_instr == orig(dbg_ascii_instr)
dbg_insn_rd == q_insn_rd
dbg_insn_rd == latched_rd
dbg_insn_rd == orig(dbg_insn_rd)
dbg_insn_rd == orig(latched_rd)
alu_eq == alu_ltu
alu_eq == alu_lts
cpuregs_rs2 == orig(cpuregs_rs2)
trap == 0
mem_valid one of { 0, 1 }
mem_instr one of { -1, 0, 1 }
mem_wstrb one of { -1, 0, 15 }
mem_la_wdata >= -1
mem_la_wstrb one of { -1, 15 }
mem_la_wstrb != 0
pcpi_insn == -1
reg_op1 one of { -1, 1020 }
reg_sh >= -1
dbg_insn_addr != 0
irq_mask == 4294967295L
irq_pending one of { -1, 0 }
mem_state one of { 0, 1, 2 }
mem_wordsize one of { -1, 0 }
mem_do_prefetch one of { 0, 1 }
mem_do_wdata one of { 0, 1 }
instr_lw one of { -1, 0, 1 }
instr_sw one of { -1, 0, 1 }
decoded_rd one of { -1, 0, 2 }
decoded_rs1 one of { -1, 1 }
decoded_rs1 != 0
decoded_rs2 one of { -1, 0, 2 }
decoded_imm_j one of { -1, 40960, 40962 }
new_ascii_instr one of { 0, 27767, 29559 }
dbg_ascii_instr one of { -1, 27767, 29559 }
dbg_insn_rd one of { -1, 0, 2 }
dbg_rs2val_valid one of { -1, 0, 1 }
cached_ascii_instr one of { -1, 27767, 29559 }
cpu_state one of { 1, 2, 64 }
dbg_ascii_state one of { 439788790632L, 465541358957L, 495874565485L }
alu_add_sub >= -1
alu_shl >= -1
alu_shr >= -1
alu_eq one of { -1, 0 }
trap <= mem_valid
trap != mem_addr
trap != mem_la_wstrb
trap <= count_cycle
trap <= count_instr
trap <= reg_pc
trap <= reg_next_pc
trap != reg_op1
trap != next_insn_opcode
trap != dbg_insn_opcode
trap != dbg_insn_addr
trap >= irq_pending
trap <= mem_state
trap >= mem_wordsize
trap != mem_rdata_word
trap <= mem_do_prefetch
trap <= mem_do_wdata
trap != decoded_rs1
trap != decoded_imm_j
trap <= new_ascii_instr
trap != dbg_ascii_instr
trap != cached_ascii_instr
trap < cpu_state
trap < dbg_ascii_state
trap != alu_add_sub
trap >= alu_eq
trap != orig(mem_addr)
trap <= orig(count_cycle)
trap <= orig(mem_state)
trap != orig(dbg_rs1val)
trap >= orig(dbg_rs2val)
trap != orig(q_ascii_instr)
trap != orig(q_insn_opcode)
trap < orig(cpu_state)
trap < orig(dbg_ascii_state)
trap != orig(alu_out_q)
trap != orig(alu_add_sub)
mem_valid >= mem_instr
mem_valid != mem_addr
mem_valid != mem_wstrb
mem_valid != mem_la_wstrb
mem_valid > pcpi_insn
mem_valid <= count_cycle
mem_valid <= count_instr
mem_valid <= reg_pc
mem_valid <= reg_next_pc
mem_valid != reg_op1
mem_valid != next_insn_opcode
mem_valid != dbg_insn_opcode
mem_valid != dbg_insn_addr
mem_valid < irq_mask
mem_valid >= irq_pending
mem_valid <= mem_state
mem_valid > mem_wordsize
mem_valid != mem_rdata_word
mem_valid >= mem_do_prefetch
mem_valid >= mem_do_wdata
mem_valid >= instr_lw
mem_valid >= instr_sw
mem_valid != decoded_rd
mem_valid >= decoded_rs1
mem_valid != decoded_rs2
mem_valid != decoded_imm_j
mem_valid <= new_ascii_instr
mem_valid != dbg_ascii_instr
mem_valid != dbg_insn_rd
mem_valid >= dbg_rs2val_valid
mem_valid != cached_ascii_instr
mem_valid <= cpu_state
mem_valid < dbg_ascii_state
mem_valid != alu_add_sub
mem_valid != alu_shl
mem_valid > alu_eq
mem_valid != orig(mem_addr)
mem_valid <= orig(count_cycle)
mem_valid != orig(dbg_rs1val)
mem_valid > orig(dbg_rs2val)
mem_valid >= orig(dbg_rs1val_valid)
mem_valid != orig(q_ascii_instr)
mem_valid != orig(q_insn_opcode)
mem_valid < orig(cpu_state)
mem_valid < orig(dbg_ascii_state)
mem_valid != orig(alu_shl)
mem_valid >= orig(alu_eq)
mem_valid >= orig(alu_ltu)
mem_instr <= mem_addr
mem_instr <= mem_la_wstrb
mem_instr >= pcpi_insn
mem_instr < count_cycle
mem_instr < count_instr
mem_instr < reg_pc
mem_instr < reg_next_pc
mem_instr <= reg_op1
mem_instr <= next_insn_opcode
mem_instr <= dbg_insn_opcode
mem_instr <= dbg_insn_addr
mem_instr < irq_mask
mem_instr != irq_pending
mem_instr <= mem_state
mem_instr >= mem_wordsize
mem_instr <= mem_do_prefetch
mem_instr != mem_do_wdata
mem_instr >= instr_sw
mem_instr % decoded_rs1 == 0
mem_instr <= decoded_rs1
mem_instr <= decoded_imm_j
mem_instr < new_ascii_instr
mem_instr <= dbg_ascii_instr
mem_instr <= cached_ascii_instr
mem_instr <= cpu_state
mem_instr < dbg_ascii_state
mem_instr >= alu_eq
mem_instr <= orig(mem_addr)
mem_instr <= orig(mem_la_wdata)
mem_instr < orig(count_cycle)
mem_instr != orig(mem_state)
mem_instr % orig(dbg_rs1val) == 0
mem_instr >= orig(dbg_rs2val)
mem_instr <= orig(q_ascii_instr)
mem_instr <= orig(q_insn_imm)
mem_instr <= orig(q_insn_opcode)
mem_instr <= orig(q_insn_rs2)
mem_instr < orig(cpu_state)
mem_instr < orig(dbg_ascii_state)
mem_instr <= orig(alu_add_sub)
mem_instr >= orig(alu_eq)
mem_instr >= orig(alu_ltu)
mem_addr >= mem_wstrb
mem_addr >= pcpi_insn
mem_addr != count_cycle
mem_addr != count_instr
mem_addr != reg_pc
mem_addr <= reg_op1
mem_addr <= next_insn_opcode
mem_addr <= dbg_insn_opcode
mem_addr >= dbg_insn_addr
mem_addr < irq_mask
mem_addr != irq_pending
mem_addr != mem_state
mem_addr >= mem_wordsize
mem_wordsize % mem_addr == 0
mem_addr != mem_do_prefetch
mem_addr != mem_do_wdata
mem_addr >= instr_lw
mem_addr >= instr_sw
mem_addr >= decoded_rd
mem_addr % decoded_rs1 == 0
mem_addr >= decoded_rs1
mem_addr >= decoded_rs2
mem_addr <= decoded_imm_j
mem_addr < new_ascii_instr
mem_addr <= dbg_ascii_instr
mem_addr >= dbg_insn_rd
mem_addr >= dbg_rs2val_valid
mem_addr <= cached_ascii_instr
mem_addr != cpu_state
mem_addr < dbg_ascii_state
mem_addr >= alu_eq
mem_addr >= orig(mem_addr)
mem_addr != orig(count_cycle)
mem_addr != orig(mem_state)
mem_addr % orig(dbg_rs1val) == 0
mem_addr >= orig(dbg_rs1val)
mem_addr >= orig(dbg_rs2val)
mem_addr >= orig(dbg_rs1val_valid)
mem_addr <= orig(q_ascii_instr)
mem_addr <= orig(q_insn_opcode)
mem_addr >= orig(q_insn_rd)
mem_addr != orig(cpu_state)
mem_addr < orig(dbg_ascii_state)
mem_addr >= orig(alu_eq)
mem_addr >= orig(alu_ltu)
mem_wdata >= pcpi_insn
mem_wdata < count_cycle
mem_wdata < count_instr
mem_wdata <= reg_op1
mem_wdata <= next_insn_opcode
mem_wdata <= dbg_insn_opcode
mem_wdata < irq_mask
mem_wdata % decoded_rs1 == 0
mem_wdata <= decoded_imm_j
mem_wdata < new_ascii_instr
mem_wdata <= dbg_ascii_instr
mem_wdata <= cached_ascii_instr
mem_wdata < dbg_ascii_state
mem_wdata < orig(count_cycle)
mem_wdata <= orig(reg_op1)
mem_wdata % orig(dbg_rs1val) == 0
mem_wdata >= orig(dbg_rs2val)
mem_wdata <= orig(q_ascii_instr)
mem_wdata <= orig(q_insn_opcode)
mem_wdata < orig(dbg_ascii_state)
mem_wdata <= orig(alu_add_sub)
mem_wstrb % mem_la_wstrb == 0
mem_wstrb <= mem_la_wstrb
mem_wstrb >= pcpi_insn
mem_wstrb != count_cycle
mem_wstrb != count_instr
mem_wstrb != reg_pc
mem_wstrb != reg_next_pc
mem_wstrb <= reg_op1
mem_wstrb <= next_insn_opcode
mem_wstrb <= dbg_insn_opcode
mem_wstrb < irq_mask
mem_wstrb != irq_pending
mem_wstrb != mem_state
mem_wstrb >= mem_wordsize
mem_wstrb % mem_rdata_word == 0
mem_wstrb != mem_do_prefetch
mem_wstrb % decoded_rs1 == 0
mem_wstrb <= decoded_imm_j
mem_wstrb < new_ascii_instr
mem_wstrb <= dbg_ascii_instr
mem_wstrb <= cached_ascii_instr
mem_wstrb != cpu_state
mem_wstrb < dbg_ascii_state
mem_wstrb >= alu_eq
mem_wstrb <= orig(mem_addr)
mem_wstrb != orig(count_cycle)
mem_wstrb <= orig(reg_op1)
mem_wstrb >= orig(dbg_rs2val)
mem_wstrb >= orig(dbg_rs1val_valid)
mem_wstrb <= orig(q_ascii_instr)
mem_wstrb <= orig(q_insn_opcode)
mem_wstrb <= orig(cached_insn_opcode)
mem_wstrb != orig(cpu_state)
mem_wstrb < orig(dbg_ascii_state)
mem_wstrb % orig(alu_out_q) == 0
mem_wstrb <= orig(alu_add_sub)
mem_wstrb <= orig(alu_shl)
mem_wstrb <= orig(alu_shr)
mem_la_wdata >= pcpi_insn
mem_la_wdata < count_cycle
mem_la_wdata < count_instr
mem_la_wdata <= reg_op1
mem_la_wdata >= reg_sh
mem_la_wdata <= next_insn_opcode
mem_la_wdata <= dbg_insn_opcode
mem_la_wdata < irq_mask
mem_la_wdata % decoded_rs1 == 0
mem_la_wdata <= decoded_imm_j
mem_la_wdata < new_ascii_instr
mem_la_wdata <= dbg_ascii_instr
mem_la_wdata <= cached_ascii_instr
mem_la_wdata < dbg_ascii_state
mem_la_wdata <= alu_add_sub
mem_la_wdata >= alu_eq
mem_la_wdata <= cpuregs_rs2
mem_la_wdata < orig(count_cycle)
mem_la_wdata % orig(dbg_rs1val) == 0
mem_la_wdata >= orig(dbg_rs2val)
mem_la_wdata <= orig(q_ascii_instr)
mem_la_wdata <= orig(q_insn_opcode)
mem_la_wdata < orig(dbg_ascii_state)
mem_la_wdata <= orig(alu_add_sub)
mem_la_wstrb >= pcpi_insn
mem_la_wstrb != count_cycle
mem_la_wstrb != reg_pc
mem_la_wstrb != reg_next_pc
mem_la_wstrb <= reg_op1
mem_la_wstrb <= next_insn_opcode
mem_la_wstrb <= dbg_insn_opcode
mem_la_wstrb < irq_mask
mem_la_wstrb != irq_pending
mem_la_wstrb != mem_state
mem_la_wstrb >= mem_wordsize
mem_la_wstrb != mem_do_prefetch
mem_la_wstrb != mem_do_wdata
mem_la_wstrb >= instr_lw
mem_la_wstrb >= instr_sw
mem_la_wstrb >= decoded_rd
mem_la_wstrb >= decoded_rs1
mem_la_wstrb >= decoded_rs2
mem_la_wstrb <= decoded_imm_j
mem_la_wstrb < new_ascii_instr
mem_la_wstrb <= dbg_ascii_instr
mem_la_wstrb >= dbg_insn_rd
mem_la_wstrb >= dbg_rs2val_valid
mem_la_wstrb <= cached_ascii_instr
mem_la_wstrb != cpu_state
mem_la_wstrb < dbg_ascii_state
mem_la_wstrb >= alu_eq
mem_la_wstrb != orig(count_cycle)
mem_la_wstrb != orig(mem_state)
mem_la_wstrb >= orig(dbg_rs2val)
mem_la_wstrb >= orig(dbg_rs1val_valid)
mem_la_wstrb <= orig(q_ascii_instr)
mem_la_wstrb <= orig(q_insn_opcode)
mem_la_wstrb >= orig(q_insn_rd)
mem_la_wstrb != orig(cpu_state)
mem_la_wstrb < orig(dbg_ascii_state)
mem_la_wstrb >= orig(alu_eq)
mem_la_wstrb >= orig(alu_ltu)
pcpi_insn < count_cycle
pcpi_insn < count_instr
pcpi_insn < reg_pc
pcpi_insn < reg_next_pc
pcpi_insn <= reg_op1
pcpi_insn <= reg_sh
pcpi_insn <= next_insn_opcode
pcpi_insn <= dbg_insn_opcode
pcpi_insn <= dbg_insn_addr
pcpi_insn <= irq_pending
pcpi_insn < mem_state
pcpi_insn <= mem_wordsize
pcpi_insn <= mem_rdata_word
pcpi_insn < mem_do_prefetch
pcpi_insn < mem_do_wdata
pcpi_insn <= instr_lw
pcpi_insn <= instr_sw
pcpi_insn <= decoded_rd
pcpi_insn <= decoded_rs1
pcpi_insn <= decoded_rs2
pcpi_insn <= decoded_imm_j
pcpi_insn < new_ascii_instr
pcpi_insn <= dbg_ascii_instr
pcpi_insn <= dbg_insn_rd
pcpi_insn <= dbg_rs2val_valid
pcpi_insn <= cached_ascii_instr
pcpi_insn < cpu_state
pcpi_insn < dbg_ascii_state
pcpi_insn <= alu_add_sub
pcpi_insn <= alu_shl
pcpi_insn <= alu_shr
pcpi_insn <= alu_eq
pcpi_insn <= cpuregs_rs2
pcpi_insn <= orig(mem_addr)
pcpi_insn <= orig(mem_la_wdata)
pcpi_insn < orig(count_cycle)
pcpi_insn <= orig(reg_op1)
pcpi_insn < orig(mem_state)
pcpi_insn <= orig(dbg_rs1val)
pcpi_insn <= orig(dbg_rs2val)
pcpi_insn <= orig(dbg_rs1val_valid)
pcpi_insn <= orig(q_ascii_instr)
pcpi_insn <= orig(q_insn_imm)
pcpi_insn <= orig(q_insn_opcode)
pcpi_insn <= orig(q_insn_rs1)
pcpi_insn <= orig(q_insn_rs2)
pcpi_insn <= orig(q_insn_rd)
pcpi_insn <= orig(cached_insn_opcode)
pcpi_insn < orig(cpu_state)
pcpi_insn < orig(dbg_ascii_state)
pcpi_insn <= orig(alu_out_q)
pcpi_insn <= orig(alu_add_sub)
pcpi_insn <= orig(alu_shl)
pcpi_insn <= orig(alu_shr)
pcpi_insn <= orig(alu_eq)
pcpi_insn <= orig(alu_ltu)
count_cycle >= count_instr
count_cycle >= reg_pc
count_cycle >= reg_next_pc
count_cycle != reg_op1
count_cycle > reg_sh
count_cycle != next_insn_opcode
count_cycle != dbg_insn_opcode
count_cycle > dbg_insn_addr
count_cycle < irq_mask
count_cycle >= irq_pending
count_cycle >= mem_state
count_cycle > mem_wordsize
count_cycle != mem_rdata_word
count_cycle >= mem_do_prefetch
count_cycle >= mem_do_wdata
count_cycle > instr_lw
count_cycle > instr_sw
count_cycle > decoded_rd
count_cycle % decoded_rs1 == 0
count_cycle > decoded_rs1
count_cycle > decoded_rs2
count_cycle != decoded_imm_j
count_cycle <= new_ascii_instr
count_cycle != dbg_ascii_instr
count_cycle > dbg_insn_rd
count_cycle > dbg_rs2val_valid
count_cycle != cached_ascii_instr
count_cycle != cpu_state
count_cycle % cpu_state == 0
count_cycle < dbg_ascii_state
count_cycle != alu_add_sub
count_cycle != alu_shl
count_cycle != alu_shr
count_cycle > alu_eq
count_cycle > cpuregs_rs2
count_cycle != orig(mem_addr)
count_cycle != orig(mem_la_wdata)
count_cycle >= orig(count_cycle)
count_cycle != orig(reg_op1)
count_cycle >= orig(mem_state)
count_cycle != orig(dbg_rs1val)
count_cycle > orig(dbg_rs2val)
count_cycle > orig(dbg_rs1val_valid)
count_cycle != orig(q_ascii_instr)
count_cycle != orig(q_insn_imm)
count_cycle != orig(q_insn_opcode)
count_cycle > orig(q_insn_rs1)
count_cycle != orig(q_insn_rs2)
count_cycle > orig(q_insn_rd)
count_cycle != orig(cached_insn_opcode)
count_cycle != orig(cpu_state)
count_cycle < orig(dbg_ascii_state)
count_cycle != orig(alu_out_q)
count_cycle != orig(alu_add_sub)
count_cycle != orig(alu_shl)
count_cycle != orig(alu_shr)
count_cycle > orig(alu_eq)
count_cycle > orig(alu_ltu)
count_instr != reg_op1
count_instr > reg_sh
count_instr != next_insn_opcode
count_instr != dbg_insn_opcode
count_instr != dbg_insn_addr
count_instr < irq_mask
count_instr >= irq_pending
count_instr >= mem_state
count_instr > mem_wordsize
count_instr != mem_rdata_word
count_instr >= mem_do_prefetch
count_instr >= mem_do_wdata
count_instr > instr_lw
count_instr > instr_sw
count_instr >= decoded_rd
count_instr % decoded_rs1 == 0
count_instr > decoded_rs1
count_instr > decoded_rs2
count_instr != decoded_imm_j
count_instr <= new_ascii_instr
count_instr != dbg_ascii_instr
count_instr > dbg_insn_rd
count_instr > dbg_rs2val_valid
count_instr != cached_ascii_instr
count_instr < dbg_ascii_state
count_instr != alu_add_sub
count_instr != alu_shl
count_instr != alu_shr
count_instr > alu_eq
count_instr > cpuregs_rs2
count_instr != orig(mem_addr)
count_instr != orig(mem_la_wdata)
count_instr <= orig(count_cycle)
count_instr != orig(reg_op1)
count_instr >= orig(mem_state)
count_instr != orig(dbg_rs1val)
count_instr > orig(dbg_rs2val)
count_instr > orig(dbg_rs1val_valid)
count_instr != orig(q_ascii_instr)
count_instr != orig(q_insn_imm)
count_instr != orig(q_insn_opcode)
count_instr != orig(q_insn_rs2)
count_instr > orig(q_insn_rd)
count_instr != orig(cached_insn_opcode)
count_instr < orig(dbg_ascii_state)
count_instr != orig(alu_out_q)
count_instr != orig(alu_add_sub)
count_instr != orig(alu_shl)
count_instr != orig(alu_shr)
count_instr > orig(alu_eq)
count_instr > orig(alu_ltu)
reg_pc <= reg_next_pc
reg_pc != reg_op1
reg_pc != next_insn_opcode
reg_pc != dbg_insn_opcode
reg_pc % dbg_insn_addr == 0
reg_pc >= dbg_insn_addr
reg_pc < irq_mask
reg_pc >= irq_pending
reg_pc >= mem_state
reg_pc > mem_wordsize
reg_pc != mem_rdata_word
reg_pc >= mem_do_prefetch
reg_pc >= mem_do_wdata
reg_pc > instr_lw
reg_pc > instr_sw
reg_pc > decoded_rd
reg_pc % decoded_rs1 == 0
reg_pc > decoded_rs1
reg_pc > decoded_rs2
reg_pc != decoded_imm_j
reg_pc <= new_ascii_instr
reg_pc != dbg_ascii_instr
reg_pc > dbg_insn_rd
reg_pc > dbg_rs2val_valid
reg_pc != cached_ascii_instr
reg_pc != cpu_state
reg_pc % cpu_state == 0
reg_pc < dbg_ascii_state
reg_pc != alu_add_sub
reg_pc != alu_shl
reg_pc != alu_shr
reg_pc > alu_eq
reg_pc <= orig(count_cycle)
reg_pc >= orig(mem_state)
reg_pc != orig(dbg_rs1val)
reg_pc > orig(dbg_rs2val)
reg_pc > orig(dbg_rs1val_valid)
reg_pc != orig(q_ascii_instr)
reg_pc != orig(q_insn_imm)
reg_pc != orig(q_insn_opcode)
reg_pc != orig(q_insn_rs1)
reg_pc != orig(q_insn_rs2)
reg_pc > orig(q_insn_rd)
reg_pc != orig(cpu_state)
reg_pc < orig(dbg_ascii_state)
reg_pc > orig(alu_eq)
reg_pc > orig(alu_ltu)
reg_next_pc != reg_op1
reg_next_pc != next_insn_opcode
reg_next_pc != dbg_insn_opcode
reg_next_pc > dbg_insn_addr
reg_next_pc < irq_mask
reg_next_pc >= irq_pending
reg_next_pc >= mem_state
reg_next_pc > mem_wordsize
reg_next_pc != mem_rdata_word
reg_next_pc >= mem_do_prefetch
reg_next_pc >= mem_do_wdata
reg_next_pc > instr_lw
reg_next_pc > instr_sw
reg_next_pc > decoded_rd
reg_next_pc % decoded_rs1 == 0
reg_next_pc > decoded_rs1
reg_next_pc > decoded_rs2
reg_next_pc != decoded_imm_j
reg_next_pc <= new_ascii_instr
reg_next_pc != dbg_ascii_instr
reg_next_pc > dbg_insn_rd
reg_next_pc > dbg_rs2val_valid
reg_next_pc != cached_ascii_instr
reg_next_pc != cpu_state
reg_next_pc % cpu_state == 0
reg_next_pc < dbg_ascii_state
reg_next_pc != alu_add_sub
reg_next_pc != alu_shl
reg_next_pc != alu_shr
reg_next_pc > alu_eq
reg_next_pc != orig(mem_addr)
reg_next_pc <= orig(count_cycle)
reg_next_pc >= orig(mem_state)
reg_next_pc != orig(dbg_rs1val)
reg_next_pc > orig(dbg_rs2val)
reg_next_pc > orig(dbg_rs1val_valid)
reg_next_pc != orig(q_ascii_instr)
reg_next_pc != orig(q_insn_imm)
reg_next_pc != orig(q_insn_opcode)
reg_next_pc != orig(q_insn_rs1)
reg_next_pc != orig(q_insn_rs2)
reg_next_pc > orig(q_insn_rd)
reg_next_pc != orig(cpu_state)
reg_next_pc < orig(dbg_ascii_state)
reg_next_pc > orig(alu_eq)
reg_next_pc > orig(alu_ltu)
reg_op1 >= reg_sh
reg_op1 <= next_insn_opcode
reg_op1 <= dbg_insn_opcode
reg_op1 >= dbg_insn_addr
reg_op1 < irq_mask
reg_op1 != irq_pending
reg_op1 != mem_state
reg_op1 >= mem_wordsize
reg_op1 != mem_do_prefetch
reg_op1 != mem_do_wdata
reg_op1 >= instr_lw
reg_op1 >= instr_sw
reg_op1 >= decoded_rd
reg_op1 >= decoded_rs1
reg_op1 >= decoded_rs2
reg_op1 <= decoded_imm_j
reg_op1 < new_ascii_instr
reg_op1 <= dbg_ascii_instr
reg_op1 >= dbg_insn_rd
reg_op1 >= dbg_rs2val_valid
reg_op1 <= cached_ascii_instr
reg_op1 != cpu_state
reg_op1 < dbg_ascii_state
reg_op1 >= alu_shr
reg_op1 >= alu_eq
reg_op1 >= cpuregs_rs2
reg_op1 >= orig(mem_addr)
reg_op1 >= orig(mem_la_wdata)
reg_op1 != orig(count_cycle)
reg_op1 >= orig(reg_op1)
reg_op1 != orig(mem_state)
reg_op1 >= orig(dbg_rs1val)
reg_op1 >= orig(dbg_rs2val)
reg_op1 >= orig(dbg_rs1val_valid)
reg_op1 <= orig(q_ascii_instr)
reg_op1 <= orig(q_insn_opcode)
reg_op1 >= orig(q_insn_rs1)
reg_op1 >= orig(q_insn_rs2)
reg_op1 >= orig(q_insn_rd)
reg_op1 != orig(cpu_state)
reg_op1 < orig(dbg_ascii_state)
reg_op1 >= orig(alu_shr)
reg_op1 >= orig(alu_eq)
reg_op1 >= orig(alu_ltu)
reg_sh <= next_insn_opcode
reg_sh <= dbg_insn_opcode
reg_sh < irq_mask
reg_sh <= mem_rdata_word
reg_sh % decoded_rs1 == 0
reg_sh <= decoded_imm_j
reg_sh < new_ascii_instr
reg_sh <= dbg_ascii_instr
reg_sh <= cached_ascii_instr
reg_sh < dbg_ascii_state
reg_sh <= alu_add_sub
reg_sh <= cpuregs_rs2
reg_sh < orig(count_cycle)
reg_sh <= orig(q_ascii_instr)
reg_sh <= orig(q_insn_opcode)
reg_sh < orig(cpu_state)
reg_sh < orig(dbg_ascii_state)
reg_sh <= orig(alu_out_q)
reg_sh <= orig(alu_add_sub)
next_insn_opcode >= dbg_insn_opcode
next_insn_opcode >= dbg_insn_addr
next_insn_opcode < irq_mask
next_insn_opcode != irq_pending
next_insn_opcode != mem_state
mem_wordsize % next_insn_opcode == 0
next_insn_opcode >= mem_wordsize
next_insn_opcode % mem_rdata_word == 0
next_insn_opcode >= mem_rdata_word
next_insn_opcode != mem_do_prefetch
next_insn_opcode != mem_do_wdata
next_insn_opcode >= instr_lw
next_insn_opcode >= instr_sw
next_insn_opcode >= decoded_rd
next_insn_opcode % decoded_rs1 == 0
next_insn_opcode >= decoded_rs1
next_insn_opcode >= decoded_rs2
next_insn_opcode >= decoded_imm_j
next_insn_opcode != new_ascii_instr
next_insn_opcode >= dbg_ascii_instr
next_insn_opcode >= dbg_insn_rd
next_insn_opcode >= dbg_rs2val_valid
next_insn_opcode >= cached_ascii_instr
next_insn_opcode != cpu_state
next_insn_opcode < dbg_ascii_state
next_insn_opcode >= alu_add_sub
next_insn_opcode >= alu_shr
next_insn_opcode >= alu_eq
next_insn_opcode >= cpuregs_rs2
next_insn_opcode >= orig(mem_addr)
next_insn_opcode >= orig(mem_la_wdata)
next_insn_opcode != orig(count_cycle)
next_insn_opcode >= orig(reg_op1)
next_insn_opcode != orig(mem_state)
next_insn_opcode >= orig(dbg_rs1val)
next_insn_opcode >= orig(dbg_rs2val)
next_insn_opcode >= orig(dbg_rs1val_valid)
next_insn_opcode >= orig(q_insn_rs1)
next_insn_opcode >= orig(q_insn_rs2)
next_insn_opcode >= orig(q_insn_rd)
next_insn_opcode != orig(cpu_state)
next_insn_opcode < orig(dbg_ascii_state)
next_insn_opcode >= orig(alu_out_q)
next_insn_opcode >= orig(alu_add_sub)
next_insn_opcode >= orig(alu_shr)
next_insn_opcode >= orig(alu_eq)
next_insn_opcode >= orig(alu_ltu)
dbg_insn_opcode >= dbg_insn_addr
dbg_insn_opcode < irq_mask
dbg_insn_opcode != irq_pending
dbg_insn_opcode != mem_state
dbg_insn_opcode >= mem_wordsize
mem_wordsize % dbg_insn_opcode == 0
dbg_insn_opcode % mem_rdata_word == 0
dbg_insn_opcode >= mem_rdata_word
dbg_insn_opcode != mem_do_prefetch
dbg_insn_opcode != mem_do_wdata
dbg_insn_opcode >= instr_lw
dbg_insn_opcode >= instr_sw
dbg_insn_opcode >= decoded_rd
dbg_insn_opcode % decoded_rs1 == 0
dbg_insn_opcode >= decoded_rs1
dbg_insn_opcode >= decoded_rs2
dbg_insn_opcode >= decoded_imm_j
dbg_insn_opcode != new_ascii_instr
dbg_insn_opcode >= dbg_ascii_instr
dbg_insn_opcode >= dbg_insn_rd
dbg_insn_opcode >= dbg_rs2val_valid
dbg_insn_opcode >= cached_ascii_instr
dbg_insn_opcode != cpu_state
dbg_insn_opcode < dbg_ascii_state
dbg_insn_opcode >= alu_add_sub
dbg_insn_opcode >= alu_shr
dbg_insn_opcode >= alu_eq
dbg_insn_opcode >= cpuregs_rs2
dbg_insn_opcode >= orig(mem_addr)
dbg_insn_opcode >= orig(mem_la_wdata)
dbg_insn_opcode != orig(count_cycle)
dbg_insn_opcode >= orig(reg_op1)
dbg_insn_opcode != orig(mem_state)
dbg_insn_opcode >= orig(dbg_rs1val)
dbg_insn_opcode >= orig(dbg_rs2val)
dbg_insn_opcode >= orig(dbg_rs1val_valid)
dbg_insn_opcode >= orig(q_insn_rs1)
dbg_insn_opcode >= orig(q_insn_rs2)
dbg_insn_opcode >= orig(q_insn_rd)
dbg_insn_opcode != orig(cpu_state)
dbg_insn_opcode < orig(dbg_ascii_state)
dbg_insn_opcode >= orig(alu_out_q)
dbg_insn_opcode >= orig(alu_add_sub)
dbg_insn_opcode >= orig(alu_shr)
dbg_insn_opcode >= orig(alu_eq)
dbg_insn_opcode >= orig(alu_ltu)
dbg_insn_addr < irq_mask
dbg_insn_addr != irq_pending
dbg_insn_addr != mem_state
dbg_insn_addr >= mem_wordsize
mem_wordsize % dbg_insn_addr == 0
dbg_insn_addr != mem_do_prefetch
dbg_insn_addr != mem_do_wdata
dbg_insn_addr >= instr_lw
dbg_insn_addr >= instr_sw
dbg_insn_addr >= decoded_rd
dbg_insn_addr % decoded_rs1 == 0
dbg_insn_addr >= decoded_rs1
dbg_insn_addr >= decoded_rs2
dbg_insn_addr <= decoded_imm_j
dbg_insn_addr < new_ascii_instr
dbg_insn_addr <= dbg_ascii_instr
dbg_insn_addr >= dbg_insn_rd
dbg_insn_addr >= dbg_rs2val_valid
dbg_insn_addr <= cached_ascii_instr
dbg_insn_addr != cpu_state
dbg_insn_addr < dbg_ascii_state
dbg_insn_addr >= alu_eq
dbg_insn_addr <= orig(mem_addr)
orig(mem_addr) % dbg_insn_addr == 0
dbg_insn_addr < orig(count_cycle)
dbg_insn_addr != orig(mem_state)
dbg_insn_addr >= orig(dbg_rs2val)
dbg_insn_addr >= orig(dbg_rs1val_valid)
dbg_insn_addr <= orig(q_ascii_instr)
dbg_insn_addr <= orig(q_insn_opcode)
dbg_insn_addr >= orig(q_insn_rd)
dbg_insn_addr != orig(cpu_state)
dbg_insn_addr < orig(dbg_ascii_state)
dbg_insn_addr >= orig(alu_eq)
dbg_insn_addr >= orig(alu_ltu)
irq_mask > irq_pending
irq_mask > mem_state
irq_mask > mem_wordsize
irq_mask > mem_rdata_word
irq_mask > mem_do_prefetch
irq_mask > mem_do_wdata
irq_mask > instr_lw
irq_mask > instr_sw
irq_mask > decoded_rd
irq_mask > decoded_rs1
irq_mask > decoded_rs2
irq_mask > decoded_imm_j
irq_mask > new_ascii_instr
irq_mask > dbg_ascii_instr
irq_mask > dbg_insn_rd
irq_mask > dbg_rs2val_valid
irq_mask > cached_ascii_instr
irq_mask > cpu_state
irq_mask < dbg_ascii_state
irq_mask > alu_add_sub
irq_mask > alu_shl
irq_mask > alu_shr
irq_mask > alu_eq
irq_mask > cpuregs_rs2
irq_mask > orig(mem_addr)
irq_mask > orig(mem_la_wdata)
irq_mask > orig(count_cycle)
irq_mask > orig(reg_op1)
irq_mask > orig(mem_state)
irq_mask > orig(dbg_rs1val)
irq_mask > orig(dbg_rs2val)
irq_mask > orig(dbg_rs1val_valid)
irq_mask > orig(q_ascii_instr)
irq_mask > orig(q_insn_imm)
irq_mask > orig(q_insn_opcode)
irq_mask > orig(q_insn_rs1)
irq_mask > orig(q_insn_rs2)
irq_mask > orig(q_insn_rd)
irq_mask > orig(cached_insn_opcode)
irq_mask > orig(cpu_state)
irq_mask < orig(dbg_ascii_state)
irq_mask > orig(alu_out_q)
irq_mask > orig(alu_add_sub)
irq_mask > orig(alu_shl)
irq_mask > orig(alu_shr)
irq_mask > orig(alu_eq)
irq_mask > orig(alu_ltu)
irq_pending <= mem_state
irq_pending != mem_wordsize
irq_pending <= mem_do_prefetch
irq_pending <= mem_do_wdata
irq_pending != instr_lw
irq_pending != instr_sw
irq_pending != decoded_rd
irq_pending != decoded_rs1
irq_pending != decoded_rs2
irq_pending != decoded_imm_j
irq_pending <= new_ascii_instr
irq_pending != dbg_ascii_instr
irq_pending != dbg_insn_rd
irq_pending != dbg_rs2val_valid
irq_pending != cached_ascii_instr
irq_pending < cpu_state
irq_pending < dbg_ascii_state
irq_pending != cpuregs_rs2
irq_pending != orig(mem_addr)
irq_pending != orig(mem_la_wdata)
irq_pending <= orig(count_cycle)
irq_pending != orig(reg_op1)
irq_pending <= orig(mem_state)
irq_pending != orig(dbg_rs1val_valid)
irq_pending != orig(q_ascii_instr)
irq_pending != orig(q_insn_imm)
irq_pending != orig(q_insn_opcode)
irq_pending != orig(q_insn_rs1)
irq_pending != orig(q_insn_rs2)
irq_pending != orig(q_insn_rd)
irq_pending != orig(cached_insn_opcode)
irq_pending < orig(cpu_state)
irq_pending < orig(dbg_ascii_state)
irq_pending != orig(alu_add_sub)
irq_pending != orig(alu_shl)
irq_pending != orig(alu_shr)
irq_pending != orig(alu_eq)
irq_pending != orig(alu_ltu)
mem_state > mem_wordsize
mem_state != mem_rdata_word
mem_state >= mem_do_prefetch
mem_state >= mem_do_wdata
mem_state >= instr_lw
mem_state >= instr_sw
mem_state % decoded_rs1 == 0
mem_state >= decoded_rs1
mem_state != decoded_rs2
mem_state != decoded_imm_j
mem_state <= new_ascii_instr
mem_state != dbg_ascii_instr
mem_state != dbg_insn_rd
mem_state >= dbg_rs2val_valid
mem_state != cached_ascii_instr
mem_state <= cpu_state
mem_state < dbg_ascii_state
mem_state != alu_add_sub
mem_state != alu_shl
mem_state > alu_eq
mem_state != orig(mem_addr)
mem_state <= orig(count_cycle)
mem_state >= orig(mem_state)
mem_state != orig(dbg_rs1val)
mem_state > orig(dbg_rs2val)
mem_state > orig(dbg_rs1val_valid)
mem_state != orig(q_ascii_instr)
mem_state != orig(q_insn_opcode)
mem_state != orig(q_insn_rs1)
mem_state <= orig(cpu_state)
mem_state < orig(dbg_ascii_state)
mem_state != orig(alu_shl)
mem_state >= orig(alu_eq)
mem_state >= orig(alu_ltu)
mem_wordsize % mem_rdata_word == 0
mem_wordsize <= mem_do_prefetch
mem_wordsize <= mem_do_wdata
mem_wordsize <= instr_lw
mem_wordsize <= instr_sw
mem_wordsize <= decoded_rd
mem_wordsize <= decoded_rs1
mem_wordsize <= decoded_rs2
mem_wordsize % decoded_imm_j == 0
mem_wordsize <= decoded_imm_j
mem_wordsize < new_ascii_instr
mem_wordsize % dbg_ascii_instr == 0
mem_wordsize <= dbg_ascii_instr
mem_wordsize <= dbg_insn_rd
mem_wordsize <= dbg_rs2val_valid
mem_wordsize % cached_ascii_instr == 0
mem_wordsize <= cached_ascii_instr
mem_wordsize < cpu_state
mem_wordsize < dbg_ascii_state
mem_wordsize % alu_add_sub == 0
mem_wordsize >= alu_eq
mem_wordsize <= cpuregs_rs2
mem_wordsize % orig(mem_addr) == 0
mem_wordsize <= orig(mem_addr)
mem_wordsize <= orig(mem_la_wdata)
mem_wordsize < orig(count_cycle)
mem_wordsize <= orig(reg_op1)
mem_wordsize <= orig(mem_state)
mem_wordsize >= orig(dbg_rs2val)
mem_wordsize <= orig(dbg_rs1val_valid)
mem_wordsize % orig(q_ascii_instr) == 0
mem_wordsize <= orig(q_ascii_instr)
mem_wordsize <= orig(q_insn_imm)
mem_wordsize % orig(q_insn_opcode) == 0
mem_wordsize <= orig(q_insn_opcode)
mem_wordsize <= orig(q_insn_rs1)
mem_wordsize <= orig(q_insn_rs2)
mem_wordsize <= orig(q_insn_rd)
mem_wordsize <= orig(cached_insn_opcode)
mem_wordsize < orig(cpu_state)
mem_wordsize < orig(dbg_ascii_state)
mem_wordsize % orig(alu_out_q) == 0
mem_wordsize % orig(alu_add_sub) == 0
mem_wordsize <= orig(alu_add_sub)
mem_wordsize <= orig(alu_shl)
mem_wordsize <= orig(alu_shr)
mem_wordsize <= orig(alu_eq)
mem_wordsize <= orig(alu_ltu)
mem_rdata_word != mem_do_prefetch
mem_do_wdata % mem_rdata_word == 0
mem_rdata_word != mem_do_wdata
mem_rdata_word % decoded_rs1 == 0
mem_rdata_word != new_ascii_instr
mem_rdata_word != cpu_state
mem_rdata_word < dbg_ascii_state
mem_rdata_word != orig(count_cycle)
mem_rdata_word != orig(mem_state)
orig(mem_state) % mem_rdata_word == 0
orig(dbg_rs1val_valid) % mem_rdata_word == 0
mem_rdata_word <= orig(q_ascii_instr)
mem_rdata_word != orig(cpu_state)
mem_rdata_word < orig(dbg_ascii_state)
mem_rdata_word >= orig(alu_out_q)
mem_do_prefetch >= instr_sw
mem_do_prefetch != decoded_rd
mem_do_prefetch != decoded_imm_j
mem_do_prefetch <= new_ascii_instr
mem_do_prefetch != dbg_ascii_instr
mem_do_prefetch != cached_ascii_instr
mem_do_prefetch <= cpu_state
mem_do_prefetch < dbg_ascii_state
mem_do_prefetch != alu_add_sub
mem_do_prefetch != alu_shl
mem_do_prefetch >= alu_eq
mem_do_prefetch != orig(mem_addr)
mem_do_prefetch <= orig(count_cycle)
mem_do_prefetch != orig(dbg_rs1val)
mem_do_prefetch >= orig(dbg_rs2val)
mem_do_prefetch != orig(dbg_rs1val_valid)
mem_do_prefetch != orig(q_ascii_instr)
mem_do_prefetch != orig(q_insn_opcode)
mem_do_prefetch != orig(q_insn_rs1)
mem_do_prefetch < orig(cpu_state)
mem_do_prefetch < orig(dbg_ascii_state)
mem_do_prefetch != orig(alu_shl)
mem_do_prefetch >= orig(alu_eq)
mem_do_prefetch >= orig(alu_ltu)
mem_do_wdata != decoded_imm_j
mem_do_wdata <= new_ascii_instr
mem_do_wdata != dbg_ascii_instr
mem_do_wdata != cached_ascii_instr
mem_do_wdata < cpu_state
mem_do_wdata < dbg_ascii_state
mem_do_wdata != alu_add_sub
mem_do_wdata >= alu_eq
mem_do_wdata != orig(mem_addr)
mem_do_wdata != orig(mem_la_wdata)
mem_do_wdata <= orig(count_cycle)
mem_do_wdata <= orig(mem_state)
mem_do_wdata != orig(dbg_rs1val)
mem_do_wdata > orig(dbg_rs2val)
mem_do_wdata >= orig(dbg_rs1val_valid)
mem_do_wdata != orig(q_ascii_instr)
mem_do_wdata != orig(q_insn_imm)
mem_do_wdata != orig(q_insn_opcode)
mem_do_wdata != orig(q_insn_rs2)
mem_do_wdata < orig(cpu_state)
mem_do_wdata < orig(dbg_ascii_state)
mem_do_wdata != orig(alu_out_q)
mem_do_wdata % orig(alu_out_q) == 0
mem_do_wdata != orig(alu_add_sub)
instr_lw <= decoded_rd
instr_lw % decoded_rs1 == 0
instr_lw <= decoded_rs1
instr_lw <= decoded_imm_j
instr_lw < new_ascii_instr
instr_lw <= dbg_ascii_instr
instr_lw <= cached_ascii_instr
instr_lw <= cpu_state
instr_lw < dbg_ascii_state
instr_lw >= alu_eq
instr_lw <= orig(mem_addr)
instr_lw < orig(count_cycle)
instr_lw <= orig(reg_op1)
instr_lw >= orig(dbg_rs2val)
instr_lw >= orig(dbg_rs1val_valid)
instr_lw <= orig(q_ascii_instr)
instr_lw <= orig(q_insn_opcode)
instr_lw <= orig(q_insn_rs1)
instr_lw < orig(cpu_state)
instr_lw < orig(dbg_ascii_state)
instr_lw <= orig(alu_add_sub)
instr_sw % decoded_rs1 == 0
instr_sw <= decoded_rs1
instr_sw <= decoded_imm_j
instr_sw < new_ascii_instr
instr_sw <= dbg_ascii_instr
instr_sw <= dbg_rs2val_valid
instr_sw <= cached_ascii_instr
instr_sw < cpu_state
instr_sw < dbg_ascii_state
instr_sw >= alu_eq
instr_sw <= orig(mem_addr)
instr_sw <= orig(mem_la_wdata)
instr_sw < orig(count_cycle)
instr_sw % orig(dbg_rs1val) == 0
instr_sw >= orig(dbg_rs2val)
instr_sw <= orig(q_ascii_instr)
instr_sw <= orig(q_insn_imm)
instr_sw <= orig(q_insn_opcode)
instr_sw <= orig(q_insn_rs2)
instr_sw <= orig(q_insn_rd)
instr_sw < orig(cpu_state)
instr_sw < orig(dbg_ascii_state)
instr_sw <= orig(alu_add_sub)
instr_sw >= orig(alu_eq)
instr_sw >= orig(alu_ltu)
decoded_rd % decoded_rs1 == 0
decoded_rd <= decoded_imm_j
decoded_rd < new_ascii_instr
decoded_rd <= dbg_ascii_instr
decoded_rd >= dbg_insn_rd
decoded_rd <= cached_ascii_instr
decoded_rd < dbg_ascii_state
decoded_rd >= alu_eq
decoded_rd <= orig(mem_addr)
decoded_rd < orig(count_cycle)
decoded_rd <= orig(reg_op1)
decoded_rd >= orig(dbg_rs2val)
decoded_rd >= orig(dbg_rs1val_valid)
decoded_rd <= orig(q_ascii_instr)
decoded_rd <= orig(q_insn_opcode)
decoded_rd <= orig(cpu_state)
decoded_rd < orig(dbg_ascii_state)
decoded_rd <= orig(alu_add_sub)
decoded_rs2 % decoded_rs1 == 0
decoded_imm_j % decoded_rs1 == 0
decoded_rs1 <= decoded_imm_j
decoded_rs1 < new_ascii_instr
new_ascii_instr % decoded_rs1 == 0
dbg_ascii_instr % decoded_rs1 == 0
decoded_rs1 <= dbg_ascii_instr
dbg_insn_rd % decoded_rs1 == 0
dbg_rs2val_valid % decoded_rs1 == 0
decoded_rs1 >= dbg_rs2val_valid
cached_ascii_instr % decoded_rs1 == 0
decoded_rs1 <= cached_ascii_instr
cpu_state % decoded_rs1 == 0
decoded_rs1 <= cpu_state
dbg_ascii_state % decoded_rs1 == 0
decoded_rs1 < dbg_ascii_state
alu_add_sub % decoded_rs1 == 0
alu_shl % decoded_rs1 == 0
alu_shr % decoded_rs1 == 0
decoded_rs1 >= alu_eq
cpuregs_rs2 % decoded_rs1 == 0
decoded_rs1 <= orig(mem_addr)
orig(mem_addr) % decoded_rs1 == 0
orig(mem_la_wdata) % decoded_rs1 == 0
decoded_rs1 < orig(count_cycle)
orig(count_cycle) % decoded_rs1 == 0
orig(reg_op1) % decoded_rs1 == 0
decoded_rs1 != orig(mem_state)
decoded_rs1 >= orig(dbg_rs2val)
decoded_rs1 >= orig(dbg_rs1val_valid)
orig(dbg_rs1val_valid) % decoded_rs1 == 0
decoded_rs1 <= orig(q_ascii_instr)
orig(q_ascii_instr) % decoded_rs1 == 0
orig(q_insn_imm) % decoded_rs1 == 0
decoded_rs1 <= orig(q_insn_opcode)
orig(q_insn_opcode) % decoded_rs1 == 0
orig(q_insn_rs1) % decoded_rs1 == 0
orig(q_insn_rs2) % decoded_rs1 == 0
orig(q_insn_rd) % decoded_rs1 == 0
orig(cached_insn_opcode) % decoded_rs1 == 0
decoded_rs1 < orig(cpu_state)
orig(cpu_state) % decoded_rs1 == 0
decoded_rs1 < orig(dbg_ascii_state)
orig(dbg_ascii_state) % decoded_rs1 == 0
orig(alu_out_q) % decoded_rs1 == 0
decoded_rs1 <= orig(alu_add_sub)
orig(alu_add_sub) % decoded_rs1 == 0
orig(alu_shl) % decoded_rs1 == 0
orig(alu_shr) % decoded_rs1 == 0
decoded_rs1 >= orig(alu_eq)
orig(alu_eq) % decoded_rs1 == 0
decoded_rs1 >= orig(alu_ltu)
orig(alu_ltu) % decoded_rs1 == 0
decoded_rs2 <= decoded_imm_j
decoded_rs2 < new_ascii_instr
decoded_rs2 <= dbg_ascii_instr
decoded_rs2 <= cached_ascii_instr
decoded_rs2 <= cpu_state
decoded_rs2 < dbg_ascii_state
decoded_rs2 >= alu_eq
decoded_rs2 <= orig(mem_addr)
decoded_rs2 < orig(count_cycle)
decoded_rs2 % orig(dbg_rs1val) == 0
decoded_rs2 >= orig(dbg_rs2val)
decoded_rs2 <= orig(q_ascii_instr)
decoded_rs2 <= orig(q_insn_opcode)
decoded_rs2 <= orig(q_insn_rs1)
decoded_rs2 <= orig(q_insn_rd)
decoded_rs2 < orig(cpu_state)
decoded_rs2 < orig(dbg_ascii_state)
decoded_rs2 >= orig(alu_eq)
decoded_imm_j != new_ascii_instr
decoded_imm_j >= dbg_ascii_instr
decoded_imm_j >= dbg_insn_rd
decoded_imm_j >= dbg_rs2val_valid
decoded_imm_j >= cached_ascii_instr
decoded_imm_j != cpu_state
decoded_imm_j < dbg_ascii_state
decoded_imm_j >= alu_add_sub
decoded_imm_j >= alu_shr
decoded_imm_j >= alu_eq
decoded_imm_j >= cpuregs_rs2
decoded_imm_j >= orig(mem_addr)
decoded_imm_j >= orig(mem_la_wdata)
decoded_imm_j != orig(count_cycle)
decoded_imm_j >= orig(reg_op1)
decoded_imm_j != orig(mem_state)
decoded_imm_j >= orig(dbg_rs1val)
decoded_imm_j >= orig(dbg_rs2val)
decoded_imm_j >= orig(dbg_rs1val_valid)
decoded_imm_j <= orig(q_insn_opcode)
decoded_imm_j >= orig(q_insn_rs1)
decoded_imm_j >= orig(q_insn_rs2)
decoded_imm_j >= orig(q_insn_rd)
decoded_imm_j != orig(cpu_state)
decoded_imm_j < orig(dbg_ascii_state)
decoded_imm_j >= orig(alu_out_q)
decoded_imm_j >= orig(alu_add_sub)
decoded_imm_j >= orig(alu_shr)
decoded_imm_j >= orig(alu_eq)
decoded_imm_j >= orig(alu_ltu)
new_ascii_instr > dbg_insn_rd
new_ascii_instr > dbg_rs2val_valid
new_ascii_instr % cached_ascii_instr == 0
new_ascii_instr >= cached_ascii_instr
new_ascii_instr != cpu_state
new_ascii_instr < dbg_ascii_state
new_ascii_instr > alu_add_sub
new_ascii_instr != alu_shl
new_ascii_instr > alu_shr
new_ascii_instr > alu_eq
new_ascii_instr > cpuregs_rs2
new_ascii_instr > orig(mem_addr)
new_ascii_instr > orig(mem_la_wdata)
new_ascii_instr >= orig(count_cycle)
new_ascii_instr > orig(reg_op1)
new_ascii_instr >= orig(mem_state)
new_ascii_instr > orig(dbg_rs1val)
new_ascii_instr > orig(dbg_rs2val)
new_ascii_instr > orig(dbg_rs1val_valid)
new_ascii_instr != orig(q_ascii_instr)
new_ascii_instr != orig(q_insn_imm)
new_ascii_instr != orig(q_insn_opcode)
new_ascii_instr > orig(q_insn_rs1)
new_ascii_instr > orig(q_insn_rs2)
new_ascii_instr > orig(q_insn_rd)
new_ascii_instr != orig(cached_insn_opcode)
new_ascii_instr != orig(cpu_state)
new_ascii_instr < orig(dbg_ascii_state)
new_ascii_instr > orig(alu_out_q)
new_ascii_instr > orig(alu_add_sub)
new_ascii_instr != orig(alu_shl)
new_ascii_instr > orig(alu_shr)
new_ascii_instr > orig(alu_eq)
new_ascii_instr > orig(alu_ltu)
dbg_ascii_instr >= dbg_insn_rd
dbg_ascii_instr >= dbg_rs2val_valid
dbg_ascii_instr >= cached_ascii_instr
dbg_ascii_instr != cpu_state
dbg_ascii_instr < dbg_ascii_state
dbg_ascii_instr >= alu_add_sub
dbg_ascii_instr >= alu_shr
dbg_ascii_instr >= alu_eq
dbg_ascii_instr >= cpuregs_rs2
dbg_ascii_instr >= orig(mem_addr)
dbg_ascii_instr >= orig(mem_la_wdata)
dbg_ascii_instr != orig(count_cycle)
dbg_ascii_instr >= orig(reg_op1)
dbg_ascii_instr != orig(mem_state)
dbg_ascii_instr >= orig(dbg_rs1val)
dbg_ascii_instr >= orig(dbg_rs2val)
dbg_ascii_instr >= orig(dbg_rs1val_valid)
dbg_ascii_instr <= orig(q_ascii_instr)
dbg_ascii_instr <= orig(q_insn_opcode)
dbg_ascii_instr >= orig(q_insn_rs1)
dbg_ascii_instr >= orig(q_insn_rs2)
dbg_ascii_instr >= orig(q_insn_rd)
dbg_ascii_instr != orig(cpu_state)
dbg_ascii_instr < orig(dbg_ascii_state)
dbg_ascii_instr >= orig(alu_out_q)
dbg_ascii_instr >= orig(alu_add_sub)
dbg_ascii_instr >= orig(alu_shr)
dbg_ascii_instr >= orig(alu_eq)
dbg_ascii_instr >= orig(alu_ltu)
dbg_insn_rd <= cached_ascii_instr
dbg_insn_rd != cpu_state
dbg_insn_rd < dbg_ascii_state
dbg_insn_rd % alu_add_sub == 0
dbg_insn_rd >= alu_eq
dbg_insn_rd <= orig(mem_addr)
dbg_insn_rd < orig(count_cycle)
dbg_insn_rd <= orig(reg_op1)
dbg_insn_rd % orig(dbg_rs1val) == 0
dbg_insn_rd >= orig(dbg_rs2val)
dbg_insn_rd <= orig(q_ascii_instr)
dbg_insn_rd <= orig(q_insn_imm)
dbg_insn_rd <= orig(q_insn_opcode)
dbg_insn_rd <= orig(q_insn_rs1)
dbg_insn_rd <= orig(q_insn_rs2)
dbg_insn_rd < orig(cpu_state)
dbg_insn_rd < orig(dbg_ascii_state)
dbg_insn_rd <= orig(alu_add_sub)
dbg_rs2val_valid <= cached_ascii_instr
dbg_rs2val_valid < cpu_state
dbg_rs2val_valid < dbg_ascii_state
dbg_rs2val_valid >= alu_eq
dbg_rs2val_valid <= orig(mem_addr)
dbg_rs2val_valid < orig(count_cycle)
dbg_rs2val_valid >= orig(dbg_rs2val)
dbg_rs2val_valid >= orig(dbg_rs1val_valid)
dbg_rs2val_valid <= orig(q_ascii_instr)
dbg_rs2val_valid <= orig(q_insn_opcode)
dbg_rs2val_valid < orig(cpu_state)
dbg_rs2val_valid < orig(dbg_ascii_state)
dbg_rs2val_valid <= orig(alu_add_sub)
dbg_rs2val_valid >= orig(alu_eq)
dbg_rs2val_valid >= orig(alu_ltu)
cached_ascii_instr != cpu_state
cached_ascii_instr < dbg_ascii_state
cached_ascii_instr >= alu_add_sub
cached_ascii_instr >= alu_shr
cached_ascii_instr >= alu_eq
cached_ascii_instr >= cpuregs_rs2
cached_ascii_instr >= orig(mem_addr)
cached_ascii_instr >= orig(mem_la_wdata)
cached_ascii_instr != orig(count_cycle)
cached_ascii_instr >= orig(reg_op1)
cached_ascii_instr != orig(mem_state)
cached_ascii_instr >= orig(dbg_rs1val)
cached_ascii_instr >= orig(dbg_rs2val)
cached_ascii_instr >= orig(dbg_rs1val_valid)
cached_ascii_instr <= orig(q_ascii_instr)
cached_ascii_instr <= orig(q_insn_opcode)
cached_ascii_instr >= orig(q_insn_rs1)
cached_ascii_instr >= orig(q_insn_rs2)
cached_ascii_instr >= orig(q_insn_rd)
cached_ascii_instr != orig(cpu_state)
cached_ascii_instr < orig(dbg_ascii_state)
cached_ascii_instr >= orig(alu_out_q)
cached_ascii_instr >= orig(alu_add_sub)
cached_ascii_instr >= orig(alu_shr)
cached_ascii_instr >= orig(alu_eq)
cached_ascii_instr >= orig(alu_ltu)
cpu_state < dbg_ascii_state
cpu_state != alu_add_sub
cpu_state != alu_shl
cpu_state != alu_shr
cpu_state > alu_eq
cpu_state != orig(mem_addr)
cpu_state != orig(count_cycle)
cpu_state >= orig(mem_state)
orig(mem_state) % cpu_state == 0
cpu_state != orig(dbg_rs1val)
cpu_state > orig(dbg_rs2val)
cpu_state > orig(dbg_rs1val_valid)
cpu_state != orig(q_ascii_instr)
cpu_state != orig(q_insn_imm)
cpu_state != orig(q_insn_opcode)
cpu_state != orig(q_insn_rs2)
cpu_state >= orig(q_insn_rd)
cpu_state <= orig(cpu_state)
orig(cpu_state) % cpu_state == 0
cpu_state < orig(dbg_ascii_state)
cpu_state > orig(alu_eq)
cpu_state > orig(alu_ltu)
dbg_ascii_state > alu_add_sub
dbg_ascii_state > alu_shl
dbg_ascii_state > alu_shr
dbg_ascii_state > alu_eq
dbg_ascii_state > cpuregs_rs2
dbg_ascii_state > orig(mem_addr)
dbg_ascii_state > orig(mem_la_wdata)
dbg_ascii_state > orig(count_cycle)
dbg_ascii_state > orig(reg_op1)
dbg_ascii_state > orig(mem_state)
dbg_ascii_state > orig(dbg_rs1val)
dbg_ascii_state > orig(dbg_rs2val)
dbg_ascii_state > orig(dbg_rs1val_valid)
dbg_ascii_state > orig(q_ascii_instr)
dbg_ascii_state > orig(q_insn_imm)
dbg_ascii_state > orig(q_insn_opcode)
dbg_ascii_state > orig(q_insn_rs1)
dbg_ascii_state > orig(q_insn_rs2)
dbg_ascii_state > orig(q_insn_rd)
dbg_ascii_state > orig(cached_insn_opcode)
dbg_ascii_state > orig(cpu_state)
dbg_ascii_state <= orig(dbg_ascii_state)
dbg_ascii_state > orig(alu_out_q)
dbg_ascii_state > orig(alu_add_sub)
dbg_ascii_state > orig(alu_shl)
dbg_ascii_state > orig(alu_shr)
dbg_ascii_state > orig(alu_eq)
dbg_ascii_state > orig(alu_ltu)
alu_add_sub >= alu_shr
alu_add_sub >= alu_eq
alu_eq % alu_add_sub == 0
alu_add_sub != orig(count_cycle)
alu_add_sub != orig(mem_state)
alu_add_sub % orig(dbg_rs1val) == 0
alu_add_sub >= orig(dbg_rs1val)
alu_add_sub >= orig(dbg_rs2val)
alu_add_sub <= orig(q_ascii_instr)
alu_add_sub <= orig(q_insn_opcode)
alu_add_sub != orig(cpu_state)
alu_add_sub < orig(dbg_ascii_state)
alu_shl >= alu_shr
alu_shl >= alu_eq
alu_shl != orig(count_cycle)
alu_shl % orig(dbg_rs1val) == 0
alu_shl >= orig(dbg_rs1val)
alu_shl >= orig(dbg_rs2val)
alu_shl != orig(cpu_state)
alu_shl < orig(dbg_ascii_state)
alu_shr >= alu_eq
alu_shr != orig(count_cycle)
alu_shr % orig(dbg_rs1val) == 0
alu_shr >= orig(dbg_rs1val)
alu_shr >= orig(dbg_rs2val)
alu_shr <= orig(q_ascii_instr)
alu_shr <= orig(q_insn_opcode)
alu_shr != orig(cpu_state)
alu_shr < orig(dbg_ascii_state)
alu_eq <= cpuregs_rs2
alu_eq <= orig(mem_addr)
alu_eq <= orig(mem_la_wdata)
alu_eq < orig(count_cycle)
alu_eq <= orig(reg_op1)
alu_eq <= orig(mem_state)
alu_eq >= orig(dbg_rs2val)
alu_eq <= orig(dbg_rs1val_valid)
alu_eq <= orig(q_ascii_instr)
alu_eq <= orig(q_insn_imm)
alu_eq <= orig(q_insn_opcode)
alu_eq <= orig(q_insn_rs1)
alu_eq <= orig(q_insn_rs2)
alu_eq <= orig(q_insn_rd)
alu_eq <= orig(cached_insn_opcode)
alu_eq < orig(cpu_state)
alu_eq < orig(dbg_ascii_state)
alu_eq <= orig(alu_add_sub)
alu_eq <= orig(alu_shl)
alu_eq <= orig(alu_shr)
alu_eq <= orig(alu_eq)
alu_eq <= orig(alu_ltu)
cpuregs_rs2 < orig(count_cycle)
cpuregs_rs2 % orig(dbg_rs1val) == 0
cpuregs_rs2 >= orig(dbg_rs2val)
cpuregs_rs2 <= orig(q_ascii_instr)
cpuregs_rs2 <= orig(q_insn_opcode)
cpuregs_rs2 < orig(dbg_ascii_state)
cpuregs_rs2 % orig(alu_out_q) == 0
cpuregs_rs2 % orig(alu_add_sub) == 0
cpuregs_rs2 <= orig(alu_add_sub)
cpuregs_rs2 >= orig(alu_eq)
mem_valid - count_cycle + orig(count_cycle) == 0
2147483641 * mem_valid - 2147483642 * dbg_insn_rd + orig(q_insn_imm) - 2147483641 == 0
8.589934569E9 * mem_valid - 4.294967284E9 * dbg_rs2val_valid - orig(q_insn_imm) - 4.294967285E9 == 0
2.66287971607E11 * mem_valid + 4.294967284E9 * cpu_state + orig(q_insn_imm) - 2.74877906175E11 == 0
4.294967285E9 * mem_valid - 4.294967284E9 * alu_eq - orig(q_insn_imm) - 4.294967285E9 == 0
mem_addr - 4 * mem_do_prefetch - orig(mem_addr) == 0
mem_la_wdata - alu_add_sub + 1020 * alu_eq + 1020 == 0
mem_la_wstrb - 16 * count_cycle + 16 * orig(count_cycle) + 1 == 0
2.1895170057E10 * mem_la_wstrb + 8 * mem_rdata_word - 8552592 * decoded_imm_j + 2.1886617473E10 == 0
5222783 * mem_la_wstrb - 2040 * decoded_imm_j - 4 * orig(alu_add_sub) + 5220739 == 0
3.967476028651E12 * mem_la_wstrb - 2147483642 * dbg_ascii_instr - 896 * orig(q_insn_imm) + 3.965328544113E12 == 0
2147483641 * mem_la_wstrb - 3.4359738272E10 * dbg_insn_rd + 16 * orig(q_insn_imm) - 3.2212254615E10 == 0
8.589934569E9 * mem_la_wstrb - 6.8719476544E10 * dbg_rs2val_valid - 16 * orig(q_insn_imm) - 6.0129541991E10 == 0
2.66287971607E11 * mem_la_wstrb + 6.8719476544E10 * cpu_state + 16 * orig(q_insn_imm) - 4.131758527193E12 == 0
4.294967285E9 * mem_la_wstrb - 6.8719476544E10 * alu_eq - 16 * orig(q_insn_imm) - 6.4424509275E10 == 0
1021 * count_cycle - reg_op1 - 1021 * orig(count_cycle) - 1 == 0
count_cycle + irq_pending - orig(count_cycle) == 0
count_cycle - mem_wordsize - orig(count_cycle) - 1 == 0
2 * count_cycle - decoded_rs1 - 2 * orig(count_cycle) - 1 == 0
3.1739808229208E13 * reg_op1 - 1.096290399241E12 * dbg_ascii_instr - 457408 * orig(q_insn_imm) + 3.0643517372559E13 == 0
2147483641 * reg_op1 - 2.192580798482E12 * dbg_insn_rd + 1021 * orig(q_insn_imm) - 2.19043331382E12 == 0
8.589934569E9 * reg_op1 - 4.385161596964E12 * dbg_rs2val_valid - 1021 * orig(q_insn_imm) - 4.376571663416E12 == 0
2.66287971607E11 * reg_op1 + 4.385161596964E12 * cpu_state + 1021 * orig(q_insn_imm) - 2.80384054233068E14 == 0
4.294967285E9 * reg_op1 - 4.385161596964E12 * alu_eq - 1021 * orig(q_insn_imm) - 4.3808666307E12 == 0
10249 * next_insn_opcode - 10305 * dbg_insn_opcode + 56 * mem_rdata_word == 0
next_insn_opcode - dbg_insn_opcode - 224 * mem_do_wdata == 0
next_insn_opcode - dbg_insn_opcode - 112 * orig(mem_state) == 0
1021 * next_insn_opcode - 1021 * dbg_insn_opcode - 224 * orig(dbg_rs1val) - 224 == 0
next_insn_opcode - dbg_insn_opcode - 224 * orig(dbg_rs2val) - 224 == 0
next_insn_opcode - mem_rdata_word - 41220 * mem_do_wdata == 0
next_insn_opcode - mem_rdata_word - 20610 * orig(mem_state) == 0
1021 * next_insn_opcode - 1021 * mem_rdata_word - 41220 * orig(dbg_rs1val) - 41220 == 0
next_insn_opcode - mem_rdata_word - 41220 * orig(dbg_rs2val) - 41220 == 0
dbg_insn_opcode - mem_rdata_word - 40996 * mem_do_wdata == 0
dbg_insn_opcode - mem_rdata_word - 20498 * orig(mem_state) == 0
1021 * dbg_insn_opcode - 1021 * mem_rdata_word - 40996 * orig(dbg_rs1val) - 40996 == 0
dbg_insn_opcode - mem_rdata_word - 40996 * orig(dbg_rs2val) - 40996 == 0
dbg_insn_addr + 1016 * mem_do_wdata - orig(mem_addr) == 0
dbg_insn_addr - orig(mem_addr) + 508 * orig(mem_state) == 0
1021 * dbg_insn_addr - 1021 * orig(mem_addr) + 1016 * orig(dbg_rs1val) + 1016 == 0
dbg_insn_addr - orig(mem_addr) + 1016 * orig(dbg_rs2val) + 1016 == 0
2147483641 * irq_pending + 2147483642 * dbg_insn_rd - orig(q_insn_imm) + 2147483641 == 0
8.589934569E9 * irq_pending + 4.294967284E9 * dbg_rs2val_valid + orig(q_insn_imm) + 4.294967285E9 == 0
2.66287971607E11 * irq_pending - 4.294967284E9 * cpu_state - orig(q_insn_imm) + 2.74877906175E11 == 0
4.294967285E9 * irq_pending + 4.294967284E9 * alu_eq + orig(q_insn_imm) + 4.294967285E9 == 0
8.589934568E9 * mem_state - 8.589934569E9 * instr_lw + 2 * orig(q_insn_imm) - 8.589934567E9 == 0
4.3790340114E10 * mem_wordsize + mem_rdata_word - 1069074 * decoded_imm_j + 4.3789271041E10 == 0
41903103 * mem_wordsize - 1023 * decoded_imm_j + 2 * alu_add_sub + 41902082 == 0
41741301 * mem_wordsize - 1019 * decoded_imm_j - 2 * orig(mem_la_wdata) + 41740280 == 0
20891131 * mem_wordsize - 510 * decoded_imm_j - orig(reg_op1) + 20890620 == 0
3.3463901955329E13 * mem_wordsize - 816969849 * decoded_imm_j + orig(q_ascii_instr) + 3.3463084985481E13 == 0
1.75934744813533E14 * mem_wordsize - 4.294967283E9 * decoded_imm_j - 2 * orig(q_insn_imm) + 1.75930449846248E14 == 0
1187933 * mem_wordsize - 29 * decoded_imm_j - 2 * orig(q_insn_rs1) + 1187902 == 0
1106005 * mem_wordsize - 27 * decoded_imm_j - 2 * orig(q_insn_rs2) + 1105976 == 0
4.3811881083323E13 * mem_wordsize - 1069547667 * decoded_imm_j - 2 * orig(cached_insn_opcode) + 4.3810811535654E13 == 0
20891132 * mem_wordsize - 510 * decoded_imm_j - orig(alu_out_q) + 20890621 == 0
20891132 * mem_wordsize - 510 * decoded_imm_j - orig(alu_add_sub) + 20890621 == 0
20891131 * mem_wordsize - 510 * decoded_imm_j - orig(alu_shr) + 20890620 == 0
3.1739808229208E13 * mem_wordsize - 1073741821 * dbg_ascii_instr - 448 * orig(q_insn_imm) + 3.1738734486939E13 == 0
8.589934569E9 * mem_wordsize - 4.294967284E9 * dbg_rs2val_valid - orig(q_insn_imm) + 4.294967284E9 == 0
2.66287971607E11 * mem_wordsize + 4.294967284E9 * cpu_state + orig(q_insn_imm) - 8.589934568E9 == 0
mem_rdata_word + 2.1895170057E10 * decoded_rs1 - 1069074 * decoded_imm_j + 2.1894100984E10 == 0
1021 * mem_do_wdata + orig(alu_out_q) - orig(alu_add_sub) == 0
41903103 * decoded_rs1 - 2046 * decoded_imm_j + 4 * alu_add_sub + 41901061 == 0
41741301 * decoded_rs1 - 2038 * decoded_imm_j - 4 * orig(mem_la_wdata) + 41739259 == 0
20891131 * decoded_rs1 - 1020 * decoded_imm_j - 2 * orig(reg_op1) + 20890109 == 0
3.3463901955329E13 * decoded_rs1 - 1633939698 * decoded_imm_j + 2 * orig(q_ascii_instr) + 3.3462268015633E13 == 0
1.75934744813533E14 * decoded_rs1 - 8.589934566E9 * decoded_imm_j - 4 * orig(q_insn_imm) + 1.75926154878963E14 == 0
4.3811881083323E13 * decoded_rs1 - 2139095334 * decoded_imm_j - 4 * orig(cached_insn_opcode) + 4.3809741987985E13 == 0
10445566 * decoded_rs1 - 510 * decoded_imm_j - orig(alu_out_q) + 10445055 == 0
10445566 * decoded_rs1 - 510 * decoded_imm_j - orig(alu_add_sub) + 10445055 == 0
20891131 * decoded_rs1 - 1020 * decoded_imm_j - 2 * orig(alu_shr) + 20890109 == 0
1.5869904114604E13 * decoded_rs1 - 1073741821 * dbg_ascii_instr - 448 * orig(q_insn_imm) + 1.5868830372335E13 == 0
2147483641 * decoded_rs1 - 4.294967284E9 * dbg_insn_rd + 2 * orig(q_insn_imm) - 2147483641 == 0
2.66287971607E11 * decoded_rs1 + 8.589934568E9 * cpu_state + 2 * orig(q_insn_imm) - 2.83467840743E11 == 0
4.294967285E9 * decoded_rs1 - 8.589934568E9 * alu_eq - 2 * orig(q_insn_imm) - 4.294967285E9 == 0
4.294967279E9 * decoded_imm_j - 1.75934744813533E14 * dbg_insn_rd + 81928 * orig(q_insn_imm) - 1.75930449764326E14 == 0
8.589934568E9 * decoded_imm_j - 1.75934744813533E14 * dbg_rs2val_valid - 40959 * orig(q_insn_imm) - 1.75926154919924E14 == 0
2.66287971544E11 * decoded_imm_j + 1.75934744813533E14 * cpu_state + 41087 * orig(q_insn_imm) - 1.125955738005348E16 == 0
4.294967285E9 * decoded_imm_j - 1.75934744813533E14 * alu_eq - 40961 * orig(q_insn_imm) - 1.75930449887209E14 == 0
2147483641 * dbg_ascii_instr - 6.3479616458416E13 * dbg_insn_rd + 30456 * orig(q_insn_imm) - 6.3477468944319E13 == 0
8.589934569E9 * dbg_ascii_instr - 1.26959232916832E14 * dbg_rs2val_valid - 25976 * orig(q_insn_imm) - 1.26950643008239E14 == 0
2.66287971607E11 * dbg_ascii_instr + 1.26959232916832E14 * cpu_state + 140664 * orig(q_insn_imm) - 8.125124618564977E15 == 0
4.294967285E9 * dbg_ascii_instr - 1.26959232916832E14 * alu_eq - 27768 * orig(q_insn_imm) - 1.26954937977315E14 == 0
8.589934569E9 * dbg_insn_rd - 4.294967282E9 * dbg_rs2val_valid - 5 * orig(q_insn_imm) + 4.294967282E9 == 0
2.66287971607E11 * dbg_insn_rd + 4.294967282E9 * cpu_state - 123 * orig(q_insn_imm) - 8.589934564E9 == 0
2.66287971607E11 * dbg_rs2val_valid + 8.589934569E9 * cpu_state + 64 * orig(q_insn_imm) - 2.83467840745E11 == 0
4.294967285E9 * dbg_rs2val_valid - 8.589934569E9 * alu_eq - orig(q_insn_imm) - 4.294967285E9 == 0
613566755 * cpu_state + 3.8041138801E10 * alu_eq + 9 * orig(q_insn_imm) - 1227133510 == 0
Exiting Daikon.
