// Seed: 1461881660
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wire id_3,
    input supply0 id_4,
    output supply0 id_5,
    output wire id_6,
    input tri1 id_7,
    input wand id_8,
    output tri1 id_9,
    output uwire id_10
);
  assign id_6 = 1'h0 / id_0;
endmodule
module module_1 #(
    parameter id_9 = 32'd89
) (
    input tri0 id_0,
    input tri0 id_1,
    input uwire id_2,
    input supply1 id_3
    , id_11,
    output wor id_4,
    input wire id_5,
    inout wand id_6
    , id_12,
    output wand id_7,
    output tri id_8,
    input wand _id_9
);
  wire id_13;
  wire id_14;
  ;
  wire [1 : (  id_9  )] id_15;
  wire id_16;
  assign id_11 = id_12;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_3,
      id_3,
      id_4,
      id_6,
      id_3,
      id_1,
      id_4,
      id_8
  );
  logic id_17;
  wire  id_18;
  assign id_17 = -1;
  parameter id_19 = 1;
  wire id_20;
endmodule
