`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 22.12.2024 23:06:23
// Design Name: Yash maggu
// Module Name: table_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module table_tb();
reg  a,b;

wire and_out,or_out,not_out,nand_out,nor_out,xnor_out,xor_out;

allgates ddt(.a(a),
             .b(b),
             .and_out(and_out),
             .not_out(not_out),
             .or_out(or_out),
             .nand_out(nand_out),
             .nor_out(nor_out),
             .xnor_out(xnor_out),
             .xor_out(xor_out));
             
             initial begin
             $monitor("a=%b,b=%b,and=%b,or=%b,not=%b,nand=%b,nor=%b,xor=%b,xnor=%b",a,b,and_out,or_out,not_out,nor_out,xnor_out,xor_out,nand_out);
             
             
             a=0; b=0; #5;
             a=0; b=1; #5;
             a=1; b=0; #5;
             a=1; b=1; #5;
             a=0; b=0; #5;
             
             $finish;
             end
             



endmodule

