# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../axi_ctrl_gpio_zed.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../axi_ctrl_gpio_zed.srcs/sources_1/new/axi4_lite_master_controller.v" \
"../../../../axi_ctrl_gpio_zed.srcs/sources_1/new/axi_ctrl_gpio_top.v" \
"../../../../axi_ctrl_gpio_zed.srcs/sources_1/imports/new/fsm_axi_lite_rd.v" \
"../../../../axi_ctrl_gpio_zed.srcs/sources_1/imports/new/fsm_axi_lite_wr.v" \
"../../../../axi_ctrl_gpio_zed.srcs/sources_1/new/fsm_top_level.v" \
"../../../../axi_ctrl_gpio_zed.srcs/sources_1/new/instruction_rom_rd.v" \
"../../../../axi_ctrl_gpio_zed.srcs/sources_1/new/instruction_rom_wr.v" \
"../../../../axi_ctrl_gpio_zed.srcs/sim_1/new/axi_ctrl_gpio_top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
