<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › stmicro › stmmac › descs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>descs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*******************************************************************************</span>
<span class="cm">  Header File to describe the DMA descriptors.</span>
<span class="cm">  Enhanced descriptors have been in case of DWMAC1000 Cores.</span>

<span class="cm">  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm">  under the terms and conditions of the GNU General Public License,</span>
<span class="cm">  version 2, as published by the Free Software Foundation.</span>

<span class="cm">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm">  more details.</span>

<span class="cm">  You should have received a copy of the GNU General Public License along with</span>
<span class="cm">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>

<span class="cm">  The full GNU General Public License is included in this distribution in</span>
<span class="cm">  the file called &quot;COPYING&quot;.</span>

<span class="cm">  Author: Giuseppe Cavallaro &lt;peppe.cavallaro@st.com&gt;</span>
<span class="cm">*******************************************************************************/</span>
<span class="k">struct</span> <span class="n">dma_desc</span> <span class="p">{</span>
	<span class="cm">/* Receive descriptor */</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="cm">/* RDES0 */</span>
			<span class="n">u32</span> <span class="n">payload_csum_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">crc_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">dribbling</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">mii_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">receive_watchdog</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">frame_type</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">collision</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">ipc_csum_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">last_descriptor</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">first_descriptor</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">vlan_tag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">overflow_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">length_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">sa_filter_fail</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">descriptor_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">error_summary</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">frame_length</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">da_filter_fail</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">own</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="cm">/* RDES1 */</span>
			<span class="n">u32</span> <span class="n">buffer1_size</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">buffer2_size</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">reserved1</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">second_address_chained</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">end_ring</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">reserved2</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">disable_ic</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>

		<span class="p">}</span> <span class="n">rx</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="cm">/* RDES0 */</span>
			<span class="n">u32</span> <span class="n">payload_csum_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">crc_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">dribbling</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">error_gmii</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">receive_watchdog</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">frame_type</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">late_collision</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">ipc_csum_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">last_descriptor</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">first_descriptor</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">vlan_tag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">overflow_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">length_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">sa_filter_fail</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">descriptor_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">error_summary</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">frame_length</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">da_filter_fail</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">own</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="cm">/* RDES1 */</span>
			<span class="n">u32</span> <span class="n">buffer1_size</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">reserved1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">second_address_chained</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">end_ring</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">buffer2_size</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">reserved2</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">disable_ic</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">erx</span><span class="p">;</span>		<span class="cm">/* -- enhanced -- */</span>

		<span class="cm">/* Transmit descriptor */</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="cm">/* TDES0 */</span>
			<span class="n">u32</span> <span class="n">deferred</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">underflow_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">excessive_deferral</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">collision_count</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">vlan_frame</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">excessive_collisions</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">late_collision</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">no_carrier</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">loss_carrier</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">payload_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">frame_flushed</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">jabber_timeout</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">error_summary</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">ip_header_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">time_stamp_status</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">reserved1</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">own</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="cm">/* TDES1 */</span>
			<span class="n">u32</span> <span class="n">buffer1_size</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">buffer2_size</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">time_stamp_enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">disable_padding</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">second_address_chained</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">end_ring</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">crc_disable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">checksum_insertion</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">first_segment</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">last_segment</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">interrupt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">tx</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="cm">/* TDES0 */</span>
			<span class="n">u32</span> <span class="n">deferred</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">underflow_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">excessive_deferral</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">collision_count</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">vlan_frame</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">excessive_collisions</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">late_collision</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">no_carrier</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">loss_carrier</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">payload_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">frame_flushed</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">jabber_timeout</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">error_summary</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">ip_header_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">time_stamp_status</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">reserved1</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">second_address_chained</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">end_ring</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">checksum_insertion</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">reserved2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">time_stamp_enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">disable_padding</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">crc_disable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">first_segment</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">last_segment</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">interrupt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">own</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
			<span class="cm">/* TDES1 */</span>
			<span class="n">u32</span> <span class="n">buffer1_size</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">reserved3</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">buffer2_size</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">reserved4</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">etx</span><span class="p">;</span>		<span class="cm">/* -- enhanced -- */</span>
	<span class="p">}</span> <span class="n">des01</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">des2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">des3</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Transmit checksum insertion control */</span>
<span class="k">enum</span> <span class="n">tdes_csum_insertion</span> <span class="p">{</span>
	<span class="n">cic_disabled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Checksum Insertion Control */</span>
	<span class="n">cic_only_ip</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Only IP header */</span>
	<span class="n">cic_no_pseudoheader</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>	<span class="cm">/* IP header but pseudoheader</span>
<span class="cm">					 * is not calculated */</span>
	<span class="n">cic_full</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>		<span class="cm">/* IP header and pseudoheader */</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
