// Seed: 3267508837
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  id_3 :
  assert property (@(posedge id_1) id_1)
  else begin : LABEL_0
    $clog2(53);
    ;
  end
  assign module_1.id_5 = 0;
  assign id_3 = -1;
  logic id_4;
  always begin : LABEL_1
    id_4 = id_1;
  end
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output wand id_2,
    input tri1 id_3,
    input wor id_4,
    output tri0 id_5,
    output supply1 id_6,
    output logic id_7,
    input wire id_8,
    input wire id_9,
    input tri0 id_10,
    input tri1 id_11,
    output uwire id_12,
    input tri0 id_13,
    input tri1 id_14
    , id_16
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_16,
      id_16
  );
  always id_7 = id_14;
endmodule
