<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: Adc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00033.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="a01753.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Adc Struct Reference<div class="ingroups"><a class="el" href="a01280.html">Analog-to-digital Converter</a> &#124; <a class="el" href="a01399.html">Analog-to-digital Converter</a> &#124; <a class="el" href="a01488.html">Analog-to-digital Converter</a> &#124; <a class="el" href="a01541.html">Analog-to-digital Converter</a> &#124; <a class="el" href="a01608.html">Analog-to-digital Converter</a> &#124; <a class="el" href="a01687.html">Analog-to-digital Converter</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> hardware registers.  
 <a href="a00033.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="a00498_source.html">component_adc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ad39f3b666cf738aaa481425450a645b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad39f3b666cf738aaa481425450a645b4"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#ad39f3b666cf738aaa481425450a645b4">ADC_CR</a></td></tr>
<tr class="memdesc:ad39f3b666cf738aaa481425450a645b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x00) Control Register <br /></td></tr>
<tr class="separator:ad39f3b666cf738aaa481425450a645b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a50f6391d438c327c03421890da8b0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a50f6391d438c327c03421890da8b0c"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#a9a50f6391d438c327c03421890da8b0c">ADC_MR</a></td></tr>
<tr class="memdesc:a9a50f6391d438c327c03421890da8b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x04) Mode Register <br /></td></tr>
<tr class="separator:a9a50f6391d438c327c03421890da8b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae21c150c2c2c89778c69b3bf8dce834a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae21c150c2c2c89778c69b3bf8dce834a"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#ae21c150c2c2c89778c69b3bf8dce834a">ADC_SEQR1</a></td></tr>
<tr class="memdesc:ae21c150c2c2c89778c69b3bf8dce834a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x08) Channel Sequence Register 1 <br /></td></tr>
<tr class="separator:ae21c150c2c2c89778c69b3bf8dce834a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af376ab5699224c74b64d6fbec657e546"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af376ab5699224c74b64d6fbec657e546"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#af376ab5699224c74b64d6fbec657e546">ADC_SEQR2</a></td></tr>
<tr class="memdesc:af376ab5699224c74b64d6fbec657e546"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x0C) Channel Sequence Register 2 <br /></td></tr>
<tr class="separator:af376ab5699224c74b64d6fbec657e546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98e18f85418175817d824b3a43f0ab6e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98e18f85418175817d824b3a43f0ab6e"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#a98e18f85418175817d824b3a43f0ab6e">ADC_CHER</a></td></tr>
<tr class="memdesc:a98e18f85418175817d824b3a43f0ab6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x10) Channel Enable Register <br /></td></tr>
<tr class="separator:a98e18f85418175817d824b3a43f0ab6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7cd66e7016957dd0b3429ce46ae6d9b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7cd66e7016957dd0b3429ce46ae6d9b"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#ad7cd66e7016957dd0b3429ce46ae6d9b">ADC_CHDR</a></td></tr>
<tr class="memdesc:ad7cd66e7016957dd0b3429ce46ae6d9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x14) Channel Disable Register <br /></td></tr>
<tr class="separator:ad7cd66e7016957dd0b3429ce46ae6d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54628eefad27d881a332c9ddad97619c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a54628eefad27d881a332c9ddad97619c"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#a54628eefad27d881a332c9ddad97619c">ADC_CHSR</a></td></tr>
<tr class="memdesc:a54628eefad27d881a332c9ddad97619c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x18) Channel Status Register <br /></td></tr>
<tr class="separator:a54628eefad27d881a332c9ddad97619c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af584c5e7b5b8a06169b80395537e6854"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af584c5e7b5b8a06169b80395537e6854"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [1]</td></tr>
<tr class="separator:af584c5e7b5b8a06169b80395537e6854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38bbb4f3f110bfb92e76dbd449103707"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38bbb4f3f110bfb92e76dbd449103707"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#a38bbb4f3f110bfb92e76dbd449103707">ADC_LCDR</a></td></tr>
<tr class="memdesc:a38bbb4f3f110bfb92e76dbd449103707"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x20) Last Converted Data Register <br /></td></tr>
<tr class="separator:a38bbb4f3f110bfb92e76dbd449103707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac181c90edd03d4ba5f57c8e9db53cd7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac181c90edd03d4ba5f57c8e9db53cd7e"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#ac181c90edd03d4ba5f57c8e9db53cd7e">ADC_IER</a></td></tr>
<tr class="memdesc:ac181c90edd03d4ba5f57c8e9db53cd7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x24) Interrupt Enable Register <br /></td></tr>
<tr class="separator:ac181c90edd03d4ba5f57c8e9db53cd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ba8090faec5a39dde230c95b6f8bd8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3ba8090faec5a39dde230c95b6f8bd8"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#ac3ba8090faec5a39dde230c95b6f8bd8">ADC_IDR</a></td></tr>
<tr class="memdesc:ac3ba8090faec5a39dde230c95b6f8bd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x28) Interrupt Disable Register <br /></td></tr>
<tr class="separator:ac3ba8090faec5a39dde230c95b6f8bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349bb20bfbed6b76d8c06b4bd14c1257"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a349bb20bfbed6b76d8c06b4bd14c1257"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#a349bb20bfbed6b76d8c06b4bd14c1257">ADC_IMR</a></td></tr>
<tr class="memdesc:a349bb20bfbed6b76d8c06b4bd14c1257"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x2C) Interrupt Mask Register <br /></td></tr>
<tr class="separator:a349bb20bfbed6b76d8c06b4bd14c1257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d74c76ce66eb38942e3b0f291888a38"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d74c76ce66eb38942e3b0f291888a38"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#a1d74c76ce66eb38942e3b0f291888a38">ADC_ISR</a></td></tr>
<tr class="memdesc:a1d74c76ce66eb38942e3b0f291888a38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x30) Interrupt Status Register <br /></td></tr>
<tr class="separator:a1d74c76ce66eb38942e3b0f291888a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89fed698e9a180ea3dc1386500ffdd07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89fed698e9a180ea3dc1386500ffdd07"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [2]</td></tr>
<tr class="separator:a89fed698e9a180ea3dc1386500ffdd07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34c4681a98955c7a4c64580e5c548117"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34c4681a98955c7a4c64580e5c548117"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#a34c4681a98955c7a4c64580e5c548117">ADC_OVER</a></td></tr>
<tr class="memdesc:a34c4681a98955c7a4c64580e5c548117"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x3C) Overrun Status Register <br /></td></tr>
<tr class="separator:a34c4681a98955c7a4c64580e5c548117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c83a211cb6dc2908e73af00e4a69ca2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c83a211cb6dc2908e73af00e4a69ca2"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#a3c83a211cb6dc2908e73af00e4a69ca2">ADC_EMR</a></td></tr>
<tr class="memdesc:a3c83a211cb6dc2908e73af00e4a69ca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x40) Extended Mode Register <br /></td></tr>
<tr class="separator:a3c83a211cb6dc2908e73af00e4a69ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23fef5d81f67d00d2d6c1d0cba023b75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23fef5d81f67d00d2d6c1d0cba023b75"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#a23fef5d81f67d00d2d6c1d0cba023b75">ADC_CWR</a></td></tr>
<tr class="memdesc:a23fef5d81f67d00d2d6c1d0cba023b75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x44) Compare Window Register <br /></td></tr>
<tr class="separator:a23fef5d81f67d00d2d6c1d0cba023b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47248c1b02940c717b813b0815002651"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47248c1b02940c717b813b0815002651"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [2]</td></tr>
<tr class="separator:a47248c1b02940c717b813b0815002651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a558ec6035305fa704766a673a44814a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#a558ec6035305fa704766a673a44814a4">ADC_CDR</a> [16]</td></tr>
<tr class="memdesc:a558ec6035305fa704766a673a44814a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x50) Channel Data Register  <a href="#a558ec6035305fa704766a673a44814a4">More...</a><br /></td></tr>
<tr class="separator:a558ec6035305fa704766a673a44814a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac019f390da56cd06a82027b722b510fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac019f390da56cd06a82027b722b510fb"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [21]</td></tr>
<tr class="separator:ac019f390da56cd06a82027b722b510fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab477e52bde0fb68d7320f3b6f86b24a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab477e52bde0fb68d7320f3b6f86b24a0"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#ab477e52bde0fb68d7320f3b6f86b24a0">ADC_WPMR</a></td></tr>
<tr class="memdesc:ab477e52bde0fb68d7320f3b6f86b24a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0xE4) Write Protect Mode Register <br /></td></tr>
<tr class="separator:ab477e52bde0fb68d7320f3b6f86b24a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6162057c483a6446c18625dc3add565d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6162057c483a6446c18625dc3add565d"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#a6162057c483a6446c18625dc3add565d">ADC_WPSR</a></td></tr>
<tr class="memdesc:a6162057c483a6446c18625dc3add565d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0xE8) Write Protect Status Register <br /></td></tr>
<tr class="separator:a6162057c483a6446c18625dc3add565d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae05aa340321cdde6edc1b9ab6294c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ae05aa340321cdde6edc1b9ab6294c9"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [5]</td></tr>
<tr class="separator:a9ae05aa340321cdde6edc1b9ab6294c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a2f7465d8442af48f50797e9557c655"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a2f7465d8442af48f50797e9557c655"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#a1a2f7465d8442af48f50797e9557c655">ADC_RPR</a></td></tr>
<tr class="memdesc:a1a2f7465d8442af48f50797e9557c655"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x100) Receive Pointer Register <br /></td></tr>
<tr class="separator:a1a2f7465d8442af48f50797e9557c655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae837c6a971e5a9ee895c821fb4cde8f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae837c6a971e5a9ee895c821fb4cde8f0"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#ae837c6a971e5a9ee895c821fb4cde8f0">ADC_RCR</a></td></tr>
<tr class="memdesc:ae837c6a971e5a9ee895c821fb4cde8f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x104) Receive Counter Register <br /></td></tr>
<tr class="separator:ae837c6a971e5a9ee895c821fb4cde8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab296fdaae5cdc03705afa395b64ddfc5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab296fdaae5cdc03705afa395b64ddfc5"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [2]</td></tr>
<tr class="separator:ab296fdaae5cdc03705afa395b64ddfc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad09220fdcd726a2744314ebdd8ffc02e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad09220fdcd726a2744314ebdd8ffc02e"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#ad09220fdcd726a2744314ebdd8ffc02e">ADC_RNPR</a></td></tr>
<tr class="memdesc:ad09220fdcd726a2744314ebdd8ffc02e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x110) Receive Next Pointer Register <br /></td></tr>
<tr class="separator:ad09220fdcd726a2744314ebdd8ffc02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca6012d299f3e00c032d1fe55055f58b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca6012d299f3e00c032d1fe55055f58b"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#aca6012d299f3e00c032d1fe55055f58b">ADC_RNCR</a></td></tr>
<tr class="memdesc:aca6012d299f3e00c032d1fe55055f58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x114) Receive Next Counter Register <br /></td></tr>
<tr class="separator:aca6012d299f3e00c032d1fe55055f58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c7cf8b99d0e4a4943b93ef9caf3fed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a26c7cf8b99d0e4a4943b93ef9caf3fed"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved7</b> [2]</td></tr>
<tr class="separator:a26c7cf8b99d0e4a4943b93ef9caf3fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a738a6bc90d1185466a920fa29690831b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a738a6bc90d1185466a920fa29690831b"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#a738a6bc90d1185466a920fa29690831b">ADC_PTCR</a></td></tr>
<tr class="memdesc:a738a6bc90d1185466a920fa29690831b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x120) Transfer Control Register <br /></td></tr>
<tr class="separator:a738a6bc90d1185466a920fa29690831b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d6e87080cae0ce567085beeaef9b899"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d6e87080cae0ce567085beeaef9b899"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#a6d6e87080cae0ce567085beeaef9b899">ADC_PTSR</a></td></tr>
<tr class="memdesc:a6d6e87080cae0ce567085beeaef9b899"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x124) Transfer Status Register <br /></td></tr>
<tr class="separator:a6d6e87080cae0ce567085beeaef9b899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dacdfe2de25682aca787616350123cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1dacdfe2de25682aca787616350123cf"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#a1dacdfe2de25682aca787616350123cf">ADC_CGR</a></td></tr>
<tr class="memdesc:a1dacdfe2de25682aca787616350123cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x48) Channel Gain Register <br /></td></tr>
<tr class="separator:a1dacdfe2de25682aca787616350123cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd88e0396ef178c920ce11c9705f6a05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd88e0396ef178c920ce11c9705f6a05"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#abd88e0396ef178c920ce11c9705f6a05">ADC_COR</a></td></tr>
<tr class="memdesc:abd88e0396ef178c920ce11c9705f6a05"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x4C) Channel Offset Register <br /></td></tr>
<tr class="separator:abd88e0396ef178c920ce11c9705f6a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a249d831008a2259be71c87e6f015d93e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a249d831008a2259be71c87e6f015d93e"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#a249d831008a2259be71c87e6f015d93e">ADC_ACR</a></td></tr>
<tr class="memdesc:a249d831008a2259be71c87e6f015d93e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x94) Analog Control Register <br /></td></tr>
<tr class="separator:a249d831008a2259be71c87e6f015d93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6960e8f1c37f854cd922c67bf014f27"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6960e8f1c37f854cd922c67bf014f27"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00033.html#ab6960e8f1c37f854cd922c67bf014f27">ADC_SR</a></td></tr>
<tr class="memdesc:ab6960e8f1c37f854cd922c67bf014f27"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x1C) Status Register <br /></td></tr>
<tr class="separator:ab6960e8f1c37f854cd922c67bf014f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a558ec6035305fa704766a673a44814a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Adc::ADC_CDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x50) Channel Data Register </p>
<p>(<a class="el" href="a00033.html" title="Adc hardware registers. ">Adc</a> Offset: 0x30) Channel Data Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/CMSIS/Device/ATMEL/sam3n/include/component/<a class="el" href="a00498_source.html">component_adc.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="a00033.html">Adc</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
