Test case 136

Optimisations:
  Iverilog: 
  Verilator: -fno-localize -O3
  CXXRTL: -O1
  CXXSLG: -O0
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  bus_in = 2341a26f
  clk = 0
  inj_select_a_1755301683136_508 = 0
  rst = 0

Mismatched outputs:
  bus_out:
    Verilator=01101111000000000100000100100011
    Iverilog=01101111101000100100000100100011
    CXXRTL=01101111101000100100000100100011
    CXXSLG=01101111101000100100000100100011
    CXXSLG_SV2V=01101111101000100100000100100011
    Xcelium=01101111101000100100000100100011
