<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/ic/re.c</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">dev/ic</a> - re.c<span style="font-size: 80%;"> (source / <a href="re.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">1004</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">37</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*      $OpenBSD: re.c,v 1.202 2017/06/19 09:36:27 mpi Exp $    */</a>
<span class="lineNum">       2 </span>            : /*      $FreeBSD: if_re.c,v 1.31 2004/09/04 07:54:05 ru Exp $   */
<span class="lineNum">       3 </span>            : /*
<span class="lineNum">       4 </span>            :  * Copyright (c) 1997, 1998-2003
<span class="lineNum">       5 </span>            :  *      Bill Paul &lt;wpaul@windriver.com&gt;.  All rights reserved.
<span class="lineNum">       6 </span>            :  *
<span class="lineNum">       7 </span>            :  * Redistribution and use in source and binary forms, with or without
<span class="lineNum">       8 </span>            :  * modification, are permitted provided that the following conditions
<span class="lineNum">       9 </span>            :  * are met:
<span class="lineNum">      10 </span>            :  * 1. Redistributions of source code must retain the above copyright
<span class="lineNum">      11 </span>            :  *    notice, this list of conditions and the following disclaimer.
<span class="lineNum">      12 </span>            :  * 2. Redistributions in binary form must reproduce the above copyright
<span class="lineNum">      13 </span>            :  *    notice, this list of conditions and the following disclaimer in the
<span class="lineNum">      14 </span>            :  *    documentation and/or other materials provided with the distribution.
<span class="lineNum">      15 </span>            :  * 3. All advertising materials mentioning features or use of this software
<span class="lineNum">      16 </span>            :  *    must display the following acknowledgement:
<span class="lineNum">      17 </span>            :  *      This product includes software developed by Bill Paul.
<span class="lineNum">      18 </span>            :  * 4. Neither the name of the author nor the names of any co-contributors
<span class="lineNum">      19 </span>            :  *    may be used to endorse or promote products derived from this software
<span class="lineNum">      20 </span>            :  *    without specific prior written permission.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND
<span class="lineNum">      23 </span>            :  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
<span class="lineNum">      24 </span>            :  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
<span class="lineNum">      25 </span>            :  * ARE DISCLAIMED.  IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD
<span class="lineNum">      26 </span>            :  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
<span class="lineNum">      27 </span>            :  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
<span class="lineNum">      28 </span>            :  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
<span class="lineNum">      29 </span>            :  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
<span class="lineNum">      30 </span>            :  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
<span class="lineNum">      31 </span>            :  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
<span class="lineNum">      32 </span>            :  * THE POSSIBILITY OF SUCH DAMAGE.
<span class="lineNum">      33 </span>            :  */
<span class="lineNum">      34 </span>            : 
<span class="lineNum">      35 </span>            : /*
<span class="lineNum">      36 </span>            :  * Realtek 8139C+/8169/8169S/8110S PCI NIC driver
<span class="lineNum">      37 </span>            :  *
<span class="lineNum">      38 </span>            :  * Written by Bill Paul &lt;wpaul@windriver.com&gt;
<span class="lineNum">      39 </span>            :  * Senior Networking Software Engineer
<span class="lineNum">      40 </span>            :  * Wind River Systems
<span class="lineNum">      41 </span>            :  */
<span class="lineNum">      42 </span>            : 
<span class="lineNum">      43 </span>            : /*
<span class="lineNum">      44 </span>            :  * This driver is designed to support Realtek's next generation of
<span class="lineNum">      45 </span>            :  * 10/100 and 10/100/1000 PCI ethernet controllers. There are currently
<span class="lineNum">      46 </span>            :  * seven devices in this family: the RTL8139C+, the RTL8169, the RTL8169S,
<span class="lineNum">      47 </span>            :  * RTL8110S, the RTL8168, the RTL8111 and the RTL8101E.
<span class="lineNum">      48 </span>            :  *
<span class="lineNum">      49 </span>            :  * The 8139C+ is a 10/100 ethernet chip. It is backwards compatible
<span class="lineNum">      50 </span>            :  * with the older 8139 family, however it also supports a special
<span class="lineNum">      51 </span>            :  * C+ mode of operation that provides several new performance enhancing
<span class="lineNum">      52 </span>            :  * features. These include:
<span class="lineNum">      53 </span>            :  *
<span class="lineNum">      54 </span>            :  *      o Descriptor based DMA mechanism. Each descriptor represents
<span class="lineNum">      55 </span>            :  *        a single packet fragment. Data buffers may be aligned on
<span class="lineNum">      56 </span>            :  *        any byte boundary.
<span class="lineNum">      57 </span>            :  *
<span class="lineNum">      58 </span>            :  *      o 64-bit DMA
<span class="lineNum">      59 </span>            :  *
<span class="lineNum">      60 </span>            :  *      o TCP/IP checksum offload for both RX and TX
<span class="lineNum">      61 </span>            :  *
<span class="lineNum">      62 </span>            :  *      o High and normal priority transmit DMA rings
<span class="lineNum">      63 </span>            :  *
<span class="lineNum">      64 </span>            :  *      o VLAN tag insertion and extraction
<span class="lineNum">      65 </span>            :  *
<span class="lineNum">      66 </span>            :  *      o TCP large send (segmentation offload)
<span class="lineNum">      67 </span>            :  *
<span class="lineNum">      68 </span>            :  * Like the 8139, the 8139C+ also has a built-in 10/100 PHY. The C+
<span class="lineNum">      69 </span>            :  * programming API is fairly straightforward. The RX filtering, EEPROM
<span class="lineNum">      70 </span>            :  * access and PHY access is the same as it is on the older 8139 series
<span class="lineNum">      71 </span>            :  * chips.
<span class="lineNum">      72 </span>            :  *
<span class="lineNum">      73 </span>            :  * The 8169 is a 64-bit 10/100/1000 gigabit ethernet MAC. It has almost the
<span class="lineNum">      74 </span>            :  * same programming API and feature set as the 8139C+ with the following
<span class="lineNum">      75 </span>            :  * differences and additions:
<span class="lineNum">      76 </span>            :  *
<span class="lineNum">      77 </span>            :  *      o 1000Mbps mode
<span class="lineNum">      78 </span>            :  *
<span class="lineNum">      79 </span>            :  *      o Jumbo frames
<span class="lineNum">      80 </span>            :  *
<span class="lineNum">      81 </span>            :  *      o GMII and TBI ports/registers for interfacing with copper
<span class="lineNum">      82 </span>            :  *        or fiber PHYs
<span class="lineNum">      83 </span>            :  *
<span class="lineNum">      84 </span>            :  *      o RX and TX DMA rings can have up to 1024 descriptors
<span class="lineNum">      85 </span>            :  *        (the 8139C+ allows a maximum of 64)
<span class="lineNum">      86 </span>            :  *
<span class="lineNum">      87 </span>            :  *      o Slight differences in register layout from the 8139C+
<span class="lineNum">      88 </span>            :  *
<span class="lineNum">      89 </span>            :  * The TX start and timer interrupt registers are at different locations
<span class="lineNum">      90 </span>            :  * on the 8169 than they are on the 8139C+. Also, the status word in the
<span class="lineNum">      91 </span>            :  * RX descriptor has a slightly different bit layout. The 8169 does not
<span class="lineNum">      92 </span>            :  * have a built-in PHY. Most reference boards use a Marvell 88E1000 'Alaska'
<span class="lineNum">      93 </span>            :  * copper gigE PHY.
<span class="lineNum">      94 </span>            :  *
<span class="lineNum">      95 </span>            :  * The 8169S/8110S 10/100/1000 devices have built-in copper gigE PHYs
<span class="lineNum">      96 </span>            :  * (the 'S' stands for 'single-chip'). These devices have the same
<span class="lineNum">      97 </span>            :  * programming API as the older 8169, but also have some vendor-specific
<span class="lineNum">      98 </span>            :  * registers for the on-board PHY. The 8110S is a LAN-on-motherboard
<span class="lineNum">      99 </span>            :  * part designed to be pin-compatible with the Realtek 8100 10/100 chip.
<span class="lineNum">     100 </span>            :  * 
<span class="lineNum">     101 </span>            :  * This driver takes advantage of the RX and TX checksum offload and
<span class="lineNum">     102 </span>            :  * VLAN tag insertion/extraction features. It also implements TX
<span class="lineNum">     103 </span>            :  * interrupt moderation using the timer interrupt registers, which
<span class="lineNum">     104 </span>            :  * significantly reduces TX interrupt load. There is also support
<span class="lineNum">     105 </span>            :  * for jumbo frames, however the 8169/8169S/8110S can not transmit
<span class="lineNum">     106 </span>            :  * jumbo frames larger than 7440, so the max MTU possible with this
<span class="lineNum">     107 </span>            :  * driver is 7422 bytes.
<span class="lineNum">     108 </span>            :  */
<span class="lineNum">     109 </span>            : 
<span class="lineNum">     110 </span>            : #include &quot;bpfilter.h&quot;
<span class="lineNum">     111 </span>            : #include &quot;vlan.h&quot;
<span class="lineNum">     112 </span>            : 
<span class="lineNum">     113 </span>            : #include &lt;sys/param.h&gt;
<span class="lineNum">     114 </span>            : #include &lt;sys/endian.h&gt;
<span class="lineNum">     115 </span>            : #include &lt;sys/systm.h&gt;
<span class="lineNum">     116 </span>            : #include &lt;sys/sockio.h&gt;
<span class="lineNum">     117 </span>            : #include &lt;sys/mbuf.h&gt;
<span class="lineNum">     118 </span>            : #include &lt;sys/malloc.h&gt;
<span class="lineNum">     119 </span>            : #include &lt;sys/kernel.h&gt;
<span class="lineNum">     120 </span>            : #include &lt;sys/device.h&gt;
<span class="lineNum">     121 </span>            : #include &lt;sys/timeout.h&gt;
<span class="lineNum">     122 </span>            : #include &lt;sys/socket.h&gt;
<span class="lineNum">     123 </span>            : #include &lt;sys/atomic.h&gt;
<span class="lineNum">     124 </span>            : 
<span class="lineNum">     125 </span>            : #include &lt;machine/bus.h&gt;
<span class="lineNum">     126 </span>            : 
<span class="lineNum">     127 </span>            : #include &lt;net/if.h&gt;
<span class="lineNum">     128 </span>            : #include &lt;net/if_media.h&gt;
<span class="lineNum">     129 </span>            : 
<span class="lineNum">     130 </span>            : #include &lt;netinet/in.h&gt;
<span class="lineNum">     131 </span>            : #include &lt;netinet/ip.h&gt;
<span class="lineNum">     132 </span>            : #include &lt;netinet/if_ether.h&gt;
<span class="lineNum">     133 </span>            : 
<span class="lineNum">     134 </span>            : #if NBPFILTER &gt; 0
<span class="lineNum">     135 </span>            : #include &lt;net/bpf.h&gt;
<span class="lineNum">     136 </span>            : #endif
<span class="lineNum">     137 </span>            : 
<span class="lineNum">     138 </span>            : #include &lt;dev/mii/mii.h&gt;
<span class="lineNum">     139 </span>            : #include &lt;dev/mii/miivar.h&gt;
<span class="lineNum">     140 </span>            : 
<span class="lineNum">     141 </span>            : #include &lt;dev/pci/pcidevs.h&gt;
<span class="lineNum">     142 </span>            : 
<span class="lineNum">     143 </span>            : #include &lt;dev/ic/rtl81x9reg.h&gt;
<span class="lineNum">     144 </span>            : #include &lt;dev/ic/revar.h&gt;
<span class="lineNum">     145 </span>            : 
<span class="lineNum">     146 </span>            : #ifdef RE_DEBUG
<span class="lineNum">     147 </span>            : int redebug = 0;
<span class="lineNum">     148 </span>            : #define DPRINTF(x)      do { if (redebug) printf x; } while (0)
<span class="lineNum">     149 </span>            : #else
<span class="lineNum">     150 </span>            : #define DPRINTF(x)
<span class="lineNum">     151 </span>            : #endif
<span class="lineNum">     152 </span>            : 
<span class="lineNum">     153 </span>            : static inline void re_set_bufaddr(struct rl_desc *, bus_addr_t);
<span class="lineNum">     154 </span>            : 
<span class="lineNum">     155 </span>            : int     re_encap(struct rl_softc *, unsigned int, struct mbuf *);
<span class="lineNum">     156 </span>            : 
<span class="lineNum">     157 </span>            : int     re_newbuf(struct rl_softc *);
<span class="lineNum">     158 </span>            : int     re_rx_list_init(struct rl_softc *);
<span class="lineNum">     159 </span>            : void    re_rx_list_fill(struct rl_softc *);
<span class="lineNum">     160 </span>            : int     re_tx_list_init(struct rl_softc *);
<span class="lineNum">     161 </span>            : int     re_rxeof(struct rl_softc *);
<span class="lineNum">     162 </span>            : int     re_txeof(struct rl_softc *);
<span class="lineNum">     163 </span>            : void    re_tick(void *);
<span class="lineNum">     164 </span>            : void    re_start(struct ifqueue *);
<span class="lineNum">     165 </span>            : void    re_txstart(void *);
<span class="lineNum">     166 </span>            : int     re_ioctl(struct ifnet *, u_long, caddr_t);
<span class="lineNum">     167 </span>            : void    re_watchdog(struct ifnet *);
<span class="lineNum">     168 </span>            : int     re_ifmedia_upd(struct ifnet *);
<span class="lineNum">     169 </span>            : void    re_ifmedia_sts(struct ifnet *, struct ifmediareq *);
<span class="lineNum">     170 </span>            : 
<span class="lineNum">     171 </span>            : void    re_set_jumbo(struct rl_softc *);
<span class="lineNum">     172 </span>            : 
<span class="lineNum">     173 </span>            : void    re_eeprom_putbyte(struct rl_softc *, int);
<span class="lineNum">     174 </span>            : void    re_eeprom_getword(struct rl_softc *, int, u_int16_t *);
<span class="lineNum">     175 </span>            : void    re_read_eeprom(struct rl_softc *, caddr_t, int, int);
<span class="lineNum">     176 </span>            : 
<span class="lineNum">     177 </span>            : int     re_gmii_readreg(struct device *, int, int);
<span class="lineNum">     178 </span>            : void    re_gmii_writereg(struct device *, int, int, int);
<span class="lineNum">     179 </span>            : 
<span class="lineNum">     180 </span>            : int     re_miibus_readreg(struct device *, int, int);
<span class="lineNum">     181 </span>            : void    re_miibus_writereg(struct device *, int, int, int);
<span class="lineNum">     182 </span>            : void    re_miibus_statchg(struct device *);
<span class="lineNum">     183 </span>            : 
<span class="lineNum">     184 </span>            : void    re_iff(struct rl_softc *);
<span class="lineNum">     185 </span>            : 
<span class="lineNum">     186 </span>            : void    re_setup_hw_im(struct rl_softc *);
<span class="lineNum">     187 </span>            : void    re_setup_sim_im(struct rl_softc *);
<span class="lineNum">     188 </span>            : void    re_disable_hw_im(struct rl_softc *);
<span class="lineNum">     189 </span>            : void    re_disable_sim_im(struct rl_softc *);
<span class="lineNum">     190 </span>            : void    re_config_imtype(struct rl_softc *, int);
<span class="lineNum">     191 </span>            : void    re_setup_intr(struct rl_softc *, int, int);
<span class="lineNum">     192 </span>            : #ifndef SMALL_KERNEL
<span class="lineNum">     193 </span>            : int     re_wol(struct ifnet*, int);
<span class="lineNum">     194 </span>            : #endif
<span class="lineNum">     195 </span>            : 
<span class="lineNum">     196 </span>            : void    in_delayed_cksum(struct mbuf *);
<span class="lineNum">     197 </span>            : 
<span class="lineNum">     198 </span>            : struct cfdriver re_cd = {
<span class="lineNum">     199 </span>            :         0, &quot;re&quot;, DV_IFNET
<span class="lineNum">     200 </span>            : };
<span class="lineNum">     201 </span>            : 
<span class="lineNum">     202 </span>            : extern char *hw_vendor, *hw_prod;
<span class="lineNum">     203 </span>            : 
<span class="lineNum">     204 </span>            : #define EE_SET(x)                                       \
<span class="lineNum">     205 </span>            :         CSR_WRITE_1(sc, RL_EECMD,                       \
<span class="lineNum">     206 </span>            :                 CSR_READ_1(sc, RL_EECMD) | x)
<span class="lineNum">     207 </span>            : 
<span class="lineNum">     208 </span>            : #define EE_CLR(x)                                       \
<span class="lineNum">     209 </span>            :         CSR_WRITE_1(sc, RL_EECMD,                       \
<span class="lineNum">     210 </span>            :                 CSR_READ_1(sc, RL_EECMD) &amp; ~x)
<span class="lineNum">     211 </span>            : 
<span class="lineNum">     212 </span>            : #define RL_FRAMELEN(mtu)                                \
<span class="lineNum">     213 </span>            :         (mtu + ETHER_HDR_LEN + ETHER_CRC_LEN +          \
<span class="lineNum">     214 </span>            :                 ETHER_VLAN_ENCAP_LEN)
<span class="lineNum">     215 </span>            : 
<span class="lineNum">     216 </span>            : static const struct re_revision {
<span class="lineNum">     217 </span>            :         u_int32_t               re_chipid;
<span class="lineNum">     218 </span>            :         const char              *re_name;
<span class="lineNum">     219 </span>            : } re_revisions[] = {
<span class="lineNum">     220 </span>            :         { RL_HWREV_8100,        &quot;RTL8100&quot; },
<span class="lineNum">     221 </span>            :         { RL_HWREV_8100E,       &quot;RTL8100E&quot; },
<span class="lineNum">     222 </span>            :         { RL_HWREV_8100E_SPIN2, &quot;RTL8100E 2&quot; },
<span class="lineNum">     223 </span>            :         { RL_HWREV_8101,        &quot;RTL8101&quot; },
<span class="lineNum">     224 </span>            :         { RL_HWREV_8101E,       &quot;RTL8101E&quot; },
<span class="lineNum">     225 </span>            :         { RL_HWREV_8102E,       &quot;RTL8102E&quot; },
<span class="lineNum">     226 </span>            :         { RL_HWREV_8106E,       &quot;RTL8106E&quot; },
<span class="lineNum">     227 </span>            :         { RL_HWREV_8401E,       &quot;RTL8401E&quot; },
<span class="lineNum">     228 </span>            :         { RL_HWREV_8402,        &quot;RTL8402&quot; },
<span class="lineNum">     229 </span>            :         { RL_HWREV_8411,        &quot;RTL8411&quot; },
<span class="lineNum">     230 </span>            :         { RL_HWREV_8411B,       &quot;RTL8411B&quot; },
<span class="lineNum">     231 </span>            :         { RL_HWREV_8102EL,      &quot;RTL8102EL&quot; },
<span class="lineNum">     232 </span>            :         { RL_HWREV_8102EL_SPIN1, &quot;RTL8102EL 1&quot; },
<span class="lineNum">     233 </span>            :         { RL_HWREV_8103E,       &quot;RTL8103E&quot; },
<span class="lineNum">     234 </span>            :         { RL_HWREV_8110S,       &quot;RTL8110S&quot; },
<span class="lineNum">     235 </span>            :         { RL_HWREV_8139CPLUS,   &quot;RTL8139C+&quot; },
<span class="lineNum">     236 </span>            :         { RL_HWREV_8168B_SPIN1, &quot;RTL8168 1&quot; },
<span class="lineNum">     237 </span>            :         { RL_HWREV_8168B_SPIN2, &quot;RTL8168 2&quot; },
<span class="lineNum">     238 </span>            :         { RL_HWREV_8168B_SPIN3, &quot;RTL8168 3&quot; },
<span class="lineNum">     239 </span>            :         { RL_HWREV_8168C,       &quot;RTL8168C/8111C&quot; },
<span class="lineNum">     240 </span>            :         { RL_HWREV_8168C_SPIN2, &quot;RTL8168C/8111C&quot; },
<span class="lineNum">     241 </span>            :         { RL_HWREV_8168CP,      &quot;RTL8168CP/8111CP&quot; },
<span class="lineNum">     242 </span>            :         { RL_HWREV_8168F,       &quot;RTL8168F/8111F&quot; },
<span class="lineNum">     243 </span>            :         { RL_HWREV_8168G,       &quot;RTL8168G/8111G&quot; },
<span class="lineNum">     244 </span>            :         { RL_HWREV_8168GU,      &quot;RTL8168GU/8111GU&quot; },
<span class="lineNum">     245 </span>            :         { RL_HWREV_8168H,       &quot;RTL8168H/8111H&quot; },
<span class="lineNum">     246 </span>            :         { RL_HWREV_8105E,       &quot;RTL8105E&quot; },
<span class="lineNum">     247 </span>            :         { RL_HWREV_8105E_SPIN1, &quot;RTL8105E&quot; },
<span class="lineNum">     248 </span>            :         { RL_HWREV_8168D,       &quot;RTL8168D/8111D&quot; },
<span class="lineNum">     249 </span>            :         { RL_HWREV_8168DP,      &quot;RTL8168DP/8111DP&quot; },
<span class="lineNum">     250 </span>            :         { RL_HWREV_8168E,       &quot;RTL8168E/8111E&quot; },
<span class="lineNum">     251 </span>            :         { RL_HWREV_8168E_VL,    &quot;RTL8168E/8111E-VL&quot; },
<span class="lineNum">     252 </span>            :         { RL_HWREV_8168EP,      &quot;RTL8168EP/8111EP&quot; },
<span class="lineNum">     253 </span>            :         { RL_HWREV_8169,        &quot;RTL8169&quot; },
<span class="lineNum">     254 </span>            :         { RL_HWREV_8169_8110SB, &quot;RTL8169/8110SB&quot; },
<span class="lineNum">     255 </span>            :         { RL_HWREV_8169_8110SBL, &quot;RTL8169SBL&quot; },
<span class="lineNum">     256 </span>            :         { RL_HWREV_8169_8110SCd, &quot;RTL8169/8110SCd&quot; },
<span class="lineNum">     257 </span>            :         { RL_HWREV_8169_8110SCe, &quot;RTL8169/8110SCe&quot; },
<span class="lineNum">     258 </span>            :         { RL_HWREV_8169S,       &quot;RTL8169S&quot; },
<span class="lineNum">     259 </span>            : 
<span class="lineNum">     260 </span>            :         { 0, NULL }
<span class="lineNum">     261 </span>            : };
<span class="lineNum">     262 </span>            : 
<a name="263"><span class="lineNum">     263 </span>            : </a>
<span class="lineNum">     264 </span>            : static inline void
<span class="lineNum">     265 </span><span class="lineNoCov">          0 : re_set_bufaddr(struct rl_desc *d, bus_addr_t addr)</span>
<span class="lineNum">     266 </span>            : {
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :         d-&gt;rl_bufaddr_lo = htole32((uint32_t)addr);</span>
<span class="lineNum">     268 </span>            :         if (sizeof(bus_addr_t) == sizeof(uint64_t))
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :                 d-&gt;rl_bufaddr_hi = htole32((uint64_t)addr &gt;&gt; 32);</span>
<span class="lineNum">     270 </span>            :         else
<span class="lineNum">     271 </span>            :                 d-&gt;rl_bufaddr_hi = 0;
<span class="lineNum">     272 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     273 </span>            : 
<span class="lineNum">     274 </span>            : /*
<span class="lineNum">     275 </span>            :  * Send a read command and address to the EEPROM, check for ACK.
<a name="276"><span class="lineNum">     276 </span>            :  */</a>
<span class="lineNum">     277 </span>            : void
<span class="lineNum">     278 </span><span class="lineNoCov">          0 : re_eeprom_putbyte(struct rl_softc *sc, int addr)</span>
<span class="lineNum">     279 </span>            : {
<span class="lineNum">     280 </span>            :         int     d, i;
<span class="lineNum">     281 </span>            : 
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :         d = addr | (RL_9346_READ &lt;&lt; sc-&gt;rl_eewidth);</span>
<span class="lineNum">     283 </span>            : 
<span class="lineNum">     284 </span>            :         /*
<span class="lineNum">     285 </span>            :          * Feed in each bit and strobe the clock.
<span class="lineNum">     286 </span>            :          */
<span class="lineNum">     287 </span>            : 
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :         for (i = 1 &lt;&lt; (sc-&gt;rl_eewidth + 3); i; i &gt;&gt;= 1) {</span>
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :                 if (d &amp; i)</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :                         EE_SET(RL_EE_DATAIN);</span>
<span class="lineNum">     291 </span>            :                 else
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :                         EE_CLR(RL_EE_DATAIN);</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :                 DELAY(100);</span>
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :                 EE_SET(RL_EE_CLK);</span>
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :                 DELAY(150);</span>
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :                 EE_CLR(RL_EE_CLK);</span>
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :                 DELAY(100);</span>
<span class="lineNum">     298 </span>            :         }
<span class="lineNum">     299 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     300 </span>            : 
<span class="lineNum">     301 </span>            : /*
<span class="lineNum">     302 </span>            :  * Read a word of data stored in the EEPROM at address 'addr.'
<a name="303"><span class="lineNum">     303 </span>            :  */</a>
<span class="lineNum">     304 </span>            : void
<span class="lineNum">     305 </span><span class="lineNoCov">          0 : re_eeprom_getword(struct rl_softc *sc, int addr, u_int16_t *dest)</span>
<span class="lineNum">     306 </span>            : {
<span class="lineNum">     307 </span>            :         int             i;
<span class="lineNum">     308 </span>            :         u_int16_t       word = 0;
<span class="lineNum">     309 </span>            : 
<span class="lineNum">     310 </span>            :         /*
<span class="lineNum">     311 </span>            :          * Send address of word we want to read.
<span class="lineNum">     312 </span>            :          */
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :         re_eeprom_putbyte(sc, addr);</span>
<span class="lineNum">     314 </span>            : 
<span class="lineNum">     315 </span>            :         /*
<span class="lineNum">     316 </span>            :          * Start reading bits from EEPROM.
<span class="lineNum">     317 </span>            :          */
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :         for (i = 0x8000; i; i &gt;&gt;= 1) {</span>
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :                 EE_SET(RL_EE_CLK);</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :                 DELAY(100);</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :                 if (CSR_READ_1(sc, RL_EECMD) &amp; RL_EE_DATAOUT)</span>
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :                         word |= i;</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :                 EE_CLR(RL_EE_CLK);</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :                 DELAY(100);</span>
<span class="lineNum">     325 </span>            :         }
<span class="lineNum">     326 </span>            : 
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :         *dest = word;</span>
<span class="lineNum">     328 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     329 </span>            : 
<span class="lineNum">     330 </span>            : /*
<span class="lineNum">     331 </span>            :  * Read a sequence of words from the EEPROM.
<a name="332"><span class="lineNum">     332 </span>            :  */</a>
<span class="lineNum">     333 </span>            : void
<span class="lineNum">     334 </span><span class="lineNoCov">          0 : re_read_eeprom(struct rl_softc *sc, caddr_t dest, int off, int cnt)</span>
<span class="lineNum">     335 </span>            : {
<span class="lineNum">     336 </span>            :         int             i;
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :         u_int16_t       word = 0, *ptr;</span>
<span class="lineNum">     338 </span>            : 
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :         CSR_SETBIT_1(sc, RL_EECMD, RL_EEMODE_PROGRAM);</span>
<span class="lineNum">     340 </span>            : 
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :         DELAY(100);</span>
<span class="lineNum">     342 </span>            : 
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; cnt; i++) {</span>
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :                 CSR_SETBIT_1(sc, RL_EECMD, RL_EE_SEL);</span>
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :                 re_eeprom_getword(sc, off + i, &amp;word);</span>
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :                 CSR_CLRBIT_1(sc, RL_EECMD, RL_EE_SEL);</span>
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :                 ptr = (u_int16_t *)(dest + (i * 2));</span>
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :                 *ptr = word;</span>
<span class="lineNum">     349 </span>            :         }
<span class="lineNum">     350 </span>            : 
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :         CSR_CLRBIT_1(sc, RL_EECMD, RL_EEMODE_PROGRAM);</span>
<span class="lineNum">     352 </span><span class="lineNoCov">          0 : }</span>
<a name="353"><span class="lineNum">     353 </span>            : </a>
<span class="lineNum">     354 </span>            : int
<span class="lineNum">     355 </span><span class="lineNoCov">          0 : re_gmii_readreg(struct device *self, int phy, int reg)</span>
<span class="lineNum">     356 </span>            : {
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :         struct rl_softc *sc = (struct rl_softc *)self;</span>
<span class="lineNum">     358 </span>            :         u_int32_t       rval;
<span class="lineNum">     359 </span>            :         int             i;
<span class="lineNum">     360 </span>            : 
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :         if (phy != 7)</span>
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :                 return (0);</span>
<span class="lineNum">     363 </span>            : 
<span class="lineNum">     364 </span>            :         /* Let the rgephy driver read the GMEDIASTAT register */
<span class="lineNum">     365 </span>            : 
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :         if (reg == RL_GMEDIASTAT) {</span>
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :                 rval = CSR_READ_1(sc, RL_GMEDIASTAT);</span>
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :                 return (rval);</span>
<span class="lineNum">     369 </span>            :         }
<span class="lineNum">     370 </span>            : 
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :         CSR_WRITE_4(sc, RL_PHYAR, reg &lt;&lt; 16);</span>
<span class="lineNum">     372 </span>            : 
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; RL_PHY_TIMEOUT; i++) {</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :                 rval = CSR_READ_4(sc, RL_PHYAR);</span>
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 if (rval &amp; RL_PHYAR_BUSY)</span>
<span class="lineNum">     376 </span>            :                         break;
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 DELAY(25);</span>
<span class="lineNum">     378 </span>            :         }
<span class="lineNum">     379 </span>            : 
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :         if (i == RL_PHY_TIMEOUT) {</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :                 printf (&quot;%s: PHY read failed\n&quot;, sc-&gt;sc_dev.dv_xname);</span>
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :                 return (0);</span>
<span class="lineNum">     383 </span>            :         }
<span class="lineNum">     384 </span>            : 
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :         DELAY(20);</span>
<span class="lineNum">     386 </span>            : 
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :         return (rval &amp; RL_PHYAR_PHYDATA);</span>
<span class="lineNum">     388 </span><span class="lineNoCov">          0 : }</span>
<a name="389"><span class="lineNum">     389 </span>            : </a>
<span class="lineNum">     390 </span>            : void
<span class="lineNum">     391 </span><span class="lineNoCov">          0 : re_gmii_writereg(struct device *dev, int phy, int reg, int data)</span>
<span class="lineNum">     392 </span>            : {
<span class="lineNum">     393 </span><span class="lineNoCov">          0 :         struct rl_softc *sc = (struct rl_softc *)dev;</span>
<span class="lineNum">     394 </span>            :         u_int32_t       rval;
<span class="lineNum">     395 </span>            :         int             i;
<span class="lineNum">     396 </span>            : 
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :         CSR_WRITE_4(sc, RL_PHYAR, (reg &lt;&lt; 16) |</span>
<span class="lineNum">     398 </span>            :             (data &amp; RL_PHYAR_PHYDATA) | RL_PHYAR_BUSY);
<span class="lineNum">     399 </span>            : 
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; RL_PHY_TIMEOUT; i++) {</span>
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :                 rval = CSR_READ_4(sc, RL_PHYAR);</span>
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :                 if (!(rval &amp; RL_PHYAR_BUSY))</span>
<span class="lineNum">     403 </span>            :                         break;
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :                 DELAY(25);</span>
<span class="lineNum">     405 </span>            :         }
<span class="lineNum">     406 </span>            : 
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :         if (i == RL_PHY_TIMEOUT)</span>
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :                 printf (&quot;%s: PHY write failed\n&quot;, sc-&gt;sc_dev.dv_xname);</span>
<span class="lineNum">     409 </span>            : 
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :         DELAY(20);</span>
<span class="lineNum">     411 </span><span class="lineNoCov">          0 : }</span>
<a name="412"><span class="lineNum">     412 </span>            : </a>
<span class="lineNum">     413 </span>            : int
<span class="lineNum">     414 </span><span class="lineNoCov">          0 : re_miibus_readreg(struct device *dev, int phy, int reg)</span>
<span class="lineNum">     415 </span>            : {
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :         struct rl_softc *sc = (struct rl_softc *)dev;</span>
<span class="lineNum">     417 </span>            :         u_int16_t       rval = 0;
<span class="lineNum">     418 </span>            :         u_int16_t       re8139_reg = 0;
<span class="lineNum">     419 </span>            :         int             s;
<span class="lineNum">     420 </span>            : 
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :         s = splnet();</span>
<span class="lineNum">     422 </span>            : 
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :         if (sc-&gt;sc_hwrev != RL_HWREV_8139CPLUS) {</span>
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :                 rval = re_gmii_readreg(dev, phy, reg);</span>
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :                 splx(s);</span>
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :                 return (rval);</span>
<span class="lineNum">     427 </span>            :         }
<span class="lineNum">     428 </span>            : 
<span class="lineNum">     429 </span>            :         /* Pretend the internal PHY is only at address 0 */
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :         if (phy) {</span>
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :                 splx(s);</span>
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :                 return (0);</span>
<span class="lineNum">     433 </span>            :         }
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :         switch(reg) {</span>
<span class="lineNum">     435 </span>            :         case MII_BMCR:
<span class="lineNum">     436 </span>            :                 re8139_reg = RL_BMCR;
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     438 </span>            :         case MII_BMSR:
<span class="lineNum">     439 </span>            :                 re8139_reg = RL_BMSR;
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     441 </span>            :         case MII_ANAR:
<span class="lineNum">     442 </span>            :                 re8139_reg = RL_ANAR;
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     444 </span>            :         case MII_ANER:
<span class="lineNum">     445 </span>            :                 re8139_reg = RL_ANER;
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     447 </span>            :         case MII_ANLPAR:
<span class="lineNum">     448 </span>            :                 re8139_reg = RL_LPAR;
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     450 </span>            :         case MII_PHYIDR1:
<span class="lineNum">     451 </span>            :         case MII_PHYIDR2:
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :                 splx(s);</span>
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :                 return (0);</span>
<span class="lineNum">     454 </span>            :         /*
<span class="lineNum">     455 </span>            :          * Allow the rlphy driver to read the media status
<span class="lineNum">     456 </span>            :          * register. If we have a link partner which does not
<span class="lineNum">     457 </span>            :          * support NWAY, this is the register which will tell
<span class="lineNum">     458 </span>            :          * us the results of parallel detection.
<span class="lineNum">     459 </span>            :          */
<span class="lineNum">     460 </span>            :         case RL_MEDIASTAT:
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :                 rval = CSR_READ_1(sc, RL_MEDIASTAT);</span>
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :                 splx(s);</span>
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :                 return (rval);</span>
<span class="lineNum">     464 </span>            :         default:
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :                 printf(&quot;%s: bad phy register %x\n&quot;, sc-&gt;sc_dev.dv_xname, reg);</span>
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :                 splx(s);</span>
<span class="lineNum">     467 </span><span class="lineNoCov">          0 :                 return (0);</span>
<span class="lineNum">     468 </span>            :         }
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :         rval = CSR_READ_2(sc, re8139_reg);</span>
<span class="lineNum">     470 </span><span class="lineNoCov">          0 :         if (re8139_reg == RL_BMCR) {</span>
<span class="lineNum">     471 </span>            :                 /* 8139C+ has different bit layout. */
<span class="lineNum">     472 </span><span class="lineNoCov">          0 :                 rval &amp;= ~(BMCR_LOOP | BMCR_ISO);</span>
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :         splx(s);</span>
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :         return (rval);</span>
<span class="lineNum">     476 </span><span class="lineNoCov">          0 : }</span>
<a name="477"><span class="lineNum">     477 </span>            : </a>
<span class="lineNum">     478 </span>            : void
<span class="lineNum">     479 </span><span class="lineNoCov">          0 : re_miibus_writereg(struct device *dev, int phy, int reg, int data)</span>
<span class="lineNum">     480 </span>            : {
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :         struct rl_softc *sc = (struct rl_softc *)dev;</span>
<span class="lineNum">     482 </span>            :         u_int16_t       re8139_reg = 0;
<span class="lineNum">     483 </span>            :         int             s;
<span class="lineNum">     484 </span>            : 
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :         s = splnet();</span>
<span class="lineNum">     486 </span>            : 
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :         if (sc-&gt;sc_hwrev != RL_HWREV_8139CPLUS) {</span>
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :                 re_gmii_writereg(dev, phy, reg, data);</span>
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :                 splx(s);</span>
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     491 </span>            :         }
<span class="lineNum">     492 </span>            : 
<span class="lineNum">     493 </span>            :         /* Pretend the internal PHY is only at address 0 */
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :         if (phy) {</span>
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :                 splx(s);</span>
<span class="lineNum">     496 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     497 </span>            :         }
<span class="lineNum">     498 </span><span class="lineNoCov">          0 :         switch(reg) {</span>
<span class="lineNum">     499 </span>            :         case MII_BMCR:
<span class="lineNum">     500 </span>            :                 re8139_reg = RL_BMCR;
<span class="lineNum">     501 </span>            :                 /* 8139C+ has different bit layout. */
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :                 data &amp;= ~(BMCR_LOOP | BMCR_ISO);</span>
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     504 </span>            :         case MII_BMSR:
<span class="lineNum">     505 </span>            :                 re8139_reg = RL_BMSR;
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     507 </span>            :         case MII_ANAR:
<span class="lineNum">     508 </span>            :                 re8139_reg = RL_ANAR;
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     510 </span>            :         case MII_ANER:
<span class="lineNum">     511 </span>            :                 re8139_reg = RL_ANER;
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     513 </span>            :         case MII_ANLPAR:
<span class="lineNum">     514 </span>            :                 re8139_reg = RL_LPAR;
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     516 </span>            :         case MII_PHYIDR1:
<span class="lineNum">     517 </span>            :         case MII_PHYIDR2:
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :                 splx(s);</span>
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     520 </span>            :                 break;
<span class="lineNum">     521 </span>            :         default:
<span class="lineNum">     522 </span><span class="lineNoCov">          0 :                 printf(&quot;%s: bad phy register %x\n&quot;, sc-&gt;sc_dev.dv_xname, reg);</span>
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :                 splx(s);</span>
<span class="lineNum">     524 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     525 </span>            :         }
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :         CSR_WRITE_2(sc, re8139_reg, data);</span>
<span class="lineNum">     527 </span><span class="lineNoCov">          0 :         splx(s);</span>
<span class="lineNum">     528 </span><span class="lineNoCov">          0 : }</span>
<a name="529"><span class="lineNum">     529 </span>            : </a>
<span class="lineNum">     530 </span>            : void
<span class="lineNum">     531 </span><span class="lineNoCov">          0 : re_miibus_statchg(struct device *dev)</span>
<span class="lineNum">     532 </span>            : {
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :         struct rl_softc         *sc = (struct rl_softc *)dev;</span>
<span class="lineNum">     534 </span><span class="lineNoCov">          0 :         struct ifnet            *ifp = &amp;sc-&gt;sc_arpcom.ac_if;</span>
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :         struct mii_data         *mii = &amp;sc-&gt;sc_mii;</span>
<span class="lineNum">     536 </span>            : 
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :         if ((ifp-&gt;if_flags &amp; IFF_RUNNING) == 0)</span>
<span class="lineNum">     538 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     539 </span>            : 
<span class="lineNum">     540 </span><span class="lineNoCov">          0 :         sc-&gt;rl_flags &amp;= ~RL_FLAG_LINK;</span>
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :         if ((mii-&gt;mii_media_status &amp; (IFM_ACTIVE | IFM_AVALID)) ==</span>
<span class="lineNum">     542 </span>            :             (IFM_ACTIVE | IFM_AVALID)) {
<span class="lineNum">     543 </span><span class="lineNoCov">          0 :                 switch (IFM_SUBTYPE(mii-&gt;mii_media_active)) {</span>
<span class="lineNum">     544 </span>            :                 case IFM_10_T:
<span class="lineNum">     545 </span>            :                 case IFM_100_TX:
<span class="lineNum">     546 </span><span class="lineNoCov">          0 :                         sc-&gt;rl_flags |= RL_FLAG_LINK;</span>
<span class="lineNum">     547 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     548 </span>            :                 case IFM_1000_T:
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :                         if ((sc-&gt;rl_flags &amp; RL_FLAG_FASTETHER) != 0)</span>
<span class="lineNum">     550 </span>            :                                 break;
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :                         sc-&gt;rl_flags |= RL_FLAG_LINK;</span>
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     553 </span>            :                 default:
<span class="lineNum">     554 </span>            :                         break;
<span class="lineNum">     555 </span>            :                 }
<span class="lineNum">     556 </span>            :         }
<span class="lineNum">     557 </span>            : 
<span class="lineNum">     558 </span>            :         /*
<span class="lineNum">     559 </span>            :          * Realtek controllers do not provide an interface to
<span class="lineNum">     560 </span>            :          * Tx/Rx MACs for resolved speed, duplex and flow-control
<span class="lineNum">     561 </span>            :          * parameters.
<span class="lineNum">     562 </span>            :          */
<span class="lineNum">     563 </span><span class="lineNoCov">          0 : }</span>
<a name="564"><span class="lineNum">     564 </span>            : </a>
<span class="lineNum">     565 </span>            : void
<span class="lineNum">     566 </span><span class="lineNoCov">          0 : re_iff(struct rl_softc *sc)</span>
<span class="lineNum">     567 </span>            : {
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :         struct ifnet            *ifp = &amp;sc-&gt;sc_arpcom.ac_if;</span>
<span class="lineNum">     569 </span>            :         int                     h = 0;
<span class="lineNum">     570 </span>            :         u_int32_t               hashes[2];
<span class="lineNum">     571 </span>            :         u_int32_t               rxfilt;
<span class="lineNum">     572 </span>            :         struct arpcom           *ac = &amp;sc-&gt;sc_arpcom;
<span class="lineNum">     573 </span>            :         struct ether_multi      *enm;
<span class="lineNum">     574 </span>            :         struct ether_multistep  step;
<span class="lineNum">     575 </span>            : 
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :         rxfilt = CSR_READ_4(sc, RL_RXCFG);</span>
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :         rxfilt &amp;= ~(RL_RXCFG_RX_ALLPHYS | RL_RXCFG_RX_BROAD |</span>
<span class="lineNum">     578 </span>            :             RL_RXCFG_RX_INDIV | RL_RXCFG_RX_MULTI);
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :         ifp-&gt;if_flags &amp;= ~IFF_ALLMULTI;</span>
<span class="lineNum">     580 </span>            : 
<span class="lineNum">     581 </span>            :         /*
<span class="lineNum">     582 </span>            :          * Always accept frames destined to our station address.
<span class="lineNum">     583 </span>            :          * Always accept broadcast frames.
<span class="lineNum">     584 </span>            :          */
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :         rxfilt |= RL_RXCFG_RX_INDIV | RL_RXCFG_RX_BROAD;</span>
<span class="lineNum">     586 </span>            : 
<span class="lineNum">     587 </span><span class="lineNoCov">          0 :         if (ifp-&gt;if_flags &amp; IFF_PROMISC || ac-&gt;ac_multirangecnt &gt; 0) {</span>
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :                 ifp-&gt;if_flags |= IFF_ALLMULTI;</span>
<span class="lineNum">     589 </span><span class="lineNoCov">          0 :                 rxfilt |= RL_RXCFG_RX_MULTI;</span>
<span class="lineNum">     590 </span><span class="lineNoCov">          0 :                 if (ifp-&gt;if_flags &amp; IFF_PROMISC)</span>
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :                         rxfilt |= RL_RXCFG_RX_ALLPHYS;</span>
<span class="lineNum">     592 </span>            :                 hashes[0] = hashes[1] = 0xFFFFFFFF;
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     594 </span><span class="lineNoCov">          0 :                 rxfilt |= RL_RXCFG_RX_MULTI;</span>
<span class="lineNum">     595 </span>            :                 /* Program new filter. */
<span class="lineNum">     596 </span>            :                 bzero(hashes, sizeof(hashes));
<span class="lineNum">     597 </span>            : 
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :                 ETHER_FIRST_MULTI(step, ac, enm);</span>
<span class="lineNum">     599 </span><span class="lineNoCov">          0 :                 while (enm != NULL) {</span>
<span class="lineNum">     600 </span><span class="lineNoCov">          0 :                         h = ether_crc32_be(enm-&gt;enm_addrlo,</span>
<span class="lineNum">     601 </span><span class="lineNoCov">          0 :                             ETHER_ADDR_LEN) &gt;&gt; 26;</span>
<span class="lineNum">     602 </span>            : 
<span class="lineNum">     603 </span><span class="lineNoCov">          0 :                         if (h &lt; 32)</span>
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :                                 hashes[0] |= (1 &lt;&lt; h);</span>
<span class="lineNum">     605 </span>            :                         else
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :                                 hashes[1] |= (1 &lt;&lt; (h - 32));</span>
<span class="lineNum">     607 </span>            : 
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :                         ETHER_NEXT_MULTI(step, enm);</span>
<span class="lineNum">     609 </span>            :                 }
<span class="lineNum">     610 </span>            :         }
<span class="lineNum">     611 </span>            : 
<span class="lineNum">     612 </span>            :         /*
<span class="lineNum">     613 </span>            :          * For some unfathomable reason, Realtek decided to reverse
<span class="lineNum">     614 </span>            :          * the order of the multicast hash registers in the PCI Express
<span class="lineNum">     615 </span>            :          * parts. This means we have to write the hash pattern in reverse
<span class="lineNum">     616 </span>            :          * order for those devices.
<span class="lineNum">     617 </span>            :          */
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :         if (sc-&gt;rl_flags &amp; RL_FLAG_PCIE) {</span>
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :                 CSR_WRITE_4(sc, RL_MAR0, swap32(hashes[1]));</span>
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :                 CSR_WRITE_4(sc, RL_MAR4, swap32(hashes[0]));</span>
<span class="lineNum">     621 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :                 CSR_WRITE_4(sc, RL_MAR0, hashes[0]);</span>
<span class="lineNum">     623 </span><span class="lineNoCov">          0 :                 CSR_WRITE_4(sc, RL_MAR4, hashes[1]);</span>
<span class="lineNum">     624 </span>            :         }
<span class="lineNum">     625 </span>            : 
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :         CSR_WRITE_4(sc, RL_RXCFG, rxfilt);</span>
<span class="lineNum">     627 </span><span class="lineNoCov">          0 : }</span>
<a name="628"><span class="lineNum">     628 </span>            : </a>
<span class="lineNum">     629 </span>            : void
<span class="lineNum">     630 </span><span class="lineNoCov">          0 : re_reset(struct rl_softc *sc)</span>
<span class="lineNum">     631 </span>            : {
<span class="lineNum">     632 </span>            :         int     i;
<span class="lineNum">     633 </span>            : 
<span class="lineNum">     634 </span><span class="lineNoCov">          0 :         CSR_WRITE_1(sc, RL_COMMAND, RL_CMD_RESET);</span>
<span class="lineNum">     635 </span>            : 
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; RL_TIMEOUT; i++) {</span>
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :                 DELAY(10);</span>
<span class="lineNum">     638 </span><span class="lineNoCov">          0 :                 if (!(CSR_READ_1(sc, RL_COMMAND) &amp; RL_CMD_RESET))</span>
<span class="lineNum">     639 </span>            :                         break;
<span class="lineNum">     640 </span>            :         }
<span class="lineNum">     641 </span><span class="lineNoCov">          0 :         if (i == RL_TIMEOUT)</span>
<span class="lineNum">     642 </span><span class="lineNoCov">          0 :                 printf(&quot;%s: reset never completed!\n&quot;, sc-&gt;sc_dev.dv_xname);</span>
<span class="lineNum">     643 </span>            : 
<span class="lineNum">     644 </span><span class="lineNoCov">          0 :         if (sc-&gt;rl_flags &amp; RL_FLAG_MACRESET)</span>
<span class="lineNum">     645 </span><span class="lineNoCov">          0 :                 CSR_WRITE_1(sc, RL_LDPS, 1);</span>
<span class="lineNum">     646 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     647 </span>            : 
<span class="lineNum">     648 </span>            : /*
<span class="lineNum">     649 </span>            :  * Attach the interface. Allocate softc structures, do ifmedia
<span class="lineNum">     650 </span>            :  * setup and ethernet/BPF attach.
<a name="651"><span class="lineNum">     651 </span>            :  */</a>
<span class="lineNum">     652 </span>            : int
<span class="lineNum">     653 </span><span class="lineNoCov">          0 : re_attach(struct rl_softc *sc, const char *intrstr)</span>
<span class="lineNum">     654 </span>            : {
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :         u_char          eaddr[ETHER_ADDR_LEN];</span>
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :         u_int16_t       as[ETHER_ADDR_LEN / 2];</span>
<span class="lineNum">     657 </span>            :         struct ifnet    *ifp;
<span class="lineNum">     658 </span><span class="lineNoCov">          0 :         u_int16_t       re_did = 0;</span>
<span class="lineNum">     659 </span>            :         int             error = 0, i;
<span class="lineNum">     660 </span>            :         const struct re_revision *rr;
<span class="lineNum">     661 </span>            :         const char      *re_name = NULL;
<span class="lineNum">     662 </span>            : 
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :         sc-&gt;sc_hwrev = CSR_READ_4(sc, RL_TXCFG) &amp; RL_TXCFG_HWREV;</span>
<span class="lineNum">     664 </span>            : 
<span class="lineNum">     665 </span><span class="lineNoCov">          0 :         switch (sc-&gt;sc_hwrev) {</span>
<span class="lineNum">     666 </span>            :         case RL_HWREV_8139CPLUS:
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_flags |= RL_FLAG_FASTETHER | RL_FLAG_AUTOPAD;</span>
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_max_mtu = RL_MTU;</span>
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     670 </span>            :         case RL_HWREV_8100E:
<span class="lineNum">     671 </span>            :         case RL_HWREV_8100E_SPIN2:
<span class="lineNum">     672 </span>            :         case RL_HWREV_8101E:
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_flags |= RL_FLAG_PHYWAKE | RL_FLAG_FASTETHER;</span>
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_max_mtu = RL_MTU;</span>
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     676 </span>            :         case RL_HWREV_8103E:
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_flags |= RL_FLAG_MACSLEEP;</span>
<span class="lineNum">     678 </span>            :                 /* FALLTHROUGH */
<span class="lineNum">     679 </span>            :         case RL_HWREV_8102E:
<span class="lineNum">     680 </span>            :         case RL_HWREV_8102EL:
<span class="lineNum">     681 </span>            :         case RL_HWREV_8102EL_SPIN1:
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_flags |= RL_FLAG_PHYWAKE | RL_FLAG_PAR |</span>
<span class="lineNum">     683 </span>            :                     RL_FLAG_DESCV2 | RL_FLAG_MACSTAT | RL_FLAG_FASTETHER |
<span class="lineNum">     684 </span>            :                     RL_FLAG_CMDSTOP | RL_FLAG_AUTOPAD;
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_max_mtu = RL_MTU;</span>
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     687 </span>            :         case RL_HWREV_8401E:
<span class="lineNum">     688 </span>            :         case RL_HWREV_8105E:
<span class="lineNum">     689 </span>            :         case RL_HWREV_8105E_SPIN1:
<span class="lineNum">     690 </span>            :         case RL_HWREV_8106E:
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_flags |= RL_FLAG_PHYWAKE | RL_FLAG_PHYWAKE_PM |</span>
<span class="lineNum">     692 </span>            :                     RL_FLAG_PAR | RL_FLAG_DESCV2 | RL_FLAG_MACSTAT |
<span class="lineNum">     693 </span>            :                     RL_FLAG_FASTETHER | RL_FLAG_CMDSTOP | RL_FLAG_AUTOPAD;
<span class="lineNum">     694 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_max_mtu = RL_MTU;</span>
<span class="lineNum">     695 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     696 </span>            :         case RL_HWREV_8402:
<span class="lineNum">     697 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_flags |= RL_FLAG_PHYWAKE | RL_FLAG_PHYWAKE_PM |</span>
<span class="lineNum">     698 </span>            :                     RL_FLAG_PAR | RL_FLAG_DESCV2 | RL_FLAG_MACSTAT |
<span class="lineNum">     699 </span>            :                     RL_FLAG_FASTETHER | RL_FLAG_CMDSTOP | RL_FLAG_AUTOPAD |
<span class="lineNum">     700 </span>            :                     RL_FLAG_CMDSTOP_WAIT_TXQ;
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_max_mtu = RL_MTU;</span>
<span class="lineNum">     702 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     703 </span>            :         case RL_HWREV_8168B_SPIN1:
<span class="lineNum">     704 </span>            :         case RL_HWREV_8168B_SPIN2:
<span class="lineNum">     705 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_flags |= RL_FLAG_WOLRXENB;</span>
<span class="lineNum">     706 </span>            :                 /* FALLTHROUGH */
<span class="lineNum">     707 </span>            :         case RL_HWREV_8168B_SPIN3:
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_flags |= RL_FLAG_PHYWAKE | RL_FLAG_MACSTAT;</span>
<span class="lineNum">     709 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_max_mtu = RL_MTU;</span>
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     711 </span>            :         case RL_HWREV_8168C_SPIN2:
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_flags |= RL_FLAG_MACSLEEP;</span>
<span class="lineNum">     713 </span>            :                 /* FALLTHROUGH */
<span class="lineNum">     714 </span>            :         case RL_HWREV_8168C:
<span class="lineNum">     715 </span>            :         case RL_HWREV_8168CP:
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_flags |= RL_FLAG_PHYWAKE | RL_FLAG_PAR |</span>
<span class="lineNum">     717 </span>            :                     RL_FLAG_DESCV2 | RL_FLAG_MACSTAT | RL_FLAG_CMDSTOP |
<span class="lineNum">     718 </span>            :                     RL_FLAG_AUTOPAD | RL_FLAG_JUMBOV2 | RL_FLAG_WOL_MANLINK;
<span class="lineNum">     719 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_max_mtu = RL_JUMBO_MTU_6K;</span>
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     721 </span>            :         case RL_HWREV_8168D:
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_flags |= RL_FLAG_PHYWAKE | RL_FLAG_PHYWAKE_PM |</span>
<span class="lineNum">     723 </span>            :                     RL_FLAG_PAR | RL_FLAG_DESCV2 | RL_FLAG_MACSTAT |
<span class="lineNum">     724 </span>            :                     RL_FLAG_CMDSTOP | RL_FLAG_AUTOPAD | RL_FLAG_JUMBOV2 |
<span class="lineNum">     725 </span>            :                     RL_FLAG_WOL_MANLINK;
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_max_mtu = RL_JUMBO_MTU_9K;</span>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     728 </span>            :         case RL_HWREV_8168DP:
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_flags |= RL_FLAG_PHYWAKE | RL_FLAG_PAR |</span>
<span class="lineNum">     730 </span>            :                     RL_FLAG_DESCV2 | RL_FLAG_MACSTAT | RL_FLAG_AUTOPAD |
<span class="lineNum">     731 </span>            :                     RL_FLAG_JUMBOV2 | RL_FLAG_WAIT_TXPOLL | RL_FLAG_WOL_MANLINK;
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_max_mtu = RL_JUMBO_MTU_9K;</span>
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     734 </span>            :         case RL_HWREV_8168E:
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_flags |= RL_FLAG_PHYWAKE | RL_FLAG_PHYWAKE_PM |</span>
<span class="lineNum">     736 </span>            :                     RL_FLAG_PAR | RL_FLAG_DESCV2 | RL_FLAG_MACSTAT |
<span class="lineNum">     737 </span>            :                     RL_FLAG_CMDSTOP | RL_FLAG_AUTOPAD | RL_FLAG_JUMBOV2 |
<span class="lineNum">     738 </span>            :                     RL_FLAG_WOL_MANLINK;
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_max_mtu = RL_JUMBO_MTU_9K;</span>
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     741 </span>            :         case RL_HWREV_8168E_VL:
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_flags |= RL_FLAG_EARLYOFF | RL_FLAG_PHYWAKE | RL_FLAG_PAR |</span>
<span class="lineNum">     743 </span>            :                     RL_FLAG_DESCV2 | RL_FLAG_MACSTAT | RL_FLAG_CMDSTOP |
<span class="lineNum">     744 </span>            :                     RL_FLAG_AUTOPAD | RL_FLAG_JUMBOV2 | RL_FLAG_CMDSTOP_WAIT_TXQ |
<span class="lineNum">     745 </span>            :                     RL_FLAG_WOL_MANLINK;
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_max_mtu = RL_JUMBO_MTU_6K;</span>
<span class="lineNum">     747 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     748 </span>            :         case RL_HWREV_8168F:
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_flags |= RL_FLAG_EARLYOFF;</span>
<span class="lineNum">     750 </span>            :                 /* FALLTHROUGH */
<span class="lineNum">     751 </span>            :         case RL_HWREV_8411:
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_flags |= RL_FLAG_PHYWAKE | RL_FLAG_PAR |</span>
<span class="lineNum">     753 </span>            :                     RL_FLAG_DESCV2 | RL_FLAG_MACSTAT | RL_FLAG_CMDSTOP |
<span class="lineNum">     754 </span>            :                     RL_FLAG_AUTOPAD | RL_FLAG_JUMBOV2 | RL_FLAG_CMDSTOP_WAIT_TXQ |
<span class="lineNum">     755 </span>            :                     RL_FLAG_WOL_MANLINK;
<span class="lineNum">     756 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_max_mtu = RL_JUMBO_MTU_9K;</span>
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     758 </span>            :         case RL_HWREV_8168EP:
<span class="lineNum">     759 </span>            :         case RL_HWREV_8168G:
<span class="lineNum">     760 </span>            :         case RL_HWREV_8168GU:
<span class="lineNum">     761 </span>            :         case RL_HWREV_8168H:
<span class="lineNum">     762 </span>            :         case RL_HWREV_8411B:
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :                 if (sc-&gt;sc_product == PCI_PRODUCT_REALTEK_RT8101E) {</span>
<span class="lineNum">     764 </span>            :                         /* RTL8106EUS */
<span class="lineNum">     765 </span><span class="lineNoCov">          0 :                         sc-&gt;rl_flags |= RL_FLAG_FASTETHER;</span>
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :                         sc-&gt;rl_max_mtu = RL_MTU;</span>
<span class="lineNum">     767 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     768 </span><span class="lineNoCov">          0 :                         sc-&gt;rl_flags |= RL_FLAG_JUMBOV2 | RL_FLAG_WOL_MANLINK;</span>
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :                         sc-&gt;rl_max_mtu = RL_JUMBO_MTU_9K;</span>
<span class="lineNum">     770 </span>            :                 }
<span class="lineNum">     771 </span>            : 
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_flags |= RL_FLAG_PHYWAKE | RL_FLAG_PAR |</span>
<span class="lineNum">     773 </span>            :                     RL_FLAG_DESCV2 | RL_FLAG_MACSTAT | RL_FLAG_CMDSTOP |
<span class="lineNum">     774 </span>            :                     RL_FLAG_AUTOPAD | RL_FLAG_CMDSTOP_WAIT_TXQ |
<span class="lineNum">     775 </span>            :                     RL_FLAG_EARLYOFFV2 | RL_FLAG_RXDV_GATED;
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     777 </span>            :         case RL_HWREV_8169_8110SB:
<span class="lineNum">     778 </span>            :         case RL_HWREV_8169_8110SBL:
<span class="lineNum">     779 </span>            :         case RL_HWREV_8169_8110SCd:
<span class="lineNum">     780 </span>            :         case RL_HWREV_8169_8110SCe:
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_flags |= RL_FLAG_PHYWAKE;</span>
<span class="lineNum">     782 </span>            :                 /* FALLTHROUGH */
<span class="lineNum">     783 </span>            :         case RL_HWREV_8169:
<span class="lineNum">     784 </span>            :         case RL_HWREV_8169S:
<span class="lineNum">     785 </span>            :         case RL_HWREV_8110S:
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_flags |= RL_FLAG_MACRESET;</span>
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_max_mtu = RL_JUMBO_MTU_7K;</span>
<span class="lineNum">     788 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     789 </span>            :         default:
<span class="lineNum">     790 </span>            :                 break;
<span class="lineNum">     791 </span>            :         }
<span class="lineNum">     792 </span>            : 
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :         if (sc-&gt;sc_hwrev == RL_HWREV_8139CPLUS) {</span>
<span class="lineNum">     794 </span>            :                 sc-&gt;rl_cfg0 = RL_8139_CFG0;
<span class="lineNum">     795 </span>            :                 sc-&gt;rl_cfg1 = RL_8139_CFG1;
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_cfg2 = 0;</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_cfg3 = RL_8139_CFG3;</span>
<span class="lineNum">     798 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_cfg4 = RL_8139_CFG4;</span>
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_cfg5 = RL_8139_CFG5;</span>
<span class="lineNum">     800 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     801 </span>            :                 sc-&gt;rl_cfg0 = RL_CFG0;
<span class="lineNum">     802 </span>            :                 sc-&gt;rl_cfg1 = RL_CFG1;
<span class="lineNum">     803 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_cfg2 = RL_CFG2;</span>
<span class="lineNum">     804 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_cfg3 = RL_CFG3;</span>
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_cfg4 = RL_CFG4;</span>
<span class="lineNum">     806 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_cfg5 = RL_CFG5;</span>
<span class="lineNum">     807 </span>            :         }
<span class="lineNum">     808 </span>            : 
<span class="lineNum">     809 </span>            :         /* Reset the adapter. */
<span class="lineNum">     810 </span><span class="lineNoCov">          0 :         re_reset(sc);</span>
<span class="lineNum">     811 </span>            : 
<span class="lineNum">     812 </span><span class="lineNoCov">          0 :         sc-&gt;rl_tx_time = 5;          /* 125us */</span>
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :         sc-&gt;rl_rx_time = 2;          /* 50us */</span>
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :         if (sc-&gt;rl_flags &amp; RL_FLAG_PCIE)</span>
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_sim_time = 75;        /* 75us */</span>
<span class="lineNum">     816 </span>            :         else
<span class="lineNum">     817 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_sim_time = 125;       /* 125us */</span>
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :         sc-&gt;rl_imtype = RL_IMTYPE_SIM;       /* simulated interrupt moderation */</span>
<span class="lineNum">     819 </span>            : 
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :         if (sc-&gt;sc_hwrev == RL_HWREV_8139CPLUS)</span>
<span class="lineNum">     821 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_bus_speed = 33; /* XXX */</span>
<span class="lineNum">     822 </span><span class="lineNoCov">          0 :         else if (sc-&gt;rl_flags &amp; RL_FLAG_PCIE)</span>
<span class="lineNum">     823 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_bus_speed = 125;</span>
<span class="lineNum">     824 </span>            :         else {
<span class="lineNum">     825 </span>            :                 u_int8_t cfg2;
<span class="lineNum">     826 </span>            : 
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :                 cfg2 = CSR_READ_1(sc, sc-&gt;rl_cfg2);</span>
<span class="lineNum">     828 </span><span class="lineNoCov">          0 :                 switch (cfg2 &amp; RL_CFG2_PCI_MASK) {</span>
<span class="lineNum">     829 </span>            :                 case RL_CFG2_PCI_33MHZ:
<span class="lineNum">     830 </span><span class="lineNoCov">          0 :                         sc-&gt;rl_bus_speed = 33;</span>
<span class="lineNum">     831 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     832 </span>            :                 case RL_CFG2_PCI_66MHZ:
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :                         sc-&gt;rl_bus_speed = 66;</span>
<span class="lineNum">     834 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     835 </span>            :                 default:
<span class="lineNum">     836 </span><span class="lineNoCov">          0 :                         printf(&quot;%s: unknown bus speed, assume 33MHz\n&quot;,</span>
<span class="lineNum">     837 </span><span class="lineNoCov">          0 :                             sc-&gt;sc_dev.dv_xname);</span>
<span class="lineNum">     838 </span><span class="lineNoCov">          0 :                         sc-&gt;rl_bus_speed = 33;</span>
<span class="lineNum">     839 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     840 </span>            :                 }
<span class="lineNum">     841 </span>            : 
<span class="lineNum">     842 </span><span class="lineNoCov">          0 :                 if (cfg2 &amp; RL_CFG2_PCI_64BIT)</span>
<span class="lineNum">     843 </span><span class="lineNoCov">          0 :                         sc-&gt;rl_flags |= RL_FLAG_PCI64;</span>
<span class="lineNum">     844 </span>            :         }
<span class="lineNum">     845 </span>            : 
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :         re_config_imtype(sc, sc-&gt;rl_imtype);</span>
<span class="lineNum">     847 </span>            : 
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :         if (sc-&gt;rl_flags &amp; RL_FLAG_PAR) {</span>
<span class="lineNum">     849 </span>            :                 /*
<span class="lineNum">     850 </span>            :                  * XXX Should have a better way to extract station
<span class="lineNum">     851 </span>            :                  * address from EEPROM.
<span class="lineNum">     852 </span>            :                  */
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ETHER_ADDR_LEN; i++)</span>
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :                         eaddr[i] = CSR_READ_1(sc, RL_IDR0 + i);</span>
<span class="lineNum">     855 </span>            :         } else {
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_eewidth = RL_9356_ADDR_LEN;</span>
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :                 re_read_eeprom(sc, (caddr_t)&amp;re_did, 0, 1);</span>
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :                 if (re_did != 0x8129)</span>
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :                         sc-&gt;rl_eewidth = RL_9346_ADDR_LEN;</span>
<span class="lineNum">     860 </span>            : 
<span class="lineNum">     861 </span>            :                 /*
<span class="lineNum">     862 </span>            :                  * Get station address from the EEPROM.
<span class="lineNum">     863 </span>            :                  */
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :                 re_read_eeprom(sc, (caddr_t)as, RL_EE_EADDR, 3);</span>
<span class="lineNum">     865 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ETHER_ADDR_LEN / 2; i++)</span>
<span class="lineNum">     866 </span><span class="lineNoCov">          0 :                         as[i] = letoh16(as[i]);</span>
<span class="lineNum">     867 </span><span class="lineNoCov">          0 :                 bcopy(as, eaddr, ETHER_ADDR_LEN);</span>
<span class="lineNum">     868 </span>            :         }
<span class="lineNum">     869 </span>            : 
<span class="lineNum">     870 </span>            :         /*
<span class="lineNum">     871 </span>            :          * Set RX length mask, TX poll request register
<span class="lineNum">     872 </span>            :          * and descriptor count.
<span class="lineNum">     873 </span>            :          */
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :         if (sc-&gt;sc_hwrev == RL_HWREV_8139CPLUS) {</span>
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_rxlenmask = RL_RDESC_STAT_FRAGLEN;</span>
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_txstart = RL_TXSTART;</span>
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_ldata.rl_tx_desc_cnt = RL_8139_TX_DESC_CNT;</span>
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_ldata.rl_rx_desc_cnt = RL_8139_RX_DESC_CNT;</span>
<span class="lineNum">     879 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_ldata.rl_tx_ndescs = RL_8139_NTXSEGS;</span>
<span class="lineNum">     880 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     881 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_rxlenmask = RL_RDESC_STAT_GFRAGLEN;</span>
<span class="lineNum">     882 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_txstart = RL_GTXSTART;</span>
<span class="lineNum">     883 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_ldata.rl_tx_desc_cnt = RL_8169_TX_DESC_CNT;</span>
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_ldata.rl_rx_desc_cnt = RL_8169_RX_DESC_CNT;</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_ldata.rl_tx_ndescs = RL_8169_NTXSEGS;</span>
<span class="lineNum">     886 </span>            :         }
<span class="lineNum">     887 </span>            : 
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :         bcopy(eaddr, (char *)&amp;sc-&gt;sc_arpcom.ac_enaddr, ETHER_ADDR_LEN);</span>
<span class="lineNum">     889 </span>            : 
<span class="lineNum">     890 </span><span class="lineNoCov">          0 :         for (rr = re_revisions; rr-&gt;re_name != NULL; rr++) {</span>
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :                 if (rr-&gt;re_chipid == sc-&gt;sc_hwrev)</span>
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :                         re_name = rr-&gt;re_name;</span>
<span class="lineNum">     893 </span>            :         }
<span class="lineNum">     894 </span>            : 
<span class="lineNum">     895 </span><span class="lineNoCov">          0 :         if (re_name == NULL)</span>
<span class="lineNum">     896 </span><span class="lineNoCov">          0 :                 printf(&quot;: unknown ASIC (0x%04x)&quot;, sc-&gt;sc_hwrev &gt;&gt; 16);</span>
<span class="lineNum">     897 </span>            :         else
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :                 printf(&quot;: %s (0x%04x)&quot;, re_name, sc-&gt;sc_hwrev &gt;&gt; 16);</span>
<span class="lineNum">     899 </span>            : 
<span class="lineNum">     900 </span><span class="lineNoCov">          0 :         printf(&quot;, %s, address %s\n&quot;, intrstr,</span>
<span class="lineNum">     901 </span><span class="lineNoCov">          0 :             ether_sprintf(sc-&gt;sc_arpcom.ac_enaddr));</span>
<span class="lineNum">     902 </span>            : 
<span class="lineNum">     903 </span>            :         /* Allocate DMA'able memory for the TX ring */
<span class="lineNum">     904 </span><span class="lineNoCov">          0 :         if ((error = bus_dmamem_alloc(sc-&gt;sc_dmat, RL_TX_LIST_SZ(sc),</span>
<span class="lineNum">     905 </span>            :                     RL_RING_ALIGN, 0, &amp;sc-&gt;rl_ldata.rl_tx_listseg, 1,
<span class="lineNum">     906 </span>            :                     &amp;sc-&gt;rl_ldata.rl_tx_listnseg, BUS_DMA_NOWAIT |
<span class="lineNum">     907 </span><span class="lineNoCov">          0 :                     BUS_DMA_ZERO)) != 0) {</span>
<span class="lineNum">     908 </span><span class="lineNoCov">          0 :                 printf(&quot;%s: can't allocate tx listseg, error = %d\n&quot;,</span>
<span class="lineNum">     909 </span><span class="lineNoCov">          0 :                     sc-&gt;sc_dev.dv_xname, error);</span>
<span class="lineNum">     910 </span><span class="lineNoCov">          0 :                 goto fail_0;</span>
<span class="lineNum">     911 </span>            :         }
<span class="lineNum">     912 </span>            : 
<span class="lineNum">     913 </span>            :         /* Load the map for the TX ring. */
<span class="lineNum">     914 </span><span class="lineNoCov">          0 :         if ((error = bus_dmamem_map(sc-&gt;sc_dmat, &amp;sc-&gt;rl_ldata.rl_tx_listseg,</span>
<span class="lineNum">     915 </span>            :                     sc-&gt;rl_ldata.rl_tx_listnseg, RL_TX_LIST_SZ(sc),
<span class="lineNum">     916 </span>            :                     (caddr_t *)&amp;sc-&gt;rl_ldata.rl_tx_list,
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :                     BUS_DMA_COHERENT | BUS_DMA_NOWAIT)) != 0) {</span>
<span class="lineNum">     918 </span><span class="lineNoCov">          0 :                 printf(&quot;%s: can't map tx list, error = %d\n&quot;,</span>
<span class="lineNum">     919 </span><span class="lineNoCov">          0 :                     sc-&gt;sc_dev.dv_xname, error);</span>
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :                 goto fail_1;</span>
<span class="lineNum">     921 </span>            :         }
<span class="lineNum">     922 </span>            : 
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :         if ((error = bus_dmamap_create(sc-&gt;sc_dmat, RL_TX_LIST_SZ(sc), 1,</span>
<span class="lineNum">     924 </span>            :                     RL_TX_LIST_SZ(sc), 0, 0,
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :                     &amp;sc-&gt;rl_ldata.rl_tx_list_map)) != 0) {</span>
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :                 printf(&quot;%s: can't create tx list map, error = %d\n&quot;,</span>
<span class="lineNum">     927 </span><span class="lineNoCov">          0 :                     sc-&gt;sc_dev.dv_xname, error);</span>
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :                 goto fail_2;</span>
<span class="lineNum">     929 </span>            :         }
<span class="lineNum">     930 </span>            : 
<span class="lineNum">     931 </span><span class="lineNoCov">          0 :         if ((error = bus_dmamap_load(sc-&gt;sc_dmat,</span>
<span class="lineNum">     932 </span>            :                     sc-&gt;rl_ldata.rl_tx_list_map, sc-&gt;rl_ldata.rl_tx_list,
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :                     RL_TX_LIST_SZ(sc), NULL, BUS_DMA_NOWAIT)) != 0) {</span>
<span class="lineNum">     934 </span><span class="lineNoCov">          0 :                 printf(&quot;%s: can't load tx list, error = %d\n&quot;,</span>
<span class="lineNum">     935 </span><span class="lineNoCov">          0 :                     sc-&gt;sc_dev.dv_xname, error);</span>
<span class="lineNum">     936 </span><span class="lineNoCov">          0 :                 goto fail_3;</span>
<span class="lineNum">     937 </span>            :         }
<span class="lineNum">     938 </span>            : 
<span class="lineNum">     939 </span>            :         /* Create DMA maps for TX buffers */
<span class="lineNum">     940 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; sc-&gt;rl_ldata.rl_tx_desc_cnt; i++) {</span>
<span class="lineNum">     941 </span><span class="lineNoCov">          0 :                 error = bus_dmamap_create(sc-&gt;sc_dmat,</span>
<span class="lineNum">     942 </span>            :                     RL_JUMBO_FRAMELEN, sc-&gt;rl_ldata.rl_tx_ndescs,
<span class="lineNum">     943 </span>            :                     RL_JUMBO_FRAMELEN, 0, 0,
<span class="lineNum">     944 </span>            :                     &amp;sc-&gt;rl_ldata.rl_txq[i].txq_dmamap);
<span class="lineNum">     945 </span><span class="lineNoCov">          0 :                 if (error) {</span>
<span class="lineNum">     946 </span><span class="lineNoCov">          0 :                         printf(&quot;%s: can't create DMA map for TX\n&quot;,</span>
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :                             sc-&gt;sc_dev.dv_xname);</span>
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :                         goto fail_4;</span>
<span class="lineNum">     949 </span>            :                 }
<span class="lineNum">     950 </span>            :         }
<span class="lineNum">     951 </span>            : 
<span class="lineNum">     952 </span>            :         /* Allocate DMA'able memory for the RX ring */
<span class="lineNum">     953 </span><span class="lineNoCov">          0 :         if ((error = bus_dmamem_alloc(sc-&gt;sc_dmat, RL_RX_DMAMEM_SZ(sc),</span>
<span class="lineNum">     954 </span>            :                     RL_RING_ALIGN, 0, &amp;sc-&gt;rl_ldata.rl_rx_listseg, 1,
<span class="lineNum">     955 </span>            :                     &amp;sc-&gt;rl_ldata.rl_rx_listnseg, BUS_DMA_NOWAIT |
<span class="lineNum">     956 </span><span class="lineNoCov">          0 :                     BUS_DMA_ZERO)) != 0) {</span>
<span class="lineNum">     957 </span><span class="lineNoCov">          0 :                 printf(&quot;%s: can't allocate rx listnseg, error = %d\n&quot;,</span>
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :                     sc-&gt;sc_dev.dv_xname, error);</span>
<span class="lineNum">     959 </span><span class="lineNoCov">          0 :                 goto fail_4;</span>
<span class="lineNum">     960 </span>            :         }
<span class="lineNum">     961 </span>            : 
<span class="lineNum">     962 </span>            :         /* Load the map for the RX ring. */
<span class="lineNum">     963 </span><span class="lineNoCov">          0 :         if ((error = bus_dmamem_map(sc-&gt;sc_dmat, &amp;sc-&gt;rl_ldata.rl_rx_listseg,</span>
<span class="lineNum">     964 </span>            :                     sc-&gt;rl_ldata.rl_rx_listnseg, RL_RX_DMAMEM_SZ(sc),
<span class="lineNum">     965 </span>            :                     (caddr_t *)&amp;sc-&gt;rl_ldata.rl_rx_list,
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :                     BUS_DMA_COHERENT | BUS_DMA_NOWAIT)) != 0) {</span>
<span class="lineNum">     967 </span><span class="lineNoCov">          0 :                 printf(&quot;%s: can't map rx list, error = %d\n&quot;,</span>
<span class="lineNum">     968 </span><span class="lineNoCov">          0 :                     sc-&gt;sc_dev.dv_xname, error);</span>
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :                 goto fail_5;</span>
<span class="lineNum">     970 </span>            : 
<span class="lineNum">     971 </span>            :         }
<span class="lineNum">     972 </span>            : 
<span class="lineNum">     973 </span><span class="lineNoCov">          0 :         if ((error = bus_dmamap_create(sc-&gt;sc_dmat, RL_RX_DMAMEM_SZ(sc), 1,</span>
<span class="lineNum">     974 </span>            :                     RL_RX_DMAMEM_SZ(sc), 0, 0,
<span class="lineNum">     975 </span><span class="lineNoCov">          0 :                     &amp;sc-&gt;rl_ldata.rl_rx_list_map)) != 0) {</span>
<span class="lineNum">     976 </span><span class="lineNoCov">          0 :                 printf(&quot;%s: can't create rx list map, error = %d\n&quot;,</span>
<span class="lineNum">     977 </span><span class="lineNoCov">          0 :                     sc-&gt;sc_dev.dv_xname, error);</span>
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :                 goto fail_6;</span>
<span class="lineNum">     979 </span>            :         }
<span class="lineNum">     980 </span>            : 
<span class="lineNum">     981 </span><span class="lineNoCov">          0 :         if ((error = bus_dmamap_load(sc-&gt;sc_dmat,</span>
<span class="lineNum">     982 </span>            :                     sc-&gt;rl_ldata.rl_rx_list_map, sc-&gt;rl_ldata.rl_rx_list,
<span class="lineNum">     983 </span><span class="lineNoCov">          0 :                     RL_RX_DMAMEM_SZ(sc), NULL, BUS_DMA_NOWAIT)) != 0) {</span>
<span class="lineNum">     984 </span><span class="lineNoCov">          0 :                 printf(&quot;%s: can't load rx list, error = %d\n&quot;,</span>
<span class="lineNum">     985 </span><span class="lineNoCov">          0 :                     sc-&gt;sc_dev.dv_xname, error);</span>
<span class="lineNum">     986 </span><span class="lineNoCov">          0 :                 goto fail_7;</span>
<span class="lineNum">     987 </span>            :         }
<span class="lineNum">     988 </span>            : 
<span class="lineNum">     989 </span>            :         /* Create DMA maps for RX buffers */
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; sc-&gt;rl_ldata.rl_rx_desc_cnt; i++) {</span>
<span class="lineNum">     991 </span><span class="lineNoCov">          0 :                 error = bus_dmamap_create(sc-&gt;sc_dmat,</span>
<span class="lineNum">     992 </span>            :                     RL_FRAMELEN(sc-&gt;rl_max_mtu), 1,
<span class="lineNum">     993 </span>            :                     RL_FRAMELEN(sc-&gt;rl_max_mtu), 0, 0,
<span class="lineNum">     994 </span>            :                     &amp;sc-&gt;rl_ldata.rl_rxsoft[i].rxs_dmamap);
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :                 if (error) {</span>
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :                         printf(&quot;%s: can't create DMA map for RX\n&quot;,</span>
<span class="lineNum">     997 </span><span class="lineNoCov">          0 :                             sc-&gt;sc_dev.dv_xname);</span>
<span class="lineNum">     998 </span>            :                         goto fail_8;
<span class="lineNum">     999 </span>            :                 }
<span class="lineNum">    1000 </span>            :         }
<span class="lineNum">    1001 </span>            : 
<span class="lineNum">    1002 </span><span class="lineNoCov">          0 :         ifp = &amp;sc-&gt;sc_arpcom.ac_if;</span>
<span class="lineNum">    1003 </span><span class="lineNoCov">          0 :         ifp-&gt;if_softc = sc;</span>
<span class="lineNum">    1004 </span><span class="lineNoCov">          0 :         strlcpy(ifp-&gt;if_xname, sc-&gt;sc_dev.dv_xname, IFNAMSIZ);</span>
<span class="lineNum">    1005 </span><span class="lineNoCov">          0 :         ifp-&gt;if_flags = IFF_BROADCAST | IFF_SIMPLEX | IFF_MULTICAST;</span>
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 :         ifp-&gt;if_xflags = IFXF_MPSAFE;</span>
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :         ifp-&gt;if_ioctl = re_ioctl;</span>
<span class="lineNum">    1008 </span><span class="lineNoCov">          0 :         ifp-&gt;if_qstart = re_start;</span>
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :         ifp-&gt;if_watchdog = re_watchdog;</span>
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 :         ifp-&gt;if_hardmtu = sc-&gt;rl_max_mtu;</span>
<span class="lineNum">    1011 </span><span class="lineNoCov">          0 :         IFQ_SET_MAXLEN(&amp;ifp-&gt;if_snd, sc-&gt;rl_ldata.rl_tx_desc_cnt);</span>
<span class="lineNum">    1012 </span>            : 
<span class="lineNum">    1013 </span><span class="lineNoCov">          0 :         ifp-&gt;if_capabilities = IFCAP_VLAN_MTU | IFCAP_CSUM_TCPv4 |</span>
<span class="lineNum">    1014 </span>            :             IFCAP_CSUM_UDPv4;
<span class="lineNum">    1015 </span>            : 
<span class="lineNum">    1016 </span>            :         /*
<span class="lineNum">    1017 </span>            :          * RTL8168/8111C generates wrong IP checksummed frame if the
<span class="lineNum">    1018 </span>            :          * packet has IP options so disable TX IP checksum offloading.
<span class="lineNum">    1019 </span>            :          */
<span class="lineNum">    1020 </span><span class="lineNoCov">          0 :         switch (sc-&gt;sc_hwrev) {</span>
<span class="lineNum">    1021 </span>            :         case RL_HWREV_8168C:
<span class="lineNum">    1022 </span>            :         case RL_HWREV_8168C_SPIN2:
<span class="lineNum">    1023 </span>            :         case RL_HWREV_8168CP:
<span class="lineNum">    1024 </span>            :                 break;
<span class="lineNum">    1025 </span>            :         default:
<span class="lineNum">    1026 </span><span class="lineNoCov">          0 :                 ifp-&gt;if_capabilities |= IFCAP_CSUM_IPv4;</span>
<span class="lineNum">    1027 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1028 </span>            : 
<span class="lineNum">    1029 </span>            : #if NVLAN &gt; 0
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :         ifp-&gt;if_capabilities |= IFCAP_VLAN_HWTAGGING;</span>
<span class="lineNum">    1031 </span>            : #endif
<span class="lineNum">    1032 </span>            : 
<span class="lineNum">    1033 </span>            : #ifndef SMALL_KERNEL
<span class="lineNum">    1034 </span><span class="lineNoCov">          0 :         ifp-&gt;if_capabilities |= IFCAP_WOL;</span>
<span class="lineNum">    1035 </span><span class="lineNoCov">          0 :         ifp-&gt;if_wol = re_wol;</span>
<span class="lineNum">    1036 </span><span class="lineNoCov">          0 :         re_wol(ifp, 0);</span>
<span class="lineNum">    1037 </span>            : #endif
<span class="lineNum">    1038 </span><span class="lineNoCov">          0 :         timeout_set(&amp;sc-&gt;timer_handle, re_tick, sc);</span>
<span class="lineNum">    1039 </span><span class="lineNoCov">          0 :         task_set(&amp;sc-&gt;rl_start, re_txstart, sc);</span>
<span class="lineNum">    1040 </span>            : 
<span class="lineNum">    1041 </span>            :         /* Take PHY out of power down mode. */
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 :         if (sc-&gt;rl_flags &amp; RL_FLAG_PHYWAKE_PM) {</span>
<span class="lineNum">    1043 </span><span class="lineNoCov">          0 :                 CSR_WRITE_1(sc, RL_PMCH, CSR_READ_1(sc, RL_PMCH) | 0x80);</span>
<span class="lineNum">    1044 </span><span class="lineNoCov">          0 :                 if (sc-&gt;sc_hwrev == RL_HWREV_8401E)</span>
<span class="lineNum">    1045 </span><span class="lineNoCov">          0 :                         CSR_WRITE_1(sc, 0xD1, CSR_READ_1(sc, 0xD1) &amp; ~0x08);</span>
<span class="lineNum">    1046 </span>            :         }
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 :         if (sc-&gt;rl_flags &amp; RL_FLAG_PHYWAKE) {</span>
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 :                 re_gmii_writereg((struct device *)sc, 1, 0x1f, 0);</span>
<span class="lineNum">    1049 </span><span class="lineNoCov">          0 :                 re_gmii_writereg((struct device *)sc, 1, 0x0e, 0);</span>
<span class="lineNum">    1050 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1051 </span>            : 
<span class="lineNum">    1052 </span>            :         /* Do MII setup */
<span class="lineNum">    1053 </span><span class="lineNoCov">          0 :         sc-&gt;sc_mii.mii_ifp = ifp;</span>
<span class="lineNum">    1054 </span><span class="lineNoCov">          0 :         sc-&gt;sc_mii.mii_readreg = re_miibus_readreg;</span>
<span class="lineNum">    1055 </span><span class="lineNoCov">          0 :         sc-&gt;sc_mii.mii_writereg = re_miibus_writereg;</span>
<span class="lineNum">    1056 </span><span class="lineNoCov">          0 :         sc-&gt;sc_mii.mii_statchg = re_miibus_statchg;</span>
<span class="lineNum">    1057 </span><span class="lineNoCov">          0 :         ifmedia_init(&amp;sc-&gt;sc_mii.mii_media, IFM_IMASK, re_ifmedia_upd,</span>
<span class="lineNum">    1058 </span>            :             re_ifmedia_sts);
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 :         mii_attach(&amp;sc-&gt;sc_dev, &amp;sc-&gt;sc_mii, 0xffffffff, MII_PHY_ANY,</span>
<span class="lineNum">    1060 </span>            :             MII_OFFSET_ANY, MIIF_DOPAUSE);
<span class="lineNum">    1061 </span><span class="lineNoCov">          0 :         if (LIST_FIRST(&amp;sc-&gt;sc_mii.mii_phys) == NULL) {</span>
<span class="lineNum">    1062 </span><span class="lineNoCov">          0 :                 printf(&quot;%s: no PHY found!\n&quot;, sc-&gt;sc_dev.dv_xname);</span>
<span class="lineNum">    1063 </span><span class="lineNoCov">          0 :                 ifmedia_add(&amp;sc-&gt;sc_mii.mii_media,</span>
<span class="lineNum">    1064 </span>            :                     IFM_ETHER|IFM_NONE, 0, NULL);
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :                 ifmedia_set(&amp;sc-&gt;sc_mii.mii_media,</span>
<span class="lineNum">    1066 </span>            :                     IFM_ETHER|IFM_NONE);
<span class="lineNum">    1067 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">    1068 </span><span class="lineNoCov">          0 :                 ifmedia_set(&amp;sc-&gt;sc_mii.mii_media, IFM_ETHER|IFM_AUTO);</span>
<span class="lineNum">    1069 </span>            : 
<span class="lineNum">    1070 </span>            :         /*
<span class="lineNum">    1071 </span>            :          * Call MI attach routine.
<span class="lineNum">    1072 </span>            :          */
<span class="lineNum">    1073 </span><span class="lineNoCov">          0 :         if_attach(ifp);</span>
<span class="lineNum">    1074 </span><span class="lineNoCov">          0 :         ether_ifattach(ifp);</span>
<span class="lineNum">    1075 </span>            : 
<span class="lineNum">    1076 </span><span class="lineNoCov">          0 :         return (0);</span>
<span class="lineNum">    1077 </span>            : 
<span class="lineNum">    1078 </span>            : fail_8:
<span class="lineNum">    1079 </span>            :         /* Destroy DMA maps for RX buffers. */
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; sc-&gt;rl_ldata.rl_rx_desc_cnt; i++) {</span>
<span class="lineNum">    1081 </span><span class="lineNoCov">          0 :                 if (sc-&gt;rl_ldata.rl_rxsoft[i].rxs_dmamap != NULL)</span>
<span class="lineNum">    1082 </span><span class="lineNoCov">          0 :                         bus_dmamap_destroy(sc-&gt;sc_dmat,</span>
<span class="lineNum">    1083 </span>            :                             sc-&gt;rl_ldata.rl_rxsoft[i].rxs_dmamap);
<span class="lineNum">    1084 </span>            :         }
<span class="lineNum">    1085 </span>            : 
<span class="lineNum">    1086 </span>            :         /* Free DMA'able memory for the RX ring. */
<span class="lineNum">    1087 </span><span class="lineNoCov">          0 :         bus_dmamap_unload(sc-&gt;sc_dmat, sc-&gt;rl_ldata.rl_rx_list_map);</span>
<span class="lineNum">    1088 </span>            : fail_7:
<span class="lineNum">    1089 </span><span class="lineNoCov">          0 :         bus_dmamap_destroy(sc-&gt;sc_dmat, sc-&gt;rl_ldata.rl_rx_list_map);</span>
<span class="lineNum">    1090 </span>            : fail_6:
<span class="lineNum">    1091 </span><span class="lineNoCov">          0 :         bus_dmamem_unmap(sc-&gt;sc_dmat,</span>
<span class="lineNum">    1092 </span>            :             (caddr_t)sc-&gt;rl_ldata.rl_rx_list, RL_RX_DMAMEM_SZ(sc));
<span class="lineNum">    1093 </span>            : fail_5:
<span class="lineNum">    1094 </span><span class="lineNoCov">          0 :         bus_dmamem_free(sc-&gt;sc_dmat,</span>
<span class="lineNum">    1095 </span>            :             &amp;sc-&gt;rl_ldata.rl_rx_listseg, sc-&gt;rl_ldata.rl_rx_listnseg);
<span class="lineNum">    1096 </span>            : 
<span class="lineNum">    1097 </span>            : fail_4:
<span class="lineNum">    1098 </span>            :         /* Destroy DMA maps for TX buffers. */
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; sc-&gt;rl_ldata.rl_tx_desc_cnt; i++) {</span>
<span class="lineNum">    1100 </span><span class="lineNoCov">          0 :                 if (sc-&gt;rl_ldata.rl_txq[i].txq_dmamap != NULL)</span>
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 :                         bus_dmamap_destroy(sc-&gt;sc_dmat,</span>
<span class="lineNum">    1102 </span>            :                             sc-&gt;rl_ldata.rl_txq[i].txq_dmamap);
<span class="lineNum">    1103 </span>            :         }
<span class="lineNum">    1104 </span>            : 
<span class="lineNum">    1105 </span>            :         /* Free DMA'able memory for the TX ring. */
<span class="lineNum">    1106 </span><span class="lineNoCov">          0 :         bus_dmamap_unload(sc-&gt;sc_dmat, sc-&gt;rl_ldata.rl_tx_list_map);</span>
<span class="lineNum">    1107 </span>            : fail_3:
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 :         bus_dmamap_destroy(sc-&gt;sc_dmat, sc-&gt;rl_ldata.rl_tx_list_map);</span>
<span class="lineNum">    1109 </span>            : fail_2:
<span class="lineNum">    1110 </span><span class="lineNoCov">          0 :         bus_dmamem_unmap(sc-&gt;sc_dmat,</span>
<span class="lineNum">    1111 </span>            :             (caddr_t)sc-&gt;rl_ldata.rl_tx_list, RL_TX_LIST_SZ(sc));
<span class="lineNum">    1112 </span>            : fail_1:
<span class="lineNum">    1113 </span><span class="lineNoCov">          0 :         bus_dmamem_free(sc-&gt;sc_dmat,</span>
<span class="lineNum">    1114 </span>            :             &amp;sc-&gt;rl_ldata.rl_tx_listseg, sc-&gt;rl_ldata.rl_tx_listnseg);
<span class="lineNum">    1115 </span>            : fail_0:
<span class="lineNum">    1116 </span><span class="lineNoCov">          0 :         return (1);</span>
<span class="lineNum">    1117 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1118 </span>            : 
<a name="1119"><span class="lineNum">    1119 </span>            : </a>
<span class="lineNum">    1120 </span>            : int
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 : re_newbuf(struct rl_softc *sc)</span>
<span class="lineNum">    1122 </span>            : {
<span class="lineNum">    1123 </span>            :         struct mbuf     *m;
<span class="lineNum">    1124 </span>            :         bus_dmamap_t    map;
<span class="lineNum">    1125 </span>            :         struct rl_desc  *d;
<span class="lineNum">    1126 </span>            :         struct rl_rxsoft *rxs;
<span class="lineNum">    1127 </span>            :         u_int32_t       cmdstat;
<span class="lineNum">    1128 </span>            :         int             error, idx;
<span class="lineNum">    1129 </span>            : 
<span class="lineNum">    1130 </span><span class="lineNoCov">          0 :         m = MCLGETI(NULL, M_DONTWAIT, NULL, RL_FRAMELEN(sc-&gt;rl_max_mtu));</span>
<span class="lineNum">    1131 </span><span class="lineNoCov">          0 :         if (!m)</span>
<span class="lineNum">    1132 </span><span class="lineNoCov">          0 :                 return (ENOBUFS);</span>
<span class="lineNum">    1133 </span>            : 
<span class="lineNum">    1134 </span>            :         /*
<span class="lineNum">    1135 </span>            :          * Initialize mbuf length fields and fixup
<span class="lineNum">    1136 </span>            :          * alignment so that the frame payload is
<span class="lineNum">    1137 </span>            :          * longword aligned on strict alignment archs.
<span class="lineNum">    1138 </span>            :          */
<span class="lineNum">    1139 </span><span class="lineNoCov">          0 :         m-&gt;m_len = m-&gt;m_pkthdr.len = RL_FRAMELEN(sc-&gt;rl_max_mtu);</span>
<span class="lineNum">    1140 </span><span class="lineNoCov">          0 :         m-&gt;m_data += RE_ETHER_ALIGN;</span>
<span class="lineNum">    1141 </span>            : 
<span class="lineNum">    1142 </span><span class="lineNoCov">          0 :         idx = sc-&gt;rl_ldata.rl_rx_prodidx;</span>
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :         rxs = &amp;sc-&gt;rl_ldata.rl_rxsoft[idx];</span>
<span class="lineNum">    1144 </span><span class="lineNoCov">          0 :         map = rxs-&gt;rxs_dmamap;</span>
<span class="lineNum">    1145 </span><span class="lineNoCov">          0 :         error = bus_dmamap_load_mbuf(sc-&gt;sc_dmat, map, m,</span>
<span class="lineNum">    1146 </span>            :             BUS_DMA_READ|BUS_DMA_NOWAIT);
<span class="lineNum">    1147 </span><span class="lineNoCov">          0 :         if (error) {</span>
<span class="lineNum">    1148 </span><span class="lineNoCov">          0 :                 m_freem(m);</span>
<span class="lineNum">    1149 </span><span class="lineNoCov">          0 :                 return (ENOBUFS);</span>
<span class="lineNum">    1150 </span>            :         }
<span class="lineNum">    1151 </span>            : 
<span class="lineNum">    1152 </span><span class="lineNoCov">          0 :         bus_dmamap_sync(sc-&gt;sc_dmat, map, 0, map-&gt;dm_mapsize,</span>
<span class="lineNum">    1153 </span>            :             BUS_DMASYNC_PREREAD);
<span class="lineNum">    1154 </span>            : 
<span class="lineNum">    1155 </span><span class="lineNoCov">          0 :         d = &amp;sc-&gt;rl_ldata.rl_rx_list[idx];</span>
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 :         RL_RXDESCSYNC(sc, idx, BUS_DMASYNC_POSTREAD|BUS_DMASYNC_POSTWRITE);</span>
<span class="lineNum">    1157 </span><span class="lineNoCov">          0 :         cmdstat = letoh32(d-&gt;rl_cmdstat);</span>
<span class="lineNum">    1158 </span><span class="lineNoCov">          0 :         RL_RXDESCSYNC(sc, idx, BUS_DMASYNC_PREREAD);</span>
<span class="lineNum">    1159 </span><span class="lineNoCov">          0 :         if (cmdstat &amp; RL_RDESC_STAT_OWN) {</span>
<span class="lineNum">    1160 </span><span class="lineNoCov">          0 :                 printf(&quot;%s: tried to map busy RX descriptor\n&quot;,</span>
<span class="lineNum">    1161 </span><span class="lineNoCov">          0 :                     sc-&gt;sc_dev.dv_xname);</span>
<span class="lineNum">    1162 </span><span class="lineNoCov">          0 :                 m_freem(m);</span>
<span class="lineNum">    1163 </span><span class="lineNoCov">          0 :                 return (ENOBUFS);</span>
<span class="lineNum">    1164 </span>            :         }
<span class="lineNum">    1165 </span>            : 
<span class="lineNum">    1166 </span><span class="lineNoCov">          0 :         rxs-&gt;rxs_mbuf = m;</span>
<span class="lineNum">    1167 </span>            : 
<span class="lineNum">    1168 </span><span class="lineNoCov">          0 :         d-&gt;rl_vlanctl = 0;</span>
<span class="lineNum">    1169 </span><span class="lineNoCov">          0 :         cmdstat = map-&gt;dm_segs[0].ds_len;</span>
<span class="lineNum">    1170 </span><span class="lineNoCov">          0 :         if (idx == sc-&gt;rl_ldata.rl_rx_desc_cnt - 1)</span>
<span class="lineNum">    1171 </span><span class="lineNoCov">          0 :                 cmdstat |= RL_RDESC_CMD_EOR;</span>
<span class="lineNum">    1172 </span><span class="lineNoCov">          0 :         re_set_bufaddr(d, map-&gt;dm_segs[0].ds_addr);</span>
<span class="lineNum">    1173 </span><span class="lineNoCov">          0 :         d-&gt;rl_cmdstat = htole32(cmdstat);</span>
<span class="lineNum">    1174 </span><span class="lineNoCov">          0 :         RL_RXDESCSYNC(sc, idx, BUS_DMASYNC_PREREAD|BUS_DMASYNC_PREWRITE);</span>
<span class="lineNum">    1175 </span><span class="lineNoCov">          0 :         cmdstat |= RL_RDESC_CMD_OWN;</span>
<span class="lineNum">    1176 </span><span class="lineNoCov">          0 :         d-&gt;rl_cmdstat = htole32(cmdstat);</span>
<span class="lineNum">    1177 </span><span class="lineNoCov">          0 :         RL_RXDESCSYNC(sc, idx, BUS_DMASYNC_PREREAD|BUS_DMASYNC_PREWRITE);</span>
<span class="lineNum">    1178 </span>            : 
<span class="lineNum">    1179 </span><span class="lineNoCov">          0 :         sc-&gt;rl_ldata.rl_rx_prodidx = RL_NEXT_RX_DESC(sc, idx);</span>
<span class="lineNum">    1180 </span>            : 
<span class="lineNum">    1181 </span><span class="lineNoCov">          0 :         return (0);</span>
<span class="lineNum">    1182 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1183 </span>            : 
<a name="1184"><span class="lineNum">    1184 </span>            : </a>
<span class="lineNum">    1185 </span>            : int
<span class="lineNum">    1186 </span><span class="lineNoCov">          0 : re_tx_list_init(struct rl_softc *sc)</span>
<span class="lineNum">    1187 </span>            : {
<span class="lineNum">    1188 </span>            :         int i;
<span class="lineNum">    1189 </span>            : 
<span class="lineNum">    1190 </span><span class="lineNoCov">          0 :         memset(sc-&gt;rl_ldata.rl_tx_list, 0, RL_TX_LIST_SZ(sc));</span>
<span class="lineNum">    1191 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; sc-&gt;rl_ldata.rl_tx_desc_cnt; i++) {</span>
<span class="lineNum">    1192 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_ldata.rl_txq[i].txq_mbuf = NULL;</span>
<span class="lineNum">    1193 </span>            :         }
<span class="lineNum">    1194 </span>            : 
<span class="lineNum">    1195 </span><span class="lineNoCov">          0 :         bus_dmamap_sync(sc-&gt;sc_dmat,</span>
<span class="lineNum">    1196 </span>            :             sc-&gt;rl_ldata.rl_tx_list_map, 0,
<span class="lineNum">    1197 </span>            :             sc-&gt;rl_ldata.rl_tx_list_map-&gt;dm_mapsize,
<span class="lineNum">    1198 </span>            :             BUS_DMASYNC_PREREAD|BUS_DMASYNC_PREWRITE);
<span class="lineNum">    1199 </span><span class="lineNoCov">          0 :         sc-&gt;rl_ldata.rl_txq_prodidx = 0;</span>
<span class="lineNum">    1200 </span><span class="lineNoCov">          0 :         sc-&gt;rl_ldata.rl_txq_considx = 0;</span>
<span class="lineNum">    1201 </span><span class="lineNoCov">          0 :         sc-&gt;rl_ldata.rl_tx_free = sc-&gt;rl_ldata.rl_tx_desc_cnt;</span>
<span class="lineNum">    1202 </span><span class="lineNoCov">          0 :         sc-&gt;rl_ldata.rl_tx_nextfree = 0;</span>
<span class="lineNum">    1203 </span>            : 
<span class="lineNum">    1204 </span><span class="lineNoCov">          0 :         return (0);</span>
<span class="lineNum">    1205 </span>            : }
<a name="1206"><span class="lineNum">    1206 </span>            : </a>
<span class="lineNum">    1207 </span>            : int
<span class="lineNum">    1208 </span><span class="lineNoCov">          0 : re_rx_list_init(struct rl_softc *sc)</span>
<span class="lineNum">    1209 </span>            : {
<span class="lineNum">    1210 </span><span class="lineNoCov">          0 :         bzero(sc-&gt;rl_ldata.rl_rx_list, RL_RX_LIST_SZ(sc));</span>
<span class="lineNum">    1211 </span>            : 
<span class="lineNum">    1212 </span><span class="lineNoCov">          0 :         sc-&gt;rl_ldata.rl_rx_prodidx = 0;</span>
<span class="lineNum">    1213 </span><span class="lineNoCov">          0 :         sc-&gt;rl_ldata.rl_rx_considx = 0;</span>
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :         sc-&gt;rl_head = sc-&gt;rl_tail = NULL;</span>
<span class="lineNum">    1215 </span>            : 
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 :         if_rxr_init(&amp;sc-&gt;rl_ldata.rl_rx_ring, 2,</span>
<span class="lineNum">    1217 </span><span class="lineNoCov">          0 :             sc-&gt;rl_ldata.rl_rx_desc_cnt - 1);</span>
<span class="lineNum">    1218 </span><span class="lineNoCov">          0 :         re_rx_list_fill(sc);</span>
<span class="lineNum">    1219 </span>            : 
<span class="lineNum">    1220 </span><span class="lineNoCov">          0 :         return (0);</span>
<span class="lineNum">    1221 </span>            : }
<a name="1222"><span class="lineNum">    1222 </span>            : </a>
<span class="lineNum">    1223 </span>            : void
<span class="lineNum">    1224 </span><span class="lineNoCov">          0 : re_rx_list_fill(struct rl_softc *sc)</span>
<span class="lineNum">    1225 </span>            : {
<span class="lineNum">    1226 </span>            :         u_int slots;
<span class="lineNum">    1227 </span>            : 
<span class="lineNum">    1228 </span><span class="lineNoCov">          0 :         for (slots = if_rxr_get(&amp;sc-&gt;rl_ldata.rl_rx_ring,</span>
<span class="lineNum">    1229 </span><span class="lineNoCov">          0 :             sc-&gt;rl_ldata.rl_rx_desc_cnt);</span>
<span class="lineNum">    1230 </span><span class="lineNoCov">          0 :             slots &gt; 0; slots--) {</span>
<span class="lineNum">    1231 </span><span class="lineNoCov">          0 :                 if (re_newbuf(sc) == ENOBUFS)</span>
<span class="lineNum">    1232 </span>            :                         break;
<span class="lineNum">    1233 </span>            :         }
<span class="lineNum">    1234 </span><span class="lineNoCov">          0 :         if_rxr_put(&amp;sc-&gt;rl_ldata.rl_rx_ring, slots);</span>
<span class="lineNum">    1235 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1236 </span>            : 
<span class="lineNum">    1237 </span>            : /*
<span class="lineNum">    1238 </span>            :  * RX handler for C+ and 8169. For the gigE chips, we support
<span class="lineNum">    1239 </span>            :  * the reception of jumbo frames that have been fragmented
<span class="lineNum">    1240 </span>            :  * across multiple 2K mbuf cluster buffers.
<a name="1241"><span class="lineNum">    1241 </span>            :  */</a>
<span class="lineNum">    1242 </span>            : int
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 : re_rxeof(struct rl_softc *sc)</span>
<span class="lineNum">    1244 </span>            : {
<span class="lineNum">    1245 </span><span class="lineNoCov">          0 :         struct mbuf_list ml = MBUF_LIST_INITIALIZER();</span>
<span class="lineNum">    1246 </span>            :         struct mbuf     *m;
<span class="lineNum">    1247 </span>            :         struct ifnet    *ifp;
<span class="lineNum">    1248 </span>            :         int             i, total_len, rx = 0;
<span class="lineNum">    1249 </span>            :         struct rl_desc  *cur_rx;
<span class="lineNum">    1250 </span>            :         struct rl_rxsoft *rxs;
<span class="lineNum">    1251 </span>            :         u_int32_t       rxstat, rxvlan;
<span class="lineNum">    1252 </span>            : 
<span class="lineNum">    1253 </span><span class="lineNoCov">          0 :         ifp = &amp;sc-&gt;sc_arpcom.ac_if;</span>
<span class="lineNum">    1254 </span>            : 
<span class="lineNum">    1255 </span><span class="lineNoCov">          0 :         for (i = sc-&gt;rl_ldata.rl_rx_considx;</span>
<span class="lineNum">    1256 </span><span class="lineNoCov">          0 :             if_rxr_inuse(&amp;sc-&gt;rl_ldata.rl_rx_ring) &gt; 0;</span>
<span class="lineNum">    1257 </span><span class="lineNoCov">          0 :              i = RL_NEXT_RX_DESC(sc, i)) {</span>
<span class="lineNum">    1258 </span><span class="lineNoCov">          0 :                 cur_rx = &amp;sc-&gt;rl_ldata.rl_rx_list[i];</span>
<span class="lineNum">    1259 </span><span class="lineNoCov">          0 :                 RL_RXDESCSYNC(sc, i,</span>
<span class="lineNum">    1260 </span>            :                     BUS_DMASYNC_POSTREAD|BUS_DMASYNC_POSTWRITE);
<span class="lineNum">    1261 </span><span class="lineNoCov">          0 :                 rxstat = letoh32(cur_rx-&gt;rl_cmdstat);</span>
<span class="lineNum">    1262 </span><span class="lineNoCov">          0 :                 rxvlan = letoh32(cur_rx-&gt;rl_vlanctl);</span>
<span class="lineNum">    1263 </span><span class="lineNoCov">          0 :                 RL_RXDESCSYNC(sc, i, BUS_DMASYNC_PREREAD);</span>
<span class="lineNum">    1264 </span><span class="lineNoCov">          0 :                 if ((rxstat &amp; RL_RDESC_STAT_OWN) != 0)</span>
<span class="lineNum">    1265 </span>            :                         break;
<span class="lineNum">    1266 </span><span class="lineNoCov">          0 :                 total_len = rxstat &amp; sc-&gt;rl_rxlenmask;</span>
<span class="lineNum">    1267 </span><span class="lineNoCov">          0 :                 rxs = &amp;sc-&gt;rl_ldata.rl_rxsoft[i];</span>
<span class="lineNum">    1268 </span><span class="lineNoCov">          0 :                 m = rxs-&gt;rxs_mbuf;</span>
<span class="lineNum">    1269 </span><span class="lineNoCov">          0 :                 rxs-&gt;rxs_mbuf = NULL;</span>
<span class="lineNum">    1270 </span><span class="lineNoCov">          0 :                 if_rxr_put(&amp;sc-&gt;rl_ldata.rl_rx_ring, 1);</span>
<span class="lineNum">    1271 </span>            :                 rx = 1;
<span class="lineNum">    1272 </span>            : 
<span class="lineNum">    1273 </span>            :                 /* Invalidate the RX mbuf and unload its map */
<span class="lineNum">    1274 </span>            : 
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 :                 bus_dmamap_sync(sc-&gt;sc_dmat,</span>
<span class="lineNum">    1276 </span>            :                     rxs-&gt;rxs_dmamap, 0, rxs-&gt;rxs_dmamap-&gt;dm_mapsize,
<span class="lineNum">    1277 </span>            :                     BUS_DMASYNC_POSTREAD);
<span class="lineNum">    1278 </span><span class="lineNoCov">          0 :                 bus_dmamap_unload(sc-&gt;sc_dmat, rxs-&gt;rxs_dmamap);</span>
<span class="lineNum">    1279 </span>            : 
<span class="lineNum">    1280 </span><span class="lineNoCov">          0 :                 if ((sc-&gt;rl_flags &amp; RL_FLAG_JUMBOV2) != 0 &amp;&amp;</span>
<span class="lineNum">    1281 </span><span class="lineNoCov">          0 :                     (rxstat &amp; (RL_RDESC_STAT_SOF | RL_RDESC_STAT_EOF)) !=</span>
<span class="lineNum">    1282 </span>            :                     (RL_RDESC_STAT_SOF | RL_RDESC_STAT_EOF)) {
<span class="lineNum">    1283 </span>            :                         continue;
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :                 } else if (!(rxstat &amp; RL_RDESC_STAT_EOF)) {</span>
<span class="lineNum">    1285 </span><span class="lineNoCov">          0 :                         m-&gt;m_len = RL_FRAMELEN(sc-&gt;rl_max_mtu);</span>
<span class="lineNum">    1286 </span><span class="lineNoCov">          0 :                         if (sc-&gt;rl_head == NULL)</span>
<span class="lineNum">    1287 </span><span class="lineNoCov">          0 :                                 sc-&gt;rl_head = sc-&gt;rl_tail = m;</span>
<span class="lineNum">    1288 </span>            :                         else {
<span class="lineNum">    1289 </span><span class="lineNoCov">          0 :                                 m-&gt;m_flags &amp;= ~M_PKTHDR;</span>
<span class="lineNum">    1290 </span><span class="lineNoCov">          0 :                                 sc-&gt;rl_tail-&gt;m_next = m;</span>
<span class="lineNum">    1291 </span><span class="lineNoCov">          0 :                                 sc-&gt;rl_tail = m;</span>
<span class="lineNum">    1292 </span>            :                         }
<span class="lineNum">    1293 </span>            :                         continue;
<span class="lineNum">    1294 </span>            :                 }
<span class="lineNum">    1295 </span>            : 
<span class="lineNum">    1296 </span>            :                 /*
<span class="lineNum">    1297 </span>            :                  * NOTE: for the 8139C+, the frame length field
<span class="lineNum">    1298 </span>            :                  * is always 12 bits in size, but for the gigE chips,
<span class="lineNum">    1299 </span>            :                  * it is 13 bits (since the max RX frame length is 16K).
<span class="lineNum">    1300 </span>            :                  * Unfortunately, all 32 bits in the status word
<span class="lineNum">    1301 </span>            :                  * were already used, so to make room for the extra
<span class="lineNum">    1302 </span>            :                  * length bit, Realtek took out the 'frame alignment
<span class="lineNum">    1303 </span>            :                  * error' bit and shifted the other status bits
<span class="lineNum">    1304 </span>            :                  * over one slot. The OWN, EOR, FS and LS bits are
<span class="lineNum">    1305 </span>            :                  * still in the same places. We have already extracted
<span class="lineNum">    1306 </span>            :                  * the frame length and checked the OWN bit, so rather
<span class="lineNum">    1307 </span>            :                  * than using an alternate bit mapping, we shift the
<span class="lineNum">    1308 </span>            :                  * status bits one space to the right so we can evaluate
<span class="lineNum">    1309 </span>            :                  * them using the 8169 status as though it was in the
<span class="lineNum">    1310 </span>            :                  * same format as that of the 8139C+.
<span class="lineNum">    1311 </span>            :                  */
<span class="lineNum">    1312 </span><span class="lineNoCov">          0 :                 if (sc-&gt;sc_hwrev != RL_HWREV_8139CPLUS)</span>
<span class="lineNum">    1313 </span><span class="lineNoCov">          0 :                         rxstat &gt;&gt;= 1;</span>
<span class="lineNum">    1314 </span>            : 
<span class="lineNum">    1315 </span>            :                 /*
<span class="lineNum">    1316 </span>            :                  * if total_len &gt; 2^13-1, both _RXERRSUM and _GIANT will be
<span class="lineNum">    1317 </span>            :                  * set, but if CRC is clear, it will still be a valid frame.
<span class="lineNum">    1318 </span>            :                  */
<span class="lineNum">    1319 </span><span class="lineNoCov">          0 :                 if ((rxstat &amp; RL_RDESC_STAT_RXERRSUM) != 0 &amp;&amp;</span>
<span class="lineNum">    1320 </span><span class="lineNoCov">          0 :                     !(rxstat &amp; RL_RDESC_STAT_RXERRSUM &amp;&amp; !(total_len &gt; 8191 &amp;&amp;</span>
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 :                     (rxstat &amp; RL_RDESC_STAT_ERRS) == RL_RDESC_STAT_GIANT))) {</span>
<span class="lineNum">    1322 </span><span class="lineNoCov">          0 :                         ifp-&gt;if_ierrors++;</span>
<span class="lineNum">    1323 </span>            :                         /*
<span class="lineNum">    1324 </span>            :                          * If this is part of a multi-fragment packet,
<span class="lineNum">    1325 </span>            :                          * discard all the pieces.
<span class="lineNum">    1326 </span>            :                          */
<span class="lineNum">    1327 </span><span class="lineNoCov">          0 :                         if (sc-&gt;rl_head != NULL) {</span>
<span class="lineNum">    1328 </span><span class="lineNoCov">          0 :                                 m_freem(sc-&gt;rl_head);</span>
<span class="lineNum">    1329 </span><span class="lineNoCov">          0 :                                 sc-&gt;rl_head = sc-&gt;rl_tail = NULL;</span>
<span class="lineNum">    1330 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    1331 </span>            :                         continue;
<span class="lineNum">    1332 </span>            :                 }
<span class="lineNum">    1333 </span>            : 
<span class="lineNum">    1334 </span><span class="lineNoCov">          0 :                 if (sc-&gt;rl_head != NULL) {</span>
<span class="lineNum">    1335 </span><span class="lineNoCov">          0 :                         m-&gt;m_len = total_len % RL_FRAMELEN(sc-&gt;rl_max_mtu);</span>
<span class="lineNum">    1336 </span><span class="lineNoCov">          0 :                         if (m-&gt;m_len == 0)</span>
<span class="lineNum">    1337 </span><span class="lineNoCov">          0 :                                 m-&gt;m_len = RL_FRAMELEN(sc-&gt;rl_max_mtu);</span>
<span class="lineNum">    1338 </span>            :                         /* 
<span class="lineNum">    1339 </span>            :                          * Special case: if there's 4 bytes or less
<span class="lineNum">    1340 </span>            :                          * in this buffer, the mbuf can be discarded:
<span class="lineNum">    1341 </span>            :                          * the last 4 bytes is the CRC, which we don't
<span class="lineNum">    1342 </span>            :                          * care about anyway.
<span class="lineNum">    1343 </span>            :                          */
<span class="lineNum">    1344 </span><span class="lineNoCov">          0 :                         if (m-&gt;m_len &lt;= ETHER_CRC_LEN) {</span>
<span class="lineNum">    1345 </span><span class="lineNoCov">          0 :                                 sc-&gt;rl_tail-&gt;m_len -=</span>
<span class="lineNum">    1346 </span><span class="lineNoCov">          0 :                                     (ETHER_CRC_LEN - m-&gt;m_len);</span>
<span class="lineNum">    1347 </span><span class="lineNoCov">          0 :                                 m_freem(m);</span>
<span class="lineNum">    1348 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    1349 </span><span class="lineNoCov">          0 :                                 m-&gt;m_len -= ETHER_CRC_LEN;</span>
<span class="lineNum">    1350 </span><span class="lineNoCov">          0 :                                 m-&gt;m_flags &amp;= ~M_PKTHDR;</span>
<span class="lineNum">    1351 </span><span class="lineNoCov">          0 :                                 sc-&gt;rl_tail-&gt;m_next = m;</span>
<span class="lineNum">    1352 </span>            :                         }
<span class="lineNum">    1353 </span><span class="lineNoCov">          0 :                         m = sc-&gt;rl_head;</span>
<span class="lineNum">    1354 </span><span class="lineNoCov">          0 :                         sc-&gt;rl_head = sc-&gt;rl_tail = NULL;</span>
<span class="lineNum">    1355 </span><span class="lineNoCov">          0 :                         m-&gt;m_pkthdr.len = total_len - ETHER_CRC_LEN;</span>
<span class="lineNum">    1356 </span><span class="lineNoCov">          0 :                 } else</span>
<span class="lineNum">    1357 </span><span class="lineNoCov">          0 :                         m-&gt;m_pkthdr.len = m-&gt;m_len =</span>
<span class="lineNum">    1358 </span><span class="lineNoCov">          0 :                             (total_len - ETHER_CRC_LEN);</span>
<span class="lineNum">    1359 </span>            : 
<span class="lineNum">    1360 </span>            :                 /* Do RX checksumming */
<span class="lineNum">    1361 </span>            : 
<span class="lineNum">    1362 </span><span class="lineNoCov">          0 :                 if (sc-&gt;rl_flags &amp; RL_FLAG_DESCV2) {</span>
<span class="lineNum">    1363 </span>            :                         /* Check IP header checksum */
<span class="lineNum">    1364 </span><span class="lineNoCov">          0 :                         if ((rxvlan &amp; RL_RDESC_IPV4) &amp;&amp;</span>
<span class="lineNum">    1365 </span><span class="lineNoCov">          0 :                             !(rxstat &amp; RL_RDESC_STAT_IPSUMBAD))</span>
<span class="lineNum">    1366 </span><span class="lineNoCov">          0 :                                 m-&gt;m_pkthdr.csum_flags |= M_IPV4_CSUM_IN_OK;</span>
<span class="lineNum">    1367 </span>            : 
<span class="lineNum">    1368 </span>            :                         /* Check TCP/UDP checksum */
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 :                         if ((rxvlan &amp; (RL_RDESC_IPV4|RL_RDESC_IPV6)) &amp;&amp;</span>
<span class="lineNum">    1370 </span><span class="lineNoCov">          0 :                             (((rxstat &amp; RL_RDESC_STAT_TCP) &amp;&amp;</span>
<span class="lineNum">    1371 </span><span class="lineNoCov">          0 :                             !(rxstat &amp; RL_RDESC_STAT_TCPSUMBAD)) ||</span>
<span class="lineNum">    1372 </span><span class="lineNoCov">          0 :                             ((rxstat &amp; RL_RDESC_STAT_UDP) &amp;&amp;</span>
<span class="lineNum">    1373 </span><span class="lineNoCov">          0 :                             !(rxstat &amp; RL_RDESC_STAT_UDPSUMBAD))))</span>
<span class="lineNum">    1374 </span><span class="lineNoCov">          0 :                                 m-&gt;m_pkthdr.csum_flags |= M_TCP_CSUM_IN_OK |</span>
<span class="lineNum">    1375 </span>            :                                     M_UDP_CSUM_IN_OK;
<span class="lineNum">    1376 </span>            :                 } else {
<span class="lineNum">    1377 </span>            :                         /* Check IP header checksum */
<span class="lineNum">    1378 </span><span class="lineNoCov">          0 :                         if ((rxstat &amp; RL_RDESC_STAT_PROTOID) &amp;&amp;</span>
<span class="lineNum">    1379 </span><span class="lineNoCov">          0 :                             !(rxstat &amp; RL_RDESC_STAT_IPSUMBAD))</span>
<span class="lineNum">    1380 </span><span class="lineNoCov">          0 :                                 m-&gt;m_pkthdr.csum_flags |= M_IPV4_CSUM_IN_OK;</span>
<span class="lineNum">    1381 </span>            : 
<span class="lineNum">    1382 </span>            :                         /* Check TCP/UDP checksum */
<span class="lineNum">    1383 </span><span class="lineNoCov">          0 :                         if ((RL_TCPPKT(rxstat) &amp;&amp;</span>
<span class="lineNum">    1384 </span><span class="lineNoCov">          0 :                             !(rxstat &amp; RL_RDESC_STAT_TCPSUMBAD)) ||</span>
<span class="lineNum">    1385 </span><span class="lineNoCov">          0 :                             (RL_UDPPKT(rxstat) &amp;&amp;</span>
<span class="lineNum">    1386 </span><span class="lineNoCov">          0 :                             !(rxstat &amp; RL_RDESC_STAT_UDPSUMBAD)))</span>
<span class="lineNum">    1387 </span><span class="lineNoCov">          0 :                                 m-&gt;m_pkthdr.csum_flags |= M_TCP_CSUM_IN_OK |</span>
<span class="lineNum">    1388 </span>            :                                     M_UDP_CSUM_IN_OK;
<span class="lineNum">    1389 </span>            :                 }
<span class="lineNum">    1390 </span>            : #if NVLAN &gt; 0
<span class="lineNum">    1391 </span><span class="lineNoCov">          0 :                 if (rxvlan &amp; RL_RDESC_VLANCTL_TAG) {</span>
<span class="lineNum">    1392 </span><span class="lineNoCov">          0 :                         m-&gt;m_pkthdr.ether_vtag =</span>
<span class="lineNum">    1393 </span><span class="lineNoCov">          0 :                             ntohs((rxvlan &amp; RL_RDESC_VLANCTL_DATA));</span>
<span class="lineNum">    1394 </span><span class="lineNoCov">          0 :                         m-&gt;m_flags |= M_VLANTAG;</span>
<span class="lineNum">    1395 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1396 </span>            : #endif
<span class="lineNum">    1397 </span>            : 
<span class="lineNum">    1398 </span><span class="lineNoCov">          0 :                 ml_enqueue(&amp;ml, m);</span>
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1400 </span>            : 
<span class="lineNum">    1401 </span><span class="lineNoCov">          0 :         sc-&gt;rl_ldata.rl_rx_considx = i;</span>
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 :         re_rx_list_fill(sc);</span>
<span class="lineNum">    1403 </span>            : 
<span class="lineNum">    1404 </span><span class="lineNoCov">          0 :         if_input(ifp, &amp;ml);</span>
<span class="lineNum">    1405 </span>            : 
<span class="lineNum">    1406 </span><span class="lineNoCov">          0 :         return (rx);</span>
<span class="lineNum">    1407 </span><span class="lineNoCov">          0 : }</span>
<a name="1408"><span class="lineNum">    1408 </span>            : </a>
<span class="lineNum">    1409 </span>            : int
<span class="lineNum">    1410 </span><span class="lineNoCov">          0 : re_txeof(struct rl_softc *sc)</span>
<span class="lineNum">    1411 </span>            : {
<span class="lineNum">    1412 </span><span class="lineNoCov">          0 :         struct ifnet    *ifp = &amp;sc-&gt;sc_arpcom.ac_if;</span>
<span class="lineNum">    1413 </span>            :         struct rl_txq   *txq;
<span class="lineNum">    1414 </span>            :         uint32_t        txstat;
<span class="lineNum">    1415 </span>            :         unsigned int    prod, cons;
<span class="lineNum">    1416 </span>            :         unsigned int    idx;
<span class="lineNum">    1417 </span>            :         int             free = 0;
<span class="lineNum">    1418 </span>            : 
<span class="lineNum">    1419 </span><span class="lineNoCov">          0 :         ifp = &amp;sc-&gt;sc_arpcom.ac_if;</span>
<span class="lineNum">    1420 </span>            : 
<span class="lineNum">    1421 </span><span class="lineNoCov">          0 :         prod = sc-&gt;rl_ldata.rl_txq_prodidx;</span>
<span class="lineNum">    1422 </span><span class="lineNoCov">          0 :         cons = sc-&gt;rl_ldata.rl_txq_considx;</span>
<span class="lineNum">    1423 </span>            : 
<span class="lineNum">    1424 </span><span class="lineNoCov">          0 :         while (prod != cons) {</span>
<span class="lineNum">    1425 </span><span class="lineNoCov">          0 :                 txq = &amp;sc-&gt;rl_ldata.rl_txq[cons];</span>
<span class="lineNum">    1426 </span>            : 
<span class="lineNum">    1427 </span><span class="lineNoCov">          0 :                 idx = txq-&gt;txq_descidx;</span>
<span class="lineNum">    1428 </span><span class="lineNoCov">          0 :                 RL_TXDESCSYNC(sc, idx, BUS_DMASYNC_POSTREAD);</span>
<span class="lineNum">    1429 </span><span class="lineNoCov">          0 :                 txstat = letoh32(sc-&gt;rl_ldata.rl_tx_list[idx].rl_cmdstat);</span>
<span class="lineNum">    1430 </span><span class="lineNoCov">          0 :                 RL_TXDESCSYNC(sc, idx, BUS_DMASYNC_PREREAD);</span>
<span class="lineNum">    1431 </span><span class="lineNoCov">          0 :                 if (ISSET(txstat, RL_TDESC_CMD_OWN)) {</span>
<span class="lineNum">    1432 </span>            :                         free = 2;
<span class="lineNum">    1433 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1434 </span>            :                 }
<span class="lineNum">    1435 </span>            : 
<span class="lineNum">    1436 </span><span class="lineNoCov">          0 :                 bus_dmamap_sync(sc-&gt;sc_dmat, txq-&gt;txq_dmamap,</span>
<span class="lineNum">    1437 </span>            :                     0, txq-&gt;txq_dmamap-&gt;dm_mapsize, BUS_DMASYNC_POSTWRITE);
<span class="lineNum">    1438 </span><span class="lineNoCov">          0 :                 bus_dmamap_unload(sc-&gt;sc_dmat, txq-&gt;txq_dmamap);</span>
<span class="lineNum">    1439 </span><span class="lineNoCov">          0 :                 m_freem(txq-&gt;txq_mbuf);</span>
<span class="lineNum">    1440 </span><span class="lineNoCov">          0 :                 txq-&gt;txq_mbuf = NULL;</span>
<span class="lineNum">    1441 </span>            : 
<span class="lineNum">    1442 </span><span class="lineNoCov">          0 :                 if (txstat &amp; (RL_TDESC_STAT_EXCESSCOL | RL_TDESC_STAT_COLCNT))</span>
<span class="lineNum">    1443 </span><span class="lineNoCov">          0 :                         ifp-&gt;if_collisions++;</span>
<span class="lineNum">    1444 </span><span class="lineNoCov">          0 :                 if (txstat &amp; RL_TDESC_STAT_TXERRSUM)</span>
<span class="lineNum">    1445 </span><span class="lineNoCov">          0 :                         ifp-&gt;if_oerrors++;</span>
<span class="lineNum">    1446 </span>            : 
<span class="lineNum">    1447 </span><span class="lineNoCov">          0 :                 cons = RL_NEXT_TX_DESC(sc, idx);</span>
<span class="lineNum">    1448 </span>            :                 free = 1;
<span class="lineNum">    1449 </span>            :         }
<span class="lineNum">    1450 </span>            : 
<span class="lineNum">    1451 </span><span class="lineNoCov">          0 :         if (free == 0)</span>
<span class="lineNum">    1452 </span><span class="lineNoCov">          0 :                 return (0);</span>
<span class="lineNum">    1453 </span>            : 
<span class="lineNum">    1454 </span><span class="lineNoCov">          0 :         sc-&gt;rl_ldata.rl_txq_considx = cons;</span>
<span class="lineNum">    1455 </span>            : 
<span class="lineNum">    1456 </span>            :         /*
<span class="lineNum">    1457 </span>            :          * Some chips will ignore a second TX request issued while an
<span class="lineNum">    1458 </span>            :          * existing transmission is in progress. If the transmitter goes
<span class="lineNum">    1459 </span>            :          * idle but there are still packets waiting to be sent, we need
<span class="lineNum">    1460 </span>            :          * to restart the channel here to flush them out. This only
<span class="lineNum">    1461 </span>            :          * seems to be required with the PCIe devices.
<span class="lineNum">    1462 </span>            :          */
<span class="lineNum">    1463 </span><span class="lineNoCov">          0 :         if (ifq_is_oactive(&amp;ifp-&gt;if_snd))</span>
<span class="lineNum">    1464 </span><span class="lineNoCov">          0 :                 ifq_restart(&amp;ifp-&gt;if_snd);</span>
<span class="lineNum">    1465 </span><span class="lineNoCov">          0 :         else if (free == 2)</span>
<span class="lineNum">    1466 </span><span class="lineNoCov">          0 :                 ifq_serialize(&amp;ifp-&gt;if_snd, &amp;sc-&gt;rl_start);</span>
<span class="lineNum">    1467 </span>            :         else
<span class="lineNum">    1468 </span><span class="lineNoCov">          0 :                 ifp-&gt;if_timer = 0;</span>
<span class="lineNum">    1469 </span>            : 
<span class="lineNum">    1470 </span><span class="lineNoCov">          0 :         return (1);</span>
<span class="lineNum">    1471 </span><span class="lineNoCov">          0 : }</span>
<a name="1472"><span class="lineNum">    1472 </span>            : </a>
<span class="lineNum">    1473 </span>            : void
<span class="lineNum">    1474 </span><span class="lineNoCov">          0 : re_tick(void *xsc)</span>
<span class="lineNum">    1475 </span>            : {
<span class="lineNum">    1476 </span><span class="lineNoCov">          0 :         struct rl_softc *sc = xsc;</span>
<span class="lineNum">    1477 </span>            :         struct mii_data *mii;
<span class="lineNum">    1478 </span>            :         int s;
<span class="lineNum">    1479 </span>            : 
<span class="lineNum">    1480 </span><span class="lineNoCov">          0 :         mii = &amp;sc-&gt;sc_mii;</span>
<span class="lineNum">    1481 </span>            : 
<span class="lineNum">    1482 </span><span class="lineNoCov">          0 :         s = splnet();</span>
<span class="lineNum">    1483 </span>            : 
<span class="lineNum">    1484 </span><span class="lineNoCov">          0 :         mii_tick(mii);</span>
<span class="lineNum">    1485 </span>            : 
<span class="lineNum">    1486 </span><span class="lineNoCov">          0 :         if ((sc-&gt;rl_flags &amp; RL_FLAG_LINK) == 0)</span>
<span class="lineNum">    1487 </span><span class="lineNoCov">          0 :                 re_miibus_statchg(&amp;sc-&gt;sc_dev);</span>
<span class="lineNum">    1488 </span>            : 
<span class="lineNum">    1489 </span><span class="lineNoCov">          0 :         splx(s);</span>
<span class="lineNum">    1490 </span>            : 
<span class="lineNum">    1491 </span><span class="lineNoCov">          0 :         timeout_add_sec(&amp;sc-&gt;timer_handle, 1);</span>
<span class="lineNum">    1492 </span><span class="lineNoCov">          0 : }</span>
<a name="1493"><span class="lineNum">    1493 </span>            : </a>
<span class="lineNum">    1494 </span>            : int
<span class="lineNum">    1495 </span><span class="lineNoCov">          0 : re_intr(void *arg)</span>
<span class="lineNum">    1496 </span>            : {
<span class="lineNum">    1497 </span><span class="lineNoCov">          0 :         struct rl_softc *sc = arg;</span>
<span class="lineNum">    1498 </span>            :         struct ifnet    *ifp;
<span class="lineNum">    1499 </span>            :         u_int16_t       status;
<span class="lineNum">    1500 </span>            :         int             claimed = 0, rx, tx;
<span class="lineNum">    1501 </span>            : 
<span class="lineNum">    1502 </span><span class="lineNoCov">          0 :         ifp = &amp;sc-&gt;sc_arpcom.ac_if;</span>
<span class="lineNum">    1503 </span>            : 
<span class="lineNum">    1504 </span><span class="lineNoCov">          0 :         if (!(ifp-&gt;if_flags &amp; IFF_RUNNING))</span>
<span class="lineNum">    1505 </span><span class="lineNoCov">          0 :                 return (0);</span>
<span class="lineNum">    1506 </span>            : 
<span class="lineNum">    1507 </span>            :         /* Disable interrupts. */
<span class="lineNum">    1508 </span><span class="lineNoCov">          0 :         CSR_WRITE_2(sc, RL_IMR, 0);</span>
<span class="lineNum">    1509 </span>            : 
<span class="lineNum">    1510 </span>            :         rx = tx = 0;
<span class="lineNum">    1511 </span><span class="lineNoCov">          0 :         status = CSR_READ_2(sc, RL_ISR);</span>
<span class="lineNum">    1512 </span>            :         /* If the card has gone away the read returns 0xffff. */
<span class="lineNum">    1513 </span><span class="lineNoCov">          0 :         if (status == 0xffff)</span>
<span class="lineNum">    1514 </span><span class="lineNoCov">          0 :                 return (0);</span>
<span class="lineNum">    1515 </span><span class="lineNoCov">          0 :         if (status)</span>
<span class="lineNum">    1516 </span><span class="lineNoCov">          0 :                 CSR_WRITE_2(sc, RL_ISR, status);</span>
<span class="lineNum">    1517 </span>            : 
<span class="lineNum">    1518 </span><span class="lineNoCov">          0 :         if (status &amp; RL_ISR_TIMEOUT_EXPIRED)</span>
<span class="lineNum">    1519 </span><span class="lineNoCov">          0 :                 claimed = 1;</span>
<span class="lineNum">    1520 </span>            : 
<span class="lineNum">    1521 </span><span class="lineNoCov">          0 :         if (status &amp; RL_INTRS_CPLUS) {</span>
<span class="lineNum">    1522 </span><span class="lineNoCov">          0 :                 if (status &amp;</span>
<span class="lineNum">    1523 </span><span class="lineNoCov">          0 :                     (sc-&gt;rl_rx_ack | RL_ISR_RX_ERR | RL_ISR_FIFO_OFLOW)) {</span>
<span class="lineNum">    1524 </span><span class="lineNoCov">          0 :                         rx |= re_rxeof(sc);</span>
<span class="lineNum">    1525 </span>            :                         claimed = 1;
<span class="lineNum">    1526 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1527 </span>            : 
<span class="lineNum">    1528 </span><span class="lineNoCov">          0 :                 if (status &amp; (sc-&gt;rl_tx_ack | RL_ISR_TX_ERR)) {</span>
<span class="lineNum">    1529 </span><span class="lineNoCov">          0 :                         tx |= re_txeof(sc);</span>
<span class="lineNum">    1530 </span>            :                         claimed = 1;
<span class="lineNum">    1531 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1532 </span>            : 
<span class="lineNum">    1533 </span><span class="lineNoCov">          0 :                 if (status &amp; RL_ISR_SYSTEM_ERR) {</span>
<span class="lineNum">    1534 </span><span class="lineNoCov">          0 :                         KERNEL_LOCK();</span>
<span class="lineNum">    1535 </span><span class="lineNoCov">          0 :                         re_init(ifp);</span>
<span class="lineNum">    1536 </span><span class="lineNoCov">          0 :                         KERNEL_UNLOCK();</span>
<span class="lineNum">    1537 </span>            :                         claimed = 1;
<span class="lineNum">    1538 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1539 </span>            :         }
<span class="lineNum">    1540 </span>            : 
<span class="lineNum">    1541 </span><span class="lineNoCov">          0 :         if (sc-&gt;rl_imtype == RL_IMTYPE_SIM) {</span>
<span class="lineNum">    1542 </span><span class="lineNoCov">          0 :                 if (sc-&gt;rl_timerintr) {</span>
<span class="lineNum">    1543 </span><span class="lineNoCov">          0 :                         if ((tx | rx) == 0) {</span>
<span class="lineNum">    1544 </span>            :                                 /*
<span class="lineNum">    1545 </span>            :                                  * Nothing needs to be processed, fallback
<span class="lineNum">    1546 </span>            :                                  * to use TX/RX interrupts.
<span class="lineNum">    1547 </span>            :                                  */
<span class="lineNum">    1548 </span><span class="lineNoCov">          0 :                                 re_setup_intr(sc, 1, RL_IMTYPE_NONE);</span>
<span class="lineNum">    1549 </span>            : 
<span class="lineNum">    1550 </span>            :                                 /*
<span class="lineNum">    1551 </span>            :                                  * Recollect, mainly to avoid the possible
<span class="lineNum">    1552 </span>            :                                  * race introduced by changing interrupt
<span class="lineNum">    1553 </span>            :                                  * masks.
<span class="lineNum">    1554 </span>            :                                  */
<span class="lineNum">    1555 </span><span class="lineNoCov">          0 :                                 re_rxeof(sc);</span>
<span class="lineNum">    1556 </span><span class="lineNoCov">          0 :                                 re_txeof(sc);</span>
<span class="lineNum">    1557 </span><span class="lineNoCov">          0 :                         } else</span>
<span class="lineNum">    1558 </span><span class="lineNoCov">          0 :                                 CSR_WRITE_4(sc, RL_TIMERCNT, 1); /* reload */</span>
<span class="lineNum">    1559 </span><span class="lineNoCov">          0 :                 } else if (tx | rx) {</span>
<span class="lineNum">    1560 </span>            :                         /*
<span class="lineNum">    1561 </span>            :                          * Assume that using simulated interrupt moderation
<span class="lineNum">    1562 </span>            :                          * (hardware timer based) could reduce the interrupt
<span class="lineNum">    1563 </span>            :                          * rate.
<span class="lineNum">    1564 </span>            :                          */
<span class="lineNum">    1565 </span><span class="lineNoCov">          0 :                         re_setup_intr(sc, 1, RL_IMTYPE_SIM);</span>
<span class="lineNum">    1566 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1567 </span>            :         }
<span class="lineNum">    1568 </span>            : 
<span class="lineNum">    1569 </span><span class="lineNoCov">          0 :         CSR_WRITE_2(sc, RL_IMR, sc-&gt;rl_intrs);</span>
<span class="lineNum">    1570 </span>            : 
<span class="lineNum">    1571 </span><span class="lineNoCov">          0 :         return (claimed);</span>
<span class="lineNum">    1572 </span><span class="lineNoCov">          0 : }</span>
<a name="1573"><span class="lineNum">    1573 </span>            : </a>
<span class="lineNum">    1574 </span>            : int
<span class="lineNum">    1575 </span><span class="lineNoCov">          0 : re_encap(struct rl_softc *sc, unsigned int idx, struct mbuf *m)</span>
<span class="lineNum">    1576 </span>            : {
<span class="lineNum">    1577 </span>            :         struct rl_txq   *txq;
<span class="lineNum">    1578 </span>            :         bus_dmamap_t    map;
<span class="lineNum">    1579 </span>            :         int             error, seg, nsegs, curidx, lastidx, pad;
<span class="lineNum">    1580 </span><span class="lineNoCov">          0 :         int             off;</span>
<span class="lineNum">    1581 </span>            :         struct ip       *ip;
<span class="lineNum">    1582 </span>            :         struct rl_desc  *d;
<span class="lineNum">    1583 </span>            :         u_int32_t       cmdstat, vlanctl = 0, csum_flags = 0;
<span class="lineNum">    1584 </span>            : 
<span class="lineNum">    1585 </span>            :         /*
<span class="lineNum">    1586 </span>            :          * Set up checksum offload. Note: checksum offload bits must
<span class="lineNum">    1587 </span>            :          * appear in all descriptors of a multi-descriptor transmit
<span class="lineNum">    1588 </span>            :          * attempt. This is according to testing done with an 8169
<span class="lineNum">    1589 </span>            :          * chip. This is a requirement.
<span class="lineNum">    1590 </span>            :          */
<span class="lineNum">    1591 </span>            : 
<span class="lineNum">    1592 </span>            :         /*
<span class="lineNum">    1593 </span>            :          * Set RL_TDESC_CMD_IPCSUM if any checksum offloading
<span class="lineNum">    1594 </span>            :          * is requested.  Otherwise, RL_TDESC_CMD_TCPCSUM/
<span class="lineNum">    1595 </span>            :          * RL_TDESC_CMD_UDPCSUM does not take affect.
<span class="lineNum">    1596 </span>            :          */
<span class="lineNum">    1597 </span>            : 
<span class="lineNum">    1598 </span><span class="lineNoCov">          0 :         if ((sc-&gt;rl_flags &amp; RL_FLAG_JUMBOV2) &amp;&amp;</span>
<span class="lineNum">    1599 </span><span class="lineNoCov">          0 :             m-&gt;m_pkthdr.len &gt; RL_MTU &amp;&amp;</span>
<span class="lineNum">    1600 </span><span class="lineNoCov">          0 :             (m-&gt;m_pkthdr.csum_flags &amp;</span>
<span class="lineNum">    1601 </span><span class="lineNoCov">          0 :             (M_IPV4_CSUM_OUT|M_TCP_CSUM_OUT|M_UDP_CSUM_OUT)) != 0) {</span>
<span class="lineNum">    1602 </span><span class="lineNoCov">          0 :                 struct mbuf mh, *mp;</span>
<span class="lineNum">    1603 </span>            : 
<span class="lineNum">    1604 </span><span class="lineNoCov">          0 :                 mp = m_getptr(m, ETHER_HDR_LEN, &amp;off);</span>
<span class="lineNum">    1605 </span><span class="lineNoCov">          0 :                 mh.m_flags = 0;</span>
<span class="lineNum">    1606 </span><span class="lineNoCov">          0 :                 mh.m_data = mtod(mp, caddr_t) + off;</span>
<span class="lineNum">    1607 </span><span class="lineNoCov">          0 :                 mh.m_next = mp-&gt;m_next;</span>
<span class="lineNum">    1608 </span><span class="lineNoCov">          0 :                 mh.m_pkthdr.len = mp-&gt;m_pkthdr.len - ETHER_HDR_LEN;</span>
<span class="lineNum">    1609 </span><span class="lineNoCov">          0 :                 mh.m_len = mp-&gt;m_len - off;</span>
<span class="lineNum">    1610 </span><span class="lineNoCov">          0 :                 ip = (struct ip *)mh.m_data;</span>
<span class="lineNum">    1611 </span>            : 
<span class="lineNum">    1612 </span><span class="lineNoCov">          0 :                 if (m-&gt;m_pkthdr.csum_flags &amp; M_IPV4_CSUM_OUT)</span>
<span class="lineNum">    1613 </span><span class="lineNoCov">          0 :                         ip-&gt;ip_sum = in_cksum(&amp;mh, sizeof(struct ip)); </span>
<span class="lineNum">    1614 </span><span class="lineNoCov">          0 :                 if (m-&gt;m_pkthdr.csum_flags &amp; (M_TCP_CSUM_OUT|M_UDP_CSUM_OUT))</span>
<span class="lineNum">    1615 </span><span class="lineNoCov">          0 :                         in_delayed_cksum(&amp;mh);</span>
<span class="lineNum">    1616 </span>            : 
<span class="lineNum">    1617 </span><span class="lineNoCov">          0 :                 m-&gt;m_pkthdr.csum_flags &amp;=</span>
<span class="lineNum">    1618 </span>            :                     ~(M_IPV4_CSUM_OUT|M_TCP_CSUM_OUT|M_UDP_CSUM_OUT);
<span class="lineNum">    1619 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1620 </span>            : 
<span class="lineNum">    1621 </span><span class="lineNoCov">          0 :         if ((m-&gt;m_pkthdr.csum_flags &amp;</span>
<span class="lineNum">    1622 </span><span class="lineNoCov">          0 :             (M_IPV4_CSUM_OUT|M_TCP_CSUM_OUT|M_UDP_CSUM_OUT)) != 0) {</span>
<span class="lineNum">    1623 </span><span class="lineNoCov">          0 :                 if (sc-&gt;rl_flags &amp; RL_FLAG_DESCV2) {</span>
<span class="lineNum">    1624 </span>            :                         vlanctl |= RL_TDESC_CMD_IPCSUMV2;
<span class="lineNum">    1625 </span><span class="lineNoCov">          0 :                         if (m-&gt;m_pkthdr.csum_flags &amp; M_TCP_CSUM_OUT)</span>
<span class="lineNum">    1626 </span><span class="lineNoCov">          0 :                                 vlanctl |= RL_TDESC_CMD_TCPCSUMV2;</span>
<span class="lineNum">    1627 </span><span class="lineNoCov">          0 :                         if (m-&gt;m_pkthdr.csum_flags &amp; M_UDP_CSUM_OUT)</span>
<span class="lineNum">    1628 </span><span class="lineNoCov">          0 :                                 vlanctl |= RL_TDESC_CMD_UDPCSUMV2;</span>
<span class="lineNum">    1629 </span>            :                 } else {
<span class="lineNum">    1630 </span>            :                         csum_flags |= RL_TDESC_CMD_IPCSUM;
<span class="lineNum">    1631 </span><span class="lineNoCov">          0 :                         if (m-&gt;m_pkthdr.csum_flags &amp; M_TCP_CSUM_OUT)</span>
<span class="lineNum">    1632 </span><span class="lineNoCov">          0 :                                 csum_flags |= RL_TDESC_CMD_TCPCSUM;</span>
<span class="lineNum">    1633 </span><span class="lineNoCov">          0 :                         if (m-&gt;m_pkthdr.csum_flags &amp; M_UDP_CSUM_OUT)</span>
<span class="lineNum">    1634 </span><span class="lineNoCov">          0 :                                 csum_flags |= RL_TDESC_CMD_UDPCSUM;</span>
<span class="lineNum">    1635 </span>            :                 }
<span class="lineNum">    1636 </span>            :         }
<span class="lineNum">    1637 </span>            : 
<span class="lineNum">    1638 </span><span class="lineNoCov">          0 :         txq = &amp;sc-&gt;rl_ldata.rl_txq[idx];</span>
<span class="lineNum">    1639 </span><span class="lineNoCov">          0 :         map = txq-&gt;txq_dmamap;</span>
<span class="lineNum">    1640 </span>            : 
<span class="lineNum">    1641 </span><span class="lineNoCov">          0 :         error = bus_dmamap_load_mbuf(sc-&gt;sc_dmat, map, m,</span>
<span class="lineNum">    1642 </span>            :             BUS_DMA_WRITE|BUS_DMA_NOWAIT);
<span class="lineNum">    1643 </span><span class="lineNoCov">          0 :         switch (error) {</span>
<span class="lineNum">    1644 </span>            :         case 0:
<span class="lineNum">    1645 </span>            :                 break;
<span class="lineNum">    1646 </span>            : 
<span class="lineNum">    1647 </span>            :         case EFBIG:
<span class="lineNum">    1648 </span><span class="lineNoCov">          0 :                 if (m_defrag(m, M_DONTWAIT) == 0 &amp;&amp;</span>
<span class="lineNum">    1649 </span><span class="lineNoCov">          0 :                     bus_dmamap_load_mbuf(sc-&gt;sc_dmat, map, m,</span>
<span class="lineNum">    1650 </span><span class="lineNoCov">          0 :                     BUS_DMA_WRITE|BUS_DMA_NOWAIT) == 0)</span>
<span class="lineNum">    1651 </span>            :                         break;
<span class="lineNum">    1652 </span>            : 
<span class="lineNum">    1653 </span>            :                 /* FALLTHROUGH */
<span class="lineNum">    1654 </span>            :         default:
<span class="lineNum">    1655 </span><span class="lineNoCov">          0 :                 return (0);</span>
<span class="lineNum">    1656 </span>            :         }
<span class="lineNum">    1657 </span>            : 
<span class="lineNum">    1658 </span><span class="lineNoCov">          0 :         bus_dmamap_sync(sc-&gt;sc_dmat, map, 0, map-&gt;dm_mapsize,</span>
<span class="lineNum">    1659 </span>            :             BUS_DMASYNC_PREWRITE);
<span class="lineNum">    1660 </span>            : 
<span class="lineNum">    1661 </span><span class="lineNoCov">          0 :         nsegs = map-&gt;dm_nsegs;</span>
<span class="lineNum">    1662 </span>            :         pad = 0;
<span class="lineNum">    1663 </span>            : 
<span class="lineNum">    1664 </span>            :         /*
<span class="lineNum">    1665 </span>            :          * With some of the RealTek chips, using the checksum offload
<span class="lineNum">    1666 </span>            :          * support in conjunction with the autopadding feature results
<span class="lineNum">    1667 </span>            :          * in the transmission of corrupt frames. For example, if we
<span class="lineNum">    1668 </span>            :          * need to send a really small IP fragment that's less than 60
<span class="lineNum">    1669 </span>            :          * bytes in size, and IP header checksumming is enabled, the
<span class="lineNum">    1670 </span>            :          * resulting ethernet frame that appears on the wire will
<span class="lineNum">    1671 </span>            :          * have garbled payload. To work around this, if TX IP checksum
<span class="lineNum">    1672 </span>            :          * offload is enabled, we always manually pad short frames out
<span class="lineNum">    1673 </span>            :          * to the minimum ethernet frame size.
<span class="lineNum">    1674 </span>            :          */
<span class="lineNum">    1675 </span><span class="lineNoCov">          0 :         if ((sc-&gt;rl_flags &amp; RL_FLAG_AUTOPAD) == 0 &amp;&amp;</span>
<span class="lineNum">    1676 </span><span class="lineNoCov">          0 :             m-&gt;m_pkthdr.len &lt; RL_IP4CSUMTX_PADLEN &amp;&amp;</span>
<span class="lineNum">    1677 </span><span class="lineNoCov">          0 :             (m-&gt;m_pkthdr.csum_flags &amp; M_IPV4_CSUM_OUT) != 0) {</span>
<span class="lineNum">    1678 </span>            :                 pad = 1;
<span class="lineNum">    1679 </span><span class="lineNoCov">          0 :                 nsegs++;</span>
<span class="lineNum">    1680 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1681 </span>            : 
<span class="lineNum">    1682 </span>            :         /*
<span class="lineNum">    1683 </span>            :          * Set up hardware VLAN tagging. Note: vlan tag info must
<span class="lineNum">    1684 </span>            :          * appear in all descriptors of a multi-descriptor
<span class="lineNum">    1685 </span>            :          * transmission attempt.
<span class="lineNum">    1686 </span>            :          */
<span class="lineNum">    1687 </span>            : #if NVLAN &gt; 0
<span class="lineNum">    1688 </span><span class="lineNoCov">          0 :         if (m-&gt;m_flags &amp; M_VLANTAG)</span>
<span class="lineNum">    1689 </span><span class="lineNoCov">          0 :                 vlanctl |= swap16(m-&gt;m_pkthdr.ether_vtag) |</span>
<span class="lineNum">    1690 </span>            :                     RL_TDESC_VLANCTL_TAG;
<span class="lineNum">    1691 </span>            : #endif
<span class="lineNum">    1692 </span>            : 
<span class="lineNum">    1693 </span>            :         /*
<span class="lineNum">    1694 </span>            :          * Map the segment array into descriptors. Note that we set the
<span class="lineNum">    1695 </span>            :          * start-of-frame and end-of-frame markers for either TX or RX, but
<span class="lineNum">    1696 </span>            :          * they really only have meaning in the TX case. (In the RX case,
<span class="lineNum">    1697 </span>            :          * it's the chip that tells us where packets begin and end.)
<span class="lineNum">    1698 </span>            :          * We also keep track of the end of the ring and set the
<span class="lineNum">    1699 </span>            :          * end-of-ring bits as needed, and we set the ownership bits
<span class="lineNum">    1700 </span>            :          * in all except the very first descriptor. (The caller will
<span class="lineNum">    1701 </span>            :          * set this descriptor later when it start transmission or
<span class="lineNum">    1702 </span>            :          * reception.)
<span class="lineNum">    1703 </span>            :          */
<span class="lineNum">    1704 </span>            :         curidx = idx;
<span class="lineNum">    1705 </span>            :         cmdstat = RL_TDESC_CMD_SOF;
<span class="lineNum">    1706 </span>            : 
<span class="lineNum">    1707 </span><span class="lineNoCov">          0 :         for (seg = 0; seg &lt; map-&gt;dm_nsegs; seg++) {</span>
<span class="lineNum">    1708 </span><span class="lineNoCov">          0 :                 d = &amp;sc-&gt;rl_ldata.rl_tx_list[curidx];</span>
<span class="lineNum">    1709 </span>            : 
<span class="lineNum">    1710 </span><span class="lineNoCov">          0 :                 RL_TXDESCSYNC(sc, curidx, BUS_DMASYNC_POSTWRITE);</span>
<span class="lineNum">    1711 </span>            : 
<span class="lineNum">    1712 </span><span class="lineNoCov">          0 :                 d-&gt;rl_vlanctl = htole32(vlanctl);</span>
<span class="lineNum">    1713 </span><span class="lineNoCov">          0 :                 re_set_bufaddr(d, map-&gt;dm_segs[seg].ds_addr);</span>
<span class="lineNum">    1714 </span><span class="lineNoCov">          0 :                 cmdstat |= csum_flags | map-&gt;dm_segs[seg].ds_len;</span>
<span class="lineNum">    1715 </span>            : 
<span class="lineNum">    1716 </span><span class="lineNoCov">          0 :                 if (curidx == sc-&gt;rl_ldata.rl_tx_desc_cnt - 1)</span>
<span class="lineNum">    1717 </span><span class="lineNoCov">          0 :                         cmdstat |= RL_TDESC_CMD_EOR;</span>
<span class="lineNum">    1718 </span>            : 
<span class="lineNum">    1719 </span><span class="lineNoCov">          0 :                 d-&gt;rl_cmdstat = htole32(cmdstat);</span>
<span class="lineNum">    1720 </span>            : 
<span class="lineNum">    1721 </span><span class="lineNoCov">          0 :                 RL_TXDESCSYNC(sc, curidx, BUS_DMASYNC_PREWRITE);</span>
<span class="lineNum">    1722 </span>            : 
<span class="lineNum">    1723 </span>            :                 lastidx = curidx;
<span class="lineNum">    1724 </span>            :                 cmdstat = RL_TDESC_CMD_OWN;
<span class="lineNum">    1725 </span><span class="lineNoCov">          0 :                 curidx = RL_NEXT_TX_DESC(sc, curidx);</span>
<span class="lineNum">    1726 </span>            :         }
<span class="lineNum">    1727 </span>            : 
<span class="lineNum">    1728 </span><span class="lineNoCov">          0 :         if (pad) {</span>
<span class="lineNum">    1729 </span><span class="lineNoCov">          0 :                 d = &amp;sc-&gt;rl_ldata.rl_tx_list[curidx];</span>
<span class="lineNum">    1730 </span>            : 
<span class="lineNum">    1731 </span><span class="lineNoCov">          0 :                 RL_TXDESCSYNC(sc, curidx, BUS_DMASYNC_POSTWRITE);</span>
<span class="lineNum">    1732 </span>            : 
<span class="lineNum">    1733 </span><span class="lineNoCov">          0 :                 d-&gt;rl_vlanctl = htole32(vlanctl);</span>
<span class="lineNum">    1734 </span><span class="lineNoCov">          0 :                 re_set_bufaddr(d, RL_TXPADDADDR(sc));</span>
<span class="lineNum">    1735 </span><span class="lineNoCov">          0 :                 cmdstat = csum_flags |</span>
<span class="lineNum">    1736 </span><span class="lineNoCov">          0 :                     RL_TDESC_CMD_OWN | RL_TDESC_CMD_EOF |</span>
<span class="lineNum">    1737 </span><span class="lineNoCov">          0 :                     (RL_IP4CSUMTX_PADLEN + 1 - m-&gt;m_pkthdr.len);</span>
<span class="lineNum">    1738 </span>            : 
<span class="lineNum">    1739 </span><span class="lineNoCov">          0 :                 if (curidx == sc-&gt;rl_ldata.rl_tx_desc_cnt - 1)</span>
<span class="lineNum">    1740 </span><span class="lineNoCov">          0 :                         cmdstat |= RL_TDESC_CMD_EOR;</span>
<span class="lineNum">    1741 </span>            : 
<span class="lineNum">    1742 </span><span class="lineNoCov">          0 :                 d-&gt;rl_cmdstat = htole32(cmdstat);</span>
<span class="lineNum">    1743 </span>            : 
<span class="lineNum">    1744 </span><span class="lineNoCov">          0 :                 RL_TXDESCSYNC(sc, curidx, BUS_DMASYNC_PREWRITE);</span>
<span class="lineNum">    1745 </span>            : 
<span class="lineNum">    1746 </span>            :                 lastidx = curidx;
<span class="lineNum">    1747 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1748 </span>            : 
<span class="lineNum">    1749 </span>            :         /* d is already pointing at the last descriptor */
<span class="lineNum">    1750 </span><span class="lineNoCov">          0 :         d-&gt;rl_cmdstat |= htole32(RL_TDESC_CMD_EOF);</span>
<span class="lineNum">    1751 </span>            : 
<span class="lineNum">    1752 </span>            :         /* Transfer ownership of packet to the chip. */
<span class="lineNum">    1753 </span><span class="lineNoCov">          0 :         d = &amp;sc-&gt;rl_ldata.rl_tx_list[idx];</span>
<span class="lineNum">    1754 </span>            : 
<span class="lineNum">    1755 </span><span class="lineNoCov">          0 :         RL_TXDESCSYNC(sc, curidx, BUS_DMASYNC_POSTWRITE);</span>
<span class="lineNum">    1756 </span><span class="lineNoCov">          0 :         d-&gt;rl_cmdstat |= htole32(RL_TDESC_CMD_OWN);</span>
<span class="lineNum">    1757 </span><span class="lineNoCov">          0 :         RL_TXDESCSYNC(sc, curidx, BUS_DMASYNC_PREWRITE);</span>
<span class="lineNum">    1758 </span>            : 
<span class="lineNum">    1759 </span>            :         /* update info of TX queue and descriptors */
<span class="lineNum">    1760 </span><span class="lineNoCov">          0 :         txq-&gt;txq_mbuf = m;</span>
<span class="lineNum">    1761 </span><span class="lineNoCov">          0 :         txq-&gt;txq_descidx = lastidx;</span>
<span class="lineNum">    1762 </span>            : 
<span class="lineNum">    1763 </span><span class="lineNoCov">          0 :         return (nsegs);</span>
<span class="lineNum">    1764 </span><span class="lineNoCov">          0 : }</span>
<a name="1765"><span class="lineNum">    1765 </span>            : </a>
<span class="lineNum">    1766 </span>            : void
<span class="lineNum">    1767 </span><span class="lineNoCov">          0 : re_txstart(void *xsc)</span>
<span class="lineNum">    1768 </span>            : {
<span class="lineNum">    1769 </span><span class="lineNoCov">          0 :         struct rl_softc *sc = xsc;</span>
<span class="lineNum">    1770 </span>            : 
<span class="lineNum">    1771 </span><span class="lineNoCov">          0 :         CSR_WRITE_1(sc, sc-&gt;rl_txstart, RL_TXSTART_START);</span>
<span class="lineNum">    1772 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1773 </span>            : 
<span class="lineNum">    1774 </span>            : /*
<span class="lineNum">    1775 </span>            :  * Main transmit routine for C+ and gigE NICs.
<span class="lineNum">    1776 </span>            :  */
<a name="1777"><span class="lineNum">    1777 </span>            : </a>
<span class="lineNum">    1778 </span>            : void
<span class="lineNum">    1779 </span><span class="lineNoCov">          0 : re_start(struct ifqueue *ifq)</span>
<span class="lineNum">    1780 </span>            : {
<span class="lineNum">    1781 </span><span class="lineNoCov">          0 :         struct ifnet    *ifp = ifq-&gt;ifq_if;</span>
<span class="lineNum">    1782 </span><span class="lineNoCov">          0 :         struct rl_softc *sc = ifp-&gt;if_softc;</span>
<span class="lineNum">    1783 </span>            :         struct mbuf     *m;
<span class="lineNum">    1784 </span>            :         unsigned int    idx;
<span class="lineNum">    1785 </span>            :         unsigned int    free, used;
<span class="lineNum">    1786 </span>            :         int             post = 0;
<span class="lineNum">    1787 </span>            : 
<span class="lineNum">    1788 </span><span class="lineNoCov">          0 :         if (!ISSET(sc-&gt;rl_flags, RL_FLAG_LINK)) {</span>
<span class="lineNum">    1789 </span><span class="lineNoCov">          0 :                 ifq_purge(ifq);</span>
<span class="lineNum">    1790 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1791 </span>            :         }
<span class="lineNum">    1792 </span>            : 
<span class="lineNum">    1793 </span><span class="lineNoCov">          0 :         free = sc-&gt;rl_ldata.rl_txq_considx;</span>
<span class="lineNum">    1794 </span><span class="lineNoCov">          0 :         idx = sc-&gt;rl_ldata.rl_txq_prodidx;</span>
<span class="lineNum">    1795 </span><span class="lineNoCov">          0 :         if (free &lt;= idx)</span>
<span class="lineNum">    1796 </span><span class="lineNoCov">          0 :                 free += sc-&gt;rl_ldata.rl_tx_desc_cnt;</span>
<span class="lineNum">    1797 </span><span class="lineNoCov">          0 :         free -= idx;</span>
<span class="lineNum">    1798 </span>            : 
<span class="lineNum">    1799 </span><span class="lineNoCov">          0 :         for (;;) {</span>
<span class="lineNum">    1800 </span><span class="lineNoCov">          0 :                 if (sc-&gt;rl_ldata.rl_tx_ndescs &gt;= free + 2) {</span>
<span class="lineNum">    1801 </span><span class="lineNoCov">          0 :                         ifq_set_oactive(ifq);</span>
<span class="lineNum">    1802 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1803 </span>            :                 }
<span class="lineNum">    1804 </span>            : 
<span class="lineNum">    1805 </span><span class="lineNoCov">          0 :                 m = ifq_dequeue(ifq);</span>
<span class="lineNum">    1806 </span><span class="lineNoCov">          0 :                 if (m == NULL)</span>
<span class="lineNum">    1807 </span>            :                         break;
<span class="lineNum">    1808 </span>            : 
<span class="lineNum">    1809 </span><span class="lineNoCov">          0 :                 used = re_encap(sc, idx, m);</span>
<span class="lineNum">    1810 </span><span class="lineNoCov">          0 :                 if (used == 0) {</span>
<span class="lineNum">    1811 </span><span class="lineNoCov">          0 :                         m_freem(m);</span>
<span class="lineNum">    1812 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    1813 </span>            :                 }
<span class="lineNum">    1814 </span>            : 
<span class="lineNum">    1815 </span>            : #if NBPFILTER &gt; 0
<span class="lineNum">    1816 </span><span class="lineNoCov">          0 :                 if (ifp-&gt;if_bpf)</span>
<span class="lineNum">    1817 </span><span class="lineNoCov">          0 :                         bpf_mtap_ether(ifp-&gt;if_bpf, m, BPF_DIRECTION_OUT);</span>
<span class="lineNum">    1818 </span>            : #endif
<span class="lineNum">    1819 </span>            : 
<span class="lineNum">    1820 </span><span class="lineNoCov">          0 :                 KASSERT(used &lt;= free);</span>
<span class="lineNum">    1821 </span><span class="lineNoCov">          0 :                 free -= used;</span>
<span class="lineNum">    1822 </span>            : 
<span class="lineNum">    1823 </span><span class="lineNoCov">          0 :                 idx += used;</span>
<span class="lineNum">    1824 </span><span class="lineNoCov">          0 :                 if (idx &gt;= sc-&gt;rl_ldata.rl_tx_desc_cnt)</span>
<span class="lineNum">    1825 </span><span class="lineNoCov">          0 :                         idx -= sc-&gt;rl_ldata.rl_tx_desc_cnt;</span>
<span class="lineNum">    1826 </span>            : 
<span class="lineNum">    1827 </span>            :                 post = 1;
<span class="lineNum">    1828 </span>            :         }
<span class="lineNum">    1829 </span>            : 
<span class="lineNum">    1830 </span><span class="lineNoCov">          0 :         if (post == 0)</span>
<span class="lineNum">    1831 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1832 </span>            : 
<span class="lineNum">    1833 </span><span class="lineNoCov">          0 :         ifp-&gt;if_timer = 5;</span>
<span class="lineNum">    1834 </span><span class="lineNoCov">          0 :         sc-&gt;rl_ldata.rl_txq_prodidx = idx;</span>
<span class="lineNum">    1835 </span><span class="lineNoCov">          0 :         ifq_serialize(ifq, &amp;sc-&gt;rl_start);</span>
<span class="lineNum">    1836 </span><span class="lineNoCov">          0 : }</span>
<a name="1837"><span class="lineNum">    1837 </span>            : </a>
<span class="lineNum">    1838 </span>            : int
<span class="lineNum">    1839 </span><span class="lineNoCov">          0 : re_init(struct ifnet *ifp)</span>
<span class="lineNum">    1840 </span>            : {
<span class="lineNum">    1841 </span><span class="lineNoCov">          0 :         struct rl_softc *sc = ifp-&gt;if_softc;</span>
<span class="lineNum">    1842 </span>            :         u_int16_t       cfg;
<span class="lineNum">    1843 </span>            :         uint32_t        rxcfg;
<span class="lineNum">    1844 </span>            :         int             s;
<span class="lineNum">    1845 </span><span class="lineNoCov">          0 :         union {</span>
<span class="lineNum">    1846 </span>            :                 u_int32_t align_dummy;
<span class="lineNum">    1847 </span>            :                 u_char eaddr[ETHER_ADDR_LEN];
<span class="lineNum">    1848 </span>            :         } eaddr;
<span class="lineNum">    1849 </span>            : 
<span class="lineNum">    1850 </span><span class="lineNoCov">          0 :         s = splnet();</span>
<span class="lineNum">    1851 </span>            : 
<span class="lineNum">    1852 </span>            :         /*
<span class="lineNum">    1853 </span>            :          * Cancel pending I/O and free all RX/TX buffers.
<span class="lineNum">    1854 </span>            :          */
<span class="lineNum">    1855 </span><span class="lineNoCov">          0 :         re_stop(ifp);</span>
<span class="lineNum">    1856 </span>            : 
<span class="lineNum">    1857 </span>            :         /* Put controller into known state. */
<span class="lineNum">    1858 </span><span class="lineNoCov">          0 :         re_reset(sc);</span>
<span class="lineNum">    1859 </span>            : 
<span class="lineNum">    1860 </span>            :         /*
<span class="lineNum">    1861 </span>            :          * Enable C+ RX and TX mode, as well as VLAN stripping and
<span class="lineNum">    1862 </span>            :          * RX checksum offload. We must configure the C+ register
<span class="lineNum">    1863 </span>            :          * before all others.
<span class="lineNum">    1864 </span>            :          */
<span class="lineNum">    1865 </span>            :         cfg = RL_CPLUSCMD_TXENB | RL_CPLUSCMD_PCI_MRW |
<span class="lineNum">    1866 </span>            :             RL_CPLUSCMD_RXCSUM_ENB;
<span class="lineNum">    1867 </span>            : 
<span class="lineNum">    1868 </span><span class="lineNoCov">          0 :         if (ifp-&gt;if_capabilities &amp; IFCAP_VLAN_HWTAGGING)</span>
<span class="lineNum">    1869 </span><span class="lineNoCov">          0 :                 cfg |= RL_CPLUSCMD_VLANSTRIP;</span>
<span class="lineNum">    1870 </span>            : 
<span class="lineNum">    1871 </span><span class="lineNoCov">          0 :         if (sc-&gt;rl_flags &amp; RL_FLAG_MACSTAT)</span>
<span class="lineNum">    1872 </span><span class="lineNoCov">          0 :                 cfg |= RL_CPLUSCMD_MACSTAT_DIS;</span>
<span class="lineNum">    1873 </span>            :         else
<span class="lineNum">    1874 </span><span class="lineNoCov">          0 :                 cfg |= RL_CPLUSCMD_RXENB;</span>
<span class="lineNum">    1875 </span>            : 
<span class="lineNum">    1876 </span><span class="lineNoCov">          0 :         CSR_WRITE_2(sc, RL_CPLUS_CMD, cfg);</span>
<span class="lineNum">    1877 </span>            : 
<span class="lineNum">    1878 </span>            :         /*
<span class="lineNum">    1879 </span>            :          * Init our MAC address.  Even though the chipset
<span class="lineNum">    1880 </span>            :          * documentation doesn't mention it, we need to enter &quot;Config
<span class="lineNum">    1881 </span>            :          * register write enable&quot; mode to modify the ID registers.
<span class="lineNum">    1882 </span>            :          */
<span class="lineNum">    1883 </span><span class="lineNoCov">          0 :         bcopy(sc-&gt;sc_arpcom.ac_enaddr, eaddr.eaddr, ETHER_ADDR_LEN);</span>
<span class="lineNum">    1884 </span><span class="lineNoCov">          0 :         CSR_WRITE_1(sc, RL_EECMD, RL_EEMODE_WRITECFG);</span>
<span class="lineNum">    1885 </span><span class="lineNoCov">          0 :         CSR_WRITE_4(sc, RL_IDR4,</span>
<span class="lineNum">    1886 </span>            :             htole32(*(u_int32_t *)(&amp;eaddr.eaddr[4])));
<span class="lineNum">    1887 </span><span class="lineNoCov">          0 :         CSR_WRITE_4(sc, RL_IDR0,</span>
<span class="lineNum">    1888 </span>            :             htole32(*(u_int32_t *)(&amp;eaddr.eaddr[0])));
<span class="lineNum">    1889 </span>            :         /*
<span class="lineNum">    1890 </span>            :          * Default on PC Engines APU1 is to have all LEDs off unless
<span class="lineNum">    1891 </span>            :          * there is network activity. Override to provide a link status
<span class="lineNum">    1892 </span>            :          * LED.
<span class="lineNum">    1893 </span>            :          */
<span class="lineNum">    1894 </span><span class="lineNoCov">          0 :         if (sc-&gt;sc_hwrev == RL_HWREV_8168E &amp;&amp;</span>
<span class="lineNum">    1895 </span><span class="lineNoCov">          0 :             hw_vendor != NULL &amp;&amp; hw_prod != NULL &amp;&amp;</span>
<span class="lineNum">    1896 </span><span class="lineNoCov">          0 :             strcmp(hw_vendor, &quot;PC Engines&quot;) == 0 &amp;&amp;</span>
<span class="lineNum">    1897 </span><span class="lineNoCov">          0 :             strcmp(hw_prod, &quot;APU&quot;) == 0) {</span>
<span class="lineNum">    1898 </span><span class="lineNoCov">          0 :                 CSR_SETBIT_1(sc, RL_CFG4, RL_CFG4_CUSTOM_LED);</span>
<span class="lineNum">    1899 </span><span class="lineNoCov">          0 :                 CSR_WRITE_1(sc, RL_LEDSEL, RL_LED_LINK | RL_LED_ACT &lt;&lt; 4);</span>
<span class="lineNum">    1900 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1901 </span>            :         /*
<span class="lineNum">    1902 </span>            :          * Protect config register again
<span class="lineNum">    1903 </span>            :          */
<span class="lineNum">    1904 </span><span class="lineNoCov">          0 :         CSR_WRITE_1(sc, RL_EECMD, RL_EEMODE_OFF);</span>
<span class="lineNum">    1905 </span>            : 
<span class="lineNum">    1906 </span><span class="lineNoCov">          0 :         if ((sc-&gt;rl_flags &amp; RL_FLAG_JUMBOV2) != 0)</span>
<span class="lineNum">    1907 </span><span class="lineNoCov">          0 :                 re_set_jumbo(sc);</span>
<span class="lineNum">    1908 </span>            : 
<span class="lineNum">    1909 </span>            :         /*
<span class="lineNum">    1910 </span>            :          * For C+ mode, initialize the RX descriptors and mbufs.
<span class="lineNum">    1911 </span>            :          */
<span class="lineNum">    1912 </span><span class="lineNoCov">          0 :         re_rx_list_init(sc);</span>
<span class="lineNum">    1913 </span><span class="lineNoCov">          0 :         re_tx_list_init(sc);</span>
<span class="lineNum">    1914 </span>            : 
<span class="lineNum">    1915 </span>            :         /*
<span class="lineNum">    1916 </span>            :          * Load the addresses of the RX and TX lists into the chip.
<span class="lineNum">    1917 </span>            :          */
<span class="lineNum">    1918 </span><span class="lineNoCov">          0 :         CSR_WRITE_4(sc, RL_RXLIST_ADDR_HI,</span>
<span class="lineNum">    1919 </span>            :             RL_ADDR_HI(sc-&gt;rl_ldata.rl_rx_list_map-&gt;dm_segs[0].ds_addr));
<span class="lineNum">    1920 </span><span class="lineNoCov">          0 :         CSR_WRITE_4(sc, RL_RXLIST_ADDR_LO,</span>
<span class="lineNum">    1921 </span>            :             RL_ADDR_LO(sc-&gt;rl_ldata.rl_rx_list_map-&gt;dm_segs[0].ds_addr));
<span class="lineNum">    1922 </span>            : 
<span class="lineNum">    1923 </span><span class="lineNoCov">          0 :         CSR_WRITE_4(sc, RL_TXLIST_ADDR_HI,</span>
<span class="lineNum">    1924 </span>            :             RL_ADDR_HI(sc-&gt;rl_ldata.rl_tx_list_map-&gt;dm_segs[0].ds_addr));
<span class="lineNum">    1925 </span><span class="lineNoCov">          0 :         CSR_WRITE_4(sc, RL_TXLIST_ADDR_LO,</span>
<span class="lineNum">    1926 </span>            :             RL_ADDR_LO(sc-&gt;rl_ldata.rl_tx_list_map-&gt;dm_segs[0].ds_addr));
<span class="lineNum">    1927 </span>            : 
<span class="lineNum">    1928 </span><span class="lineNoCov">          0 :         if (sc-&gt;rl_flags &amp; RL_FLAG_RXDV_GATED)</span>
<span class="lineNum">    1929 </span><span class="lineNoCov">          0 :                 CSR_WRITE_4(sc, RL_MISC, CSR_READ_4(sc, RL_MISC) &amp;</span>
<span class="lineNum">    1930 </span>            :                     ~0x00080000);
<span class="lineNum">    1931 </span>            : 
<span class="lineNum">    1932 </span>            :         /*
<span class="lineNum">    1933 </span>            :          * Set the initial TX and RX configuration.
<span class="lineNum">    1934 </span>            :          */
<span class="lineNum">    1935 </span><span class="lineNoCov">          0 :         CSR_WRITE_4(sc, RL_TXCFG, RL_TXCFG_CONFIG);</span>
<span class="lineNum">    1936 </span>            : 
<span class="lineNum">    1937 </span><span class="lineNoCov">          0 :         CSR_WRITE_1(sc, RL_EARLY_TX_THRESH, 16);</span>
<span class="lineNum">    1938 </span>            : 
<span class="lineNum">    1939 </span>            :         rxcfg = RL_RXCFG_CONFIG;
<span class="lineNum">    1940 </span><span class="lineNoCov">          0 :         if (sc-&gt;rl_flags &amp; RL_FLAG_EARLYOFF)</span>
<span class="lineNum">    1941 </span><span class="lineNoCov">          0 :                 rxcfg |= RL_RXCFG_EARLYOFF;</span>
<span class="lineNum">    1942 </span><span class="lineNoCov">          0 :         else if (sc-&gt;rl_flags &amp; RL_FLAG_EARLYOFFV2)</span>
<span class="lineNum">    1943 </span><span class="lineNoCov">          0 :                 rxcfg |= RL_RXCFG_EARLYOFFV2;</span>
<span class="lineNum">    1944 </span><span class="lineNoCov">          0 :         CSR_WRITE_4(sc, RL_RXCFG, rxcfg);</span>
<span class="lineNum">    1945 </span>            : 
<span class="lineNum">    1946 </span>            :         /*
<span class="lineNum">    1947 </span>            :          * Enable transmit and receive.
<span class="lineNum">    1948 </span>            :          */
<span class="lineNum">    1949 </span><span class="lineNoCov">          0 :         CSR_WRITE_1(sc, RL_COMMAND, RL_CMD_TX_ENB | RL_CMD_RX_ENB);</span>
<span class="lineNum">    1950 </span>            : 
<span class="lineNum">    1951 </span>            :         /* Program promiscuous mode and multicast filters. */
<span class="lineNum">    1952 </span><span class="lineNoCov">          0 :         re_iff(sc);</span>
<span class="lineNum">    1953 </span>            : 
<span class="lineNum">    1954 </span>            :         /*
<span class="lineNum">    1955 </span>            :          * Enable interrupts.
<span class="lineNum">    1956 </span>            :          */
<span class="lineNum">    1957 </span><span class="lineNoCov">          0 :         re_setup_intr(sc, 1, sc-&gt;rl_imtype);</span>
<span class="lineNum">    1958 </span><span class="lineNoCov">          0 :         CSR_WRITE_2(sc, RL_ISR, sc-&gt;rl_imtype);</span>
<span class="lineNum">    1959 </span>            : 
<span class="lineNum">    1960 </span>            :         /* Start RX/TX process. */
<span class="lineNum">    1961 </span><span class="lineNoCov">          0 :         CSR_WRITE_4(sc, RL_MISSEDPKT, 0);</span>
<span class="lineNum">    1962 </span>            : 
<span class="lineNum">    1963 </span>            :         /*
<span class="lineNum">    1964 </span>            :          * For 8169 gigE NICs, set the max allowed RX packet
<span class="lineNum">    1965 </span>            :          * size so we can receive jumbo frames.
<span class="lineNum">    1966 </span>            :          */
<span class="lineNum">    1967 </span><span class="lineNoCov">          0 :         if (sc-&gt;sc_hwrev != RL_HWREV_8139CPLUS) {</span>
<span class="lineNum">    1968 </span><span class="lineNoCov">          0 :                 if (sc-&gt;rl_flags &amp; RL_FLAG_PCIE &amp;&amp;</span>
<span class="lineNum">    1969 </span><span class="lineNoCov">          0 :                     (sc-&gt;rl_flags &amp; RL_FLAG_JUMBOV2) == 0)</span>
<span class="lineNum">    1970 </span><span class="lineNoCov">          0 :                         CSR_WRITE_2(sc, RL_MAXRXPKTLEN, RE_RX_DESC_BUFLEN);</span>
<span class="lineNum">    1971 </span>            :                 else
<span class="lineNum">    1972 </span><span class="lineNoCov">          0 :                         CSR_WRITE_2(sc, RL_MAXRXPKTLEN, 16383);</span>
<span class="lineNum">    1973 </span>            :         }
<span class="lineNum">    1974 </span>            : 
<span class="lineNum">    1975 </span><span class="lineNoCov">          0 :         CSR_WRITE_1(sc, sc-&gt;rl_cfg1, CSR_READ_1(sc, sc-&gt;rl_cfg1) |</span>
<span class="lineNum">    1976 </span>            :             RL_CFG1_DRVLOAD);
<span class="lineNum">    1977 </span>            : 
<span class="lineNum">    1978 </span><span class="lineNoCov">          0 :         ifp-&gt;if_flags |= IFF_RUNNING;</span>
<span class="lineNum">    1979 </span><span class="lineNoCov">          0 :         ifq_clr_oactive(&amp;ifp-&gt;if_snd);</span>
<span class="lineNum">    1980 </span>            : 
<span class="lineNum">    1981 </span><span class="lineNoCov">          0 :         splx(s);</span>
<span class="lineNum">    1982 </span>            : 
<span class="lineNum">    1983 </span><span class="lineNoCov">          0 :         sc-&gt;rl_flags &amp;= ~RL_FLAG_LINK;</span>
<span class="lineNum">    1984 </span><span class="lineNoCov">          0 :         mii_mediachg(&amp;sc-&gt;sc_mii);</span>
<span class="lineNum">    1985 </span>            : 
<span class="lineNum">    1986 </span><span class="lineNoCov">          0 :         timeout_add_sec(&amp;sc-&gt;timer_handle, 1);</span>
<span class="lineNum">    1987 </span>            : 
<span class="lineNum">    1988 </span><span class="lineNoCov">          0 :         return (0);</span>
<span class="lineNum">    1989 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1990 </span>            : 
<span class="lineNum">    1991 </span>            : /*
<span class="lineNum">    1992 </span>            :  * Set media options.
<a name="1993"><span class="lineNum">    1993 </span>            :  */</a>
<span class="lineNum">    1994 </span>            : int
<span class="lineNum">    1995 </span><span class="lineNoCov">          0 : re_ifmedia_upd(struct ifnet *ifp)</span>
<span class="lineNum">    1996 </span>            : {
<span class="lineNum">    1997 </span>            :         struct rl_softc *sc;
<span class="lineNum">    1998 </span>            : 
<span class="lineNum">    1999 </span><span class="lineNoCov">          0 :         sc = ifp-&gt;if_softc;</span>
<span class="lineNum">    2000 </span>            : 
<span class="lineNum">    2001 </span><span class="lineNoCov">          0 :         return (mii_mediachg(&amp;sc-&gt;sc_mii));</span>
<span class="lineNum">    2002 </span>            : }
<span class="lineNum">    2003 </span>            : 
<span class="lineNum">    2004 </span>            : /*
<span class="lineNum">    2005 </span>            :  * Report current media status.
<a name="2006"><span class="lineNum">    2006 </span>            :  */</a>
<span class="lineNum">    2007 </span>            : void
<span class="lineNum">    2008 </span><span class="lineNoCov">          0 : re_ifmedia_sts(struct ifnet *ifp, struct ifmediareq *ifmr)</span>
<span class="lineNum">    2009 </span>            : {
<span class="lineNum">    2010 </span>            :         struct rl_softc *sc;
<span class="lineNum">    2011 </span>            : 
<span class="lineNum">    2012 </span><span class="lineNoCov">          0 :         sc = ifp-&gt;if_softc;</span>
<span class="lineNum">    2013 </span>            : 
<span class="lineNum">    2014 </span><span class="lineNoCov">          0 :         mii_pollstat(&amp;sc-&gt;sc_mii);</span>
<span class="lineNum">    2015 </span><span class="lineNoCov">          0 :         ifmr-&gt;ifm_active = sc-&gt;sc_mii.mii_media_active;</span>
<span class="lineNum">    2016 </span><span class="lineNoCov">          0 :         ifmr-&gt;ifm_status = sc-&gt;sc_mii.mii_media_status;</span>
<span class="lineNum">    2017 </span><span class="lineNoCov">          0 : }</span>
<a name="2018"><span class="lineNum">    2018 </span>            : </a>
<span class="lineNum">    2019 </span>            : int
<span class="lineNum">    2020 </span><span class="lineNoCov">          0 : re_ioctl(struct ifnet *ifp, u_long command, caddr_t data)</span>
<span class="lineNum">    2021 </span>            : {
<span class="lineNum">    2022 </span><span class="lineNoCov">          0 :         struct rl_softc *sc = ifp-&gt;if_softc;</span>
<span class="lineNum">    2023 </span><span class="lineNoCov">          0 :         struct ifreq    *ifr = (struct ifreq *) data;</span>
<span class="lineNum">    2024 </span>            :         int             s, error = 0;
<span class="lineNum">    2025 </span>            : 
<span class="lineNum">    2026 </span><span class="lineNoCov">          0 :         s = splnet();</span>
<span class="lineNum">    2027 </span>            : 
<span class="lineNum">    2028 </span><span class="lineNoCov">          0 :         switch(command) {</span>
<span class="lineNum">    2029 </span>            :         case SIOCSIFADDR:
<span class="lineNum">    2030 </span><span class="lineNoCov">          0 :                 ifp-&gt;if_flags |= IFF_UP;</span>
<span class="lineNum">    2031 </span><span class="lineNoCov">          0 :                 if (!(ifp-&gt;if_flags &amp; IFF_RUNNING))</span>
<span class="lineNum">    2032 </span><span class="lineNoCov">          0 :                         re_init(ifp);</span>
<span class="lineNum">    2033 </span>            :                 break;
<span class="lineNum">    2034 </span>            :         case SIOCSIFFLAGS:
<span class="lineNum">    2035 </span><span class="lineNoCov">          0 :                 if (ifp-&gt;if_flags &amp; IFF_UP) {</span>
<span class="lineNum">    2036 </span><span class="lineNoCov">          0 :                         if (ifp-&gt;if_flags &amp; IFF_RUNNING)</span>
<span class="lineNum">    2037 </span><span class="lineNoCov">          0 :                                 error = ENETRESET;</span>
<span class="lineNum">    2038 </span>            :                         else
<span class="lineNum">    2039 </span><span class="lineNoCov">          0 :                                 re_init(ifp);</span>
<span class="lineNum">    2040 </span>            :                 } else {
<span class="lineNum">    2041 </span><span class="lineNoCov">          0 :                         if (ifp-&gt;if_flags &amp; IFF_RUNNING)</span>
<span class="lineNum">    2042 </span><span class="lineNoCov">          0 :                                 re_stop(ifp);</span>
<span class="lineNum">    2043 </span>            :                 }
<span class="lineNum">    2044 </span>            :                 break;
<span class="lineNum">    2045 </span>            :         case SIOCGIFMEDIA:
<span class="lineNum">    2046 </span>            :         case SIOCSIFMEDIA:
<span class="lineNum">    2047 </span><span class="lineNoCov">          0 :                 error = ifmedia_ioctl(ifp, ifr, &amp;sc-&gt;sc_mii.mii_media, command);</span>
<span class="lineNum">    2048 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2049 </span>            :         case SIOCGIFRXR:
<span class="lineNum">    2050 </span><span class="lineNoCov">          0 :                 error = if_rxr_ioctl((struct if_rxrinfo *)ifr-&gt;ifr_data,</span>
<span class="lineNum">    2051 </span><span class="lineNoCov">          0 :                     NULL, RL_FRAMELEN(sc-&gt;rl_max_mtu), &amp;sc-&gt;rl_ldata.rl_rx_ring);</span>
<span class="lineNum">    2052 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2053 </span>            :         default:
<span class="lineNum">    2054 </span><span class="lineNoCov">          0 :                 error = ether_ioctl(ifp, &amp;sc-&gt;sc_arpcom, command, data);</span>
<span class="lineNum">    2055 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2056 </span>            : 
<span class="lineNum">    2057 </span><span class="lineNoCov">          0 :         if (error == ENETRESET) {</span>
<span class="lineNum">    2058 </span><span class="lineNoCov">          0 :                 if (ifp-&gt;if_flags &amp; IFF_RUNNING)</span>
<span class="lineNum">    2059 </span><span class="lineNoCov">          0 :                         re_iff(sc);</span>
<span class="lineNum">    2060 </span>            :                 error = 0;
<span class="lineNum">    2061 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2062 </span>            : 
<span class="lineNum">    2063 </span><span class="lineNoCov">          0 :         splx(s);</span>
<span class="lineNum">    2064 </span><span class="lineNoCov">          0 :         return (error);</span>
<span class="lineNum">    2065 </span>            : }
<a name="2066"><span class="lineNum">    2066 </span>            : </a>
<span class="lineNum">    2067 </span>            : void
<span class="lineNum">    2068 </span><span class="lineNoCov">          0 : re_watchdog(struct ifnet *ifp)</span>
<span class="lineNum">    2069 </span>            : {
<span class="lineNum">    2070 </span>            :         struct rl_softc *sc;
<span class="lineNum">    2071 </span>            :         int     s;
<span class="lineNum">    2072 </span>            : 
<span class="lineNum">    2073 </span><span class="lineNoCov">          0 :         sc = ifp-&gt;if_softc;</span>
<span class="lineNum">    2074 </span><span class="lineNoCov">          0 :         s = splnet();</span>
<span class="lineNum">    2075 </span><span class="lineNoCov">          0 :         printf(&quot;%s: watchdog timeout\n&quot;, sc-&gt;sc_dev.dv_xname);</span>
<span class="lineNum">    2076 </span>            : 
<span class="lineNum">    2077 </span><span class="lineNoCov">          0 :         re_init(ifp);</span>
<span class="lineNum">    2078 </span>            : 
<span class="lineNum">    2079 </span><span class="lineNoCov">          0 :         splx(s);</span>
<span class="lineNum">    2080 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2081 </span>            : 
<span class="lineNum">    2082 </span>            : /*
<span class="lineNum">    2083 </span>            :  * Stop the adapter and free any mbufs allocated to the
<span class="lineNum">    2084 </span>            :  * RX and TX lists.
<a name="2085"><span class="lineNum">    2085 </span>            :  */</a>
<span class="lineNum">    2086 </span>            : void
<span class="lineNum">    2087 </span><span class="lineNoCov">          0 : re_stop(struct ifnet *ifp)</span>
<span class="lineNum">    2088 </span>            : {
<span class="lineNum">    2089 </span>            :         struct rl_softc *sc;
<span class="lineNum">    2090 </span>            :         int     i;
<span class="lineNum">    2091 </span>            : 
<span class="lineNum">    2092 </span><span class="lineNoCov">          0 :         sc = ifp-&gt;if_softc;</span>
<span class="lineNum">    2093 </span>            : 
<span class="lineNum">    2094 </span><span class="lineNoCov">          0 :         ifp-&gt;if_timer = 0;</span>
<span class="lineNum">    2095 </span><span class="lineNoCov">          0 :         sc-&gt;rl_flags &amp;= ~RL_FLAG_LINK;</span>
<span class="lineNum">    2096 </span><span class="lineNoCov">          0 :         sc-&gt;rl_timerintr = 0;</span>
<span class="lineNum">    2097 </span>            : 
<span class="lineNum">    2098 </span><span class="lineNoCov">          0 :         timeout_del(&amp;sc-&gt;timer_handle);</span>
<span class="lineNum">    2099 </span><span class="lineNoCov">          0 :         ifp-&gt;if_flags &amp;= ~IFF_RUNNING;</span>
<span class="lineNum">    2100 </span>            : 
<span class="lineNum">    2101 </span>            :         /*
<span class="lineNum">    2102 </span>            :          * Disable accepting frames to put RX MAC into idle state.
<span class="lineNum">    2103 </span>            :          * Otherwise it's possible to get frames while stop command
<span class="lineNum">    2104 </span>            :          * execution is in progress and controller can DMA the frame
<span class="lineNum">    2105 </span>            :          * to already freed RX buffer during that period.
<span class="lineNum">    2106 </span>            :          */
<span class="lineNum">    2107 </span><span class="lineNoCov">          0 :         CSR_WRITE_4(sc, RL_RXCFG, CSR_READ_4(sc, RL_RXCFG) &amp;</span>
<span class="lineNum">    2108 </span>            :             ~(RL_RXCFG_RX_ALLPHYS | RL_RXCFG_RX_BROAD | RL_RXCFG_RX_INDIV |
<span class="lineNum">    2109 </span>            :             RL_RXCFG_RX_MULTI));
<span class="lineNum">    2110 </span>            : 
<span class="lineNum">    2111 </span><span class="lineNoCov">          0 :         if (sc-&gt;rl_flags &amp; RL_FLAG_WAIT_TXPOLL) {</span>
<span class="lineNum">    2112 </span><span class="lineNoCov">          0 :                 for (i = RL_TIMEOUT; i &gt; 0; i--) {</span>
<span class="lineNum">    2113 </span><span class="lineNoCov">          0 :                         if ((CSR_READ_1(sc, sc-&gt;rl_txstart) &amp;</span>
<span class="lineNum">    2114 </span><span class="lineNoCov">          0 :                             RL_TXSTART_START) == 0)</span>
<span class="lineNum">    2115 </span>            :                                 break;
<span class="lineNum">    2116 </span><span class="lineNoCov">          0 :                         DELAY(20);</span>
<span class="lineNum">    2117 </span>            :                 }
<span class="lineNum">    2118 </span><span class="lineNoCov">          0 :                 if (i == 0)</span>
<span class="lineNum">    2119 </span><span class="lineNoCov">          0 :                         printf(&quot;%s: stopping TX poll timed out!\n&quot;,</span>
<span class="lineNum">    2120 </span><span class="lineNoCov">          0 :                             sc-&gt;sc_dev.dv_xname);</span>
<span class="lineNum">    2121 </span><span class="lineNoCov">          0 :                 CSR_WRITE_1(sc, RL_COMMAND, 0x00);</span>
<span class="lineNum">    2122 </span><span class="lineNoCov">          0 :         } else if (sc-&gt;rl_flags &amp; RL_FLAG_CMDSTOP) {</span>
<span class="lineNum">    2123 </span><span class="lineNoCov">          0 :                 CSR_WRITE_1(sc, RL_COMMAND, RL_CMD_STOPREQ | RL_CMD_TX_ENB |</span>
<span class="lineNum">    2124 </span>            :                     RL_CMD_RX_ENB);
<span class="lineNum">    2125 </span><span class="lineNoCov">          0 :                 if (sc-&gt;rl_flags &amp; RL_FLAG_CMDSTOP_WAIT_TXQ) {</span>
<span class="lineNum">    2126 </span><span class="lineNoCov">          0 :                         for (i = RL_TIMEOUT; i &gt; 0; i--) {</span>
<span class="lineNum">    2127 </span><span class="lineNoCov">          0 :                                 if ((CSR_READ_4(sc, RL_TXCFG) &amp;</span>
<span class="lineNum">    2128 </span><span class="lineNoCov">          0 :                                     RL_TXCFG_QUEUE_EMPTY) != 0)</span>
<span class="lineNum">    2129 </span>            :                                         break;
<span class="lineNum">    2130 </span><span class="lineNoCov">          0 :                                 DELAY(100);</span>
<span class="lineNum">    2131 </span>            :                         }
<span class="lineNum">    2132 </span><span class="lineNoCov">          0 :                         if (i == 0)</span>
<span class="lineNum">    2133 </span><span class="lineNoCov">          0 :                                 printf(&quot;%s: stopping TXQ timed out!\n&quot;,</span>
<span class="lineNum">    2134 </span><span class="lineNoCov">          0 :                                     sc-&gt;sc_dev.dv_xname);</span>
<span class="lineNum">    2135 </span>            :                 }
<span class="lineNum">    2136 </span>            :         } else
<span class="lineNum">    2137 </span><span class="lineNoCov">          0 :                 CSR_WRITE_1(sc, RL_COMMAND, 0x00);</span>
<span class="lineNum">    2138 </span><span class="lineNoCov">          0 :         DELAY(1000);</span>
<span class="lineNum">    2139 </span><span class="lineNoCov">          0 :         CSR_WRITE_2(sc, RL_IMR, 0x0000);</span>
<span class="lineNum">    2140 </span><span class="lineNoCov">          0 :         CSR_WRITE_2(sc, RL_ISR, 0xFFFF);</span>
<span class="lineNum">    2141 </span>            : 
<span class="lineNum">    2142 </span><span class="lineNoCov">          0 :         intr_barrier(sc-&gt;sc_ih);</span>
<span class="lineNum">    2143 </span><span class="lineNoCov">          0 :         ifq_barrier(&amp;ifp-&gt;if_snd);</span>
<span class="lineNum">    2144 </span>            : 
<span class="lineNum">    2145 </span><span class="lineNoCov">          0 :         ifq_clr_oactive(&amp;ifp-&gt;if_snd);</span>
<span class="lineNum">    2146 </span><span class="lineNoCov">          0 :         mii_down(&amp;sc-&gt;sc_mii);</span>
<span class="lineNum">    2147 </span>            : 
<span class="lineNum">    2148 </span><span class="lineNoCov">          0 :         if (sc-&gt;rl_head != NULL) {</span>
<span class="lineNum">    2149 </span><span class="lineNoCov">          0 :                 m_freem(sc-&gt;rl_head);</span>
<span class="lineNum">    2150 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_head = sc-&gt;rl_tail = NULL;</span>
<span class="lineNum">    2151 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2152 </span>            : 
<span class="lineNum">    2153 </span>            :         /* Free the TX list buffers. */
<span class="lineNum">    2154 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; sc-&gt;rl_ldata.rl_tx_desc_cnt; i++) {</span>
<span class="lineNum">    2155 </span><span class="lineNoCov">          0 :                 if (sc-&gt;rl_ldata.rl_txq[i].txq_mbuf != NULL) {</span>
<span class="lineNum">    2156 </span><span class="lineNoCov">          0 :                         bus_dmamap_unload(sc-&gt;sc_dmat,</span>
<span class="lineNum">    2157 </span>            :                             sc-&gt;rl_ldata.rl_txq[i].txq_dmamap);
<span class="lineNum">    2158 </span><span class="lineNoCov">          0 :                         m_freem(sc-&gt;rl_ldata.rl_txq[i].txq_mbuf);</span>
<span class="lineNum">    2159 </span><span class="lineNoCov">          0 :                         sc-&gt;rl_ldata.rl_txq[i].txq_mbuf = NULL;</span>
<span class="lineNum">    2160 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2161 </span>            :         }
<span class="lineNum">    2162 </span>            : 
<span class="lineNum">    2163 </span>            :         /* Free the RX list buffers. */
<span class="lineNum">    2164 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; sc-&gt;rl_ldata.rl_rx_desc_cnt; i++) {</span>
<span class="lineNum">    2165 </span><span class="lineNoCov">          0 :                 if (sc-&gt;rl_ldata.rl_rxsoft[i].rxs_mbuf != NULL) {</span>
<span class="lineNum">    2166 </span><span class="lineNoCov">          0 :                         bus_dmamap_unload(sc-&gt;sc_dmat,</span>
<span class="lineNum">    2167 </span>            :                             sc-&gt;rl_ldata.rl_rxsoft[i].rxs_dmamap);
<span class="lineNum">    2168 </span><span class="lineNoCov">          0 :                         m_freem(sc-&gt;rl_ldata.rl_rxsoft[i].rxs_mbuf);</span>
<span class="lineNum">    2169 </span><span class="lineNoCov">          0 :                         sc-&gt;rl_ldata.rl_rxsoft[i].rxs_mbuf = NULL;</span>
<span class="lineNum">    2170 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2171 </span>            :         }
<span class="lineNum">    2172 </span><span class="lineNoCov">          0 : }</span>
<a name="2173"><span class="lineNum">    2173 </span>            : </a>
<span class="lineNum">    2174 </span>            : void
<span class="lineNum">    2175 </span><span class="lineNoCov">          0 : re_setup_hw_im(struct rl_softc *sc)</span>
<span class="lineNum">    2176 </span>            : {
<span class="lineNum">    2177 </span><span class="lineNoCov">          0 :         KASSERT(sc-&gt;rl_flags &amp; RL_FLAG_HWIM);</span>
<span class="lineNum">    2178 </span>            : 
<span class="lineNum">    2179 </span>            :         /*
<span class="lineNum">    2180 </span>            :          * Interrupt moderation
<span class="lineNum">    2181 </span>            :          *
<span class="lineNum">    2182 </span>            :          * 0xABCD
<span class="lineNum">    2183 </span>            :          * A - unknown (maybe TX related)
<span class="lineNum">    2184 </span>            :          * B - TX timer (unit: 25us)
<span class="lineNum">    2185 </span>            :          * C - unknown (maybe RX related)
<span class="lineNum">    2186 </span>            :          * D - RX timer (unit: 25us)
<span class="lineNum">    2187 </span>            :          *
<span class="lineNum">    2188 </span>            :          *
<span class="lineNum">    2189 </span>            :          * re(4)'s interrupt moderation is actually controlled by
<span class="lineNum">    2190 </span>            :          * two variables, like most other NICs (bge, bnx etc.)
<span class="lineNum">    2191 </span>            :          * o  timer
<span class="lineNum">    2192 </span>            :          * o  number of packets [P]
<span class="lineNum">    2193 </span>            :          *
<span class="lineNum">    2194 </span>            :          * The logic relationship between these two variables is
<span class="lineNum">    2195 </span>            :          * similar to other NICs too:
<span class="lineNum">    2196 </span>            :          * if (timer expire || packets &gt; [P])
<span class="lineNum">    2197 </span>            :          *     Interrupt is delivered
<span class="lineNum">    2198 </span>            :          *
<span class="lineNum">    2199 </span>            :          * Currently we only know how to set 'timer', but not
<span class="lineNum">    2200 </span>            :          * 'number of packets', which should be ~30, as far as I
<span class="lineNum">    2201 </span>            :          * tested (sink ~900Kpps, interrupt rate is 30KHz)
<span class="lineNum">    2202 </span>            :          */
<span class="lineNum">    2203 </span><span class="lineNoCov">          0 :         CSR_WRITE_2(sc, RL_IM,</span>
<span class="lineNum">    2204 </span>            :                     RL_IM_RXTIME(sc-&gt;rl_rx_time) |
<span class="lineNum">    2205 </span>            :                     RL_IM_TXTIME(sc-&gt;rl_tx_time) |
<span class="lineNum">    2206 </span>            :                     RL_IM_MAGIC);
<span class="lineNum">    2207 </span><span class="lineNoCov">          0 : }</span>
<a name="2208"><span class="lineNum">    2208 </span>            : </a>
<span class="lineNum">    2209 </span>            : void
<span class="lineNum">    2210 </span><span class="lineNoCov">          0 : re_disable_hw_im(struct rl_softc *sc)</span>
<span class="lineNum">    2211 </span>            : {
<span class="lineNum">    2212 </span><span class="lineNoCov">          0 :         if (sc-&gt;rl_flags &amp; RL_FLAG_HWIM)</span>
<span class="lineNum">    2213 </span><span class="lineNoCov">          0 :                 CSR_WRITE_2(sc, RL_IM, 0);</span>
<span class="lineNum">    2214 </span><span class="lineNoCov">          0 : }</span>
<a name="2215"><span class="lineNum">    2215 </span>            : </a>
<span class="lineNum">    2216 </span>            : void
<span class="lineNum">    2217 </span><span class="lineNoCov">          0 : re_setup_sim_im(struct rl_softc *sc)</span>
<span class="lineNum">    2218 </span>            : {
<span class="lineNum">    2219 </span><span class="lineNoCov">          0 :         if (sc-&gt;sc_hwrev == RL_HWREV_8139CPLUS)</span>
<span class="lineNum">    2220 </span><span class="lineNoCov">          0 :                 CSR_WRITE_4(sc, RL_TIMERINT, 0x400); /* XXX */</span>
<span class="lineNum">    2221 </span>            :         else {
<span class="lineNum">    2222 </span>            :                 u_int32_t nticks;
<span class="lineNum">    2223 </span>            : 
<span class="lineNum">    2224 </span>            :                 /*
<span class="lineNum">    2225 </span>            :                  * Datasheet says tick decreases at bus speed,
<span class="lineNum">    2226 </span>            :                  * but it seems the clock runs a little bit
<span class="lineNum">    2227 </span>            :                  * faster, so we do some compensation here.
<span class="lineNum">    2228 </span>            :                  */
<span class="lineNum">    2229 </span><span class="lineNoCov">          0 :                 nticks = (sc-&gt;rl_sim_time * sc-&gt;rl_bus_speed * 8) / 5;</span>
<span class="lineNum">    2230 </span><span class="lineNoCov">          0 :                 CSR_WRITE_4(sc, RL_TIMERINT_8169, nticks);</span>
<span class="lineNum">    2231 </span>            :         }
<span class="lineNum">    2232 </span><span class="lineNoCov">          0 :         CSR_WRITE_4(sc, RL_TIMERCNT, 1); /* reload */</span>
<span class="lineNum">    2233 </span><span class="lineNoCov">          0 :         sc-&gt;rl_timerintr = 1;</span>
<span class="lineNum">    2234 </span><span class="lineNoCov">          0 : }</span>
<a name="2235"><span class="lineNum">    2235 </span>            : </a>
<span class="lineNum">    2236 </span>            : void
<span class="lineNum">    2237 </span><span class="lineNoCov">          0 : re_disable_sim_im(struct rl_softc *sc)</span>
<span class="lineNum">    2238 </span>            : {
<span class="lineNum">    2239 </span><span class="lineNoCov">          0 :         if (sc-&gt;sc_hwrev == RL_HWREV_8139CPLUS)</span>
<span class="lineNum">    2240 </span><span class="lineNoCov">          0 :                 CSR_WRITE_4(sc, RL_TIMERINT, 0);</span>
<span class="lineNum">    2241 </span>            :         else 
<span class="lineNum">    2242 </span><span class="lineNoCov">          0 :                 CSR_WRITE_4(sc, RL_TIMERINT_8169, 0);</span>
<span class="lineNum">    2243 </span><span class="lineNoCov">          0 :         sc-&gt;rl_timerintr = 0;</span>
<span class="lineNum">    2244 </span><span class="lineNoCov">          0 : }</span>
<a name="2245"><span class="lineNum">    2245 </span>            : </a>
<span class="lineNum">    2246 </span>            : void
<span class="lineNum">    2247 </span><span class="lineNoCov">          0 : re_config_imtype(struct rl_softc *sc, int imtype)</span>
<span class="lineNum">    2248 </span>            : {
<span class="lineNum">    2249 </span><span class="lineNoCov">          0 :         switch (imtype) {</span>
<span class="lineNum">    2250 </span>            :         case RL_IMTYPE_HW:
<span class="lineNum">    2251 </span><span class="lineNoCov">          0 :                 KASSERT(sc-&gt;rl_flags &amp; RL_FLAG_HWIM);</span>
<span class="lineNum">    2252 </span>            :                 /* FALLTHROUGH */
<span class="lineNum">    2253 </span>            :         case RL_IMTYPE_NONE:
<span class="lineNum">    2254 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_intrs = RL_INTRS_CPLUS;</span>
<span class="lineNum">    2255 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_rx_ack = RL_ISR_RX_OK | RL_ISR_FIFO_OFLOW |</span>
<span class="lineNum">    2256 </span>            :                                 RL_ISR_RX_OVERRUN;
<span class="lineNum">    2257 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_tx_ack = RL_ISR_TX_OK;</span>
<span class="lineNum">    2258 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2259 </span>            : 
<span class="lineNum">    2260 </span>            :         case RL_IMTYPE_SIM:
<span class="lineNum">    2261 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_intrs = RL_INTRS_TIMER;</span>
<span class="lineNum">    2262 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_rx_ack = RL_ISR_TIMEOUT_EXPIRED;</span>
<span class="lineNum">    2263 </span><span class="lineNoCov">          0 :                 sc-&gt;rl_tx_ack = RL_ISR_TIMEOUT_EXPIRED;</span>
<span class="lineNum">    2264 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2265 </span>            : 
<span class="lineNum">    2266 </span>            :         default:
<span class="lineNum">    2267 </span><span class="lineNoCov">          0 :                 panic(&quot;%s: unknown imtype %d&quot;,</span>
<span class="lineNum">    2268 </span><span class="lineNoCov">          0 :                       sc-&gt;sc_dev.dv_xname, imtype);</span>
<span class="lineNum">    2269 </span>            :         }
<span class="lineNum">    2270 </span><span class="lineNoCov">          0 : }</span>
<a name="2271"><span class="lineNum">    2271 </span>            : </a>
<span class="lineNum">    2272 </span>            : void
<span class="lineNum">    2273 </span><span class="lineNoCov">          0 : re_set_jumbo(struct rl_softc *sc)</span>
<span class="lineNum">    2274 </span>            : {
<span class="lineNum">    2275 </span><span class="lineNoCov">          0 :         CSR_WRITE_1(sc, RL_EECMD, RL_EEMODE_WRITECFG);</span>
<span class="lineNum">    2276 </span><span class="lineNoCov">          0 :         CSR_WRITE_1(sc, RL_CFG3, CSR_READ_1(sc, RL_CFG3) |</span>
<span class="lineNum">    2277 </span>            :             RL_CFG3_JUMBO_EN0);
<span class="lineNum">    2278 </span>            : 
<span class="lineNum">    2279 </span><span class="lineNoCov">          0 :         switch (sc-&gt;sc_hwrev) {</span>
<span class="lineNum">    2280 </span>            :         case RL_HWREV_8168DP:
<span class="lineNum">    2281 </span>            :                 break;
<span class="lineNum">    2282 </span>            :         case RL_HWREV_8168E:
<span class="lineNum">    2283 </span><span class="lineNoCov">          0 :                 CSR_WRITE_1(sc, RL_CFG4, CSR_READ_1(sc, RL_CFG4) |</span>
<span class="lineNum">    2284 </span>            :                     RL_CFG4_8168E_JUMBO_EN1);
<span class="lineNum">    2285 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2286 </span>            :         default:
<span class="lineNum">    2287 </span><span class="lineNoCov">          0 :                 CSR_WRITE_1(sc, RL_CFG4, CSR_READ_1(sc, RL_CFG4) |</span>
<span class="lineNum">    2288 </span>            :                     RL_CFG4_JUMBO_EN1);
<span class="lineNum">    2289 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2290 </span>            :         }
<span class="lineNum">    2291 </span>            : 
<span class="lineNum">    2292 </span><span class="lineNoCov">          0 :         CSR_WRITE_1(sc, RL_EECMD, RL_EEMODE_OFF);</span>
<span class="lineNum">    2293 </span><span class="lineNoCov">          0 : }</span>
<a name="2294"><span class="lineNum">    2294 </span>            : </a>
<span class="lineNum">    2295 </span>            : void
<span class="lineNum">    2296 </span><span class="lineNoCov">          0 : re_setup_intr(struct rl_softc *sc, int enable_intrs, int imtype)</span>
<span class="lineNum">    2297 </span>            : {
<span class="lineNum">    2298 </span><span class="lineNoCov">          0 :         re_config_imtype(sc, imtype);</span>
<span class="lineNum">    2299 </span>            : 
<span class="lineNum">    2300 </span><span class="lineNoCov">          0 :         if (enable_intrs)</span>
<span class="lineNum">    2301 </span><span class="lineNoCov">          0 :                 CSR_WRITE_2(sc, RL_IMR, sc-&gt;rl_intrs);</span>
<span class="lineNum">    2302 </span>            :         else
<span class="lineNum">    2303 </span><span class="lineNoCov">          0 :                 CSR_WRITE_2(sc, RL_IMR, 0); </span>
<span class="lineNum">    2304 </span>            : 
<span class="lineNum">    2305 </span><span class="lineNoCov">          0 :         switch (imtype) {</span>
<span class="lineNum">    2306 </span>            :         case RL_IMTYPE_NONE:
<span class="lineNum">    2307 </span><span class="lineNoCov">          0 :                 re_disable_sim_im(sc);</span>
<span class="lineNum">    2308 </span><span class="lineNoCov">          0 :                 re_disable_hw_im(sc);</span>
<span class="lineNum">    2309 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2310 </span>            : 
<span class="lineNum">    2311 </span>            :         case RL_IMTYPE_HW:
<span class="lineNum">    2312 </span><span class="lineNoCov">          0 :                 KASSERT(sc-&gt;rl_flags &amp; RL_FLAG_HWIM);</span>
<span class="lineNum">    2313 </span><span class="lineNoCov">          0 :                 re_disable_sim_im(sc);</span>
<span class="lineNum">    2314 </span><span class="lineNoCov">          0 :                 re_setup_hw_im(sc);</span>
<span class="lineNum">    2315 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2316 </span>            : 
<span class="lineNum">    2317 </span>            :         case RL_IMTYPE_SIM:
<span class="lineNum">    2318 </span><span class="lineNoCov">          0 :                 re_disable_hw_im(sc);</span>
<span class="lineNum">    2319 </span><span class="lineNoCov">          0 :                 re_setup_sim_im(sc);</span>
<span class="lineNum">    2320 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2321 </span>            : 
<span class="lineNum">    2322 </span>            :         default:
<span class="lineNum">    2323 </span><span class="lineNoCov">          0 :                 panic(&quot;%s: unknown imtype %d&quot;,</span>
<span class="lineNum">    2324 </span><span class="lineNoCov">          0 :                       sc-&gt;sc_dev.dv_xname, imtype);</span>
<span class="lineNum">    2325 </span>            :         }
<span class="lineNum">    2326 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2327 </span>            : 
<a name="2328"><span class="lineNum">    2328 </span>            : #ifndef SMALL_KERNEL</a>
<span class="lineNum">    2329 </span>            : int
<span class="lineNum">    2330 </span><span class="lineNoCov">          0 : re_wol(struct ifnet *ifp, int enable)</span>
<span class="lineNum">    2331 </span>            : {
<span class="lineNum">    2332 </span><span class="lineNoCov">          0 :         struct rl_softc *sc = ifp-&gt;if_softc;</span>
<span class="lineNum">    2333 </span>            :         u_int8_t val;
<span class="lineNum">    2334 </span>            : 
<span class="lineNum">    2335 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">    2336 </span><span class="lineNoCov">          0 :                 if ((CSR_READ_1(sc, sc-&gt;rl_cfg1) &amp; RL_CFG1_PME) == 0) {</span>
<span class="lineNum">    2337 </span><span class="lineNoCov">          0 :                         printf(&quot;%s: power management is disabled, &quot;</span>
<span class="lineNum">    2338 </span><span class="lineNoCov">          0 :                             &quot;cannot do WOL\n&quot;, sc-&gt;sc_dev.dv_xname);</span>
<span class="lineNum">    2339 </span><span class="lineNoCov">          0 :                         return (ENOTSUP);</span>
<span class="lineNum">    2340 </span>            :                 }
<span class="lineNum">    2341 </span><span class="lineNoCov">          0 :                 if ((CSR_READ_1(sc, sc-&gt;rl_cfg2) &amp; RL_CFG2_AUXPWR) == 0)</span>
<span class="lineNum">    2342 </span><span class="lineNoCov">          0 :                         printf(&quot;%s: no auxiliary power, cannot do WOL from D3 &quot;</span>
<span class="lineNum">    2343 </span><span class="lineNoCov">          0 :                             &quot;(power-off) state\n&quot;, sc-&gt;sc_dev.dv_xname);</span>
<span class="lineNum">    2344 </span>            :         }
<span class="lineNum">    2345 </span>            : 
<span class="lineNum">    2346 </span><span class="lineNoCov">          0 :         re_iff(sc);</span>
<span class="lineNum">    2347 </span>            : 
<span class="lineNum">    2348 </span>            :         /* Temporarily enable write to configuration registers. */
<span class="lineNum">    2349 </span><span class="lineNoCov">          0 :         CSR_WRITE_1(sc, RL_EECMD, RL_EEMODE_WRITECFG);</span>
<span class="lineNum">    2350 </span>            : 
<span class="lineNum">    2351 </span>            :         /* Always disable all wake events except magic packet. */
<span class="lineNum">    2352 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">    2353 </span>            :                 val = CSR_READ_1(sc, sc-&gt;rl_cfg5);
<span class="lineNum">    2354 </span>            :                 val &amp;= ~(RL_CFG5_WOL_UCAST | RL_CFG5_WOL_MCAST |
<span class="lineNum">    2355 </span>            :                     RL_CFG5_WOL_BCAST);
<span class="lineNum">    2356 </span>            :                 CSR_WRITE_1(sc, sc-&gt;rl_cfg5, val);
<span class="lineNum">    2357 </span>            : 
<span class="lineNum">    2358 </span>            :                 val = CSR_READ_1(sc, sc-&gt;rl_cfg3);
<span class="lineNum">    2359 </span><span class="lineNoCov">          0 :                 val |= RL_CFG3_WOL_MAGIC;</span>
<span class="lineNum">    2360 </span><span class="lineNoCov">          0 :                 val &amp;= ~RL_CFG3_WOL_LINK;</span>
<span class="lineNum">    2361 </span><span class="lineNoCov">          0 :                 CSR_WRITE_1(sc, sc-&gt;rl_cfg3, val);</span>
<span class="lineNum">    2362 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2363 </span>            :                 val = CSR_READ_1(sc, sc-&gt;rl_cfg5);
<span class="lineNum">    2364 </span>            :                 val &amp;= ~(RL_CFG5_WOL_UCAST | RL_CFG5_WOL_MCAST |
<span class="lineNum">    2365 </span>            :                     RL_CFG5_WOL_BCAST);
<span class="lineNum">    2366 </span>            :                 CSR_WRITE_1(sc, sc-&gt;rl_cfg5, val);
<span class="lineNum">    2367 </span>            : 
<span class="lineNum">    2368 </span>            :                 val = CSR_READ_1(sc, sc-&gt;rl_cfg3);
<span class="lineNum">    2369 </span><span class="lineNoCov">          0 :                 val &amp;= ~(RL_CFG3_WOL_MAGIC | RL_CFG3_WOL_LINK);</span>
<span class="lineNum">    2370 </span><span class="lineNoCov">          0 :                 CSR_WRITE_1(sc, sc-&gt;rl_cfg3, val);</span>
<span class="lineNum">    2371 </span>            :         }
<span class="lineNum">    2372 </span>            : 
<span class="lineNum">    2373 </span><span class="lineNoCov">          0 :         CSR_WRITE_1(sc, RL_EECMD, RL_EEMODE_OFF);</span>
<span class="lineNum">    2374 </span>            : 
<span class="lineNum">    2375 </span><span class="lineNoCov">          0 :         return (0);</span>
<span class="lineNum">    2376 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2377 </span>            : #endif
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
