Authors,Author(s) ID,Title,Year,Source tittle,Cited by,DOI,Country,Document Type,City,Access Type,aggregationType,EID
Papadopoulou E.,,Critical area computation via Voronoi diagrams,1999,IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing,23,,United States,Article,Yorktown Heights,0,Journal,2-s2.0-0032642992
Liotta G.,,Robust proximity queries: An illustration of degree-driven algorithm design,1999,SIAM Journal on Computing,33,10.1137/s0097539796305365,Italy,Article,Rome,0,Journal,2-s2.0-0032257723
Dehne F.,,"""The Big Sweep"": On the Power of the Wavefront Approach to Voronoi Diagrams",1997,Algorithmica (New York),23,10.1007/BF02523236,Canada,Article,Ottawa,0,Journal,2-s2.0-0346508470
Avnaim F.,,Evaluating Signs of Determinants Using Single-Precision Arithmetic,1997,Algorithmica (New York),32,10.1007/BF02522822,France,Article,Sophia Antipolis,0,Journal,2-s2.0-0346506900
Aichholzer O.,,Straight skeletons for general polygonal figures in the plane,1996,Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics),102,10.1007/3-540-61332-3_144,Austria,Conference Paper,Graz,0,Book Series,2-s2.0-84948972138
Wagner I.A.,,An Interactive VLSI CAD Tool for Yield Estimation,1995,IEEE Transactions on Semiconductor Manufacturing,30,10.1109/66.382276,Israel,Article,Petah Tiqwa,0,Journal,2-s2.0-0029306616
Stapper C.,,Integrated Circuit Yield Management and Yield Analysis: Development and Implementation,1995,IEEE Transactions on Semiconductor Manufacturing,119,10.1109/66.388016,,Article,,0,Journal,2-s2.0-0029304862
Burnikel C.,,How to compute the Voronoi diagram of line segments: Theoretical and experimental results,1994,Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics),40,10.1007/bfb0049411,Germany,Conference Paper,Saarbrucken,0,Book Series,2-s2.0-85012242791
Srinivasan V.,,Automatic Mesh Generation Using the Symmetric Axis Transformation of Polygonal Domains,1992,Proceedings of the IEEE,46,10.1109/5.163413,United States,Article,Yorktown Heights,0,Journal,2-s2.0-0026923074
de Gyvez J.,,IC Defect Sensitivity for Footprint-Type Spot Defects,1992,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,47,10.1109/43.127625,United States,Article,College Station,0,Journal,2-s2.0-0026869428
Aurenhammer F.,,Voronoi diagramsâ€”a survey of a fundamental geometric data structure,1991,ACM Computing Surveys (CSUR),2701,10.1145/116873.116880,Austria,Article,Graz,0,Journal,2-s2.0-84976826673
Maly W.,,Computer-Aided Design for VLSI Circuit Manufacturability,1990,Proceedings of the IEEE,73,10.1109/5.52217,United States,Article,Pittsburgh,0,Journal,2-s2.0-0025388399
Fortune S.,,A sweepline algorithm for Voronoi diagrams,1987,Algorithmica,415,10.1007/BF01840357,United States,Article,Murray,0,Journal,2-s2.0-0023210271
Meshkat S.,,VORONOI DIAGRAM FOR MULTIPLY-CONNECTED POLYGONAL DOMAINS. II: IMPLEMENTATION AND APPLICATION.,May,IBM Journal of Research and Development,28,10.1147/rd.313.0373,,Article,,0,Journal,2-s2.0-0023346064
Srinivasan V.,,VORONOI DIAGRAM FOR MULTIPLY-CONNECTED POLYGONAL DOMAINS. I: ALGORITHM.,May,IBM Journal of Research and Development,80,10.1147/rd.313.0361,,Article,,0,Journal,2-s2.0-0023349608
Walker H.,,VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits,1986,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,41,10.1109/TCAD.1986.1270225,United States,Article,Pittsburgh,0,Journal,2-s2.0-0001552625
Ferris-Prabhu A.,,Defect Size Variations and Their Effect on the Critical Area of VLSI Devices,1985,IEEE Journal of Solid-State Circuits,55,10.1109/JSSC.1985.1052404,United States,Article,Armonk,0,Journal,2-s2.0-0022102699
Ferris-Prabhu A.,,Modeling the Critical Area in Yield Forecasts,1985,IEEE Journal of Solid-State Circuits,79,10.1109/JSSC.1985.1052403,United States,Article,Armonk,0,Journal,2-s2.0-0022102574
Stapper C.,,MODELING OF DEFECTS IN INTEGRATED CIRCUIT PHOTOLITHOGRAPHIC PATTERNS.,Jul,IBM Journal of Research and Development,142,10.1147/rd.284.0461,,Article,,0,Journal,2-s2.0-0021466353
Maly W.,,Yield estimation model for VLSI artwork evaluation,1983,Electronics Letters,99,10.1049/el:19830156,Poland,Article,Warsaw,0,Journal,2-s2.0-0020722214
Coppersmith D.,,ELEMENTARY PROOF OF NONEXISTENCE OF ISOMETRIES BETWEEN l<inf>p</inf><sup>k</sup> and l<inf>q</inf><sup>k</sup>.,Nov,IBM Journal of Research and Development,7,10.1147/rd.236.0696,,Article,,0,Journal,2-s2.0-0018543599
