<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<title>cronokirby - (2026-02) A Unified Hardware Architecture for Stateful and Stateless Hash-Based Key-Signature Generations</title>
<meta name="description" content="AbstractHash-based signature (HBS) schemes, including LMS, XMSS, and SPHINCS+, have become crucial components of post-quantum cryptography. LMS and XMSS are sta">
<meta name="google-site-verification" content="L52nFdg1z0h1iXWgwFjYNRl14XgaybiiL_UbPpm6-Mc" />
<link rel="canonical" href="https://cronokirby.com/refs/2026-02-a-unified-hardware-architecture-for-stateful-and-stateless-hash-based-key-signature-generations.html">
<meta property="og:title" content="(2026-02) A Unified Hardware Architecture for Stateful and Stateless Hash-Based Key-Signature Generations">
<meta property="og:description" content="AbstractHash-based signature (HBS) schemes, including LMS, XMSS, and SPHINCS+, have become crucial components of post-quantum cryptography. LMS and XMSS are sta">
<meta property="og:url" content="https://cronokirby.com/refs/2026-02-a-unified-hardware-architecture-for-stateful-and-stateless-hash-based-key-signature-generations.html">
<meta property="og:site_name" content="cronokirby">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="(2026-02) A Unified Hardware Architecture for Stateful and Stateless Hash-Based Key-Signature Generations">
<meta name="twitter:description" content="AbstractHash-based signature (HBS) schemes, including LMS, XMSS, and SPHINCS+, have become crucial components of post-quantum cryptography. LMS and XMSS are sta">

<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.16.27/dist/katex.min.css" integrity="sha384-Pu5+C18nP5dwykLJOhd2U4Xen7rjScHN/qusop27hdd2drI+lL5KvX7YntvT8yew" crossorigin="anonymous">

<link rel="stylesheet" href="/static/index.css">
<link rel="icon" href="/static/icon.png">
<script src="/static/theme.js" defer></script>
</head>
<body>
<header>
<div class="icon-bar">
  <a href="/">
    <img src="/static/icon.png" class="avatar" alt="cronokirby" />
  </a>
  <button class="theme-toggle" id="theme-toggle">
    <svg xmlns="http://www.w3.org/2000/svg" height="2em" viewBox="0 -960 960 960" width="2em" fill="currentColor"><path d="M480-120q-133 0-226.5-92.5T160-436q0-66 25-122t69-100l226-222 226 222q44 44 69 100t25 122q0 131-93.5 223.5T480-120Zm0-80v-568L310-600q-35 33-52.5 74.5T240-436q0 97 70 166.5T480-200Z"/></svg>
  </button>
</div>
<time datetime="1970-01-01">1970-01-01</time>

<h1><a href="https://eprint.iacr.org/2026/194">(2026-02) A Unified Hardware Architecture for Stateful and Stateless Hash-Based Key-Signature Generations</a></h1>


<ul class="authors">

  <li>[[Yechu Zhang]]</li>

  <li>[[Yuxuan Chu]]</li>

  <li>[[Yaodong Wei]]</li>

  <li>[[Yueqin Dai]]</li>

  <li>[[Qiu Shen]]</li>

  <li>[[Jing Tian]]</li>

</ul>


<div class="published">2026-02-06</div>


<ul class="tags">

  <li class="tag">
    <a href="/tag/cryptography/index.html">
    #cryptography
    </a>
  </li>

  <li class="tag">
    <a href="/tag/paper/index.html">
    #paper
    </a>
  </li>

</ul>

</header>

<h1>Abstract</h1>
<blockquote>
<p>Hash-based signature (HBS) schemes, including LMS, XMSS, and SPHINCS+, have become crucial components of post-quantum cryptography. LMS and XMSS are stateful schemes, while SPHINCS+ is stateless, which can be applied in different scenarios. A variety of hash operations in these schemes lead to complex input/output patterns for the hash cores.
In this paper, we present an efficient and configurable hardware architecture that supports key generation and signing for all three schemes.
Their complex procedural flows are abstracted into 11 shared and parameterized tasks under a unified control module, avoiding controller state blow-up. Driven by hierarchical counters, this approach maximizes resource reuse and preserves scalability, occupying only 17% of the total LUTs.
Moreover, the design employs two hash cores with unroll-2 scheduling, which are experimentally validated to strike a favorable balance between area and time.
We further introduce an asymmetric dual-path hash input logic (HIL) for each of them: a dedicated parallel lane for the high-frequency One-Time Signature (OTS) task and a flexible padding-shifter for all other tasks. This eliminates wide multiplexers and achieves a superior area-time balance.
On Artix-7 FPGA, our unified design occupies 24.2k LUTs/13.7k FFs/16.5 BRAMs. Compared to state-of-the-art single-scheme designs, our architecture achieves up to <span class="katex-wrapper"><span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mn>4.12</mn><mo>×</mo><mi mathvariant="normal">/</mi><mn>10.92</mn><mo>×</mo></mrow><annotation encoding="application/x-tex">4.12\times/10.92\times</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="vertical-align:-0.0833em;height:0.7278em;"></span><span class="mord">4</span><span class="mord">.</span><span class="mord">1</span><span class="mord">2</span><span class="mspace" style="margin-right:0.2222em;"></span><span class="mbin">×</span><span class="mspace" style="margin-right:0.2222em;"></span></span><span class="base"><span class="strut" style="height:1em;vertical-align:-0.25em;"></span><span class="mord">/</span><span class="mord">1</span><span class="mord">0</span><span class="mord">.</span><span class="mord">9</span><span class="mord">2</span><span class="mord">×</span></span></span></span></span> lower Area-Time Product (ATP) for LMS/XMSS signing and <span class="katex-wrapper"><span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mn>2.47</mn><mo>×</mo><mi mathvariant="normal">/</mi><mn>6.61</mn><mo>×</mo></mrow><annotation encoding="application/x-tex">2.47\times/6.61\times</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.7278em;vertical-align:-0.0833em;"></span><span class="mord">2</span><span class="mord">.</span><span class="mord">4</span><span class="mord">7</span><span class="mspace" style="margin-right:0.2222em;"></span><span class="mbin">×</span><span class="mspace" style="margin-right:0.2222em;"></span></span><span class="base"><span class="strut" style="height:1em;vertical-align:-0.25em;"></span><span class="mord">/</span><span class="mord">6</span><span class="mord">.</span><span class="mord">6</span><span class="mord">1</span><span class="mord">×</span></span></span></span></span> lower ATP for key generation. More importantly, we provide a flexible, efficient, and scalable hardware foundation for the diverse practical deployments of HBS.</p></blockquote><section class="footnotes">
<ol>
</ol>
</section>


</body>
</html>