example-0: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
// reset=1 is reset the state machine to state 0 and out=0
always@(posedge clk)
begin
	if(reset)
	begin
	present_state <= 1'b0;
	next_state <= 1'b0;
	end
	else
	begin
	present_state <= next_state;
	end
end
always@(present_state or in)
begin
	if(present_state == 1'b0)
	begin
	case(in)
	1'b1: next_state <= 1'b0;
	1'b0: next_state <= 1'b1;
	endcase
	end
	else
	begin
	next_state <= present_state;
	end
end
assign out = (present_state == 1'b0)?1'b0:1'b1
================================================================
example-1: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
assign out = (present_state == 0 && in == 1) || (present_state == 1 && in == 0);
always @ (posedge clk)
begin
if (reset)
present_state <= 0;
else
present_state <= next_state;
end
always @ (present_state or in)
begin
case (present_state)
0: if (in == 1)
begin
next_state <= 0;
end
else
begin
next_state <= 1;
end
1: if (in == 0)
begin
next_state <= 0;
end
else
begin
next_state <= 1;
end
endcase
end

================================================================
example-2: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
// out=0 in state 0 and out=1 in state 1
always @(posedge clk)
begin
if(reset)
present_state <= 0;
else
present_state <= next_state;
end
always @(in or present_state)
begin
case(present_state)
0:
begin
if(in)
next_state <= 0;
else
next_state <= 1;
end
1:
begin
if(in)
next_state <= 1;
else
next_state <= 0;
end
endcase
end
assign out = (present_state == 1)? 1:0;

================================================================
