Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: top_fsm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_fsm.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_fsm"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top_fsm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v" into library work
Parsing module <top_fsm>.
Parsing module <stopwatch>.
Parsing module <debouncer>.
Parsing module <clk_div>.
Parsing module <seven_seg_display>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_fsm>.

Elaborating module <debouncer>.
WARNING:HDLCompiler:413 - "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v" Line 389: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <clk_div>.

Elaborating module <stopwatch>.
WARNING:HDLCompiler:413 - "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v" Line 327: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v" Line 358: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <seven_seg_display>.
WARNING:HDLCompiler:413 - "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v" Line 121: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v" Line 131: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v" Line 136: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v" Line 141: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v" Line 149: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v" Line 154: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v" Line 164: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v" Line 174: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v" Line 183: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v" Line 188: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v" Line 193: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v" Line 198: Result of 3-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_fsm>.
    Related source file is "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v".
    Found 8-bit register for signal <seg>.
    Found 2-bit register for signal <cnt>.
    Found 4-bit register for signal <an>.
    Found 2-bit adder for signal <cnt[1]_GND_1_o_add_47_OUT> created at line 183.
    Found 4x12-bit Read Only RAM for signal <_n0145>
    Found 8-bit 4-to-1 multiplexer for signal <seg[7]_blank_digit[7]_mux_23_OUT> created at line 123.
    Found 8-bit 4-to-1 multiplexer for signal <blank_digit[7]_seven_seg_min10[7]_mux_41_OUT> created at line 151.
    Found 8-bit 4-to-1 multiplexer for signal <seg[7]_seven_seg_sec1[7]_mux_64_OUT> created at line 195.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <top_fsm> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v".
    Found 1-bit register for signal <is_btn_poseedge_temp>.
    Found 16-bit register for signal <mem>.
    Found 16-bit adder for signal <mem[15]_GND_2_o_add_2_OUT> created at line 389.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <debouncer> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v".
    Found 32-bit register for signal <oneHzCount>.
    Found 32-bit register for signal <twoHzCount>.
    Found 32-bit register for signal <refreshHzCount>.
    Found 32-bit register for signal <blinkHzCount>.
    Found 1-bit register for signal <twoHzDiv>.
    Found 1-bit register for signal <refreshHzDiv>.
    Found 1-bit register for signal <blinkHzDiv>.
    Found 1-bit register for signal <oneHzDiv>.
    Found 32-bit adder for signal <oneHzCount[31]_GND_3_o_add_2_OUT> created at line 445.
    Found 32-bit adder for signal <twoHzCount[31]_GND_3_o_add_7_OUT> created at line 465.
    Found 32-bit adder for signal <refreshHzCount[31]_GND_3_o_add_12_OUT> created at line 485.
    Found 32-bit adder for signal <blinkHzCount[31]_GND_3_o_add_17_OUT> created at line 505.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <stopwatch>.
    Related source file is "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v".
    Found 4-bit register for signal <sec10_temp>.
    Found 4-bit register for signal <sec1_temp>.
    Found 4-bit register for signal <min10_temp>.
    Found 4-bit register for signal <min1_temp>.
    Found 4-bit adder for signal <sec1_temp[3]_GND_4_o_add_2_OUT> created at line 258.
    Found 4-bit adder for signal <min10[3]_GND_4_o_add_7_OUT> created at line 269.
    Found 4-bit adder for signal <min1_temp[3]_GND_4_o_add_12_OUT> created at line 277.
    Found 4-bit adder for signal <sec10_temp[3]_GND_4_o_add_37_OUT> created at line 322.
    Found 4-bit adder for signal <sec1_temp[3]_GND_4_o_add_39_OUT> created at line 327.
    Found 4-bit adder for signal <min1_temp[3]_GND_4_o_add_53_OUT> created at line 358.
WARNING:Xst:737 - Found 1-bit latch for signal <is_P>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator greater for signal <sec1_temp[3]_PWR_4_o_LessThan_2_o> created at line 257
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred  28 Multiplexer(s).
Unit <stopwatch> synthesized.

Synthesizing Unit <seven_seg_display>.
    Related source file is "C:\Users\152\Downloads\CS-M152-A-jch-d\lab3\stopwatch.v".
    Found 16x8-bit Read Only RAM for signal <seven_seg_temp>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x8-bit single-port Read Only RAM                    : 5
 4x12-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 2
 2-bit adder                                           : 1
 32-bit adder                                          : 4
 4-bit adder                                           : 4
# Registers                                            : 19
 1-bit register                                        : 6
 16-bit register                                       : 2
 2-bit register                                        : 1
 32-bit register                                       : 4
 4-bit register                                        : 5
 8-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 45
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 29
 8-bit 2-to-1 multiplexer                              : 6
 8-bit 4-to-1 multiplexer                              : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <oneHzCount>: 1 register on signal <oneHzCount>.
The following registers are absorbed into counter <twoHzCount>: 1 register on signal <twoHzCount>.
The following registers are absorbed into counter <refreshHzCount>: 1 register on signal <refreshHzCount>.
The following registers are absorbed into counter <blinkHzCount>: 1 register on signal <blinkHzCount>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <mem>: 1 register on signal <mem>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_display>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seven_seg_temp> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <number>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seven_seg_temp> |          |
    -----------------------------------------------------------------------
Unit <seven_seg_display> synthesized (advanced).

Synthesizing (advanced) Unit <top_fsm>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0145> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 12-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <top_fsm> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x8-bit single-port distributed Read Only RAM        : 5
 4x12-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 4
# Counters                                             : 7
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 4
# Registers                                            : 34
 Flip-Flops                                            : 34
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 39
 1-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 29
 8-bit 2-to-1 multiplexer                              : 6
 8-bit 4-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <seg_7> (without init value) has a constant value of 1 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top_fsm> ...

Optimizing unit <clk_div> ...

Optimizing unit <stopwatch> ...
WARNING:Xst:1710 - FF/Latch <divs/refreshHzCount_21> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/refreshHzCount_20> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/refreshHzCount_19> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/refreshHzCount_18> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/refreshHzCount_17> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/twoHzCount_31> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/twoHzCount_30> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/twoHzCount_29> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/twoHzCount_28> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/twoHzCount_27> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/twoHzCount_26> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/twoHzCount_25> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/oneHzCount_31> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/oneHzCount_30> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/oneHzCount_29> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/oneHzCount_28> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/oneHzCount_27> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/oneHzCount_26> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/blinkHzCount_31> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/blinkHzCount_30> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/blinkHzCount_29> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/blinkHzCount_28> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/blinkHzCount_27> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/blinkHzCount_26> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/blinkHzCount_25> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/blinkHzCount_24> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/refreshHzCount_31> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/refreshHzCount_30> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/refreshHzCount_29> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/refreshHzCount_28> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/refreshHzCount_27> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/refreshHzCount_26> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/refreshHzCount_25> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/refreshHzCount_24> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/refreshHzCount_23> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <divs/refreshHzCount_22> (without init value) has a constant value of 0 in block <top_fsm>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <divs/blinkHzCount_0> in Unit <top_fsm> is equivalent to the following 3 FFs/Latches, which will be removed : <divs/refreshHzCount_0> <divs/twoHzCount_0> <divs/oneHzCount_0> 
INFO:Xst:2261 - The FF/Latch <divs/blinkHzCount_1> in Unit <top_fsm> is equivalent to the following 3 FFs/Latches, which will be removed : <divs/refreshHzCount_1> <divs/twoHzCount_1> <divs/oneHzCount_1> 
INFO:Xst:2261 - The FF/Latch <divs/blinkHzCount_2> in Unit <top_fsm> is equivalent to the following 3 FFs/Latches, which will be removed : <divs/refreshHzCount_2> <divs/twoHzCount_2> <divs/oneHzCount_2> 
INFO:Xst:2261 - The FF/Latch <divs/blinkHzCount_3> in Unit <top_fsm> is equivalent to the following 3 FFs/Latches, which will be removed : <divs/refreshHzCount_3> <divs/twoHzCount_3> <divs/oneHzCount_3> 
INFO:Xst:2261 - The FF/Latch <divs/blinkHzCount_4> in Unit <top_fsm> is equivalent to the following 3 FFs/Latches, which will be removed : <divs/refreshHzCount_4> <divs/twoHzCount_4> <divs/oneHzCount_4> 
INFO:Xst:2261 - The FF/Latch <divs/blinkHzCount_5> in Unit <top_fsm> is equivalent to the following 3 FFs/Latches, which will be removed : <divs/refreshHzCount_5> <divs/twoHzCount_5> <divs/oneHzCount_5> 
INFO:Xst:2261 - The FF/Latch <divs/blinkHzCount_6> in Unit <top_fsm> is equivalent to the following FF/Latch, which will be removed : <divs/oneHzCount_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_fsm, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 140
 Flip-Flops                                            : 140

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_fsm.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 587
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 118
#      LUT2                        : 81
#      LUT3                        : 10
#      LUT4                        : 38
#      LUT5                        : 34
#      LUT6                        : 69
#      MUXCY                       : 118
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 105
# FlipFlops/Latches                : 141
#      FD                          : 45
#      FDC                         : 85
#      FDCE                        : 8
#      FDR                         : 2
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 4
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             141  out of  18224     0%  
 Number of Slice LUTs:                  361  out of   9112     3%  
    Number used as Logic:               361  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    361
   Number with an unused Flip Flop:     220  out of    361    60%  
   Number with an unused LUT:             0  out of    361     0%  
   Number of fully used LUT-FF pairs:   141  out of    361    39%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+-------------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)         | Load  |
-----------------------------------------------+-------------------------------+-------+
divs/refreshHzDiv                              | NONE(an_0)                    | 13    |
clk                                            | BUFGP                         | 111   |
stopwatch/clk_temp(stopwatch/Mmux_clk_temp11:O)| NONE(*)(stopwatch/min1_temp_3)| 16    |
pause_btn/is_btn_poseedge_temp                 | NONE(stopwatch/is_P)          | 1     |
-----------------------------------------------+-------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.078ns (Maximum Frequency: 245.248MHz)
   Minimum input arrival time before clock: 5.979ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'divs/refreshHzDiv'
  Clock period: 3.152ns (frequency: 317.294MHz)
  Total number of paths / destination ports: 45 / 13
-------------------------------------------------------------------------
Delay:               3.152ns (Levels of Logic = 2)
  Source:            cnt_1 (FF)
  Destination:       seg_0 (FF)
  Source Clock:      divs/refreshHzDiv rising
  Destination Clock: divs/refreshHzDiv rising

  Data Path: cnt_1 to seg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.447   1.176  cnt_1 (cnt_1)
     LUT3:I1->O            7   0.203   1.021  Mmux_seg[7]_blank_digit[7]_mux_67_OUT161 (Mmux_seg[7]_blank_digit[7]_mux_67_OUT16)
     LUT5:I1->O            1   0.203   0.000  Mmux_seg[7]_blank_digit[7]_mux_67_OUT125 (seg[7]_blank_digit[7]_mux_67_OUT<5>)
     FD:D                      0.102          seg_5
    ----------------------------------------
    Total                      3.152ns (0.955ns logic, 2.197ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.078ns (frequency: 245.248MHz)
  Total number of paths / destination ports: 3782 / 192
-------------------------------------------------------------------------
Delay:               4.078ns (Levels of Logic = 3)
  Source:            divs/oneHzCount_15 (FF)
  Destination:       divs/oneHzCount_25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divs/oneHzCount_15 to divs/oneHzCount_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  divs/oneHzCount_15 (divs/oneHzCount_15)
     LUT6:I0->O            2   0.203   0.864  divs/oneHzCount[31]_GND_3_o_equal_2_o<31>2 (divs/oneHzCount[31]_GND_3_o_equal_2_o<31>1)
     LUT6:I2->O           19   0.203   1.072  divs/oneHzCount[31]_GND_3_o_equal_2_o<31>5 (divs/oneHzCount[31]_GND_3_o_equal_2_o)
     LUT2:I1->O            1   0.205   0.000  divs/Mcount_oneHzCount_eqn_251 (divs/Mcount_oneHzCount_eqn_25)
     FDC:D                     0.102          divs/oneHzCount_25
    ----------------------------------------
    Total                      4.078ns (1.160ns logic, 2.918ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stopwatch/clk_temp'
  Clock period: 3.979ns (frequency: 251.300MHz)
  Total number of paths / destination ports: 359 / 20
-------------------------------------------------------------------------
Delay:               3.979ns (Levels of Logic = 3)
  Source:            stopwatch/sec1_temp_2 (FF)
  Destination:       stopwatch/sec10_temp_0 (FF)
  Source Clock:      stopwatch/clk_temp rising
  Destination Clock: stopwatch/clk_temp rising

  Data Path: stopwatch/sec1_temp_2 to stopwatch/sec10_temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.447   1.210  stopwatch/sec1_temp_2 (stopwatch/sec1_temp_2)
     LUT6:I3->O            1   0.205   0.924  stopwatch/_n0215_inv_SW0 (N9)
     LUT6:I1->O            4   0.203   0.684  stopwatch/_n0215_inv (stopwatch/_n0215_inv)
     LUT3:I2->O            1   0.205   0.000  stopwatch/sec10_temp_3_rstpot (stopwatch/sec10_temp_3_rstpot)
     FDC:D                     0.102          stopwatch/sec10_temp_3
    ----------------------------------------
    Total                      3.979ns (1.162ns logic, 2.817ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pause_btn/is_btn_poseedge_temp'
  Clock period: 2.433ns (frequency: 411.100MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.433ns (Levels of Logic = 1)
  Source:            stopwatch/is_P (LATCH)
  Destination:       stopwatch/is_P (LATCH)
  Source Clock:      pause_btn/is_btn_poseedge_temp falling
  Destination Clock: pause_btn/is_btn_poseedge_temp falling

  Data Path: stopwatch/is_P to stopwatch/is_P
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              21   0.498   1.113  stopwatch/is_P (stopwatch/is_P)
     INV:I->O              1   0.206   0.579  stopwatch/is_P_INV_11_o1_INV_0 (stopwatch/is_P_INV_11_o)
     LD:D                      0.037          stopwatch/is_P
    ----------------------------------------
    Total                      2.433ns (0.741ns logic, 1.692ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divs/refreshHzDiv'
  Total number of paths / destination ports: 14 / 7
-------------------------------------------------------------------------
Offset:              3.555ns (Levels of Logic = 3)
  Source:            sel (PAD)
  Destination:       seg_0 (FF)
  Destination Clock: divs/refreshHzDiv rising

  Data Path: sel to seg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.803  sel_IBUF (sel_IBUF)
     LUT3:I2->O            7   0.205   1.021  Mmux_seg[7]_blank_digit[7]_mux_67_OUT161 (Mmux_seg[7]_blank_digit[7]_mux_67_OUT16)
     LUT5:I1->O            1   0.203   0.000  Mmux_seg[7]_blank_digit[7]_mux_67_OUT125 (seg[7]_blank_digit[7]_mux_67_OUT<5>)
     FD:D                      0.102          seg_5
    ----------------------------------------
    Total                      3.555ns (1.732ns logic, 1.823ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stopwatch/clk_temp'
  Total number of paths / destination ports: 71 / 20
-------------------------------------------------------------------------
Offset:              5.979ns (Levels of Logic = 5)
  Source:            adj (PAD)
  Destination:       stopwatch/sec1_temp_1 (FF)
  Destination Clock: stopwatch/clk_temp rising

  Data Path: adj to stopwatch/sec1_temp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.222   1.235  adj_IBUF (adj_IBUF)
     LUT2:I1->O           14   0.205   1.302  stopwatch/is_P_adj_AND_1_o1 (stopwatch/is_P_adj_AND_1_o)
     LUT6:I1->O            2   0.203   0.617  stopwatch/Mmux_sec1_temp[3]_sec1_temp[3]_mux_72_OUT_rs_lut<0>1 (stopwatch/Mmux_sec1_temp[3]_sec1_temp[3]_mux_72_OUT_rs_lut<0>)
     LUT6:I5->O            1   0.205   0.684  stopwatch/_n0237_inv2_SW1 (N26)
     LUT6:I4->O            1   0.203   0.000  stopwatch/sec1_temp_1_rstpot (stopwatch/sec1_temp_1_rstpot)
     FDC:D                     0.102          stopwatch/sec1_temp_1
    ----------------------------------------
    Total                      5.979ns (2.140ns logic, 3.839ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              3.718ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       rst_btn/mem_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to rst_btn/mem_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.981  rst_IBUF (rst_IBUF)
     LUT6:I0->O           16   0.203   1.005  rst_btn/mem[15]_PWR_2_o_equal_4_o_01 (rst_btn/mem[15]_PWR_2_o_equal_4_o_0)
     LUT2:I1->O            1   0.205   0.000  rst_btn/mem_0_rstpot (rst_btn/mem_0_rstpot)
     FD:D                      0.102          rst_btn/mem_0
    ----------------------------------------
    Total                      3.718ns (1.732ns logic, 1.986ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divs/refreshHzDiv'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            seg_6 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      divs/refreshHzDiv rising

  Data Path: seg_6 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  seg_6 (seg_6)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.078|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divs/refreshHzDiv
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |    2.823|         |         |         |
divs/refreshHzDiv |    3.152|         |         |         |
stopwatch/clk_temp|    4.113|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pause_btn/is_btn_poseedge_temp
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
pause_btn/is_btn_poseedge_temp|         |         |    2.433|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stopwatch/clk_temp
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |    4.969|         |         |         |
pause_btn/is_btn_poseedge_temp|         |    5.235|         |         |
stopwatch/clk_temp            |    3.979|         |         |         |
------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.36 secs
 
--> 

Total memory usage is 258388 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   53 (   0 filtered)
Number of infos    :   11 (   0 filtered)

