/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [5:0] _01_;
  wire [25:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[182] & in_data[123]);
  assign celloutsig_0_5z = in_data[37] ^ celloutsig_0_2z[5];
  assign celloutsig_1_6z = celloutsig_1_4z ^ celloutsig_1_5z[10];
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 6'h00;
    else _01_ <= { celloutsig_0_2z[7:3], celloutsig_0_1z };
  reg [25:0] _07_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _07_ <= 26'h0000000;
    else _07_ <= in_data[124:99];
  assign { _02_[25:6], _00_, _02_[4:0] } = _07_;
  assign celloutsig_1_5z = { in_data[136:134], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z } / { 1'h1, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_5z[10:6], celloutsig_1_4z } == { celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_0_4z = { in_data[26:5], celloutsig_0_0z, _01_ } > in_data[32:4];
  assign celloutsig_0_7z = { in_data[80:76], celloutsig_0_5z, celloutsig_0_0z } > { celloutsig_0_6z, _01_ };
  assign celloutsig_1_4z = in_data[181] & ~(celloutsig_1_2z[6]);
  assign celloutsig_1_19z = { celloutsig_1_6z, celloutsig_1_7z } * celloutsig_1_2z[5:2];
  assign celloutsig_0_9z = { celloutsig_0_2z[15:4], celloutsig_0_7z } * celloutsig_0_2z[14:2];
  assign celloutsig_1_2z = _02_[19:12] * { _02_[10:6], _00_, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_15z = - _02_[10:7];
  assign celloutsig_0_2z = in_data[87:72] | { in_data[35:25], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_12z = & { celloutsig_1_4z, celloutsig_1_3z, _02_[24:9] };
  assign celloutsig_0_8z = & { celloutsig_0_2z[13:4], celloutsig_0_0z };
  assign celloutsig_0_0z = | in_data[86:70];
  assign celloutsig_0_6z = | { celloutsig_0_2z[1], celloutsig_0_4z, celloutsig_0_5z, _01_ };
  assign celloutsig_0_22z = in_data[14:12] >> { celloutsig_0_15z[4:3], celloutsig_0_12z };
  assign celloutsig_0_15z = { celloutsig_0_14z[8:6], celloutsig_0_7z, celloutsig_0_0z } >> { in_data[47:44], celloutsig_0_7z };
  assign celloutsig_1_7z = { celloutsig_1_5z[3:2], celloutsig_1_3z } ~^ { celloutsig_1_5z[10:9], celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_9z[12:1], celloutsig_0_7z } ~^ { celloutsig_0_2z[12:1], celloutsig_0_12z };
  assign celloutsig_0_21z = { celloutsig_0_14z[12:8], celloutsig_0_1z } ~^ { celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[19]) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_0_12z = ~((celloutsig_0_1z & celloutsig_0_7z) | (celloutsig_0_8z & _01_[3]));
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_0z) | (_02_[8] & in_data[130]));
  assign _02_[5] = _00_;
  assign { out_data[128], out_data[99:96], out_data[37:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
