// Seed: 4049367217
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input wand id_2,
    input supply0 id_3
    , id_19 = id_9 & id_11,
    input tri1 id_4,
    input wor id_5,
    output uwire id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri id_9,
    output wor id_10,
    input wor id_11,
    input supply0 id_12,
    input tri1 id_13,
    output tri1 id_14,
    output supply1 id_15,
    input tri1 id_16,
    output wire id_17
);
  always_latch
  `define pp_20 0
  assign id_17 = id_9;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19
  );
endmodule
