-- -------------------------------------------------------------
-- 
-- File Name: C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\SR_Flip_Flop\hdl_prj\hdlsrc\SR_Flip_Flop\SR_Flip_Flop_dut.vhd
-- Created: 2022-08-31 14:52:11
-- 
-- Generated by MATLAB 9.11 and HDL Coder 3.19
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: SR_Flip_Flop_dut
-- Source Path: SR_Flip_Flop/SR_Flip_Flop_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY SR_Flip_Flop_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        set                               :   IN    std_logic;  -- ufix1
        reset_1                           :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        ff_out                            :   OUT   std_logic  -- ufix1
        );
END SR_Flip_Flop_dut;


ARCHITECTURE rtl OF SR_Flip_Flop_dut IS

  -- Component Declarations
  COMPONENT SR_Flip_Flop_src_SR_Flip_Flop
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          set                             :   IN    std_logic;  -- ufix1
          reset_1                         :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          ff_out                          :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : SR_Flip_Flop_src_SR_Flip_Flop
    USE ENTITY work.SR_Flip_Flop_src_SR_Flip_Flop(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL set_sig                          : std_logic;  -- ufix1
  SIGNAL reset_1_sig                      : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL ff_out_sig                       : std_logic;  -- ufix1

BEGIN
  u_SR_Flip_Flop_src_SR_Flip_Flop : SR_Flip_Flop_src_SR_Flip_Flop
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              set => set_sig,  -- ufix1
              reset_1 => reset_1_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              ff_out => ff_out_sig  -- ufix1
              );

  set_sig <= set;

  reset_1_sig <= reset_1;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  ff_out <= ff_out_sig;

END rtl;

