INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code_of_verilog/project_25/project_25.srcs/sources_1/imports/Downloads/Lab4_header.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code_of_verilog/project_25/project_25.gen/sources_1/ip/ROM_B/sim/ROM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code_of_verilog/project_25/project_25.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code_of_verilog/project_25/project_25.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code_of_verilog/project_25/project_25.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-311] analyzing module Data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code_of_verilog/project_25/project_25.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code_of_verilog/project_25/project_25.srcs/sources_1/new/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code_of_verilog/project_25/project_25.srcs/sources_1/new/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code_of_verilog/project_25/project_25.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code_of_verilog/project_25/project_25.srcs/sim_1/new/SCPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_tb
