#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x139e38390 .scope module, "ifofexmawb" "ifofexmawb" 2 8;
 .timescale 0 0;
v0x139e6d350_0 .net "Address_Value_RegAddress_isLoad_isMemWrite_isWrite", 78 0, L_0x139e6fd40;  1 drivers
v0x139e6d410_0 .net "Branch_Update_with_isBranch", 8 0, L_0x139e70030;  1 drivers
v0x139e6d4c0_0 .var "Branching", 8 0;
v0x139e6d590_0 .var "ExMa", 78 0;
v0x139e6d640_0 .net "IF_output", 23 0, L_0x139e6e430;  1 drivers
v0x139e6d710_0 .var "IfOf", 23 0;
v0x139e6d7c0_0 .var "MaRw", 68 0;
v0x139e6d870_0 .net "OF_output", 156 0, L_0x139e6f250;  1 drivers
v0x139e6d920_0 .var "OfEx", 156 0;
v0x139e6da50_0 .var "clk", 0 0;
v0x139e6dae0_0 .var "control_stall", 0 0;
v0x139e6db70_0 .var "data_stall", 0 0;
v0x139e6dc00_0 .var "opcode", 3 0;
v0x139e6dc90_0 .var "prev_IfOf", 23 0;
v0x139e6dd20_0 .net "reg_address_and_Value_with_is_write", 68 0, L_0x139e70a80;  1 drivers
v0x139e6dde0 .array "registers", 0 15, 63 0;
v0x139e6dff0_0 .var "stalling_control_signal", 1 0;
E_0x139e50130 .event negedge, v0x139e65350_0;
E_0x139e4fe30 .event edge, v0x139e69d10_0;
E_0x139e57d10 .event edge, v0x139e66ec0_0;
S_0x139e38050 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 232, 2 232 0, S_0x139e38390;
 .timescale 0 0;
v0x139e57490_0 .var/i "i", 31 0;
S_0x139e64320 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 2 234, 2 234 0, S_0x139e38390;
 .timescale 0 0;
v0x139e644f0_0 .var/i "i", 31 0;
S_0x139e645a0 .scope module, "al" "alu" 2 77, 3 1 0, S_0x139e38390;
 .timescale 0 0;
    .port_info 0 /INPUT 157 "OF_output";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 79 "Address_Value_RegAddress_isLoad_isMemWrite_isWrite";
    .port_info 3 /OUTPUT 9 "BranchPC_with_isBranch";
v0x139e64840_0 .net "Address_Value_RegAddress_isLoad_isMemWrite_isWrite", 78 0, L_0x139e6fd40;  alias, 1 drivers
v0x139e64900_0 .net "BranchPC_with_isBranch", 8 0, L_0x139e70030;  alias, 1 drivers
v0x139e649b0_0 .net "OF_output", 156 0, v0x139e6d920_0;  1 drivers
v0x139e64a70_0 .net "PC", 7 0, L_0x139e6f680;  1 drivers
v0x139e64b20_0 .var "XOR", 63 0;
v0x139e64c10_0 .net *"_ivl_15", 7 0, v0x139e651f0_0;  1 drivers
v0x139e64cc0_0 .net *"_ivl_19", 63 0, v0x139e65e20_0;  1 drivers
v0x139e64d70_0 .net *"_ivl_23", 2 0, L_0x139e6fc60;  1 drivers
v0x139e64e20_0 .net *"_ivl_28", 3 0, v0x139e65cc0_0;  1 drivers
v0x139e64f30_0 .net *"_ivl_32", 7 0, v0x139e652a0_0;  1 drivers
v0x139e64fe0_0 .net *"_ivl_37", 0 0, v0x139e65810_0;  1 drivers
v0x139e65090_0 .var "add", 63 0;
v0x139e65140_0 .net "address_in", 7 0, L_0x139e6f9c0;  1 drivers
v0x139e651f0_0 .var "address_out", 7 0;
v0x139e652a0_0 .var "branch_pc", 7 0;
v0x139e65350_0 .net "clk", 0 0, v0x139e6da50_0;  1 drivers
v0x139e653f0_0 .var "cmp", 63 0;
v0x139e65580_0 .var "control_signals_in", 7 0;
v0x139e65610_0 .var "control_signals_out", 7 0;
v0x139e656c0_0 .net "flag", 0 0, L_0x139e6f920;  1 drivers
v0x139e65760_0 .var "inc", 63 0;
v0x139e65810_0 .var "is_branch_taken", 0 0;
v0x139e658b0_0 .var "ismemwrite", 0 0;
v0x139e65950_0 .var "mul", 63 0;
v0x139e65a00_0 .net "op1", 63 0, L_0x139e6f760;  1 drivers
v0x139e65ab0_0 .net "op2", 63 0, L_0x139e6f800;  1 drivers
v0x139e65b60_0 .var "opcode", 2 0;
v0x139e65c10_0 .net "reg_to_be_written_in", 3 0, L_0x139e6fa60;  1 drivers
v0x139e65cc0_0 .var "reg_to_be_written_out", 3 0;
v0x139e65d70_0 .var "temp", 8 0;
v0x139e65e20_0 .var "value_to_be_written", 63 0;
E_0x139e64800 .event posedge, v0x139e65350_0;
L_0x139e6f680 .part v0x139e6d920_0, 8, 8;
L_0x139e6f760 .part v0x139e6d920_0, 16, 64;
L_0x139e6f800 .part v0x139e6d920_0, 80, 64;
L_0x139e6f920 .part v0x139e6d920_0, 144, 1;
L_0x139e6f9c0 .part v0x139e6d920_0, 145, 8;
L_0x139e6fa60 .part v0x139e6d920_0, 153, 4;
L_0x139e6fc60 .part v0x139e65580_0, 4, 3;
L_0x139e6fd40 .concat8 [ 8 64 3 4], v0x139e651f0_0, v0x139e65e20_0, L_0x139e6fc60, v0x139e65cc0_0;
L_0x139e70030 .concat8 [ 8 1 0 0], v0x139e652a0_0, v0x139e65810_0;
S_0x139e65f30 .scope module, "inf" "instruction_fetch" 2 51, 4 8 0, S_0x139e38390;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "Branch_Update_with_isBranch";
    .port_info 1 /INPUT 1 "data_stall";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 24 "IF_output";
L_0x139e6e3c0 .functor BUFZ 8, v0x139e67050_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x139e6e570 .functor BUFZ 16, v0x139e66b90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x139e66cb0_0 .net "Address_Bus", 7 0, v0x139e67050_0;  1 drivers
v0x139e66d60_0 .net "Branch_Update_with_isBranch", 8 0, v0x139e6d4c0_0;  1 drivers
v0x139e66df0_0 .net "Data_Bus", 15 0, v0x139e66b90_0;  1 drivers
v0x139e66ec0_0 .net "IF_output", 23 0, L_0x139e6e430;  alias, 1 drivers
v0x139e66f60_0 .var "Plus_4", 7 0;
v0x139e67050_0 .var "Program_Counter", 7 0;
v0x139e67100_0 .net *"_ivl_12", 15 0, L_0x139e6e570;  1 drivers
v0x139e671b0_0 .net *"_ivl_7", 7 0, L_0x139e6e3c0;  1 drivers
v0x139e67260_0 .net "clk", 0 0, v0x139e6da50_0;  alias, 1 drivers
v0x139e67370_0 .net "data_stall", 0 0, v0x139e6db70_0;  1 drivers
v0x139e67400_0 .net "is_Branch", 0 0, L_0x139e6e1a0;  1 drivers
E_0x139e64f00 .event negedge, v0x139e67370_0;
L_0x139e6e1a0 .part v0x139e6d4c0_0, 8, 1;
L_0x139e6e430 .concat8 [ 8 16 0 0], L_0x139e6e3c0, L_0x139e6e570;
S_0x139e66120 .scope module, "IM" "instruction_memory" 4 47, 5 9 0, S_0x139e65f30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "pc";
    .port_info 1 /OUTPUT 16 "instruction";
v0x139e668b0_0 .var "character", 7 0;
v0x139e66970_0 .var/i "fd", 31 0;
v0x139e66a20_0 .net "instruction", 15 0, v0x139e66b90_0;  alias, 1 drivers
v0x139e66ae0_0 .net "pc", 7 0, v0x139e67050_0;  alias, 1 drivers
v0x139e66b90_0 .var "temp", 15 0;
E_0x139e66330 .event edge, v0x139e66ae0_0, v0x139e66970_0, v0x139e668b0_0;
S_0x139e66390 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 21, 5 21 0, S_0x139e66120;
 .timescale 0 0;
v0x139e667f0_0 .var/i "i", 31 0;
S_0x139e66560 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 22, 5 22 0, S_0x139e66390;
 .timescale 0 0;
v0x139e66730_0 .var/i "j", 31 0;
S_0x139e674d0 .scope module, "ma" "memory_access" 2 92, 6 11 0, S_0x139e38390;
 .timescale 0 0;
    .port_info 0 /INPUT 79 "Address_Value_RegAddress_isLoad_isMemWrite_isWrite";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 69 "write";
v0x139e69350_0 .net "Address", 7 0, L_0x139e70260;  1 drivers
v0x139e693e0_0 .net "Address_Value_RegAddress_isLoad_isMemWrite_isWrite", 78 0, v0x139e6d590_0;  1 drivers
v0x139e69470_0 .net "DMoutput", 63 0, L_0x139e708b0;  1 drivers
v0x139e69540_0 .var "Reg_to_be_written", 3 0;
v0x139e695d0_0 .var "Temp_reg_for_wb_value", 63 0;
v0x139e696c0_0 .net "Value", 63 0, L_0x139e70380;  1 drivers
v0x139e69760_0 .net *"_ivl_13", 63 0, v0x139e695d0_0;  1 drivers
v0x139e69800_0 .net *"_ivl_17", 3 0, v0x139e69540_0;  1 drivers
v0x139e698b0_0 .net *"_ivl_22", 0 0, v0x139e69c60_0;  1 drivers
v0x139e699e0_0 .net "clk", 0 0, v0x139e6da50_0;  alias, 1 drivers
v0x139e69a70_0 .net "isLoad", 0 0, L_0x139e70460;  1 drivers
v0x139e69b20_0 .net "isMemWrite", 0 0, L_0x139e70580;  1 drivers
v0x139e69bc0_0 .net "isWrite", 0 0, L_0x139e70620;  1 drivers
v0x139e69c60_0 .var "isWritetemp", 0 0;
v0x139e69d10_0 .net "write", 68 0, L_0x139e70a80;  alias, 1 drivers
L_0x139e70260 .part v0x139e6d590_0, 0, 8;
L_0x139e70380 .part v0x139e6d590_0, 8, 64;
L_0x139e70460 .part v0x139e6d590_0, 72, 1;
L_0x139e70580 .part v0x139e6d590_0, 73, 1;
L_0x139e70620 .part v0x139e6d590_0, 74, 1;
L_0x139e70a80 .concat8 [ 64 4 1 0], v0x139e695d0_0, v0x139e69540_0, v0x139e69c60_0;
S_0x139e67720 .scope module, "DM" "data_memory" 6 36, 7 9 0, S_0x139e674d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ismemwrite";
    .port_info 1 /INPUT 8 "memaddress";
    .port_info 2 /INPUT 64 "inputdata";
    .port_info 3 /OUTPUT 64 "outputdata";
L_0x139e708b0 .functor BUFZ 64, L_0x139e706f0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x139e67c20_0 .net *"_ivl_0", 63 0, L_0x139e706f0;  1 drivers
v0x139e67ce0_0 .net *"_ivl_2", 9 0, L_0x139e70790;  1 drivers
L_0x130040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x139e67d90_0 .net *"_ivl_5", 1 0, L_0x130040010;  1 drivers
v0x139e67e50_0 .var/i "fd", 31 0;
v0x139e67f00_0 .net "inputdata", 63 0, L_0x139e70380;  alias, 1 drivers
v0x139e67ff0_0 .net "ismemwrite", 0 0, L_0x139e70580;  alias, 1 drivers
v0x139e68090_0 .net "memaddress", 7 0, L_0x139e70260;  alias, 1 drivers
v0x139e68140_0 .net "outputdata", 63 0, L_0x139e708b0;  alias, 1 drivers
v0x139e681f0 .array "temp", 255 0, 63 0;
E_0x139e67960/0 .event edge, v0x139e67ff0_0, v0x139e67f00_0, v0x139e68090_0, v0x139e67e50_0;
v0x139e681f0_0 .array/port v0x139e681f0, 0;
v0x139e681f0_1 .array/port v0x139e681f0, 1;
v0x139e681f0_2 .array/port v0x139e681f0, 2;
v0x139e681f0_3 .array/port v0x139e681f0, 3;
E_0x139e67960/1 .event edge, v0x139e681f0_0, v0x139e681f0_1, v0x139e681f0_2, v0x139e681f0_3;
v0x139e681f0_4 .array/port v0x139e681f0, 4;
v0x139e681f0_5 .array/port v0x139e681f0, 5;
v0x139e681f0_6 .array/port v0x139e681f0, 6;
v0x139e681f0_7 .array/port v0x139e681f0, 7;
E_0x139e67960/2 .event edge, v0x139e681f0_4, v0x139e681f0_5, v0x139e681f0_6, v0x139e681f0_7;
v0x139e681f0_8 .array/port v0x139e681f0, 8;
v0x139e681f0_9 .array/port v0x139e681f0, 9;
v0x139e681f0_10 .array/port v0x139e681f0, 10;
v0x139e681f0_11 .array/port v0x139e681f0, 11;
E_0x139e67960/3 .event edge, v0x139e681f0_8, v0x139e681f0_9, v0x139e681f0_10, v0x139e681f0_11;
v0x139e681f0_12 .array/port v0x139e681f0, 12;
v0x139e681f0_13 .array/port v0x139e681f0, 13;
v0x139e681f0_14 .array/port v0x139e681f0, 14;
v0x139e681f0_15 .array/port v0x139e681f0, 15;
E_0x139e67960/4 .event edge, v0x139e681f0_12, v0x139e681f0_13, v0x139e681f0_14, v0x139e681f0_15;
v0x139e681f0_16 .array/port v0x139e681f0, 16;
v0x139e681f0_17 .array/port v0x139e681f0, 17;
v0x139e681f0_18 .array/port v0x139e681f0, 18;
v0x139e681f0_19 .array/port v0x139e681f0, 19;
E_0x139e67960/5 .event edge, v0x139e681f0_16, v0x139e681f0_17, v0x139e681f0_18, v0x139e681f0_19;
v0x139e681f0_20 .array/port v0x139e681f0, 20;
v0x139e681f0_21 .array/port v0x139e681f0, 21;
v0x139e681f0_22 .array/port v0x139e681f0, 22;
v0x139e681f0_23 .array/port v0x139e681f0, 23;
E_0x139e67960/6 .event edge, v0x139e681f0_20, v0x139e681f0_21, v0x139e681f0_22, v0x139e681f0_23;
v0x139e681f0_24 .array/port v0x139e681f0, 24;
v0x139e681f0_25 .array/port v0x139e681f0, 25;
v0x139e681f0_26 .array/port v0x139e681f0, 26;
v0x139e681f0_27 .array/port v0x139e681f0, 27;
E_0x139e67960/7 .event edge, v0x139e681f0_24, v0x139e681f0_25, v0x139e681f0_26, v0x139e681f0_27;
v0x139e681f0_28 .array/port v0x139e681f0, 28;
v0x139e681f0_29 .array/port v0x139e681f0, 29;
v0x139e681f0_30 .array/port v0x139e681f0, 30;
v0x139e681f0_31 .array/port v0x139e681f0, 31;
E_0x139e67960/8 .event edge, v0x139e681f0_28, v0x139e681f0_29, v0x139e681f0_30, v0x139e681f0_31;
v0x139e681f0_32 .array/port v0x139e681f0, 32;
v0x139e681f0_33 .array/port v0x139e681f0, 33;
v0x139e681f0_34 .array/port v0x139e681f0, 34;
v0x139e681f0_35 .array/port v0x139e681f0, 35;
E_0x139e67960/9 .event edge, v0x139e681f0_32, v0x139e681f0_33, v0x139e681f0_34, v0x139e681f0_35;
v0x139e681f0_36 .array/port v0x139e681f0, 36;
v0x139e681f0_37 .array/port v0x139e681f0, 37;
v0x139e681f0_38 .array/port v0x139e681f0, 38;
v0x139e681f0_39 .array/port v0x139e681f0, 39;
E_0x139e67960/10 .event edge, v0x139e681f0_36, v0x139e681f0_37, v0x139e681f0_38, v0x139e681f0_39;
v0x139e681f0_40 .array/port v0x139e681f0, 40;
v0x139e681f0_41 .array/port v0x139e681f0, 41;
v0x139e681f0_42 .array/port v0x139e681f0, 42;
v0x139e681f0_43 .array/port v0x139e681f0, 43;
E_0x139e67960/11 .event edge, v0x139e681f0_40, v0x139e681f0_41, v0x139e681f0_42, v0x139e681f0_43;
v0x139e681f0_44 .array/port v0x139e681f0, 44;
v0x139e681f0_45 .array/port v0x139e681f0, 45;
v0x139e681f0_46 .array/port v0x139e681f0, 46;
v0x139e681f0_47 .array/port v0x139e681f0, 47;
E_0x139e67960/12 .event edge, v0x139e681f0_44, v0x139e681f0_45, v0x139e681f0_46, v0x139e681f0_47;
v0x139e681f0_48 .array/port v0x139e681f0, 48;
v0x139e681f0_49 .array/port v0x139e681f0, 49;
v0x139e681f0_50 .array/port v0x139e681f0, 50;
v0x139e681f0_51 .array/port v0x139e681f0, 51;
E_0x139e67960/13 .event edge, v0x139e681f0_48, v0x139e681f0_49, v0x139e681f0_50, v0x139e681f0_51;
v0x139e681f0_52 .array/port v0x139e681f0, 52;
v0x139e681f0_53 .array/port v0x139e681f0, 53;
v0x139e681f0_54 .array/port v0x139e681f0, 54;
v0x139e681f0_55 .array/port v0x139e681f0, 55;
E_0x139e67960/14 .event edge, v0x139e681f0_52, v0x139e681f0_53, v0x139e681f0_54, v0x139e681f0_55;
v0x139e681f0_56 .array/port v0x139e681f0, 56;
v0x139e681f0_57 .array/port v0x139e681f0, 57;
v0x139e681f0_58 .array/port v0x139e681f0, 58;
v0x139e681f0_59 .array/port v0x139e681f0, 59;
E_0x139e67960/15 .event edge, v0x139e681f0_56, v0x139e681f0_57, v0x139e681f0_58, v0x139e681f0_59;
v0x139e681f0_60 .array/port v0x139e681f0, 60;
v0x139e681f0_61 .array/port v0x139e681f0, 61;
v0x139e681f0_62 .array/port v0x139e681f0, 62;
v0x139e681f0_63 .array/port v0x139e681f0, 63;
E_0x139e67960/16 .event edge, v0x139e681f0_60, v0x139e681f0_61, v0x139e681f0_62, v0x139e681f0_63;
v0x139e681f0_64 .array/port v0x139e681f0, 64;
v0x139e681f0_65 .array/port v0x139e681f0, 65;
v0x139e681f0_66 .array/port v0x139e681f0, 66;
v0x139e681f0_67 .array/port v0x139e681f0, 67;
E_0x139e67960/17 .event edge, v0x139e681f0_64, v0x139e681f0_65, v0x139e681f0_66, v0x139e681f0_67;
v0x139e681f0_68 .array/port v0x139e681f0, 68;
v0x139e681f0_69 .array/port v0x139e681f0, 69;
v0x139e681f0_70 .array/port v0x139e681f0, 70;
v0x139e681f0_71 .array/port v0x139e681f0, 71;
E_0x139e67960/18 .event edge, v0x139e681f0_68, v0x139e681f0_69, v0x139e681f0_70, v0x139e681f0_71;
v0x139e681f0_72 .array/port v0x139e681f0, 72;
v0x139e681f0_73 .array/port v0x139e681f0, 73;
v0x139e681f0_74 .array/port v0x139e681f0, 74;
v0x139e681f0_75 .array/port v0x139e681f0, 75;
E_0x139e67960/19 .event edge, v0x139e681f0_72, v0x139e681f0_73, v0x139e681f0_74, v0x139e681f0_75;
v0x139e681f0_76 .array/port v0x139e681f0, 76;
v0x139e681f0_77 .array/port v0x139e681f0, 77;
v0x139e681f0_78 .array/port v0x139e681f0, 78;
v0x139e681f0_79 .array/port v0x139e681f0, 79;
E_0x139e67960/20 .event edge, v0x139e681f0_76, v0x139e681f0_77, v0x139e681f0_78, v0x139e681f0_79;
v0x139e681f0_80 .array/port v0x139e681f0, 80;
v0x139e681f0_81 .array/port v0x139e681f0, 81;
v0x139e681f0_82 .array/port v0x139e681f0, 82;
v0x139e681f0_83 .array/port v0x139e681f0, 83;
E_0x139e67960/21 .event edge, v0x139e681f0_80, v0x139e681f0_81, v0x139e681f0_82, v0x139e681f0_83;
v0x139e681f0_84 .array/port v0x139e681f0, 84;
v0x139e681f0_85 .array/port v0x139e681f0, 85;
v0x139e681f0_86 .array/port v0x139e681f0, 86;
v0x139e681f0_87 .array/port v0x139e681f0, 87;
E_0x139e67960/22 .event edge, v0x139e681f0_84, v0x139e681f0_85, v0x139e681f0_86, v0x139e681f0_87;
v0x139e681f0_88 .array/port v0x139e681f0, 88;
v0x139e681f0_89 .array/port v0x139e681f0, 89;
v0x139e681f0_90 .array/port v0x139e681f0, 90;
v0x139e681f0_91 .array/port v0x139e681f0, 91;
E_0x139e67960/23 .event edge, v0x139e681f0_88, v0x139e681f0_89, v0x139e681f0_90, v0x139e681f0_91;
v0x139e681f0_92 .array/port v0x139e681f0, 92;
v0x139e681f0_93 .array/port v0x139e681f0, 93;
v0x139e681f0_94 .array/port v0x139e681f0, 94;
v0x139e681f0_95 .array/port v0x139e681f0, 95;
E_0x139e67960/24 .event edge, v0x139e681f0_92, v0x139e681f0_93, v0x139e681f0_94, v0x139e681f0_95;
v0x139e681f0_96 .array/port v0x139e681f0, 96;
v0x139e681f0_97 .array/port v0x139e681f0, 97;
v0x139e681f0_98 .array/port v0x139e681f0, 98;
v0x139e681f0_99 .array/port v0x139e681f0, 99;
E_0x139e67960/25 .event edge, v0x139e681f0_96, v0x139e681f0_97, v0x139e681f0_98, v0x139e681f0_99;
v0x139e681f0_100 .array/port v0x139e681f0, 100;
v0x139e681f0_101 .array/port v0x139e681f0, 101;
v0x139e681f0_102 .array/port v0x139e681f0, 102;
v0x139e681f0_103 .array/port v0x139e681f0, 103;
E_0x139e67960/26 .event edge, v0x139e681f0_100, v0x139e681f0_101, v0x139e681f0_102, v0x139e681f0_103;
v0x139e681f0_104 .array/port v0x139e681f0, 104;
v0x139e681f0_105 .array/port v0x139e681f0, 105;
v0x139e681f0_106 .array/port v0x139e681f0, 106;
v0x139e681f0_107 .array/port v0x139e681f0, 107;
E_0x139e67960/27 .event edge, v0x139e681f0_104, v0x139e681f0_105, v0x139e681f0_106, v0x139e681f0_107;
v0x139e681f0_108 .array/port v0x139e681f0, 108;
v0x139e681f0_109 .array/port v0x139e681f0, 109;
v0x139e681f0_110 .array/port v0x139e681f0, 110;
v0x139e681f0_111 .array/port v0x139e681f0, 111;
E_0x139e67960/28 .event edge, v0x139e681f0_108, v0x139e681f0_109, v0x139e681f0_110, v0x139e681f0_111;
v0x139e681f0_112 .array/port v0x139e681f0, 112;
v0x139e681f0_113 .array/port v0x139e681f0, 113;
v0x139e681f0_114 .array/port v0x139e681f0, 114;
v0x139e681f0_115 .array/port v0x139e681f0, 115;
E_0x139e67960/29 .event edge, v0x139e681f0_112, v0x139e681f0_113, v0x139e681f0_114, v0x139e681f0_115;
v0x139e681f0_116 .array/port v0x139e681f0, 116;
v0x139e681f0_117 .array/port v0x139e681f0, 117;
v0x139e681f0_118 .array/port v0x139e681f0, 118;
v0x139e681f0_119 .array/port v0x139e681f0, 119;
E_0x139e67960/30 .event edge, v0x139e681f0_116, v0x139e681f0_117, v0x139e681f0_118, v0x139e681f0_119;
v0x139e681f0_120 .array/port v0x139e681f0, 120;
v0x139e681f0_121 .array/port v0x139e681f0, 121;
v0x139e681f0_122 .array/port v0x139e681f0, 122;
v0x139e681f0_123 .array/port v0x139e681f0, 123;
E_0x139e67960/31 .event edge, v0x139e681f0_120, v0x139e681f0_121, v0x139e681f0_122, v0x139e681f0_123;
v0x139e681f0_124 .array/port v0x139e681f0, 124;
v0x139e681f0_125 .array/port v0x139e681f0, 125;
v0x139e681f0_126 .array/port v0x139e681f0, 126;
v0x139e681f0_127 .array/port v0x139e681f0, 127;
E_0x139e67960/32 .event edge, v0x139e681f0_124, v0x139e681f0_125, v0x139e681f0_126, v0x139e681f0_127;
v0x139e681f0_128 .array/port v0x139e681f0, 128;
v0x139e681f0_129 .array/port v0x139e681f0, 129;
v0x139e681f0_130 .array/port v0x139e681f0, 130;
v0x139e681f0_131 .array/port v0x139e681f0, 131;
E_0x139e67960/33 .event edge, v0x139e681f0_128, v0x139e681f0_129, v0x139e681f0_130, v0x139e681f0_131;
v0x139e681f0_132 .array/port v0x139e681f0, 132;
v0x139e681f0_133 .array/port v0x139e681f0, 133;
v0x139e681f0_134 .array/port v0x139e681f0, 134;
v0x139e681f0_135 .array/port v0x139e681f0, 135;
E_0x139e67960/34 .event edge, v0x139e681f0_132, v0x139e681f0_133, v0x139e681f0_134, v0x139e681f0_135;
v0x139e681f0_136 .array/port v0x139e681f0, 136;
v0x139e681f0_137 .array/port v0x139e681f0, 137;
v0x139e681f0_138 .array/port v0x139e681f0, 138;
v0x139e681f0_139 .array/port v0x139e681f0, 139;
E_0x139e67960/35 .event edge, v0x139e681f0_136, v0x139e681f0_137, v0x139e681f0_138, v0x139e681f0_139;
v0x139e681f0_140 .array/port v0x139e681f0, 140;
v0x139e681f0_141 .array/port v0x139e681f0, 141;
v0x139e681f0_142 .array/port v0x139e681f0, 142;
v0x139e681f0_143 .array/port v0x139e681f0, 143;
E_0x139e67960/36 .event edge, v0x139e681f0_140, v0x139e681f0_141, v0x139e681f0_142, v0x139e681f0_143;
v0x139e681f0_144 .array/port v0x139e681f0, 144;
v0x139e681f0_145 .array/port v0x139e681f0, 145;
v0x139e681f0_146 .array/port v0x139e681f0, 146;
v0x139e681f0_147 .array/port v0x139e681f0, 147;
E_0x139e67960/37 .event edge, v0x139e681f0_144, v0x139e681f0_145, v0x139e681f0_146, v0x139e681f0_147;
v0x139e681f0_148 .array/port v0x139e681f0, 148;
v0x139e681f0_149 .array/port v0x139e681f0, 149;
v0x139e681f0_150 .array/port v0x139e681f0, 150;
v0x139e681f0_151 .array/port v0x139e681f0, 151;
E_0x139e67960/38 .event edge, v0x139e681f0_148, v0x139e681f0_149, v0x139e681f0_150, v0x139e681f0_151;
v0x139e681f0_152 .array/port v0x139e681f0, 152;
v0x139e681f0_153 .array/port v0x139e681f0, 153;
v0x139e681f0_154 .array/port v0x139e681f0, 154;
v0x139e681f0_155 .array/port v0x139e681f0, 155;
E_0x139e67960/39 .event edge, v0x139e681f0_152, v0x139e681f0_153, v0x139e681f0_154, v0x139e681f0_155;
v0x139e681f0_156 .array/port v0x139e681f0, 156;
v0x139e681f0_157 .array/port v0x139e681f0, 157;
v0x139e681f0_158 .array/port v0x139e681f0, 158;
v0x139e681f0_159 .array/port v0x139e681f0, 159;
E_0x139e67960/40 .event edge, v0x139e681f0_156, v0x139e681f0_157, v0x139e681f0_158, v0x139e681f0_159;
v0x139e681f0_160 .array/port v0x139e681f0, 160;
v0x139e681f0_161 .array/port v0x139e681f0, 161;
v0x139e681f0_162 .array/port v0x139e681f0, 162;
v0x139e681f0_163 .array/port v0x139e681f0, 163;
E_0x139e67960/41 .event edge, v0x139e681f0_160, v0x139e681f0_161, v0x139e681f0_162, v0x139e681f0_163;
v0x139e681f0_164 .array/port v0x139e681f0, 164;
v0x139e681f0_165 .array/port v0x139e681f0, 165;
v0x139e681f0_166 .array/port v0x139e681f0, 166;
v0x139e681f0_167 .array/port v0x139e681f0, 167;
E_0x139e67960/42 .event edge, v0x139e681f0_164, v0x139e681f0_165, v0x139e681f0_166, v0x139e681f0_167;
v0x139e681f0_168 .array/port v0x139e681f0, 168;
v0x139e681f0_169 .array/port v0x139e681f0, 169;
v0x139e681f0_170 .array/port v0x139e681f0, 170;
v0x139e681f0_171 .array/port v0x139e681f0, 171;
E_0x139e67960/43 .event edge, v0x139e681f0_168, v0x139e681f0_169, v0x139e681f0_170, v0x139e681f0_171;
v0x139e681f0_172 .array/port v0x139e681f0, 172;
v0x139e681f0_173 .array/port v0x139e681f0, 173;
v0x139e681f0_174 .array/port v0x139e681f0, 174;
v0x139e681f0_175 .array/port v0x139e681f0, 175;
E_0x139e67960/44 .event edge, v0x139e681f0_172, v0x139e681f0_173, v0x139e681f0_174, v0x139e681f0_175;
v0x139e681f0_176 .array/port v0x139e681f0, 176;
v0x139e681f0_177 .array/port v0x139e681f0, 177;
v0x139e681f0_178 .array/port v0x139e681f0, 178;
v0x139e681f0_179 .array/port v0x139e681f0, 179;
E_0x139e67960/45 .event edge, v0x139e681f0_176, v0x139e681f0_177, v0x139e681f0_178, v0x139e681f0_179;
v0x139e681f0_180 .array/port v0x139e681f0, 180;
v0x139e681f0_181 .array/port v0x139e681f0, 181;
v0x139e681f0_182 .array/port v0x139e681f0, 182;
v0x139e681f0_183 .array/port v0x139e681f0, 183;
E_0x139e67960/46 .event edge, v0x139e681f0_180, v0x139e681f0_181, v0x139e681f0_182, v0x139e681f0_183;
v0x139e681f0_184 .array/port v0x139e681f0, 184;
v0x139e681f0_185 .array/port v0x139e681f0, 185;
v0x139e681f0_186 .array/port v0x139e681f0, 186;
v0x139e681f0_187 .array/port v0x139e681f0, 187;
E_0x139e67960/47 .event edge, v0x139e681f0_184, v0x139e681f0_185, v0x139e681f0_186, v0x139e681f0_187;
v0x139e681f0_188 .array/port v0x139e681f0, 188;
v0x139e681f0_189 .array/port v0x139e681f0, 189;
v0x139e681f0_190 .array/port v0x139e681f0, 190;
v0x139e681f0_191 .array/port v0x139e681f0, 191;
E_0x139e67960/48 .event edge, v0x139e681f0_188, v0x139e681f0_189, v0x139e681f0_190, v0x139e681f0_191;
v0x139e681f0_192 .array/port v0x139e681f0, 192;
v0x139e681f0_193 .array/port v0x139e681f0, 193;
v0x139e681f0_194 .array/port v0x139e681f0, 194;
v0x139e681f0_195 .array/port v0x139e681f0, 195;
E_0x139e67960/49 .event edge, v0x139e681f0_192, v0x139e681f0_193, v0x139e681f0_194, v0x139e681f0_195;
v0x139e681f0_196 .array/port v0x139e681f0, 196;
v0x139e681f0_197 .array/port v0x139e681f0, 197;
v0x139e681f0_198 .array/port v0x139e681f0, 198;
v0x139e681f0_199 .array/port v0x139e681f0, 199;
E_0x139e67960/50 .event edge, v0x139e681f0_196, v0x139e681f0_197, v0x139e681f0_198, v0x139e681f0_199;
v0x139e681f0_200 .array/port v0x139e681f0, 200;
v0x139e681f0_201 .array/port v0x139e681f0, 201;
v0x139e681f0_202 .array/port v0x139e681f0, 202;
v0x139e681f0_203 .array/port v0x139e681f0, 203;
E_0x139e67960/51 .event edge, v0x139e681f0_200, v0x139e681f0_201, v0x139e681f0_202, v0x139e681f0_203;
v0x139e681f0_204 .array/port v0x139e681f0, 204;
v0x139e681f0_205 .array/port v0x139e681f0, 205;
v0x139e681f0_206 .array/port v0x139e681f0, 206;
v0x139e681f0_207 .array/port v0x139e681f0, 207;
E_0x139e67960/52 .event edge, v0x139e681f0_204, v0x139e681f0_205, v0x139e681f0_206, v0x139e681f0_207;
v0x139e681f0_208 .array/port v0x139e681f0, 208;
v0x139e681f0_209 .array/port v0x139e681f0, 209;
v0x139e681f0_210 .array/port v0x139e681f0, 210;
v0x139e681f0_211 .array/port v0x139e681f0, 211;
E_0x139e67960/53 .event edge, v0x139e681f0_208, v0x139e681f0_209, v0x139e681f0_210, v0x139e681f0_211;
v0x139e681f0_212 .array/port v0x139e681f0, 212;
v0x139e681f0_213 .array/port v0x139e681f0, 213;
v0x139e681f0_214 .array/port v0x139e681f0, 214;
v0x139e681f0_215 .array/port v0x139e681f0, 215;
E_0x139e67960/54 .event edge, v0x139e681f0_212, v0x139e681f0_213, v0x139e681f0_214, v0x139e681f0_215;
v0x139e681f0_216 .array/port v0x139e681f0, 216;
v0x139e681f0_217 .array/port v0x139e681f0, 217;
v0x139e681f0_218 .array/port v0x139e681f0, 218;
v0x139e681f0_219 .array/port v0x139e681f0, 219;
E_0x139e67960/55 .event edge, v0x139e681f0_216, v0x139e681f0_217, v0x139e681f0_218, v0x139e681f0_219;
v0x139e681f0_220 .array/port v0x139e681f0, 220;
v0x139e681f0_221 .array/port v0x139e681f0, 221;
v0x139e681f0_222 .array/port v0x139e681f0, 222;
v0x139e681f0_223 .array/port v0x139e681f0, 223;
E_0x139e67960/56 .event edge, v0x139e681f0_220, v0x139e681f0_221, v0x139e681f0_222, v0x139e681f0_223;
v0x139e681f0_224 .array/port v0x139e681f0, 224;
v0x139e681f0_225 .array/port v0x139e681f0, 225;
v0x139e681f0_226 .array/port v0x139e681f0, 226;
v0x139e681f0_227 .array/port v0x139e681f0, 227;
E_0x139e67960/57 .event edge, v0x139e681f0_224, v0x139e681f0_225, v0x139e681f0_226, v0x139e681f0_227;
v0x139e681f0_228 .array/port v0x139e681f0, 228;
v0x139e681f0_229 .array/port v0x139e681f0, 229;
v0x139e681f0_230 .array/port v0x139e681f0, 230;
v0x139e681f0_231 .array/port v0x139e681f0, 231;
E_0x139e67960/58 .event edge, v0x139e681f0_228, v0x139e681f0_229, v0x139e681f0_230, v0x139e681f0_231;
v0x139e681f0_232 .array/port v0x139e681f0, 232;
v0x139e681f0_233 .array/port v0x139e681f0, 233;
v0x139e681f0_234 .array/port v0x139e681f0, 234;
v0x139e681f0_235 .array/port v0x139e681f0, 235;
E_0x139e67960/59 .event edge, v0x139e681f0_232, v0x139e681f0_233, v0x139e681f0_234, v0x139e681f0_235;
v0x139e681f0_236 .array/port v0x139e681f0, 236;
v0x139e681f0_237 .array/port v0x139e681f0, 237;
v0x139e681f0_238 .array/port v0x139e681f0, 238;
v0x139e681f0_239 .array/port v0x139e681f0, 239;
E_0x139e67960/60 .event edge, v0x139e681f0_236, v0x139e681f0_237, v0x139e681f0_238, v0x139e681f0_239;
v0x139e681f0_240 .array/port v0x139e681f0, 240;
v0x139e681f0_241 .array/port v0x139e681f0, 241;
v0x139e681f0_242 .array/port v0x139e681f0, 242;
v0x139e681f0_243 .array/port v0x139e681f0, 243;
E_0x139e67960/61 .event edge, v0x139e681f0_240, v0x139e681f0_241, v0x139e681f0_242, v0x139e681f0_243;
v0x139e681f0_244 .array/port v0x139e681f0, 244;
v0x139e681f0_245 .array/port v0x139e681f0, 245;
v0x139e681f0_246 .array/port v0x139e681f0, 246;
v0x139e681f0_247 .array/port v0x139e681f0, 247;
E_0x139e67960/62 .event edge, v0x139e681f0_244, v0x139e681f0_245, v0x139e681f0_246, v0x139e681f0_247;
v0x139e681f0_248 .array/port v0x139e681f0, 248;
v0x139e681f0_249 .array/port v0x139e681f0, 249;
v0x139e681f0_250 .array/port v0x139e681f0, 250;
v0x139e681f0_251 .array/port v0x139e681f0, 251;
E_0x139e67960/63 .event edge, v0x139e681f0_248, v0x139e681f0_249, v0x139e681f0_250, v0x139e681f0_251;
v0x139e681f0_252 .array/port v0x139e681f0, 252;
v0x139e681f0_253 .array/port v0x139e681f0, 253;
v0x139e681f0_254 .array/port v0x139e681f0, 254;
v0x139e681f0_255 .array/port v0x139e681f0, 255;
E_0x139e67960/64 .event edge, v0x139e681f0_252, v0x139e681f0_253, v0x139e681f0_254, v0x139e681f0_255;
E_0x139e67960 .event/or E_0x139e67960/0, E_0x139e67960/1, E_0x139e67960/2, E_0x139e67960/3, E_0x139e67960/4, E_0x139e67960/5, E_0x139e67960/6, E_0x139e67960/7, E_0x139e67960/8, E_0x139e67960/9, E_0x139e67960/10, E_0x139e67960/11, E_0x139e67960/12, E_0x139e67960/13, E_0x139e67960/14, E_0x139e67960/15, E_0x139e67960/16, E_0x139e67960/17, E_0x139e67960/18, E_0x139e67960/19, E_0x139e67960/20, E_0x139e67960/21, E_0x139e67960/22, E_0x139e67960/23, E_0x139e67960/24, E_0x139e67960/25, E_0x139e67960/26, E_0x139e67960/27, E_0x139e67960/28, E_0x139e67960/29, E_0x139e67960/30, E_0x139e67960/31, E_0x139e67960/32, E_0x139e67960/33, E_0x139e67960/34, E_0x139e67960/35, E_0x139e67960/36, E_0x139e67960/37, E_0x139e67960/38, E_0x139e67960/39, E_0x139e67960/40, E_0x139e67960/41, E_0x139e67960/42, E_0x139e67960/43, E_0x139e67960/44, E_0x139e67960/45, E_0x139e67960/46, E_0x139e67960/47, E_0x139e67960/48, E_0x139e67960/49, E_0x139e67960/50, E_0x139e67960/51, E_0x139e67960/52, E_0x139e67960/53, E_0x139e67960/54, E_0x139e67960/55, E_0x139e67960/56, E_0x139e67960/57, E_0x139e67960/58, E_0x139e67960/59, E_0x139e67960/60, E_0x139e67960/61, E_0x139e67960/62, E_0x139e67960/63, E_0x139e67960/64;
L_0x139e706f0 .array/port v0x139e681f0, L_0x139e70790;
L_0x139e70790 .concat [ 8 2 0 0], L_0x139e70260, L_0x130040010;
S_0x139e67990 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 27, 7 27 0, S_0x139e67720;
 .timescale 0 0;
v0x139e67b60_0 .var/i "i", 31 0;
S_0x139e69e10 .scope module, "of" "operand_fetch" 2 64, 8 3 0, S_0x139e38390;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "IF_output";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 2 "stalling_control_signal";
    .port_info 3 /OUTPUT 157 "OF_output";
L_0x139e6e620 .functor BUFZ 64, v0x139e6bf70_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x139e6e6b0 .functor BUFZ 4, v0x139e6c090_0, C4<0000>, C4<0000>, C4<0000>;
L_0x139e6e760 .functor BUFZ 1, v0x139e6bb10_0, C4<0>, C4<0>, C4<0>;
L_0x139e6efb0 .functor BUFZ 64, v0x139e6aa90_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x139e6f020 .functor BUFZ 64, v0x139e6ace0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x139e6f0e0 .functor BUFZ 1, L_0x139e6e9c0, C4<0>, C4<0>, C4<0>;
v0x139e6b0e0_0 .net "Control_rod", 9 0, L_0x139e6e830;  1 drivers
v0x139e6b170_0 .var "Control_rod_reg", 9 0;
v0x139e6b200_0 .net "Flag", 0 0, L_0x139e6e9c0;  1 drivers
v0x139e6b290_0 .net "IF_output", 23 0, v0x139e6d710_0;  1 drivers
v0x139e6b330_0 .var "IF_output_reg", 23 0;
v0x139e6b420_0 .net "OF_output", 156 0, L_0x139e6f250;  alias, 1 drivers
v0x139e6b4d0_0 .net *"_ivl_15", 7 0, L_0x139e6ee00;  1 drivers
v0x139e6b580_0 .net *"_ivl_19", 7 0, L_0x139e6eea0;  1 drivers
v0x139e6b630_0 .net *"_ivl_23", 63 0, L_0x139e6efb0;  1 drivers
v0x139e6b740_0 .net *"_ivl_27", 63 0, L_0x139e6f020;  1 drivers
v0x139e6b7f0_0 .net *"_ivl_31", 0 0, L_0x139e6f0e0;  1 drivers
v0x139e6b8a0_0 .net *"_ivl_35", 7 0, L_0x139e6f150;  1 drivers
v0x139e6b950_0 .net *"_ivl_40", 3 0, v0x139e6be50_0;  1 drivers
v0x139e6ba00_0 .net "clk", 0 0, v0x139e6da50_0;  alias, 1 drivers
v0x139e6bb10_0 .var "is_write", 0 0;
v0x139e6bba0_0 .net "is_write_wire", 0 0, L_0x139e6e760;  1 drivers
v0x139e6bc30_0 .net "reg1_data", 63 0, v0x139e6aa90_0;  1 drivers
v0x139e6bdc0_0 .net "reg2_data", 63 0, v0x139e6ace0_0;  1 drivers
v0x139e6be50_0 .var "register_to_be_written", 3 0;
v0x139e6bee0_0 .net "stalling_control_signal", 1 0, L_0x139e6f5e0;  1 drivers
v0x139e6bf70_0 .var "write_data", 63 0;
v0x139e6c000_0 .net "write_data_wire", 63 0, L_0x139e6e620;  1 drivers
v0x139e6c090_0 .var "write_port_address", 3 0;
v0x139e6c120_0 .net "write_port_address_wire", 3 0, L_0x139e6e6b0;  1 drivers
L_0x139e6e8e0 .part v0x139e6d710_0, 8, 4;
L_0x139e6ec00 .part v0x139e6d710_0, 12, 4;
L_0x139e6eca0 .part v0x139e6d710_0, 16, 4;
L_0x139e6ee00 .part v0x139e6b170_0, 0, 8;
L_0x139e6eea0 .part v0x139e6b330_0, 0, 8;
L_0x139e6f150 .part v0x139e6b330_0, 16, 8;
LS_0x139e6f250_0_0 .concat8 [ 8 8 64 64], L_0x139e6ee00, L_0x139e6eea0, L_0x139e6efb0, L_0x139e6f020;
LS_0x139e6f250_0_4 .concat8 [ 1 8 4 0], L_0x139e6f0e0, L_0x139e6f150, v0x139e6be50_0;
L_0x139e6f250 .concat8 [ 144 13 0 0], LS_0x139e6f250_0_0, LS_0x139e6f250_0_4;
L_0x139e6f5e0 .part v0x139e6b170_0, 8, 2;
S_0x139e6a030 .scope module, "cu" "control_unit" 8 38, 9 1 0, S_0x139e69e10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 10 "control_rod";
L_0x139e6e830 .functor BUFZ 10, v0x139e6a350_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x139e6a290_0 .net "control_rod", 9 0, L_0x139e6e830;  alias, 1 drivers
v0x139e6a350_0 .var "cu_reg", 9 0;
v0x139e6a400_0 .net "opcode", 3 0, L_0x139e6e8e0;  1 drivers
E_0x139e6a240 .event edge, v0x139e6a400_0;
S_0x139e6a4f0 .scope module, "rf" "register_file" 8 40, 10 1 0, S_0x139e69e10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "reg1_read_address";
    .port_info 1 /INPUT 4 "reg2_read_address";
    .port_info 2 /INPUT 4 "write_port_address";
    .port_info 3 /INPUT 64 "write_data";
    .port_info 4 /INPUT 1 "is_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 64 "reg1_data";
    .port_info 7 /OUTPUT 64 "reg2_data";
    .port_info 8 /OUTPUT 1 "flag";
v0x139e6a7e0_0 .net "clk", 0 0, v0x139e6da50_0;  alias, 1 drivers
v0x139e6a870_0 .net "flag", 0 0, L_0x139e6e9c0;  alias, 1 drivers
o0x13000c0f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x139e6a920_0 .net "is_write", 0 0, o0x13000c0f0;  0 drivers
v0x139e6a9e0_0 .net "reg1_data", 63 0, v0x139e6aa90_0;  alias, 1 drivers
v0x139e6aa90_0 .var "reg1_data_temp", 63 0;
v0x139e6ab80_0 .net "reg1_read_address", 3 0, L_0x139e6ec00;  1 drivers
v0x139e6ac30_0 .net "reg2_data", 63 0, v0x139e6ace0_0;  alias, 1 drivers
v0x139e6ace0_0 .var "reg2_data_temp", 63 0;
v0x139e6ad90_0 .net "reg2_read_address", 3 0, L_0x139e6eca0;  1 drivers
o0x13000c240 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x139e6aea0_0 .net "write_data", 63 0, o0x13000c240;  0 drivers
o0x13000c270 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x139e6af50_0 .net "write_port_address", 3 0, o0x13000c270;  0 drivers
v0x139e6dde0_15 .array/port v0x139e6dde0, 15;
L_0x139e6e9c0 .part v0x139e6dde0_15, 0, 1;
S_0x139e6c230 .scope module, "rw" "register_write" 2 104, 11 7 0, S_0x139e38390;
 .timescale 0 0;
    .port_info 0 /INPUT 69 "reg_address_and_Value_with_is_write";
    .port_info 1 /INPUT 1 "clk";
v0x139e6d020_0 .net "clk", 0 0, v0x139e6da50_0;  alias, 1 drivers
v0x139e6d0b0_0 .var "is_write", 0 0;
v0x139e6d140_0 .var "reg_address", 3 0;
v0x139e6d1d0_0 .net "reg_address_and_Value_with_is_write", 68 0, v0x139e6d7c0_0;  1 drivers
v0x139e6d260_0 .var "value", 63 0;
S_0x139e6c430 .scope module, "rf" "register_file" 11 15, 10 1 0, S_0x139e6c230;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "reg1_read_address";
    .port_info 1 /INPUT 4 "reg2_read_address";
    .port_info 2 /INPUT 4 "write_port_address";
    .port_info 3 /INPUT 64 "write_data";
    .port_info 4 /INPUT 1 "is_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 64 "reg1_data";
    .port_info 7 /OUTPUT 64 "reg2_data";
    .port_info 8 /OUTPUT 1 "flag";
L_0x139e70d90 .functor BUFZ 64, v0x139e6c9d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x139e70e20 .functor BUFZ 64, v0x139e6cc20_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x139e6c730_0 .net "clk", 0 0, v0x139e6da50_0;  alias, 1 drivers
v0x139e6c7d0_0 .net "flag", 0 0, L_0x139e70cb0;  1 drivers
v0x139e6c870_0 .net "is_write", 0 0, v0x139e6d0b0_0;  1 drivers
v0x139e6c920_0 .net "reg1_data", 63 0, L_0x139e70d90;  1 drivers
v0x139e6c9d0_0 .var "reg1_data_temp", 63 0;
o0x13000c960 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x139e6cac0_0 .net "reg1_read_address", 3 0, o0x13000c960;  0 drivers
v0x139e6cb70_0 .net "reg2_data", 63 0, L_0x139e70e20;  1 drivers
v0x139e6cc20_0 .var "reg2_data_temp", 63 0;
o0x13000c9f0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x139e6ccd0_0 .net "reg2_read_address", 3 0, o0x13000c9f0;  0 drivers
v0x139e6cde0_0 .net "write_data", 63 0, v0x139e6d260_0;  1 drivers
v0x139e6ce90_0 .net "write_port_address", 3 0, v0x139e6d140_0;  1 drivers
L_0x139e70cb0 .part v0x139e6dde0_15, 0, 1;
    .scope S_0x139e66120;
T_0 ;
    %wait E_0x139e66330;
    %vpi_func 5 20 "$fopen" 32, "./Instruction_Memory.txt", "r" {0 0 0};
    %store/vec4 v0x139e66970_0, 0, 32;
    %fork t_1, S_0x139e66390;
    %jmp t_0;
    .scope S_0x139e66390;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x139e667f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x139e667f0_0;
    %load/vec4 v0x139e66ae0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %fork t_3, S_0x139e66560;
    %jmp t_2;
    .scope S_0x139e66560;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x139e66730_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x139e66730_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %vpi_func 5 23 "$fgetc" 32, v0x139e66970_0 {0 0 0};
    %subi 48, 0, 32;
    %pad/s 8;
    %store/vec4 v0x139e668b0_0, 0, 8;
    %load/vec4 v0x139e668b0_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x139e66730_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x139e66b90_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x139e66730_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x139e66730_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x139e66390;
t_2 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x139e667f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x139e667f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x139e66120;
t_0 %join;
    %vpi_call 5 27 "$fclose", v0x139e66970_0 {0 0 0};
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x139e65f30;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x139e67050_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x139e65f30;
T_2 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x139e66f60_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x139e65f30;
T_3 ;
    %wait E_0x139e64800;
    %delay 1, 0;
    %load/vec4 v0x139e67370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x139e67400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x139e66d60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x139e67050_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x139e67050_0;
    %load/vec4 v0x139e66f60_0;
    %add;
    %store/vec4 v0x139e67050_0, 0, 8;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x139e65f30;
T_4 ;
    %wait E_0x139e64f00;
    %jmp T_4;
    .thread T_4;
    .scope S_0x139e6a030;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x139e6a350_0, 0, 10;
    %end;
    .thread T_5;
    .scope S_0x139e6a030;
T_6 ;
    %wait E_0x139e6a240;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x139e6a350_0, 0, 10;
    %load/vec4 v0x139e6a400_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x139e6a400_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139e6a350_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139e6a350_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139e6a350_0, 4, 1;
    %load/vec4 v0x139e6a400_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x139e6a400_0;
    %parti/s 1, 0, 2;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139e6a350_0, 4, 1;
T_6.2 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x139e6a400_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x139e6a400_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x139e6a400_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139e6a350_0, 4, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139e6a350_0, 4, 1;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x139e6a400_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139e6a350_0, 4, 3;
    %load/vec4 v0x139e6a400_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139e6a350_0, 4, 1;
T_6.8 ;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x139e6a4f0;
T_7 ;
    %wait E_0x139e64800;
    %load/vec4 v0x139e6ab80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x139e6dde0, 4;
    %store/vec4 v0x139e6aa90_0, 0, 64;
    %load/vec4 v0x139e6ad90_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x139e6dde0, 4;
    %store/vec4 v0x139e6ace0_0, 0, 64;
    %load/vec4 v0x139e6a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x139e6aea0_0;
    %load/vec4 v0x139e6af50_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x139e6dde0, 4, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x139e69e10;
T_8 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x139e6bf70_0, 0, 64;
    %end;
    .thread T_8;
    .scope S_0x139e69e10;
T_9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x139e6c090_0, 0, 4;
    %end;
    .thread T_9;
    .scope S_0x139e69e10;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139e6bb10_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x139e69e10;
T_11 ;
    %wait E_0x139e64800;
    %load/vec4 v0x139e6b0e0_0;
    %store/vec4 v0x139e6b170_0, 0, 10;
    %load/vec4 v0x139e6b290_0;
    %store/vec4 v0x139e6b330_0, 0, 24;
    %load/vec4 v0x139e6b290_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x139e6be50_0, 0, 4;
    %load/vec4 v0x139e6b0e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x139e6b0e0_0;
    %parti/s 1, 1, 2;
    %or;
    %load/vec4 v0x139e6b0e0_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v0x139e6b290_0;
    %parti/s 4, 8, 5;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x139e6b290_0;
    %parti/s 4, 20, 6;
    %store/vec4 v0x139e6be50_0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x139e645a0;
T_12 ;
    %wait E_0x139e64800;
    %load/vec4 v0x139e649b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x139e65580_0, 0, 8;
    %load/vec4 v0x139e65580_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x139e658b0_0, 0, 1;
    %load/vec4 v0x139e65580_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x139e65b60_0, 0, 3;
    %load/vec4 v0x139e65580_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x139e656c0_0;
    %and;
    %load/vec4 v0x139e65580_0;
    %parti/s 1, 7, 4;
    %or;
    %store/vec4 v0x139e65810_0, 0, 1;
    %load/vec4 v0x139e65580_0;
    %store/vec4 v0x139e65610_0, 0, 8;
    %load/vec4 v0x139e65810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
T_12.0 ;
    %load/vec4 v0x139e65140_0;
    %store/vec4 v0x139e651f0_0, 0, 8;
    %load/vec4 v0x139e65c10_0;
    %store/vec4 v0x139e65cc0_0, 0, 4;
    %load/vec4 v0x139e64a70_0;
    %pad/u 9;
    %load/vec4 v0x139e65140_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x139e65d70_0, 0, 9;
    %load/vec4 v0x139e65d70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x139e652a0_0, 0, 8;
    %load/vec4 v0x139e65a00_0;
    %addi 1, 0, 64;
    %store/vec4 v0x139e65760_0, 0, 64;
    %load/vec4 v0x139e65a00_0;
    %load/vec4 v0x139e65ab0_0;
    %add;
    %store/vec4 v0x139e65090_0, 0, 64;
    %load/vec4 v0x139e65a00_0;
    %load/vec4 v0x139e65ab0_0;
    %mul;
    %store/vec4 v0x139e65950_0, 0, 64;
    %load/vec4 v0x139e65a00_0;
    %load/vec4 v0x139e65ab0_0;
    %xor;
    %store/vec4 v0x139e64b20_0, 0, 64;
    %load/vec4 v0x139e64b20_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x139e653f0_0, 0, 64;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x139e653f0_0, 0, 64;
T_12.3 ;
    %load/vec4 v0x139e65b60_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x139e65090_0;
    %store/vec4 v0x139e65e20_0, 0, 64;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x139e65b60_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x139e65950_0;
    %store/vec4 v0x139e65e20_0, 0, 64;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x139e65b60_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_12.8, 4;
    %load/vec4 v0x139e64b20_0;
    %store/vec4 v0x139e65e20_0, 0, 64;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0x139e65b60_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_12.10, 4;
    %load/vec4 v0x139e65760_0;
    %store/vec4 v0x139e65e20_0, 0, 64;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x139e65b60_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_12.12, 4;
    %load/vec4 v0x139e653f0_0;
    %store/vec4 v0x139e65e20_0, 0, 64;
    %jmp T_12.13;
T_12.12 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x139e65e20_0, 0, 64;
T_12.13 ;
T_12.11 ;
T_12.9 ;
T_12.7 ;
T_12.5 ;
    %load/vec4 v0x139e658b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %load/vec4 v0x139e65a00_0;
    %store/vec4 v0x139e65e20_0, 0, 64;
T_12.14 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x139e67720;
T_13 ;
    %vpi_call 7 20 "$readmemb", "./Data_Memory.txt", v0x139e681f0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x139e67720;
T_14 ;
    %wait E_0x139e67960;
    %load/vec4 v0x139e67ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x139e67f00_0;
    %load/vec4 v0x139e68090_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139e681f0, 0, 4;
    %vpi_func 7 26 "$fopen" 32, "./Data_Memory.txt", "r+" {0 0 0};
    %store/vec4 v0x139e67e50_0, 0, 32;
    %fork t_5, S_0x139e67990;
    %jmp t_4;
    .scope S_0x139e67990;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x139e67b60_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x139e67b60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_14.3, 5;
    %vpi_call 7 28 "$fdisplay", v0x139e67e50_0, "%b", &A<v0x139e681f0, v0x139e67b60_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x139e67b60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x139e67b60_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_0x139e67720;
t_4 %join;
    %vpi_call 7 30 "$fclose", v0x139e67e50_0 {0 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call 7 33 "$readmemb", "./Data_Memory.txt", v0x139e681f0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x139e674d0;
T_15 ;
    %wait E_0x139e64800;
    %load/vec4 v0x139e69bc0_0;
    %store/vec4 v0x139e69c60_0, 0, 1;
    %load/vec4 v0x139e693e0_0;
    %parti/s 4, 75, 8;
    %store/vec4 v0x139e69540_0, 0, 4;
    %load/vec4 v0x139e69a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x139e69470_0;
    %assign/vec4 v0x139e695d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x139e696c0_0;
    %assign/vec4 v0x139e695d0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x139e6c430;
T_16 ;
    %wait E_0x139e64800;
    %load/vec4 v0x139e6cac0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x139e6dde0, 4;
    %store/vec4 v0x139e6c9d0_0, 0, 64;
    %load/vec4 v0x139e6ccd0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x139e6dde0, 4;
    %store/vec4 v0x139e6cc20_0, 0, 64;
    %load/vec4 v0x139e6c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x139e6cde0_0;
    %load/vec4 v0x139e6ce90_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x139e6dde0, 4, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x139e6c230;
T_17 ;
    %wait E_0x139e64800;
    %delay 1, 0;
    %load/vec4 v0x139e6d1d0_0;
    %parti/s 4, 64, 8;
    %store/vec4 v0x139e6d140_0, 0, 4;
    %load/vec4 v0x139e6d1d0_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x139e6d260_0, 0, 64;
    %load/vec4 v0x139e6d1d0_0;
    %parti/s 1, 68, 8;
    %store/vec4 v0x139e6d0b0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x139e38390;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139e6da50_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x139e38390;
T_19 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139e6dde0, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139e6dde0, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139e6dde0, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139e6dde0, 4, 0;
    %pushi/vec4 4, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139e6dde0, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139e6dde0, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139e6dde0, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139e6dde0, 4, 0;
    %pushi/vec4 8, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139e6dde0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139e6dde0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139e6dde0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139e6dde0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139e6dde0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139e6dde0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139e6dde0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x139e6dde0, 4, 0;
    %end;
    .thread T_19;
    .scope S_0x139e38390;
T_20 ;
    %pushi/vec4 2048, 0, 24;
    %store/vec4 v0x139e6d710_0, 0, 24;
    %pushi/vec4 0, 0, 157;
    %store/vec4 v0x139e6d920_0, 0, 157;
    %pushi/vec4 0, 0, 79;
    %store/vec4 v0x139e6d590_0, 0, 79;
    %pushi/vec4 0, 0, 69;
    %store/vec4 v0x139e6d7c0_0, 0, 69;
    %end;
    .thread T_20;
    .scope S_0x139e38390;
T_21 ;
    %wait E_0x139e57d10;
    %load/vec4 v0x139e6d640_0;
    %assign/vec4 v0x139e6d710_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x139e38390;
T_22 ;
    %wait E_0x139e64800;
    %delay 1, 0;
    %load/vec4 v0x139e6d870_0;
    %assign/vec4 v0x139e6d920_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x139e38390;
T_23 ;
    %wait E_0x139e64800;
    %delay 1, 0;
    %load/vec4 v0x139e6d350_0;
    %assign/vec4 v0x139e6d590_0, 0;
    %load/vec4 v0x139e6d410_0;
    %assign/vec4 v0x139e6d4c0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x139e38390;
T_24 ;
    %wait E_0x139e4fe30;
    %load/vec4 v0x139e6dd20_0;
    %assign/vec4 v0x139e6d7c0_0, 0;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x139e38390;
T_25 ;
    %wait E_0x139e64800;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139e6dae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139e6db70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x139e6dff0_0, 0, 2;
    %load/vec4 v0x139e6d710_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x139e6dc00_0, 0, 4;
    %load/vec4 v0x139e6dc00_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139e6dff0_0, 4, 1;
    %load/vec4 v0x139e6dc00_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x139e6dc00_0;
    %parti/s 1, 0, 2;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139e6dff0_0, 4, 1;
T_25.2 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x139e6dc00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x139e6dc00_0;
    %parti/s 1, 1, 2;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x139e6dc00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139e6dff0_0, 4, 1;
T_25.6 ;
T_25.4 ;
T_25.1 ;
    %load/vec4 v0x139e6dff0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.8, 4;
    %load/vec4 v0x139e6d920_0;
    %parti/s 1, 6, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x139e6d920_0;
    %parti/s 4, 153, 9;
    %load/vec4 v0x139e6d710_0;
    %parti/s 4, 12, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139e6db70_0, 0, 1;
    %vpi_call 2 134 "$display", "1" {0 0 0};
    %jmp T_25.11;
T_25.10 ;
    %load/vec4 v0x139e6d590_0;
    %parti/s 1, 74, 8;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x139e6d590_0;
    %parti/s 4, 75, 8;
    %load/vec4 v0x139e6d710_0;
    %parti/s 4, 12, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139e6db70_0, 0, 1;
    %vpi_call 2 138 "$display", "2" {0 0 0};
    %jmp T_25.13;
T_25.12 ;
    %load/vec4 v0x139e6d7c0_0;
    %parti/s 1, 68, 8;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x139e6d7c0_0;
    %parti/s 4, 64, 8;
    %load/vec4 v0x139e6d710_0;
    %parti/s 4, 12, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139e6db70_0, 0, 1;
    %vpi_call 2 142 "$display", "3" {0 0 0};
T_25.14 ;
T_25.13 ;
T_25.11 ;
T_25.8 ;
    %load/vec4 v0x139e6dff0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.16, 4;
    %load/vec4 v0x139e6d920_0;
    %parti/s 1, 6, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x139e6d920_0;
    %parti/s 4, 153, 9;
    %load/vec4 v0x139e6d710_0;
    %parti/s 4, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139e6db70_0, 0, 1;
    %vpi_call 2 148 "$display", "4" {0 0 0};
    %jmp T_25.19;
T_25.18 ;
    %load/vec4 v0x139e6d590_0;
    %parti/s 1, 74, 8;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x139e6d590_0;
    %parti/s 4, 75, 8;
    %load/vec4 v0x139e6d710_0;
    %parti/s 4, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139e6db70_0, 0, 1;
    %vpi_call 2 152 "$display", "5" {0 0 0};
    %jmp T_25.21;
T_25.20 ;
    %load/vec4 v0x139e6d7c0_0;
    %parti/s 1, 68, 8;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x139e6d7c0_0;
    %parti/s 4, 64, 8;
    %load/vec4 v0x139e6d710_0;
    %parti/s 4, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139e6db70_0, 0, 1;
    %vpi_call 2 156 "$display", "6" {0 0 0};
T_25.22 ;
T_25.21 ;
T_25.19 ;
T_25.16 ;
    %load/vec4 v0x139e6dc00_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_25.24, 4;
    %load/vec4 v0x139e6d920_0;
    %parti/s 1, 6, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x139e6d920_0;
    %parti/s 4, 153, 9;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.26, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139e6db70_0, 0, 1;
    %vpi_call 2 162 "$display", "7" {0 0 0};
    %jmp T_25.27;
T_25.26 ;
    %load/vec4 v0x139e6d590_0;
    %parti/s 1, 74, 8;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x139e6d590_0;
    %parti/s 4, 75, 8;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139e6db70_0, 0, 1;
    %vpi_call 2 166 "$display", "8" {0 0 0};
    %jmp T_25.29;
T_25.28 ;
    %load/vec4 v0x139e6d7c0_0;
    %parti/s 1, 68, 8;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x139e6d7c0_0;
    %parti/s 4, 64, 8;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139e6db70_0, 0, 1;
    %vpi_call 2 170 "$display", "9" {0 0 0};
T_25.30 ;
T_25.29 ;
T_25.27 ;
T_25.24 ;
    %delay 2, 0;
    %load/vec4 v0x139e6d4c0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.32, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139e6dae0_0, 0, 1;
T_25.32 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x139e38390;
T_26 ;
    %wait E_0x139e50130;
    %load/vec4 v0x139e6db70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x139e6dc90_0;
    %store/vec4 v0x139e6d710_0, 0, 24;
    %pushi/vec4 256, 0, 157;
    %store/vec4 v0x139e6d920_0, 0, 157;
T_26.0 ;
    %load/vec4 v0x139e6dae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 2048, 0, 24;
    %store/vec4 v0x139e6d710_0, 0, 24;
    %pushi/vec4 256, 0, 157;
    %store/vec4 v0x139e6d920_0, 0, 157;
T_26.2 ;
    %load/vec4 v0x139e6d710_0;
    %store/vec4 v0x139e6dc90_0, 0, 24;
    %jmp T_26;
    .thread T_26;
    .scope S_0x139e38390;
T_27 ;
    %wait E_0x139e64800;
    %vpi_call 2 221 "$display", "IF Output : %b", v0x139e6d710_0 {0 0 0};
    %vpi_call 2 222 "$display", "OF Output : %b", v0x139e6d920_0 {0 0 0};
    %vpi_call 2 223 "$display", "Ex Output : %b", v0x139e6d590_0 {0 0 0};
    %vpi_call 2 224 "$display", "Ma Output : %b", v0x139e6d7c0_0 {0 0 0};
    %jmp T_27;
    .thread T_27;
    .scope S_0x139e38390;
T_28 ;
    %vpi_call 2 230 "$dumpfile", "ifofexmawb.vcd" {0 0 0};
    %vpi_call 2 231 "$dumpvars", 32'sb00000000000000000000000000000000, v0x139e6da50_0, v0x139e6dae0_0, v0x139e6db70_0, v0x139e6b420_0, v0x139e6b330_0, v0x139e6dff0_0, v0x139e6dc90_0, v0x139e6d920_0, v0x139e6d4c0_0, v0x139e6d710_0, v0x139e67050_0 {0 0 0};
    %fork t_7, S_0x139e38050;
    %jmp t_6;
    .scope S_0x139e38050;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x139e57490_0, 0, 32;
T_28.0 ;
    %load/vec4 v0x139e57490_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_28.1, 5;
    %vpi_call 2 232 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x139e6dde0, v0x139e57490_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x139e57490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x139e57490_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %end;
    .scope S_0x139e38390;
t_6 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139e6da50_0, 0, 1;
    %fork t_9, S_0x139e64320;
    %jmp t_8;
    .scope S_0x139e64320;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x139e644f0_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x139e644f0_0;
    %cmpi/s 900, 0, 32;
    %jmp/0xz T_28.3, 5;
    %delay 10, 0;
    %load/vec4 v0x139e6da50_0;
    %inv;
    %store/vec4 v0x139e6da50_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x139e644f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x139e644f0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %end;
    .scope S_0x139e38390;
t_8 %join;
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./alu.v";
    "./instruction_fetch.v";
    "./instruction_memory.v";
    "./memory_access.v";
    "./data_memory.v";
    "./operand_fetch.v";
    "./control_unit.v";
    "./register_file.v";
    "./register_write.v";
