Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Sun Sep 13 12:33:27 2015
| Host         : LAPAR01-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
| Design       : system_top
| Device       : xc7k325t
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 60924 |     0 |    203800 | 29.89 |
|   LUT as Logic             | 55526 |     0 |    203800 | 27.24 |
|   LUT as Memory            |  5398 |     0 |     64000 |  8.43 |
|     LUT as Distributed RAM |  3276 |     0 |           |       |
|     LUT as Shift Register  |  2122 |     0 |           |       |
| Slice Registers            | 66725 |     2 |    407600 | 16.37 |
|   Register as Flip Flop    | 66725 |     2 |    407600 | 16.37 |
|   Register as Latch        |     0 |     0 |    407600 |  0.00 |
| F7 Muxes                   |  1036 |     0 |    101900 |  1.01 |
| F8 Muxes                   |   193 |     0 |     50950 |  0.37 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


2. Memory
---------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 163.5 |     0 |       445 | 36.74 |
|   RAMB36/FIFO*    |   102 |     0 |       445 | 22.92 |
|     RAMB36E1 only |   102 |       |           |       |
|   RAMB18          |   123 |     0 |       890 | 13.82 |
|     RAMB18E1 only |   123 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   73 |     0 |       840 |  8.69 |
|   DSP48E1 only |   73 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  290 |     0 |       500 | 58.00 |
| Bonded IPADs                |    0 |     0 |        50 |  0.00 |
| Bonded OPADs                |    0 |     0 |        32 |  0.00 |
| PHY_CONTROL                 |    3 |     0 |        10 | 30.00 |
| PHASER_REF                  |    3 |     0 |        10 | 30.00 |
| OUT_FIFO                    |   11 |     0 |        40 | 27.50 |
| IN_FIFO                     |    8 |     0 |        40 | 20.00 |
| IDELAYCTRL                  |    3 |     0 |        10 | 30.00 |
| IBUFGDS                     |    0 |     0 |       480 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |        16 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |   11 |     0 |        40 | 27.50 |
|   PHASER_OUT_PHY only       |   11 |     0 |           |       |
| PHASER_IN/PHASER_IN_PHY     |    8 |     0 |        40 | 20.00 |
|   PHASER_IN_PHY only        |    8 |     0 |           |       |
| IDELAYE2/IDELAYE2_FINEDELAY |   71 |     0 |       500 | 14.20 |
|   IDELAYE2 only             |    7 |     0 |           |       |
|   IDELAYE2_FINEDELAY only   |   64 |     0 |           |       |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         8 |  0.00 |
| ILOGIC                      |   71 |     0 |       500 | 14.20 |
|   ISERDES                   |   64 |       |           |       |
|   IDDR                      |    7 |       |           |       |
| OLOGIC                      |  129 |     0 |       500 | 25.80 |
|   OSERDES                   |  103 |       |           |       |
|   ODDR                      |   26 |       |           |       |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |   21 |     0 |        32 | 65.62 |
| BUFIO      |    0 |     0 |        40 |  0.00 |
| MMCME2_ADV |    5 |     0 |        10 | 50.00 |
| PLLE2_ADV  |    1 |     0 |        10 | 10.00 |
| BUFMRCE    |    0 |     0 |        20 |  0.00 |
| BUFHCE     |    2 |     0 |       168 |  1.19 |
| BUFR       |    0 |     0 |        40 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+------------------------+-------+---------------------+
|        Ref Name        |  Used | Functional Category |
+------------------------+-------+---------------------+
| FDRE                   | 58319 |        Flop & Latch |
| LUT6                   | 21788 |                 LUT |
| LUT2                   | 11098 |                 LUT |
| LUT5                   | 10397 |                 LUT |
| LUT3                   |  9932 |                 LUT |
| LUT4                   |  9095 |                 LUT |
| FDCE                   |  6240 |        Flop & Latch |
| RAMD32                 |  4330 |  Distributed Memory |
| LUT1                   |  2969 |                 LUT |
| CARRY4                 |  1691 |          CarryLogic |
| FDSE                   |  1589 |        Flop & Latch |
| RAMS32                 |  1442 |  Distributed Memory |
| SRL16E                 |  1175 |  Distributed Memory |
| SRLC32E                |  1074 |  Distributed Memory |
| MUXF7                  |  1036 |               MuxFx |
| FDPE                   |   577 |        Flop & Latch |
| RAMD64E                |   380 |  Distributed Memory |
| MUXF8                  |   193 |               MuxFx |
| RAMB18E1               |   123 |        Block Memory |
| OSERDESE2              |   103 |                  IO |
| RAMB36E1               |   102 |        Block Memory |
| OBUF                   |    93 |                  IO |
| IBUF                   |    73 |                  IO |
| DSP48E1                |    73 |    Block Arithmetic |
| OBUFT                  |    68 |                  IO |
| OBUFT_DCIEN            |    64 |                  IO |
| ISERDESE2              |    64 |                  IO |
| IDELAYE2_FINEDELAY     |    64 |                  IO |
| IBUF_IBUFDISABLE       |    64 |                  IO |
| ODDR                   |    26 |                  IO |
| BUFG                   |    21 |               Clock |
| OBUFDS                 |    18 |                  IO |
| AND2B1L                |    18 |              Others |
| INV                    |    17 |                 LUT |
| OBUFTDS_DCIEN          |    16 |                  IO |
| IBUFDS_IBUFDISABLE_INT |    16 |                  IO |
| PHASER_OUT_PHY         |    11 |                  IO |
| OUT_FIFO               |    11 |                  IO |
| SRLC16E                |     9 |  Distributed Memory |
| IBUFDS                 |     9 |                  IO |
| PHASER_IN_PHY          |     8 |                  IO |
| IN_FIFO                |     8 |                  IO |
| IDELAYE2               |     7 |                  IO |
| IDDR                   |     7 |                  IO |
| MMCME2_ADV             |     5 |               Clock |
| PHY_CONTROL            |     3 |                  IO |
| PHASER_REF             |     3 |                  IO |
| IDELAYCTRL             |     3 |                  IO |
| OR2L                   |     2 |              Others |
| BUFH                   |     2 |               Clock |
| PLLE2_ADV              |     1 |               Clock |
| BSCANE2                |     1 |              Others |
+------------------------+-------+---------------------+


8. Black Boxes
--------------

+------------+------+
|  Ref Name  | Used |
+------------+------+
| dbg_hub_CV |    1 |
+------------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


