{
  "design": {
    "design_info": {
      "boundary_crc": "0xFBB6E2BCE10E1541",
      "design_src": "D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/Q_Matrix_AXI/Q_Matrix_AXI.bd",
      "device": "xc7z020clg400-1",
      "name": "Q_Matrix_AXI_inst_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true",
      "variant": "true"
    },
    "design_tree": {
      "action_ram_0": "",
      "action_ram_1": "",
      "action_ram_2": "",
      "action_ram_3": "",
      "axi_aram_ctrl_0": "",
      "axi_aram_ctrl_1": "",
      "axi_aram_ctrl_2": "",
      "axi_aram_ctrl_3": ""
    },
    "interface_ports": {
      "S_AXI_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "15",
            "value_src": "strong"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "CLK_DOMAIN": {
            "value": "top_level_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "strong"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2",
            "value_src": "strong"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2",
            "value_src": "strong"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "user_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "strong"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          }
        },
        "address_space_ref": "S_AXI_0",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00007FFF",
          "width": "15"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "S_AXI_0_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "S_AXI_0_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "S_AXI_0_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "S_AXI_0_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "S_AXI_0_arlock",
            "direction": "I"
          },
          "ARPROT": {
            "physical_name": "S_AXI_0_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "S_AXI_0_arready",
            "direction": "O"
          },
          "ARSIZE": {
            "physical_name": "S_AXI_0_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "S_AXI_0_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "S_AXI_0_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "S_AXI_0_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "S_AXI_0_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "S_AXI_0_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "S_AXI_0_awlock",
            "direction": "I"
          },
          "AWPROT": {
            "physical_name": "S_AXI_0_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "S_AXI_0_awready",
            "direction": "O"
          },
          "AWSIZE": {
            "physical_name": "S_AXI_0_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "S_AXI_0_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "S_AXI_0_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "S_AXI_0_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S_AXI_0_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S_AXI_0_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "S_AXI_0_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "S_AXI_0_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "S_AXI_0_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "S_AXI_0_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S_AXI_0_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "S_AXI_0_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "S_AXI_0_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "S_AXI_0_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "S_AXI_0_wvalid",
            "direction": "I"
          }
        }
      },
      "S_AXI_1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "15",
            "value_src": "strong"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "CLK_DOMAIN": {
            "value": "top_level_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "strong"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2",
            "value_src": "strong"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2",
            "value_src": "strong"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "user_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "strong"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          }
        },
        "address_space_ref": "S_AXI_1",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00007FFF",
          "width": "15"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "S_AXI_1_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "S_AXI_1_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "S_AXI_1_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "S_AXI_1_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "S_AXI_1_arlock",
            "direction": "I"
          },
          "ARPROT": {
            "physical_name": "S_AXI_1_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "S_AXI_1_arready",
            "direction": "O"
          },
          "ARSIZE": {
            "physical_name": "S_AXI_1_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "S_AXI_1_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "S_AXI_1_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "S_AXI_1_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "S_AXI_1_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "S_AXI_1_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "S_AXI_1_awlock",
            "direction": "I"
          },
          "AWPROT": {
            "physical_name": "S_AXI_1_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "S_AXI_1_awready",
            "direction": "O"
          },
          "AWSIZE": {
            "physical_name": "S_AXI_1_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "S_AXI_1_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "S_AXI_1_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "S_AXI_1_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S_AXI_1_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S_AXI_1_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "S_AXI_1_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "S_AXI_1_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "S_AXI_1_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "S_AXI_1_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S_AXI_1_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "S_AXI_1_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "S_AXI_1_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "S_AXI_1_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "S_AXI_1_wvalid",
            "direction": "I"
          }
        }
      },
      "S_AXI_2": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "15",
            "value_src": "strong"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "CLK_DOMAIN": {
            "value": "top_level_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "strong"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2",
            "value_src": "strong"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2",
            "value_src": "strong"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "user_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "strong"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          }
        },
        "address_space_ref": "S_AXI_2",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00007FFF",
          "width": "15"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "S_AXI_2_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "S_AXI_2_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "S_AXI_2_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "S_AXI_2_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "S_AXI_2_arlock",
            "direction": "I"
          },
          "ARPROT": {
            "physical_name": "S_AXI_2_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "S_AXI_2_arready",
            "direction": "O"
          },
          "ARSIZE": {
            "physical_name": "S_AXI_2_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "S_AXI_2_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "S_AXI_2_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "S_AXI_2_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "S_AXI_2_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "S_AXI_2_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "S_AXI_2_awlock",
            "direction": "I"
          },
          "AWPROT": {
            "physical_name": "S_AXI_2_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "S_AXI_2_awready",
            "direction": "O"
          },
          "AWSIZE": {
            "physical_name": "S_AXI_2_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "S_AXI_2_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "S_AXI_2_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "S_AXI_2_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S_AXI_2_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S_AXI_2_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "S_AXI_2_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "S_AXI_2_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "S_AXI_2_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "S_AXI_2_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S_AXI_2_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "S_AXI_2_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "S_AXI_2_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "S_AXI_2_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "S_AXI_2_wvalid",
            "direction": "I"
          }
        }
      },
      "S_AXI_3": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "15",
            "value_src": "strong"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "CLK_DOMAIN": {
            "value": "top_level_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "strong"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2",
            "value_src": "strong"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2",
            "value_src": "strong"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "user_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "strong"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          }
        },
        "address_space_ref": "S_AXI_3",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00007FFF",
          "width": "15"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "S_AXI_3_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "S_AXI_3_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "S_AXI_3_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "S_AXI_3_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "S_AXI_3_arlock",
            "direction": "I"
          },
          "ARPROT": {
            "physical_name": "S_AXI_3_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "S_AXI_3_arready",
            "direction": "O"
          },
          "ARSIZE": {
            "physical_name": "S_AXI_3_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "S_AXI_3_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "S_AXI_3_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "S_AXI_3_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "S_AXI_3_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "S_AXI_3_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "S_AXI_3_awlock",
            "direction": "I"
          },
          "AWPROT": {
            "physical_name": "S_AXI_3_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "S_AXI_3_awready",
            "direction": "O"
          },
          "AWSIZE": {
            "physical_name": "S_AXI_3_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "S_AXI_3_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "S_AXI_3_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "S_AXI_3_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S_AXI_3_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S_AXI_3_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "S_AXI_3_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "S_AXI_3_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "S_AXI_3_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "S_AXI_3_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S_AXI_3_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "S_AXI_3_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "S_AXI_3_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "S_AXI_3_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "S_AXI_3_wvalid",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "D_new": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI_0:S_AXI_1:S_AXI_2:S_AXI_3",
            "value_src": "strong"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axi_aresetn",
            "value_src": "strong"
          },
          "CLK_DOMAIN": {
            "value": "top_level_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "strong"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "wen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "wen0": {
        "direction": "I"
      },
      "wen1": {
        "direction": "I"
      },
      "wen2": {
        "direction": "I"
      },
      "wen3": {
        "direction": "I"
      },
      "wr_addr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "s_axi_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "action_ram_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Q_Matrix_AXI_inst_0_action_ram_0_0",
        "xci_path": "ip\\Q_Matrix_AXI_inst_0_action_ram_0_0\\Q_Matrix_AXI_inst_0_action_ram_0_0.xci",
        "inst_hier_path": "action_ram_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "false"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "WRITE_FIRST"
          },
          "Operating_Mode_B": {
            "value": "WRITE_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Read_Width_B": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "Write_Width_B": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "action_ram_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Q_Matrix_AXI_inst_0_action_ram_1_0",
        "xci_path": "ip\\Q_Matrix_AXI_inst_0_action_ram_1_0\\Q_Matrix_AXI_inst_0_action_ram_1_0.xci",
        "inst_hier_path": "action_ram_1",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "false"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "WRITE_FIRST"
          },
          "Operating_Mode_B": {
            "value": "WRITE_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Read_Width_B": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "Write_Width_B": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "action_ram_2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Q_Matrix_AXI_inst_0_action_ram_2_0",
        "xci_path": "ip\\Q_Matrix_AXI_inst_0_action_ram_2_0\\Q_Matrix_AXI_inst_0_action_ram_2_0.xci",
        "inst_hier_path": "action_ram_2",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "false"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "WRITE_FIRST"
          },
          "Operating_Mode_B": {
            "value": "WRITE_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Read_Width_B": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "Write_Width_B": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "action_ram_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Q_Matrix_AXI_inst_0_action_ram_3_0",
        "xci_path": "ip\\Q_Matrix_AXI_inst_0_action_ram_3_0\\Q_Matrix_AXI_inst_0_action_ram_3_0.xci",
        "inst_hier_path": "action_ram_3",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "false"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "WRITE_FIRST"
          },
          "Operating_Mode_B": {
            "value": "WRITE_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Read_Width_B": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "Write_Width_B": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "axi_aram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0",
        "xci_path": "ip\\Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0\\Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0.xci",
        "inst_hier_path": "axi_aram_ctrl_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_aram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0",
        "xci_path": "ip\\Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0\\Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0.xci",
        "inst_hier_path": "axi_aram_ctrl_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_aram_ctrl_2": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0",
        "xci_path": "ip\\Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0\\Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0.xci",
        "inst_hier_path": "axi_aram_ctrl_2",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_aram_ctrl_3": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0",
        "xci_path": "ip\\Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0\\Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0.xci",
        "inst_hier_path": "axi_aram_ctrl_3",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_0_1": {
        "interface_ports": [
          "S_AXI_0",
          "axi_aram_ctrl_1/S_AXI"
        ]
      },
      "S_AXI_1_1": {
        "interface_ports": [
          "S_AXI_1",
          "axi_aram_ctrl_0/S_AXI"
        ]
      },
      "S_AXI_2_1": {
        "interface_ports": [
          "S_AXI_2",
          "axi_aram_ctrl_2/S_AXI"
        ]
      },
      "S_AXI_3_1": {
        "interface_ports": [
          "S_AXI_3",
          "axi_aram_ctrl_3/S_AXI"
        ]
      },
      "axi_aram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_aram_ctrl_0/BRAM_PORTA",
          "action_ram_0/BRAM_PORTB"
        ]
      },
      "axi_aram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "axi_aram_ctrl_1/BRAM_PORTA",
          "action_ram_1/BRAM_PORTB"
        ]
      },
      "axi_aram_ctrl_2_BRAM_PORTA": {
        "interface_ports": [
          "axi_aram_ctrl_2/BRAM_PORTA",
          "action_ram_2/BRAM_PORTB"
        ]
      },
      "axi_aram_ctrl_3_BRAM_PORTA": {
        "interface_ports": [
          "axi_aram_ctrl_3/BRAM_PORTA",
          "action_ram_3/BRAM_PORTB"
        ]
      }
    },
    "nets": {
      "addra_0_1": {
        "ports": [
          "wr_addr",
          "action_ram_0/addra",
          "action_ram_1/addra",
          "action_ram_2/addra",
          "action_ram_3/addra"
        ]
      },
      "clka_0_1": {
        "ports": [
          "clk",
          "action_ram_0/clka",
          "action_ram_1/clka",
          "action_ram_2/clka",
          "action_ram_3/clka",
          "axi_aram_ctrl_1/s_axi_aclk",
          "axi_aram_ctrl_0/s_axi_aclk",
          "axi_aram_ctrl_3/s_axi_aclk",
          "axi_aram_ctrl_2/s_axi_aclk"
        ]
      },
      "dina_0_1": {
        "ports": [
          "D_new",
          "action_ram_0/dina",
          "action_ram_1/dina",
          "action_ram_2/dina",
          "action_ram_3/dina"
        ]
      },
      "rsta_0_1": {
        "ports": [
          "rst",
          "action_ram_0/rsta",
          "action_ram_1/rsta",
          "action_ram_2/rsta",
          "action_ram_3/rsta"
        ]
      },
      "s_axi_aresetn_0_1": {
        "ports": [
          "s_axi_aresetn",
          "axi_aram_ctrl_1/s_axi_aresetn",
          "axi_aram_ctrl_0/s_axi_aresetn",
          "axi_aram_ctrl_3/s_axi_aresetn",
          "axi_aram_ctrl_2/s_axi_aresetn"
        ]
      },
      "wea_0_1": {
        "ports": [
          "wen",
          "action_ram_0/wea",
          "action_ram_1/wea",
          "action_ram_2/wea",
          "action_ram_3/wea"
        ]
      },
      "wen0_1": {
        "ports": [
          "wen0",
          "action_ram_0/ena"
        ]
      },
      "wen1_1": {
        "ports": [
          "wen1",
          "action_ram_1/ena"
        ]
      },
      "wen2_1": {
        "ports": [
          "wen2",
          "action_ram_2/ena"
        ]
      },
      "wen3_1": {
        "ports": [
          "wen3",
          "action_ram_3/ena"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_0": {
            "range": "32K",
            "width": "15",
            "segments": {
              "SEG_axi_aram_ctrl_1_Mem0": {
                "address_block": "/axi_aram_ctrl_1/S_AXI/Mem0",
                "offset": "0x0000",
                "range": "8K"
              }
            }
          },
          "S_AXI_1": {
            "range": "32K",
            "width": "15",
            "segments": {
              "SEG_axi_aram_ctrl_0_Mem0": {
                "address_block": "/axi_aram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0000",
                "range": "8K"
              }
            }
          },
          "S_AXI_2": {
            "range": "32K",
            "width": "15",
            "segments": {
              "SEG_axi_aram_ctrl_2_Mem0": {
                "address_block": "/axi_aram_ctrl_2/S_AXI/Mem0",
                "offset": "0x0000",
                "range": "8K"
              }
            }
          },
          "S_AXI_3": {
            "range": "32K",
            "width": "15",
            "segments": {
              "SEG_axi_aram_ctrl_3_Mem0": {
                "address_block": "/axi_aram_ctrl_3/S_AXI/Mem0",
                "offset": "0x0000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}