Running: E:\__Program_Files__\XILINX\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/SZKOLA/aaaSEMESTR - 5/UCISW/Lab 2/zad1/zad1/zad1schemat_zad1schemat_sch_tb_isim_beh.exe -prj E:/SZKOLA/aaaSEMESTR - 5/UCISW/Lab 2/zad1/zad1/zad1schemat_zad1schemat_sch_tb_beh.prj work.zad1schemat_zad1schemat_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/SZKOLA/aaaSEMESTR - 5/UCISW/Lab 2/zad1/zad1/zad1schemat.vhf" into library work
Parsing VHDL file "E:/SZKOLA/aaaSEMESTR - 5/UCISW/Lab 2/zad1/zad1/zad1testbenchh.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture behavioral of entity FJKC_HXILINX_zad1schemat [\FJKC_HXILINX_zad1schemat('0')\]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture xnor2_v of entity XNOR2 [xnor2_default]
Compiling architecture xor2_v of entity XOR2 [xor2_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture behavioral of entity zad1schemat [zad1schemat_default]
Compiling architecture behavioral of entity zad1schemat_zad1schemat_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Built simulation executable E:/SZKOLA/aaaSEMESTR - 5/UCISW/Lab 2/zad1/zad1/zad1schemat_zad1schemat_sch_tb_isim_beh.exe
Fuse Memory Usage: 46788 KB
Fuse CPU Usage: 514 ms
