xst -intstyle ise -ifn "G:/study/MY_Verilogs/Lab3_1400013399_zyw/counter163.xst" -ofn "G:/study/MY_Verilogs/Lab3_1400013399_zyw/counter163.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Basys2_Lab3.ucf -p xc3s100e-cp132-5 counter163.ngc counter163.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o counter163_map.ncd counter163.ngd counter163.pcf 
par -w -intstyle ise -ol high -t 1 counter163_map.ncd counter163.ncd counter163.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml counter163.twx counter163.ncd -o counter163.twr counter163.pcf -ucf Basys2_Lab3.ucf 
bitgen -intstyle ise -f counter163.ut counter163.ncd 
sch2sym -intstyle ise -family spartan3e -refsym counter163 G:/study/MY_Verilogs/Lab3_1400013399_zyw/counter163.sch G:/study/MY_Verilogs/Lab3_1400013399_zyw/counter163.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym counter163 C:/Users/DrLC/Downloads/LogicalLab/lab3-stopwatch/counter163.sch C:/Users/DrLC/Downloads/LogicalLab/lab3-stopwatch/counter163.sym 
