
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.13-s098_1, built Thu Feb 8 11:26:22 PST 2018
Options:	
Date:		Sat May  4 17:14:48 2019
Host:		cadence (x86_64 w/Linux 2.6.32-696.el6.x86_64) (4cores*4cpus*Intel(R) Core(TM) i5-7500 CPU @ 3.40GHz 6144KB)
OS:		Red Hat Enterprise Linux Server release 6.9 (Santiago)

License:
		invs	Innovus Implementation System	17.1	Denied
		invsb	Innovus Implementation System Basic	17.1	Denied
		fexl	First Encounter XL	17.1	Denied
		vdixl	Virtuoso Digital Implementation XL	17.1	checkout succeeded
		Maximum number of instances allowed (1 x 50000).
Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
[INFO] Loading fill procedures release ... 2017_02_14_15_15 for PVS build 15.23
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set init_design_settop 0
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {lef/gsclib090_translated.lef lef/gsclib090_translated_ref.lef}
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net VDD
<CMD> set init_verilog Array_netlist.v
<CMD> set pegDefaultResScaleFactor 1.000000
<CMD> set pegDetailResScaleFactor 1.000000
<CMD> init_design
#% Begin Load MMMC data ... (date=05/04 17:15:17, mem=468.6M)
#% End Load MMMC data ... (date=05/04 17:15:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=468.7M, current mem=468.7M)

Loading LEF file lef/gsclib090_translated.lef ...
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POv', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFFc', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLYc', 
**WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
Set DBUPerIGU to M2 pitch 580.

Loading LEF file lef/gsclib090_translated_ref.lef ...
**WARN: (IMPLF-119):	LAYER 'Oxide' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Poly' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Nhvt' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Nimp' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Phvt' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Pimp' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Nzvt' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'SiProt' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Cont' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**ERROR: (IMPLF-223):	The LEF via 'VIA1X' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1V' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1H' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1XR90' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_E' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_W' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_N' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_S' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2X2CUT' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2X' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2H' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2V' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2XR90' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2TOS' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_S' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_N' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_N' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_S' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_E' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_W' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M9_M8v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M8_M7v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M7_M6v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M6_M5v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M5_M4v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M4_M3v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M3_M2v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M2_M1v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M1_POv' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M1_DIFF' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M1_PSUB' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M1_PIMP' has been defined, the content will be skipped.
**WARN: (EMS-27):	Message (IMPLF-151) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (IMPLF-58):	MACRO 'OAI2BB1X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'OA22X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'NAND3X8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFFRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'TLATSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'OAI2BB1X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DLY4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'ADDFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'CLKAND2X12' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'MXI3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'NAND3X6' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFFRX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'MX3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFFSRHQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'OAI33XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'TLATSRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFFHQX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI221X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'ADDFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI22XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-61):	487 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat May  4 17:15:17 2019
viaInitial ends at Sat May  4 17:15:17 2019
Loading view definition file from Default.view
Reading MAX_timing timing library '/root/Desktop/Array/lib/90/slow.lib' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ACHCONX2' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ACHCONX2' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ACHCONX2' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX1' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX1' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX1' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX2' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX2' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX2' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX4' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX4' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX4' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHXL' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 479 cells in library 'slow' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=21.9M, fe_cpu=0.17min, fe_real=0.48min, fe_mem=594.9M) ***
#% Begin Load netlist data ... (date=05/04 17:15:17, mem=528.9M)
*** Begin netlist parsing (mem=594.9M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 479 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'Array_netlist.v'

*** Memory Usage v#1 (Current mem = 594.930M, initial mem = 232.363M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=594.9M) ***
#% End Load netlist data ... (date=05/04 17:15:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=528.9M, current mem=491.2M)
Top level cell is Array.
Hooked 479 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell Array ...
*** Netlist is unique.
** info: there are 500 modules.
** info: there are 28 stdCell insts.

*** Memory Usage v#1 (Current mem = 632.602M, initial mem = 232.363M) ***
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'constraints_top.sdc' ...
Current (total cpu=0:00:10.5, real=0:00:30.0, peak res=618.9M, current mem=618.9M)
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 1).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'clk' (File constraints_top.sdc, Line 1).

**ERROR: (TCLCMD-1109):	Could not find source for create_clock command (File constraints_top.sdc, Line 1).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 2).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File constraints_top.sdc, Line 2).

**ERROR: (TCLCMD-265):	No matching clock found for '' (File constraints_top.sdc, Line 2).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 3).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File constraints_top.sdc, Line 3).

**ERROR: (TCLCMD-265):	No matching clock found for '' (File constraints_top.sdc, Line 3).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 4).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'clk' (File constraints_top.sdc, Line 4).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match '' (File constraints_top.sdc, Line 4).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'rst' (File constraints_top.sdc, Line 5).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'rst' (File constraints_top.sdc, Line 5).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 5).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File constraints_top.sdc, Line 5).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File constraints_top.sdc, Line 5).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count' (File constraints_top.sdc, Line 6).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count' (File constraints_top.sdc, Line 6).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 6).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File constraints_top.sdc, Line 6).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File constraints_top.sdc, Line 6).

INFO (CTE): Reading of timing constraints file constraints_top.sdc completed, with 8 Warnings and 14 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=618.9M, current mem=618.2M)
Current (total cpu=0:00:10.5, real=0:00:30.0, peak res=618.9M, current mem=618.2M)
Total number of combinational cells: 317
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: Worst
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-151           41  The viaRule '%s' has been defined, the c...
WARNING   IMPLF-155            9  ViaRule only supports routing/cut layer,...
WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
ERROR     IMPLF-223          103  The LEF via '%s' has been defined and fo...
WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     TCLCMD-265           2  No matching clock found for '%s'         
WARNING   TCLCMD-513           8  The software could not find a matching o...
ERROR     TCLCMD-917          11  Cannot find '%s' that match '%s'         
ERROR     TCLCMD-1109          1  Could not find source for %s command     
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 1576 warning(s), 117 error(s)

<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site gsclib090site -r 0.838842975207 0.699987 8 8 8 8
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site gsclib090site -r 0.613636363636 0.69697 8.12 8.12 8.12 8.12
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> pan 8.691 14.188
<CMD> pan 0.036 -0.279
<CMD> selectObject IO_Pin {op[7]}
<CMD> get_visible_nets
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 1 -spreadType side -pin {{a[0]} {a[1]} {a[2]} {a[3]}}
Successfully spread [4] pins.
editPin : finished (cpu = 0:00:00.3 real = 0:00:00.0, mem = 946.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 3 -layer 1 -spreadType side -pin {{b[0]} {b[1]} {b[2]} {b[3]}}
Successfully spread [4] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 946.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 2 -layer 1 -spreadType side -pin {{op[0]} {op[1]} {op[2]} {op[3]} {op[4]} {op[5]} {op[6]} {op[7]}}
Successfully spread [8] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 947.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.12 -pinDepth 0.585 -fixOverlap 1 -spreadDirection clockwise -edge 2 -layer 1 -spreadType side -pin {{op[0]} {op[1]} {op[2]} {op[3]} {op[4]} {op[5]} {op[6]} {op[7]}}
Successfully spread [8] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 947.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |        4       |       NA       |
|  Via8  |        8       |        0       |
| Metal9 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction vertical -width 1.8 -spacing 1.8 -set_to_set_distance 10 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 12 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |        6       |       NA       |
|  Via8  |       12       |        0       |
| Metal9 |        6       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction vertical -width 1.8 -spacing 1.8 -set_to_set_distance 10 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
**WARN: (IMPPP-170):	The power planner failed to create a wire at (9.02, 4.52) (9.02, 24.77) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (19.02, 4.52) (19.02, 24.77) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (29.02, 4.52) (29.02, 24.77) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.62, 17.42) (12.62, 27.07) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (22.62, 17.42) (22.62, 27.07) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (32.62, 17.42) (32.62, 27.07) because same wire already exists.
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 3 vias, deleted 3 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |        3       |       NA       |
|  Via8  |        3       |        3       |
| Metal9 |        3       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
*** Begin SPECIAL ROUTE on Sat May  4 17:18:12 2019 ***
SPECIAL ROUTE ran on directory: /root/Desktop/Array
SPECIAL ROUTE ran on machine: cadence (Linux 2.6.32-696.el6.x86_64 x86_64 800Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 9
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 9
srouteTopTargetLayerLimit set to 9
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1736.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 19 layers, 9 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 487 macros, 5 used
Read in 4 components
  4 core components: 4 unplaced, 0 placed, 0 fixed
Read in 16 physical pins
  16 physical pins: 0 unplaced, 16 placed, 0 fixed
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 24 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 12
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 6
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1751.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 16 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 18 wires.
ViaGen created 84 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       18       |       NA       |
|  Via1  |       12       |        0       |
|  Via2  |       12       |        0       |
|  Via3  |       12       |        0       |
|  Via4  |       12       |        0       |
|  Via5  |       12       |        0       |
|  Via6  |       12       |        0       |
|  Via7  |       12       |        0       |
+--------+----------------+----------------+
<CMD> setPlaceMode -fp true
<CMD> report_message -start_cmd
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#13 (mem=984.9M)" ...
<CMD> setDelayCalMode -engine feDc
No user setting net weight.
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
Scan chains were not defined.
#std cell=28 (0 fixed + 28 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=48 #term=120 #term/net=2.50, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=16
stdCell: 28 single + 0 double + 0 multi
Total standard cell length = 0.1067 (mm), area = 0.0003 (mm^2)
Estimated cell power/ground rail width = 0.408 um
Average module density = 0.694.
Density for the design = 0.694.
       = stdcell_area 368 sites (279 um^2) / alloc_area 530 sites (401 um^2).
Pin Density = 0.2264.
            = total # of pins 120 / total area 530.
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 6.124e+02 (4.05e+02 2.07e+02)
              Est.  stn bbox = 6.384e+02 (4.19e+02 2.20e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
Iteration  2: Total net bbox = 6.124e+02 (4.05e+02 2.07e+02)
              Est.  stn bbox = 6.384e+02 (4.19e+02 2.20e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
Iteration  3: Total net bbox = 5.316e+02 (3.29e+02 2.02e+02)
              Est.  stn bbox = 5.581e+02 (3.43e+02 2.15e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
Iteration  4: Total net bbox = 5.910e+02 (3.91e+02 2.00e+02)
              Est.  stn bbox = 6.205e+02 (4.08e+02 2.13e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
Iteration  5: Total net bbox = 6.314e+02 (4.20e+02 2.11e+02)
              Est.  stn bbox = 6.611e+02 (4.37e+02 2.25e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
Iteration  6: Total net bbox = 6.435e+02 (4.32e+02 2.12e+02)
              Est.  stn bbox = 6.733e+02 (4.48e+02 2.25e+02)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 990.1M
*** cost = 6.435e+02 (4.32e+02 2.12e+02) (cpu for global=0:00:00.0) real=0:00:01.0***
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
*** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=990.1M) ***
<CMD> setDelayCalMode -engine aae
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -nrgrAware -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -enableCongRepairV3 -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -congEffort
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getDesignMode -quiet -congEffort
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> getPlaceMode -exp_slack_driven -quiet
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 990.1M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
INFO: Finished place_design in floorplan mode - no legalization done.

<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setPlaceMode -fp true
<CMD> report_message -start_cmd
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#13 (mem=994.9M)" ...
<CMD> setDelayCalMode -engine feDc
No user setting net weight.
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
Scan chains were not defined.
#std cell=28 (0 fixed + 28 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=48 #term=120 #term/net=2.50, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=16
stdCell: 28 single + 0 double + 0 multi
Total standard cell length = 0.1067 (mm), area = 0.0003 (mm^2)
Average module density = 0.694.
Density for the design = 0.694.
       = stdcell_area 368 sites (279 um^2) / alloc_area 530 sites (401 um^2).
Pin Density = 0.2264.
            = total # of pins 120 / total area 530.
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 6.124e+02 (4.05e+02 2.07e+02)
              Est.  stn bbox = 6.384e+02 (4.19e+02 2.20e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
Iteration  2: Total net bbox = 6.124e+02 (4.05e+02 2.07e+02)
              Est.  stn bbox = 6.384e+02 (4.19e+02 2.20e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
Iteration  3: Total net bbox = 5.316e+02 (3.29e+02 2.02e+02)
              Est.  stn bbox = 5.581e+02 (3.43e+02 2.15e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
Iteration  4: Total net bbox = 5.910e+02 (3.91e+02 2.00e+02)
              Est.  stn bbox = 6.205e+02 (4.08e+02 2.13e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
Iteration  5: Total net bbox = 6.314e+02 (4.20e+02 2.11e+02)
              Est.  stn bbox = 6.611e+02 (4.37e+02 2.25e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
Iteration  6: Total net bbox = 6.435e+02 (4.32e+02 2.12e+02)
              Est.  stn bbox = 6.733e+02 (4.48e+02 2.25e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
*** cost = 6.435e+02 (4.32e+02 2.12e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
*** End of Placement (cpu=0:00:00.0, real=0:00:00.0, mem=990.1M) ***
<CMD> setDelayCalMode -engine aae
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -nrgrAware -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -enableCongRepairV3 -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -congEffort
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getDesignMode -quiet -congEffort
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> getPlaceMode -exp_slack_driven -quiet
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 990.1M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
INFO: Finished place_design in floorplan mode - no legalization done.

<CMD> remove_rf_constraint
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix Array_preCTS -outDir timingReports
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=990.1M)
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 990.1 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=222 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=48  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 48 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 48 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.49% H + 0.00% V. EstWL: 6.733800e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 120
[NR-eGR] Layer2(Metal2)(V) length: 2.464555e+02um, number of vias: 149
[NR-eGR] Layer3(Metal3)(H) length: 4.419600e+02um, number of vias: 4
[NR-eGR] Layer4(Metal4)(V) length: 3.177500e+00um, number of vias: 2
[NR-eGR] Layer5(Metal5)(H) length: 5.510000e+00um, number of vias: 0
[NR-eGR] Layer6(Metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(Metal7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(Metal8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(Metal9)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.971030e+02um, number of vias: 275
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1000.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Extraction called for design 'Array' of instances=28 and nets=58 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design Array.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1000.148M)
#################################################################################
# Design Stage: PreRoute
# Design Name: Array
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1012.43)
AAE DB initialization (MEM=1057.18 CPU=0:00:00.1 REAL=0:00:01.0) 
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 48
End delay calculation. (MEM=1288.64 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1191.27 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:30.3 mem=1191.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.434%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.33 sec
Total Real time: 1.0 sec
Total Memory Usage: 1134.027344 Mbytes
invalid command name "REPORT_AREA"
<CMD> report_area
<CMD> report_power

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD
Set Default Frequency 100MHz.

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=909.27MB/909.27MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=909.35MB/909.35MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=909.39MB/909.39MB)

Begin Processing Signal Activity


Starting Levelizing
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT)
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 10%
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 20%
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 30%
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 40%
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 50%
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 60%
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 70%
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 80%
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 90%

Finished Levelizing
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT)

Starting Activity Propagation
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 10%
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 20%
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 30%

Finished Activity Propagation
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=909.62MB/909.62MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT)
 ... Calculating switching power
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 10%
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 20%
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 30%
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 40%
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 50%
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 60%
 ... Calculating internal and leakage power
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 70%
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 80%
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT): 90%

Finished Calculating power
2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=909.98MB/909.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.02MB/910.02MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.02MB/910.02MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 17.13-s098_1 (64bit) 02/08/2018 11:26 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2019-May-04 17:20:18 (2019-May-04 11:50:18 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: Array
*
*	Liberty Libraries used:
*	        Worst: /root/Desktop/Array/lib/90/slow.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00419511 	   55.7444%
Total Switching Power:       0.00187462 	   24.9098%
Total Leakage Power:         0.00145589 	   19.3458%
Total Power:                 0.00752561
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                             0           0           0           0           0
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                   0.004195    0.001875    0.001456    0.007526         100
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.004195    0.001875    0.001456    0.007526         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9   0.004195    0.001875    0.001456    0.007526         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                  FA_a7/g2 (ADDFX1): 	 0.0005535
* 		Highest Leakage Power:                 HA_a4/g18 (ADDHXL): 	 8.696e-05
* 		Total Cap: 	2.19944e-13 F
* 		Total instances in design:    28
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=910.25MB/910.25MB)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 919.1M, totSessionCpu=0:00:41 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1163.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.434%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 918.7M, totSessionCpu=0:00:41 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1156.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1156.2M) ***
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*'
The useful skew maximum allowed delay is: 0.15

Footprint cell infomation for calculating maxBufDist
*info: There are 16 candidate Buffer cells
*info: There are 19 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1245.3 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=222 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=48  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 48 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 48 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.498900e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 120
[NR-eGR] Layer2(Metal2)(V) length: 2.369500e+02um, number of vias: 141
[NR-eGR] Layer3(Metal3)(H) length: 4.155700e+02um, number of vias: 8
[NR-eGR] Layer4(Metal4)(V) length: 8.990000e+00um, number of vias: 6
[NR-eGR] Layer5(Metal5)(H) length: 2.639000e+01um, number of vias: 0
[NR-eGR] Layer6(Metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(Metal7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(Metal8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(Metal9)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.879000e+02um, number of vias: 275
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1231.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Extraction called for design 'Array' of instances=28 and nets=58 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design Array.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1231.184M)
#################################################################################
# Design Stage: PreRoute
# Design Name: Array
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1229.18)
Total number of fetched objects 48
End delay calculation. (MEM=1280.82 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1280.82 CPU=0:00:00.1 REAL=0:00:00.0)
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
*info: 2 special nets excluded.
*info: 10 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|  End Point  |
+--------+--------+----------+------------+--------+----------+---------+-------------+
|   0.000|   0.000|    69.43%|   0:00:00.0| 1389.1M|     Worst|       NA| NA          |
+--------+--------+----------+------------+--------+----------+---------+-------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1389.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1389.1M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization

Active setup views:
 Worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Check timing (0:00:00.0)
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0358
real setup target slack: 0.0358
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1246.8 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=222 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=48  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 48 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 48 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.498900e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1246.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:00:47.2 mem=1246.8M) ***
Density distribution unevenness ratio = 2.569%
incr SKP is on..., with optDC mode
Wait...
(cpu=0:00:00.9 mem=1248.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.1 mem=1259.9M) ***
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
Iteration  6: Total net bbox = 7.082e+02 (4.71e+02 2.37e+02)
              Est.  stn bbox = 7.400e+02 (4.89e+02 2.51e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1259.9M
Iteration  7: Total net bbox = 7.283e+02 (4.81e+02 2.47e+02)
              Est.  stn bbox = 7.604e+02 (4.99e+02 2.61e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1259.9M
Density distribution unevenness ratio = 0.938%
Move report: Timing Driven Placement moves 27 insts, mean move: 3.91 um, max move: 8.99 um
	Max move on inst (FA_a1/g2): (20.59, 15.95) --> (14.21, 18.56)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1259.9MB
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 7 insts, mean move: 3.81 um, max move: 8.70 um
	Max move on inst (g126): (36.83, 10.73) --> (28.13, 10.73)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1261.9MB
Summary Report:
Instances move: 27 (out of 28 movable)
Instances flipped: 0
Mean displacement: 4.45 um
Max displacement: 11.31 um (Instance: g119) (23.78, 8.12) -> (15.08, 10.73)
	Length: 6 sites, height: 1 rows, site name: gsclib090site, cell type: AND2X1
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1261.9MB
*** Finished refinePlace (0:00:48.4 mem=1261.9M) ***
Density distribution unevenness ratio = 0.000%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=222 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=48  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 48 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 48 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.655500e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 120
[NR-eGR] Layer2(Metal2)(V) length: 2.694800e+02um, number of vias: 155
[NR-eGR] Layer3(Metal3)(H) length: 4.431200e+02um, number of vias: 0
[NR-eGR] Layer4(Metal4)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer5(Metal5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(Metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(Metal7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(Metal8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(Metal9)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.126000e+02um, number of vias: 275
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1247.8M)
Extraction called for design 'Array' of instances=28 and nets=58 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design Array.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1247.793M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1007.2M, totSessionCpu=0:00:48 **
#################################################################################
# Design Stage: PreRoute
# Design Name: Array
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1245.65)
Total number of fetched objects 48
End delay calculation. (MEM=1294.55 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1294.55 CPU=0:00:00.1 REAL=0:00:00.0)
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
*info: 2 special nets excluded.
*info: 10 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.054 TNS Slack 0.000 Density 69.43
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1405.9M) ***

End: GigaOpt Optimization in WNS mode
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
*info: 2 special nets excluded.
*info: 10 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.054 TNS Slack 0.000 Density 69.43

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1410.4M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1410.4M) ***

End: GigaOpt Optimization in TNS mode
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.43
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.43%|        -|   0.000|   0.000|   0:00:00.0| 1408.4M|
|    69.43%|        0|   0.000|   0.000|   0:00:00.0| 1408.4M|
|    69.43%|        0|   0.000|   0.000|   0:00:00.0| 1408.4M|
|    69.43%|        0|   0.000|   0.000|   0:00:00.0| 1408.4M|
|    69.43%|        0|   0.000|   0.000|   0:00:00.0| 1408.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.43
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
*** Starting refinePlace (0:00:57.1 mem=1408.4M) ***
Total net bbox length = 6.817e+02 (4.282e+02 2.535e+02) (ext = 3.186e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1408.4MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.817e+02 (4.282e+02 2.535e+02) (ext = 3.186e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1408.4MB
*** Finished refinePlace (0:00:57.1 mem=1408.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1408.4M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1408.4M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1274.82M, totSessionCpu=0:00:57).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=222 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=48  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 48 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 48 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.655500e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 120
[NR-eGR] Layer2(Metal2)(V) length: 2.694800e+02um, number of vias: 155
[NR-eGR] Layer3(Metal3)(H) length: 4.431200e+02um, number of vias: 0
[NR-eGR] Layer4(Metal4)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer5(Metal5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(Metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(Metal7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(Metal8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(Metal9)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.126000e+02um, number of vias: 275
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1260.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Extraction called for design 'Array' of instances=28 and nets=58 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design Array.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1260.684M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: Array
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1315.92)
Total number of fetched objects 48
End delay calculation. (MEM=1300.04 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1300.04 CPU=0:00:00.1 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  69.43|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  69.43| 0:00:00.0|  1391.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1391.6M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
Begin: GigaOpt postEco optimization
*info: 2 special nets excluded.
*info: 10 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.43
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1410.7M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1391.6M)
Compute RC Scale Done ...
Begin: GigaOpt Optimization in post-eco TNS mode
*info: 2 special nets excluded.
*info: 10 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.43

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1426.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1426.7M) ***

End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 Worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'Array' of instances=28 and nets=58 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design Array.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1393.488M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
#################################################################################
# Design Stage: PreRoute
# Design Name: Array
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1391.49)
Total number of fetched objects 48
End delay calculation. (MEM=1376.36 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1376.36 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:05 mem=1376.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 1041.1M, totSessionCpu=0:01:05 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.434%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 1041.2M, totSessionCpu=0:01:05 **
*** Finished optDesign ***
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeTdrEffort 7
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1042.98 (MB), peak = 1055.20 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#default_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1241.8M, init mem=1241.8M)
*info: Placed = 28            
*info: Unplaced = 0           
Placement Density:69.43%(279/401)
Placement Density (including fixed std cells):69.43%(279/401)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1241.8M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to false
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1241.8M) ***

globalDetailRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat May  4 17:22:11 2019
#
#Generating timing data, please wait...
#48 total nets, 0 already routed, 0 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
Total number of fetched objects 48
End delay calculation. (MEM=1243.34 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 956.81 (MB), peak = 1055.20 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_15015.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 16 ports, 28 instances from timing file .timing_file_15015.tif.gz.
#NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
#Start routing data preparation on Sat May  4 17:22:11 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.900] has 56 nets.
# Metal1       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2550
# Metal2       V   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
# Metal3       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
# Metal4       V   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
# Metal5       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
# Metal6       V   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
# Metal7       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
# Metal8       V   Track-Pitch = 0.8700    Line-2-Via Pitch = 0.8500
# Metal9       H   Track-Pitch = 0.8700    Line-2-Via Pitch = 0.8500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.2900.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 954.43 (MB), peak = 1055.20 (MB)
#Merging special wires...
#
#Finished routing data preparation on Sat May  4 17:22:11 2019
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.01 (MB)
#Total memory = 954.57 (MB)
#Peak memory = 1055.20 (MB)
#
#
#Start global routing on Sat May  4 17:22:11 2019
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat May  4 17:22:11 2019
#
#Start routing resource analysis on Sat May  4 17:22:11 2019
#
#Routing resource analysis is done on Sat May  4 17:22:11 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         101           0          77    15.58%
#  Metal2         V         162           0          77     0.00%
#  Metal3         H         101           0          77     0.00%
#  Metal4         V         162           0          77     0.00%
#  Metal5         H         101           0          77     0.00%
#  Metal6         V         162           0          77     0.00%
#  Metal7         H         101           0          77     0.00%
#  Metal8         V          31          22          77     0.00%
#  Metal9         H          21          12          77    29.87%
#  --------------------------------------------------------------
#  Total                    942       8.48%         693     5.05%
#
#
#
#
#Global routing data preparation is done on Sat May  4 17:22:11 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 954.75 (MB), peak = 1055.20 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 954.84 (MB), peak = 1055.20 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.54 (MB), peak = 1055.20 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.62 (MB), peak = 1055.20 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 10 (skipped).
#Total number of routable nets = 48.
#Total number of nets in the design = 58.
#
#48 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              48  
#-----------------------------
#        Total              48  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              48  
#-----------------------------
#        Total              48  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 624 um.
#Total half perimeter of net bounding box = 818 um.
#Total wire length on LAYER Metal1 = 90 um.
#Total wire length on LAYER Metal2 = 241 um.
#Total wire length on LAYER Metal3 = 293 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 196
#Up-Via Summary (total 196):
#           
#-----------------------
# Metal1            128
# Metal2             68
#-----------------------
#                   196 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.08 (MB)
#Total memory = 956.65 (MB)
#Peak memory = 1055.20 (MB)
#
#Finished global routing on Sat May  4 17:22:11 2019
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 956.21 (MB), peak = 1055.20 (MB)
#Start Track Assignment.
#Done with 48 horizontal wires in 1 hboxes and 47 vertical wires in 1 hboxes.
#Done with 10 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       101.59 	  0.00%  	  0.00% 	  0.00%
# Metal2       224.41 	  0.00%  	  0.00% 	  0.00%
# Metal3       286.78 	  0.00%  	  0.00% 	  0.00%
# Metal4         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All         612.77  	  0.00% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 667 um.
#Total half perimeter of net bounding box = 818 um.
#Total wire length on LAYER Metal1 = 149 um.
#Total wire length on LAYER Metal2 = 222 um.
#Total wire length on LAYER Metal3 = 296 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 196
#Up-Via Summary (total 196):
#           
#-----------------------
# Metal1            128
# Metal2             68
#-----------------------
#                   196 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.18 (MB), peak = 1055.20 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.67 (MB)
#Total memory = 957.19 (MB)
#Peak memory = 1055.20 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 977.07 (MB), peak = 1055.20 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 977.33 (MB), peak = 1055.20 (MB)
#Complete Detail Routing.
#Total wire length = 750 um.
#Total half perimeter of net bounding box = 818 um.
#Total wire length on LAYER Metal1 = 209 um.
#Total wire length on LAYER Metal2 = 284 um.
#Total wire length on LAYER Metal3 = 258 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 191
#Up-Via Summary (total 191):
#           
#-----------------------
# Metal1            118
# Metal2             73
#-----------------------
#                   191 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.42 (MB)
#Total memory = 961.62 (MB)
#Peak memory = 1055.20 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 963.61 (MB), peak = 1055.20 (MB)
#
#Total wire length = 750 um.
#Total half perimeter of net bounding box = 818 um.
#Total wire length on LAYER Metal1 = 209 um.
#Total wire length on LAYER Metal2 = 284 um.
#Total wire length on LAYER Metal3 = 258 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 191
#Up-Via Summary (total 191):
#           
#-----------------------
# Metal1            118
# Metal2             73
#-----------------------
#                   191 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 750 um.
#Total half perimeter of net bounding box = 818 um.
#Total wire length on LAYER Metal1 = 209 um.
#Total wire length on LAYER Metal2 = 284 um.
#Total wire length on LAYER Metal3 = 258 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 191
#Up-Via Summary (total 191):
#           
#-----------------------
# Metal1            118
# Metal2             73
#-----------------------
#                   191 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 973.73 (MB), peak = 1055.20 (MB)
#CELL_VIEW Array,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat May  4 17:22:12 2019
#
#
#Start Post Route Wire Spread.
#Done with 22 horizontal wires in 1 hboxes and 7 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 762 um.
#Total half perimeter of net bounding box = 818 um.
#Total wire length on LAYER Metal1 = 211 um.
#Total wire length on LAYER Metal2 = 286 um.
#Total wire length on LAYER Metal3 = 265 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 191
#Up-Via Summary (total 191):
#           
#-----------------------
# Metal1            118
# Metal2             73
#-----------------------
#                   191 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 973.89 (MB), peak = 1055.20 (MB)
#CELL_VIEW Array,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 963.91 (MB), peak = 1055.20 (MB)
#CELL_VIEW Array,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 762 um.
#Total half perimeter of net bounding box = 818 um.
#Total wire length on LAYER Metal1 = 211 um.
#Total wire length on LAYER Metal2 = 286 um.
#Total wire length on LAYER Metal3 = 265 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 191
#Up-Via Summary (total 191):
#           
#-----------------------
# Metal1            118
# Metal2             73
#-----------------------
#                   191 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.80 (MB)
#Total memory = 961.99 (MB)
#Peak memory = 1055.20 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -71.98 (MB)
#Total memory = 971.24 (MB)
#Peak memory = 1055.20 (MB)
#Number of warnings = 1
#Total number of warnings = 11
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat May  4 17:22:13 2019
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 971.39 (MB), peak = 1055.20 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 975.6M, totSessionCpu=0:01:15 **
#Created 488 library cell signatures
#Created 58 NETS and 0 SPECIALNETS signatures
#Created 28 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.77 (MB), peak = 1055.20 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.78 (MB), peak = 1055.20 (MB)
Begin checking placement ... (start mem=1204.1M, init mem=1204.1M)
*info: Placed = 28            
*info: Unplaced = 0           
Placement Density:69.43%(279/401)
Placement Density (including fixed std cells):69.43%(279/401)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1204.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'Array' of instances=28 and nets=58 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design Array.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.3
      Min Width        : 0.12
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.36
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.36
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.36
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.36
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.36
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.36
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 1
      Min Width        : 0.44
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 1
      Min Width        : 0.44
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1204.1M)
Extracted 10.5085% (CPU Time= 0:00:00.0  MEM= 1238.1M)
Extracted 20.678% (CPU Time= 0:00:00.0  MEM= 1266.1M)
Extracted 30.5085% (CPU Time= 0:00:00.0  MEM= 1266.1M)
Extracted 40.678% (CPU Time= 0:00:00.0  MEM= 1266.1M)
Extracted 50.5085% (CPU Time= 0:00:00.0  MEM= 1266.1M)
Extracted 60.678% (CPU Time= 0:00:00.0  MEM= 1266.1M)
Extracted 70.5085% (CPU Time= 0:00:00.0  MEM= 1266.1M)
Extracted 80.678% (CPU Time= 0:00:00.0  MEM= 1266.1M)
Extracted 90.5085% (CPU Time= 0:00:00.0  MEM= 1266.1M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1266.1M)
Number of Extracted Resistors     : 512
Number of Extracted Ground Cap.   : 534
Number of Extracted Coupling Cap. : 932
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1228.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1232.062M)
Initializing multi-corner resistance tables ...
Unfixed 0 ViaPillar Nets
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
#################################################################################
# Design Stage: PostRoute
# Design Name: Array
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 48
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:00.0 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:00.0 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.1/0:00:00.0 (0.0), mem = 0.0M

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: Array
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1230.06)
Total number of fetched objects 48
AAE_INFO-618: Total number of nets in the design is 58,  79.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1273.44 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1273.44 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1273.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1273.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1273.42)
Glitch Analysis: View Worst -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View Worst -- Total Number of Nets Analyzed = 48. 
Total number of fetched objects 48
AAE_INFO-618: Total number of nets in the design is 58,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1273.42 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1273.42 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:15 mem=1273.4M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.434%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 997.7M, totSessionCpu=0:01:15 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 1262.95M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  69.43|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  69.43| 0:00:00.0|  1503.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1503.9M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1078.1M, totSessionCpu=0:01:17 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 1353.48M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=1353.5M)                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.434%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1078.1M, totSessionCpu=0:01:17 **
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
*info: 2 special nets excluded.
*info: 10 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.43
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1440.3M) ***
*** Starting refinePlace (0:01:22 mem=1421.3M) ***
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1421.3MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1421.3MB
*** Finished refinePlace (0:01:22 mem=1421.3M) ***
Density distribution unevenness ratio = 0.000%
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
*info: 2 special nets excluded.
*info: 10 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.43

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1442.0M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1442.0M) ***
*** Starting refinePlace (0:01:26 mem=1422.9M) ***
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1422.9MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1422.9MB
*** Finished refinePlace (0:01:26 mem=1422.9M) ***
Density distribution unevenness ratio = 0.000%
End: GigaOpt Optimization in TNS mode
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1080.7M, totSessionCpu=0:01:26 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1306.40M, totSessionCpu=0:01:26).
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1080.8M, totSessionCpu=0:01:26 **

Default Rule : ""
Non Default Rules : "LEFDefaultRouteSpec_gpdk090"
Worst Slack : 214748.365 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules : "LEFDefaultRouteSpec_gpdk090"
Worst Slack : 214748.365 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.434%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1011.5M, totSessionCpu=0:01:26 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat May  4 17:23:21 2019
#
#NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation on Sat May  4 17:23:21 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.900] has 56 nets.
# Metal1       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2550
# Metal2       V   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
# Metal3       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
# Metal4       V   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
# Metal5       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
# Metal6       V   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
# Metal7       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
# Metal8       V   Track-Pitch = 0.8700    Line-2-Via Pitch = 0.8500
# Metal9       H   Track-Pitch = 0.8700    Line-2-Via Pitch = 0.8500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.2900.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1015.08 (MB), peak = 1124.87 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat May  4 17:23:21 2019
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 1015.08 (MB)
#Peak memory = 1124.87 (MB)
#
#
#Start global routing on Sat May  4 17:23:21 2019
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 1015.08 (MB)
#Peak memory = 1124.87 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.01 (MB), peak = 1124.87 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.01 (MB), peak = 1124.87 (MB)
#Complete Detail Routing.
#Total wire length = 762 um.
#Total half perimeter of net bounding box = 818 um.
#Total wire length on LAYER Metal1 = 211 um.
#Total wire length on LAYER Metal2 = 286 um.
#Total wire length on LAYER Metal3 = 265 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 191
#Up-Via Summary (total 191):
#           
#-----------------------
# Metal1            118
# Metal2             73
#-----------------------
#                   191 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1015.08 (MB)
#Peak memory = 1124.87 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.01 (MB), peak = 1124.87 (MB)
#
#Total wire length = 762 um.
#Total half perimeter of net bounding box = 818 um.
#Total wire length on LAYER Metal1 = 211 um.
#Total wire length on LAYER Metal2 = 286 um.
#Total wire length on LAYER Metal3 = 265 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 191
#Up-Via Summary (total 191):
#           
#-----------------------
# Metal1            118
# Metal2             73
#-----------------------
#                   191 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 762 um.
#Total half perimeter of net bounding box = 818 um.
#Total wire length on LAYER Metal1 = 211 um.
#Total wire length on LAYER Metal2 = 286 um.
#Total wire length on LAYER Metal3 = 265 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 191
#Up-Via Summary (total 191):
#           
#-----------------------
# Metal1            118
# Metal2             73
#-----------------------
#                   191 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat May  4 17:23:22 2019
#
#
#Start Post Route Wire Spread.
#Done with 6 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 763 um.
#Total half perimeter of net bounding box = 818 um.
#Total wire length on LAYER Metal1 = 211 um.
#Total wire length on LAYER Metal2 = 287 um.
#Total wire length on LAYER Metal3 = 266 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 191
#Up-Via Summary (total 191):
#           
#-----------------------
# Metal1            118
# Metal2             73
#-----------------------
#                   191 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.47 (MB), peak = 1124.87 (MB)
#CELL_VIEW Array,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 763 um.
#Total half perimeter of net bounding box = 818 um.
#Total wire length on LAYER Metal1 = 211 um.
#Total wire length on LAYER Metal2 = 287 um.
#Total wire length on LAYER Metal3 = 266 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 191
#Up-Via Summary (total 191):
#           
#-----------------------
# Metal1            118
# Metal2             73
#-----------------------
#                   191 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -0.38 (MB)
#Total memory = 1014.70 (MB)
#Peak memory = 1124.87 (MB)
#Updating routing design signature
#Created 488 library cell signatures
#Created 58 NETS and 0 SPECIALNETS signatures
#Created 28 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1014.70 (MB), peak = 1124.87 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1014.71 (MB), peak = 1124.87 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.71 (MB)
#Total memory = 1014.21 (MB)
#Peak memory = 1124.87 (MB)
#Number of warnings = 1
#Total number of warnings = 12
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat May  4 17:23:22 2019
#
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1014.2M, totSessionCpu=0:01:27 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Extraction called for design 'Array' of instances=28 and nets=58 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design Array.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.3
      Min Width        : 0.12
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.36
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.36
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.36
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.36
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.36
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.36
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 1
      Min Width        : 0.44
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 1
      Min Width        : 0.44
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1244.1M)
Extracted 10.4575% (CPU Time= 0:00:00.0  MEM= 1278.1M)
Extracted 20.5882% (CPU Time= 0:00:00.0  MEM= 1306.1M)
Extracted 30.3922% (CPU Time= 0:00:00.0  MEM= 1306.1M)
Extracted 40.5229% (CPU Time= 0:00:00.0  MEM= 1306.1M)
Extracted 50.6536% (CPU Time= 0:00:00.0  MEM= 1306.1M)
Extracted 60.4575% (CPU Time= 0:00:00.0  MEM= 1306.1M)
Extracted 70.5882% (CPU Time= 0:00:00.0  MEM= 1306.1M)
Extracted 80.3922% (CPU Time= 0:00:00.0  MEM= 1306.1M)
Extracted 90.5229% (CPU Time= 0:00:00.0  MEM= 1306.1M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1306.1M)
Number of Extracted Resistors     : 523
Number of Extracted Ground Cap.   : 545
Number of Extracted Coupling Cap. : 960
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1262.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 1270.109M)
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 993.2M, totSessionCpu=0:01:27 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: Array
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1222.7)
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 48
AAE_INFO-618: Total number of nets in the design is 58,  79.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1275.62 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1275.62 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1275.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1275.6M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1275.6)
Glitch Analysis: View Worst -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View Worst -- Total Number of Nets Analyzed = 48. 
Total number of fetched objects 48
AAE_INFO-618: Total number of nets in the design is 58,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1275.6 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1275.6 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:28 mem=1275.6M)
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1013.6M, totSessionCpu=0:01:28 **
Executing marking Critical Nets1
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
*info: 2 special nets excluded.
*info: 10 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.43
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1465.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1465.3M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1087.9M, totSessionCpu=0:01:31 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1329.72M, totSessionCpu=0:01:31).
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1088.0M, totSessionCpu=0:01:31 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1088.0M, totSessionCpu=0:01:31 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.434%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1088.1M, totSessionCpu=0:01:31 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postRoute -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1017.2M, totSessionCpu=0:01:32 **
#Created 488 library cell signatures
#Created 58 NETS and 0 SPECIALNETS signatures
#Created 28 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.32 (MB), peak = 1124.87 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.34 (MB), peak = 1124.87 (MB)
Begin checking placement ... (start mem=1249.7M, init mem=1249.7M)
*info: Placed = 28            
*info: Unplaced = 0           
Placement Density:69.43%(279/401)
Placement Density (including fixed std cells):69.43%(279/401)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1249.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'Array' of instances=28 and nets=58 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design Array.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.3
      Min Width        : 0.12
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.36
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.36
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.36
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.36
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.36
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.36
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 1
      Min Width        : 0.44
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 1
      Min Width        : 0.44
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1249.7M)
Extracted 10.4575% (CPU Time= 0:00:00.0  MEM= 1283.7M)
Extracted 20.5882% (CPU Time= 0:00:00.0  MEM= 1311.7M)
Extracted 30.3922% (CPU Time= 0:00:00.0  MEM= 1311.7M)
Extracted 40.5229% (CPU Time= 0:00:00.0  MEM= 1311.7M)
Extracted 50.6536% (CPU Time= 0:00:00.0  MEM= 1311.7M)
Extracted 60.4575% (CPU Time= 0:00:00.0  MEM= 1311.7M)
Extracted 70.5882% (CPU Time= 0:00:00.0  MEM= 1311.7M)
Extracted 80.3922% (CPU Time= 0:00:00.0  MEM= 1311.7M)
Extracted 90.5229% (CPU Time= 0:00:00.0  MEM= 1311.7M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1311.7M)
Number of Extracted Resistors     : 523
Number of Extracted Ground Cap.   : 545
Number of Extracted Coupling Cap. : 960
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1268.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1272.398M)
Unfixed 0 ViaPillar Nets
Unfixed 0 ViaPillar Nets
GigaOpt Hold Optimizer is used
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:32 mem=1258.3M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: Array
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 48
AAE_INFO-618: Total number of nets in the design is 58,  79.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View Worst -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View Worst -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 48
AAE_INFO-618: Total number of nets in the design is 58,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M)

Active hold views:
 Worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_15015_cadence_root_pnugKE/coe_eosdata_1eMHN1/Worst.twf, for view: Worst 
	 Dumping view 0 Worst 
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=3.6M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.4/0:00:00.0 (0.0), mem = 3.6M

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: Array
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1256.27)
Total number of fetched objects 48
AAE_INFO-618: Total number of nets in the design is 58,  79.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1309.18 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1309.18 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1309.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1309.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1309.16)
Glitch Analysis: View Worst -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View Worst -- Total Number of Nets Analyzed = 48. 
Total number of fetched objects 48
AAE_INFO-618: Total number of nets in the design is 58,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1309.16 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1309.16 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:33 mem=1309.2M)
Done building cte setup timing graph (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:33 mem=1309.2M ***
Setting latch borrow mode to budget during optimization.
Restoring autoHoldViews:  Worst
Restoring activeHoldViews:  Worst 
Restoring autoViewHoldTargetSlack: 0
Loading timing data from /tmp/innovus_temp_15015_cadence_root_pnugKE/coe_eosdata_1eMHN1/Worst.twf 
	 Loading view 0 Worst 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 Worst
Hold  views included:
 Worst

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.434%
------------------------------------------------------------

*Info: minBufDelay = 99.6 ps, libStdDelay = 35.8 ps, minBufSize = 18165600 (6.0)
*Info: worst delay setup view: Worst
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1013.4M, totSessionCpu=0:01:34 **
*info: Run optDesign holdfix with 1 thread.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1084.0M, totSessionCpu=0:01:34 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: Array
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 48
AAE_INFO-618: Total number of nets in the design is 58,  79.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View Worst -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View Worst -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 48
AAE_INFO-618: Total number of nets in the design is 58,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.4/0:00:00.0 (0.0), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 Worst 
Hold  views included:
 Worst

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.434%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1084.2M, totSessionCpu=0:01:34 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> saveNetlist Array_nets.v
Writing Netlist "Array_nets.v" ...
<CMD> saveDesign Array.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/04 17:24:14, mem=1086.5M)
% Begin Save netlist data ... (date=05/04 17:24:14, mem=1087.2M)
Writing Binary DB to Array.enc.dat/Array.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/04 17:24:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.3M, current mem=1087.3M)
% Begin Save AAE data ... (date=05/04 17:24:14, mem=1087.3M)
Saving AAE Data ...
% End Save AAE data ... (date=05/04 17:24:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.3M, current mem=1087.3M)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'best' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
% Begin Save clock tree data ... (date=05/04 17:24:14, mem=1087.8M)
% End Save clock tree data ... (date=05/04 17:24:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.8M, current mem=1087.8M)
Saving preference file Array.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/04 17:24:14, mem=1088.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/04 17:24:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1088.5M, current mem=1088.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/04 17:24:14, mem=1088.5M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=05/04 17:24:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1088.6M, current mem=1088.6M)
% Begin Save routing data ... (date=05/04 17:24:14, mem=1088.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1316.5M) ***
% End Save routing data ... (date=05/04 17:24:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1089.6M, current mem=1089.6M)
Saving property file Array.enc.dat/Array.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1316.5M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=05/04 17:24:14, mem=1091.9M)
% End Save power constraints data ... (date=05/04 17:24:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1091.9M, current mem=1091.9M)
default_rc_corner
Generated self-contained design Array.enc.dat
#% End save design ... (date=05/04 17:24:14, total cpu=0:00:00.2, real=0:00:00.0, peak res=1091.9M, current mem=1018.8M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> streamOut Array.gds -mapFile streamOut.map -libName DesignLib -units 2000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    191                             COMP
    192                          DIEAREA
    1                               Cont
    2                               Cont
    5                               Cont
    3                               Cont
    4                               Cont
    6                               Cont
    7                               Cont
    8                             Metal1
    9                             Metal1
    10                            Metal1
    11                            Metal1
    14                            Metal1
    12                            Metal1
    13                            Metal1
    15                            Metal1
    16                            Metal1
    17                            Metal1
    22                              Via1
    23                              Via1
    26                              Via1
    24                              Via1
    25                              Via1
    27                              Via1
    28                              Via1
    29                            Metal2
    30                            Metal2
    31                            Metal2
    32                            Metal2
    35                            Metal2
    33                            Metal2
    34                            Metal2
    36                            Metal2
    37                            Metal2
    38                            Metal2
    43                              Via2
    44                              Via2
    47                              Via2
    45                              Via2
    46                              Via2
    48                              Via2
    49                              Via2
    50                            Metal3
    51                            Metal3
    52                            Metal3
    53                            Metal3
    56                            Metal3
    54                            Metal3
    55                            Metal3
    57                            Metal3
    58                            Metal3
    59                            Metal3
    64                              Via3
    65                              Via3
    68                              Via3
    66                              Via3
    67                              Via3
    69                              Via3
    70                              Via3
    71                            Metal4
    72                            Metal4
    73                            Metal4
    74                            Metal4
    77                            Metal4
    75                            Metal4
    76                            Metal4
    78                            Metal4
    79                            Metal4
    80                            Metal4
    85                              Via4
    86                              Via4
    89                              Via4
    87                              Via4
    88                              Via4
    90                              Via4
    91                              Via4
    92                            Metal5
    93                            Metal5
    94                            Metal5
    95                            Metal5
    98                            Metal5
    96                            Metal5
    97                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    106                             Via5
    107                             Via5
    110                             Via5
    108                             Via5
    109                             Via5
    111                             Via5
    112                             Via5
    113                           Metal6
    114                           Metal6
    115                           Metal6
    116                           Metal6
    119                           Metal6
    117                           Metal6
    118                           Metal6
    120                           Metal6
    121                           Metal6
    122                           Metal6
    127                             Via6
    128                             Via6
    131                             Via6
    129                             Via6
    130                             Via6
    132                             Via6
    133                             Via6
    134                           Metal7
    135                           Metal7
    136                           Metal7
    137                           Metal7
    140                           Metal7
    138                           Metal7
    139                           Metal7
    141                           Metal7
    142                           Metal7
    143                           Metal7
    148                             Via7
    149                             Via7
    152                             Via7
    150                             Via7
    151                             Via7
    153                             Via7
    154                             Via7
    155                           Metal8
    156                           Metal8
    157                           Metal8
    158                           Metal8
    161                           Metal8
    159                           Metal8
    160                           Metal8
    162                           Metal8
    163                           Metal8
    164                           Metal8
    169                             Via8
    170                             Via8
    173                             Via8
    171                             Via8
    172                             Via8
    174                             Via8
    175                             Via8
    176                           Metal9
    177                           Metal9
    178                           Metal9
    179                           Metal9
    182                           Metal9
    180                           Metal9
    181                           Metal9
    183                           Metal9
    184                           Metal9
    185                           Metal9
    18                            Metal1
    19                            Metal1
    20                            Metal1
    21                            Metal1
    39                            Metal2
    40                            Metal2
    41                            Metal2
    42                            Metal2
    60                            Metal3
    61                            Metal3
    62                            Metal3
    63                            Metal3
    81                            Metal4
    82                            Metal4
    83                            Metal4
    84                            Metal4
    102                           Metal5
    103                           Metal5
    104                           Metal5
    105                           Metal5
    123                           Metal6
    124                           Metal6
    125                           Metal6
    126                           Metal6
    144                           Metal7
    145                           Metal7
    146                           Metal7
    147                           Metal7
    165                           Metal8
    166                           Metal8
    167                           Metal8
    168                           Metal8
    186                           Metal9
    187                           Metal9
    188                           Metal9
    189                           Metal9


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                             28

Ports/Pins                            16
    metal layer Metal1                16

Nets                                 332
    metal layer Metal1                66
    metal layer Metal2               172
    metal layer Metal3                94

    Via Instances                    191

Special Nets                          44
    metal layer Metal1                18
    metal layer Metal8                13
    metal layer Metal9                13

    Via Instances                    104

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  66
    metal layer Metal1                26
    metal layer Metal2                27
    metal layer Metal3                11
    metal layer Metal9                 2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
