WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2537461 heartbeat IPC: 3.941 cumulative IPC: 3.941 (Simulation time: 00 hr 02 min 46 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2537462 cumulative IPC: 3.941 (Simulation time: 00 hr 02 min 46 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2537462 cumulative IPC: 3.941 (Simulation time: 00 hr 02 min 46 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 7231569 heartbeat IPC: 2.13 cumulative IPC: 2.13 (Simulation time: 00 hr 05 min 47 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 4694108 cumulative IPC: 2.13 (Simulation time: 00 hr 05 min 47 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 4694108 cumulative IPC: 2.13 (Simulation time: 00 hr 05 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/wrf_1212B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.13 instructions: 10000001 cycles: 4694108
CPU 0 Branch Prediction Accuracy: 93.5% MPKI: 11.42 Average ROB Occupancy at Mispredict: 57
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 10
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 1.39

LLC TOTAL        ACCESS:      12526 HIT:       4450 MISS:       8076
LLC LOAD         ACCESS:       8364 HIT:        435 MISS:       7929
LLC RFO          ACCESS:        106 HIT:         16 MISS:         90
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       3889 HIT:       3889 MISS:          0
LLC TRANSLATION  ACCESS:        167 HIT:        110 MISS:         57
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 678.1 cycles
cpu0_DTLB TOTAL        ACCESS:    2507895 HIT:    2454032 MISS:      53863
cpu0_DTLB LOAD         ACCESS:    2507895 HIT:    2454032 MISS:      53863
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.287 cycles
cpu0_ITLB TOTAL        ACCESS:     215482 HIT:     215482 MISS:          0
cpu0_ITLB LOAD         ACCESS:     215482 HIT:     215482 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3461395 HIT:    3202872 MISS:     258523
cpu0_L1D LOAD         ACCESS:    1900146 HIT:    1791933 MISS:     108213
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1561080 HIT:    1410939 MISS:     150141
cpu0_L1D TRANSLATION  ACCESS:        169 HIT:          0 MISS:        169
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 29.57 cycles
cpu0_L1I TOTAL        ACCESS:     263161 HIT:     251158 MISS:      12003
cpu0_L1I LOAD         ACCESS:     263161 HIT:     251158 MISS:      12003
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 6.531 cycles
cpu0_L2C TOTAL        ACCESS:     260776 HIT:     252130 MISS:       8646
cpu0_L2C LOAD         ACCESS:     112058 HIT:     103694 MISS:       8364
cpu0_L2C RFO          ACCESS:      57327 HIT:      57221 MISS:        106
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      91222 HIT:      91213 MISS:          9
cpu0_L2C TRANSLATION  ACCESS:        169 HIT:          2 MISS:        167
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 654.3 cycles
cpu0_STLB TOTAL        ACCESS:      23990 HIT:      23821 MISS:        169
cpu0_STLB LOAD         ACCESS:      23990 HIT:      23821 MISS:        169
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 891.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3907
  ROW_BUFFER_MISS:       4169
 AVG DBUS CONGESTED CYCLE: 3.822
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
