Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Software/Xilinx/Vivado_2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 56e7766ecbb846a4a629a7f62997b9cd --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_uart_tx_top_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_uart_tx_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_uart_tx_top_time_synth.sdf", for root module "tb_uart_tx_top/tx_top/U_baudrate_gen".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_uart_tx_top_time_synth.sdf", for root module "tb_uart_tx_top/tx_top/U_baudrate_gen".
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_txd
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.baudrate_gen
Compiling module xil_defaultlib.uart_tx_top
Compiling module xil_defaultlib.tb_uart_tx_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_tx_top_time_synth
