simSeconds 0.021016489221
simTicks 21016702730.435497
finalTick 493328753919975.4
simFreq 1000000000000.0
hostSeconds 181.44688533
hostTickRate 115420160.940674
hostMemory 52666532.97557599
simInsts 110000020.750733
simOps 121653939.48890501
hostInstRate 610071.2348729998
hostOpRate 674219.581655
system.clk_domain.clock 1000.0
system.cpu_clk_domain.clock 500.0
system.cpu_voltage_domain.voltage 1.0
system.l2.demandHits::switch_cpus.inst 34373.806132000005
system.l2.demandHits::switch_cpus.data 26391.996948
system.l2.demandHits::total 60765.803080000005
system.l2.overallHits::switch_cpus.inst 34373.806132000005
system.l2.overallHits::switch_cpus.data 26391.996948
system.l2.overallHits::total 60765.803080000005
system.l2.demandMisses::cpu.inst 3.516661
system.l2.demandMisses::cpu.data 5.603985
system.l2.demandMisses::switch_cpus.inst 2543.0340369999994
system.l2.demandMisses::switch_cpus.data 36112.732325
system.l2.demandMisses::total 38655.766362
system.l2.overallMisses::cpu.inst 3.516661
system.l2.overallMisses::cpu.data 5.603985
system.l2.overallMisses::switch_cpus.inst 2543.0340369999994
system.l2.overallMisses::switch_cpus.data 36112.732325
system.l2.overallMisses::total 38655.766362
system.l2.demandMissLatency::switch_cpus.inst 215119372.72950006
system.l2.demandMissLatency::switch_cpus.data 3037716084.7090006
system.l2.demandMissLatency::total 3252835457.4385
system.l2.overallMissLatency::switch_cpus.inst 215119372.72950006
system.l2.overallMissLatency::switch_cpus.data 3037716084.7090006
system.l2.overallMissLatency::total 3252835457.4385
system.l2.demandAccesses::cpu.inst 3.516661
system.l2.demandAccesses::cpu.data 5.603985
system.l2.demandAccesses::switch_cpus.inst 36916.840168999996
system.l2.demandAccesses::switch_cpus.data 62504.729273
system.l2.demandAccesses::total 99421.569442
system.l2.overallAccesses::cpu.inst 3.516661
system.l2.overallAccesses::cpu.data 5.603985
system.l2.overallAccesses::switch_cpus.inst 36916.840168999996
system.l2.overallAccesses::switch_cpus.data 62504.729273
system.l2.overallAccesses::total 99421.569442
system.l2.demandMissRate::cpu.inst 1.0
system.l2.demandMissRate::cpu.data 1.0
system.l2.demandMissRate::switch_cpus.inst 0.245661768115
system.l2.demandMissRate::switch_cpus.data 0.7772821371340001
system.l2.demandMissRate::total 0.6390283087900002
system.l2.overallMissRate::cpu.inst 1.0
system.l2.overallMissRate::cpu.data 1.0
system.l2.overallMissRate::switch_cpus.inst 0.245661768115
system.l2.overallMissRate::switch_cpus.data 0.7772821371340001
system.l2.overallMissRate::total 0.6390283087900002
system.l2.demandAvgMissLatency::switch_cpus.inst 86660.9110554641
system.l2.demandAvgMissLatency::switch_cpus.data 83702.15129698423
system.l2.demandAvgMissLatency::total 83961.41792677206
system.l2.overallAvgMissLatency::switch_cpus.inst 86660.9110554641
system.l2.overallAvgMissLatency::switch_cpus.data 83702.15129698423
system.l2.overallAvgMissLatency::total 83961.41792677206
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrHits::switch_cpus.data 2.3033509999999997
system.l2.demandMshrHits::total 7.434978999999999
system.l2.overallMshrHits::switch_cpus.data 2.3033509999999997
system.l2.overallMshrHits::total 7.434978999999999
system.l2.demandMshrMisses::switch_cpus.inst 2537.902409
system.l2.demandMshrMisses::switch_cpus.data 36110.428974
system.l2.demandMshrMisses::total 38648.33138300001
system.l2.overallMshrMisses::switch_cpus.inst 2537.902409
system.l2.overallMshrMisses::switch_cpus.data 36110.428974
system.l2.overallMshrMisses::total 38648.33138300001
system.l2.demandMshrMissLatency::switch_cpus.inst 189494295.16160598
system.l2.demandMshrMissLatency::switch_cpus.data 2676512178.6066732
system.l2.demandMshrMissLatency::total 2866006473.7682796
system.l2.overallMshrMissLatency::switch_cpus.inst 189494295.16160598
system.l2.overallMshrMissLatency::switch_cpus.data 2676512178.6066732
system.l2.overallMshrMissLatency::total 2866006473.7682796
system.l2.demandMshrMissRate::switch_cpus.inst 0.24533014059999997
system.l2.demandMshrMissRate::switch_cpus.data 0.7772555820410001
system.l2.demandMshrMissRate::total 0.6389322732980001
system.l2.overallMshrMissRate::switch_cpus.inst 0.24533014059999997
system.l2.overallMshrMissRate::switch_cpus.data 0.7772555820410001
system.l2.overallMshrMissRate::total 0.6389322732980001
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 76694.12614272536
system.l2.demandAvgMshrMissLatency::switch_cpus.data 73703.69568147513
system.l2.demandAvgMshrMissLatency::total 73964.53922657798
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 76694.12614272536
system.l2.overallAvgMshrMissLatency::switch_cpus.data 73703.69568147513
system.l2.overallAvgMshrMissLatency::total 73964.53922657798
system.l2.replacements 13858.117702
system.l2.InvalidateReq.misses::switch_cpus.data 130.993718
system.l2.InvalidateReq.misses::total 130.993718
system.l2.InvalidateReq.accesses::switch_cpus.data 279.606779
system.l2.InvalidateReq.accesses::total 279.606779
system.l2.InvalidateReq.missRate::switch_cpus.data 0.6302914747399999
system.l2.InvalidateReq.missRate::total 0.6302914747399999
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 130.993718
system.l2.InvalidateReq.mshrMisses::total 130.993718
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 2498282.0950000007
system.l2.InvalidateReq.mshrMissLatency::total 2498282.0950000007
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.6302914747399999
system.l2.InvalidateReq.mshrMissRate::total 0.6302914747399999
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 16344.738232300715
system.l2.InvalidateReq.avgMshrMissLatency::total 16344.738232300715
system.l2.ReadCleanReq.hits::switch_cpus.inst 34373.806132000005
system.l2.ReadCleanReq.hits::total 34373.806132000005
system.l2.ReadCleanReq.misses::cpu.inst 3.516661
system.l2.ReadCleanReq.misses::switch_cpus.inst 2543.0340369999994
system.l2.ReadCleanReq.misses::total 2543.0340369999994
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 215119372.72950006
system.l2.ReadCleanReq.missLatency::total 215119372.72950006
system.l2.ReadCleanReq.accesses::cpu.inst 3.516661
system.l2.ReadCleanReq.accesses::switch_cpus.inst 36916.840168999996
system.l2.ReadCleanReq.accesses::total 36916.840168999996
system.l2.ReadCleanReq.missRate::cpu.inst 1.0
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.245661768115
system.l2.ReadCleanReq.missRate::total 0.245661768115
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 86660.9110554641
system.l2.ReadCleanReq.avgMissLatency::total 86660.9110554641
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 2537.902409
system.l2.ReadCleanReq.mshrMisses::total 2537.902409
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 189494295.16160598
system.l2.ReadCleanReq.mshrMissLatency::total 189494295.16160598
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.24533014059999997
system.l2.ReadCleanReq.mshrMissRate::total 0.24533014059999997
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 76694.12614272536
system.l2.ReadCleanReq.avgMshrMissLatency::total 76694.12614272536
system.l2.ReadExReq.hits::switch_cpus.data 2318.8375700000006
system.l2.ReadExReq.hits::total 2318.8375700000006
system.l2.ReadExReq.misses::cpu.data 1.337797
system.l2.ReadExReq.misses::switch_cpus.data 1687.2066709999995
system.l2.ReadExReq.misses::total 1687.2066709999995
system.l2.ReadExReq.missLatency::switch_cpus.data 140884583.446
system.l2.ReadExReq.missLatency::total 140884583.446
system.l2.ReadExReq.accesses::cpu.data 1.337797
system.l2.ReadExReq.accesses::switch_cpus.data 4006.044241
system.l2.ReadExReq.accesses::total 4006.044241
system.l2.ReadExReq.missRate::cpu.data 0.6276799999999999
system.l2.ReadExReq.missRate::switch_cpus.data 0.682825889681
system.l2.ReadExReq.missRate::total 0.682825889681
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 85427.52113597919
system.l2.ReadExReq.avgMissLatency::total 85427.52113597919
system.l2.ReadExReq.mshrMisses::switch_cpus.data 1687.2066709999995
system.l2.ReadExReq.mshrMisses::total 1687.2066709999995
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 124012411.269356
system.l2.ReadExReq.mshrMissLatency::total 124012411.269356
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.682825889681
system.l2.ReadExReq.mshrMissRate::total 0.682825889681
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 75427.50315594746
system.l2.ReadExReq.avgMshrMissLatency::total 75427.50315594746
system.l2.ReadSharedReq.hits::switch_cpus.data 24073.159378
system.l2.ReadSharedReq.hits::total 24073.159378
system.l2.ReadSharedReq.misses::cpu.data 4.2661880000000005
system.l2.ReadSharedReq.misses::switch_cpus.data 34425.525654000005
system.l2.ReadSharedReq.misses::total 34425.525654000005
system.l2.ReadSharedReq.missLatency::switch_cpus.data 2896831501.2630005
system.l2.ReadSharedReq.missLatency::total 2896831501.2630005
system.l2.ReadSharedReq.accesses::cpu.data 4.2661880000000005
system.l2.ReadSharedReq.accesses::switch_cpus.data 58498.685031999994
system.l2.ReadSharedReq.accesses::total 58498.685031999994
system.l2.ReadSharedReq.missRate::cpu.data 1.0
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.780914817488
system.l2.ReadSharedReq.missRate::total 0.780914817488
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 83717.95954124625
system.l2.ReadSharedReq.avgMissLatency::total 83717.95954124625
system.l2.ReadSharedReq.mshrHits::switch_cpus.data 2.3033509999999997
system.l2.ReadSharedReq.mshrHits::total 2.3033509999999997
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 34423.22230300001
system.l2.ReadSharedReq.mshrMisses::total 34423.22230300001
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 2552499767.3373175
system.l2.ReadSharedReq.mshrMissLatency::total 2552499767.3373175
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.780886883979
system.l2.ReadSharedReq.mshrMissRate::total 0.780886883979
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 73719.56036969574
system.l2.ReadSharedReq.avgMshrMissLatency::total 73719.56036969574
system.l2.UpgradeReq.hits::switch_cpus.data 5336.670239
system.l2.UpgradeReq.hits::total 5336.670239
system.l2.UpgradeReq.accesses::switch_cpus.data 5344.8746089999995
system.l2.UpgradeReq.accesses::total 5344.8746089999995
system.l2.WritebackClean.hits::writebacks 35242.21678499999
system.l2.WritebackClean.hits::total 35242.21678499999
system.l2.WritebackClean.accesses::writebacks 35242.21678499999
system.l2.WritebackClean.accesses::total 35242.21678499999
system.l2.WritebackDirty.hits::writebacks 16211.898582000002
system.l2.WritebackDirty.hits::total 16211.898582000002
system.l2.WritebackDirty.accesses::writebacks 16211.898582000002
system.l2.WritebackDirty.accesses::total 16211.898582000002
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 21016702730.435497
system.l2.tags.tagsInUse 21794.371777080327
system.l2.tags.totalRefs 210031.44538800002
system.l2.tags.sampledRefs 44134.436072
system.l2.tags.avgRefs 3.5072139238529996
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 202.289328296684
system.l2.tags.occupancies::cpu.inst 3.442696747103
system.l2.tags.occupancies::cpu.data 4.985375836607999
system.l2.tags.occupancies::switch_cpus.inst 2764.3867306943052
system.l2.tags.occupancies::switch_cpus.data 18819.26764528352
system.l2.tags.avgOccs::writebacks 0.00308671539
system.l2.tags.avgOccs::cpu.inst 5.263032400000001e-05
system.l2.tags.avgOccs::cpu.data 7.620579699999999e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.042181197622
system.l2.tags.avgOccs::switch_cpus.data 0.287159198417
system.l2.tags.avgOccs::total 0.33255563758400003
system.l2.tags.occupanciesTaskId::1024 30127.705308999997
system.l2.tags.ageTaskId_1024::2 1436.3384979999998
system.l2.tags.ageTaskId_1024::3 11041.637354999999
system.l2.tags.ratioOccsTaskId::1024 0.459712277334
system.l2.tags.tagAccesses 1642111.4467100003
system.l2.tags.dataAccesses 1642111.4467100003
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 21016702730.435497
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 2537.754233
system.mem_ctrls.avgPriority_switch_cpus.data::samples 36101.653193
system.mem_ctrls.priorityMinLatency 1.8749999999999996e-08
system.mem_ctrls.priorityMaxLatency 0.0028769034747400004
system.mem_ctrls.numReadWriteTurnArounds 137.657493
system.mem_ctrls.numWriteReadTurnArounds 137.657493
system.mem_ctrls.numStayReadState 83159.42157600001
system.mem_ctrls.numStayWriteState 2122.085582
system.mem_ctrls.readReqs 38647.267374
system.mem_ctrls.writeReqs 2270.3905330000002
system.mem_ctrls.readBursts 38647.267374
system.mem_ctrls.writeBursts 2270.3905330000002
system.mem_ctrls.servicedByWrQ 7.859947999999999
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.17521474
system.mem_ctrls.avgWrQLen 7.72877861
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 38647.267374
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 2270.3905330000002
system.mem_ctrls.rdQLenPdf::0 27288.756542000003
system.mem_ctrls.rdQLenPdf::1 8966.832910000001
system.mem_ctrls.rdQLenPdf::2 1988.768233
system.mem_ctrls.rdQLenPdf::3 371.2116060000001
system.mem_ctrls.rdQLenPdf::4 21.072886000000004
system.mem_ctrls.rdQLenPdf::5 2.6470089999999997
system.mem_ctrls.rdQLenPdf::6 0.11824
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.47235799999999994
system.mem_ctrls.wrQLenPdf::1 0.47235799999999994
system.mem_ctrls.wrQLenPdf::2 0.47235799999999994
system.mem_ctrls.wrQLenPdf::3 0.47235799999999994
system.mem_ctrls.wrQLenPdf::4 0.47235799999999994
system.mem_ctrls.wrQLenPdf::5 0.47235799999999994
system.mem_ctrls.wrQLenPdf::6 0.47235799999999994
system.mem_ctrls.wrQLenPdf::7 0.47235799999999994
system.mem_ctrls.wrQLenPdf::8 0.47235799999999994
system.mem_ctrls.wrQLenPdf::9 0.47235799999999994
system.mem_ctrls.wrQLenPdf::10 0.47235799999999994
system.mem_ctrls.wrQLenPdf::11 0.47235799999999994
system.mem_ctrls.wrQLenPdf::12 0.47235799999999994
system.mem_ctrls.wrQLenPdf::13 0.47235799999999994
system.mem_ctrls.wrQLenPdf::14 0.47235799999999994
system.mem_ctrls.wrQLenPdf::15 24.919078000000003
system.mem_ctrls.wrQLenPdf::16 28.632506000000003
system.mem_ctrls.wrQLenPdf::17 126.529041
system.mem_ctrls.wrQLenPdf::18 136.716936
system.mem_ctrls.wrQLenPdf::19 137.826065
system.mem_ctrls.wrQLenPdf::20 138.480737
system.mem_ctrls.wrQLenPdf::21 139.34128500000003
system.mem_ctrls.wrQLenPdf::22 138.45215199999998
system.mem_ctrls.wrQLenPdf::23 138.69870899999998
system.mem_ctrls.wrQLenPdf::24 138.713303
system.mem_ctrls.wrQLenPdf::25 139.220408
system.mem_ctrls.wrQLenPdf::26 139.70193999999998
system.mem_ctrls.wrQLenPdf::27 139.161585
system.mem_ctrls.wrQLenPdf::28 140.524051
system.mem_ctrls.wrQLenPdf::29 141.78218800000002
system.mem_ctrls.wrQLenPdf::30 138.50449799999998
system.mem_ctrls.wrQLenPdf::31 138.30900499999998
system.mem_ctrls.wrQLenPdf::32 137.720673
system.mem_ctrls.wrQLenPdf::33 0.047837
system.mem_ctrls.wrQLenPdf::34 0.014741999999999998
system.mem_ctrls.wrQLenPdf::35 0.008424
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 503.03667199999995
system.mem_ctrls.bytesReadSys 2473425.111936
system.mem_ctrls.bytesWrittenSys 145304.99411200001
system.mem_ctrls.avgRdBWSys 99833365.33231224
system.mem_ctrls.avgWrBWSys 5281460.511682833
system.mem_ctrls.totGap 21104456796.705
system.mem_ctrls.avgGap 1540112.52050029
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 162416.270912
system.mem_ctrls.requestorReadBytes::switch_cpus.data 2310505.804352
system.mem_ctrls.requestorReadRate::switch_cpus.inst 6689744.831093178
system.mem_ctrls.requestorReadRate::switch_cpus.data 93124980.75825465
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 2537.902409
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 36109.364965
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 84870827.59449999
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 1186642343.715
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 35451.34316532999
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 32440.540237019995
system.mem_ctrls.dram.bytesRead::cpu.inst 225.066304
system.mem_ctrls.dram.bytesRead::cpu.data 358.65504
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 162425.754176
system.mem_ctrls.dram.bytesRead::switch_cpus.data 2310999.35776
system.mem_ctrls.dram.bytesRead::total 2473425.111936
system.mem_ctrls.dram.bytesInstRead::cpu.inst 225.066304
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 162425.754176
system.mem_ctrls.dram.bytesInstRead::total 162425.754176
system.mem_ctrls.dram.numReads::cpu.inst 3.516661
system.mem_ctrls.dram.numReads::cpu.data 5.603985
system.mem_ctrls.dram.numReads::switch_cpus.inst 2537.902409
system.mem_ctrls.dram.numReads::switch_cpus.data 36109.364965
system.mem_ctrls.dram.numReads::total 38647.267374
system.mem_ctrls.dram.bwRead::cpu.inst 115635.68214399999
system.mem_ctrls.dram.bwRead::cpu.data 183142.65571700002
system.mem_ctrls.dram.bwRead::switch_cpus.inst 6690074.209223001
system.mem_ctrls.dram.bwRead::switch_cpus.data 93143291.09907298
system.mem_ctrls.dram.bwRead::total 99833365.31521599
system.mem_ctrls.dram.bwInstRead::cpu.inst 115635.68214399999
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 6690074.209223001
system.mem_ctrls.dram.bwInstRead::total 6690074.209223001
system.mem_ctrls.dram.bwTotal::cpu.inst 115635.68214399999
system.mem_ctrls.dram.bwTotal::cpu.data 183142.65571700002
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 6690074.209223001
system.mem_ctrls.dram.bwTotal::switch_cpus.data 93143291.09907298
system.mem_ctrls.dram.bwTotal::total 105114825.95770498
system.mem_ctrls.dram.readBursts 38639.407426000005
system.mem_ctrls.dram.writeBursts 2257.6177620000003
system.mem_ctrls.dram.perBankRdBursts::0 2389.188689
system.mem_ctrls.dram.perBankRdBursts::1 2437.6431740000003
system.mem_ctrls.dram.perBankRdBursts::2 2391.649612
system.mem_ctrls.dram.perBankRdBursts::3 2618.732583
system.mem_ctrls.dram.perBankRdBursts::4 2007.4179299999998
system.mem_ctrls.dram.perBankRdBursts::5 2231.20203
system.mem_ctrls.dram.perBankRdBursts::6 2387.6925810000007
system.mem_ctrls.dram.perBankRdBursts::7 2536.3176620000004
system.mem_ctrls.dram.perBankRdBursts::8 2358.1851779999993
system.mem_ctrls.dram.perBankRdBursts::9 2427.5979920000004
system.mem_ctrls.dram.perBankRdBursts::10 2505.1236710000003
system.mem_ctrls.dram.perBankRdBursts::11 2472.793845
system.mem_ctrls.dram.perBankRdBursts::12 2385.696592
system.mem_ctrls.dram.perBankRdBursts::13 2490.4006019999997
system.mem_ctrls.dram.perBankRdBursts::14 2538.3679670000006
system.mem_ctrls.dram.perBankRdBursts::15 2461.3973180000003
system.mem_ctrls.dram.perBankWrBursts::0 145.509218
system.mem_ctrls.dram.perBankWrBursts::1 130.022348
system.mem_ctrls.dram.perBankWrBursts::2 146.96684
system.mem_ctrls.dram.perBankWrBursts::3 177.946822
system.mem_ctrls.dram.perBankWrBursts::4 112.61530599999999
system.mem_ctrls.dram.perBankWrBursts::5 128.589708
system.mem_ctrls.dram.perBankWrBursts::6 129.24661300000002
system.mem_ctrls.dram.perBankWrBursts::7 161.77543399999996
system.mem_ctrls.dram.perBankWrBursts::8 136.13443
system.mem_ctrls.dram.perBankWrBursts::9 145.07549600000002
system.mem_ctrls.dram.perBankWrBursts::10 146.064078
system.mem_ctrls.dram.perBankWrBursts::11 130.59030099999998
system.mem_ctrls.dram.perBankWrBursts::12 118.077223
system.mem_ctrls.dram.perBankWrBursts::13 147.44795000000002
system.mem_ctrls.dram.perBankWrBursts::14 159.73208099999997
system.mem_ctrls.dram.perBankWrBursts::15 141.82391400000003
system.mem_ctrls.dram.totQLat 547024282.072
system.mem_ctrls.dram.totBusLat 193197037.13
system.mem_ctrls.dram.totMemAccLat 1271513171.3095
system.mem_ctrls.dram.avgQLat 13957.53369136
system.mem_ctrls.dram.avgBusLat 5000.000000000001
system.mem_ctrls.dram.avgMemAccLat 32707.533691360008
system.mem_ctrls.dram.readRowHits 24216.998093
system.mem_ctrls.dram.writeRowHits 517.955565
system.mem_ctrls.dram.readRowHitRate 63.441514950000006
system.mem_ctrls.dram.writeRowHitRate 9.47514356
system.mem_ctrls.dram.bytesPerActivate::samples 16165.256706999999
system.mem_ctrls.dram.bytesPerActivate::mean 172.40127385414397
system.mem_ctrls.dram.bytesPerActivate::gmean 115.61849675136399
system.mem_ctrls.dram.bytesPerActivate::stdev 209.19290383533402
system.mem_ctrls.dram.bytesPerActivate::0-127 9189.712602
system.mem_ctrls.dram.bytesPerActivate::128-255 4406.153289
system.mem_ctrls.dram.bytesPerActivate::256-383 876.821591
system.mem_ctrls.dram.bytesPerActivate::384-511 454.67193199999997
system.mem_ctrls.dram.bytesPerActivate::512-639 322.409805
system.mem_ctrls.dram.bytesPerActivate::640-767 265.450434
system.mem_ctrls.dram.bytesPerActivate::768-895 202.99694400000004
system.mem_ctrls.dram.bytesPerActivate::896-1023 130.58907299999998
system.mem_ctrls.dram.bytesPerActivate::1024-1151 316.45103700000004
system.mem_ctrls.dram.bytesPerActivate::total 16165.256706999999
system.mem_ctrls.dram.dramBytesRead 2472922.0752640003
system.mem_ctrls.dram.dramBytesWritten 144487.53676800002
system.mem_ctrls.dram.avgRdBW 99.81472567217999
system.mem_ctrls.dram.avgWrBW 5.247932994182
system.mem_ctrls.dram.peakBW 12800.0
system.mem_ctrls.dram.busUtil 0.81976898
system.mem_ctrls.dram.busUtilRead 0.7801194899999999
system.mem_ctrls.dram.busUtilWrite 0.04182398999999999
system.mem_ctrls.dram.pageHitRate 62.63429901000001
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 21016702730.435497
system.mem_ctrls.dram.rank0.actEnergy 55688795.953559995
system.mem_ctrls.dram.rank0.preEnergy 29604400.19856
system.mem_ctrls.dram.rank0.readEnergy 135658888.02354
system.mem_ctrls.dram.rank0.writeEnergy 5912549.348580001
system.mem_ctrls.dram.rank0.refreshEnergy 1659052875.90432
system.mem_ctrls.dram.rank0.actBackEnergy 2459404714.1534996
system.mem_ctrls.dram.rank0.preBackEnergy 5999336275.7616
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 10344658499.343658
system.mem_ctrls.dram.rank0.averagePower 488.01818919988796
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 15573668933.07275
system.mem_ctrls.dram.rank0.pwrStateTime::REF 701799016.8800002
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 4741234780.482749
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 59708394.77064
system.mem_ctrls.dram.rank1.preEnergy 31742749.004504997
system.mem_ctrls.dram.rank1.readEnergy 140226480.9981
system.mem_ctrls.dram.rank1.writeEnergy 5872215.3690599995
system.mem_ctrls.dram.rank1.refreshEnergy 1659052875.90432
system.mem_ctrls.dram.rank1.actBackEnergy 2478368190.662309
system.mem_ctrls.dram.rank1.preBackEnergy 5983367032.385762
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 10358337939.094694
system.mem_ctrls.dram.rank1.averagePower 488.62879298620805
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 15531775777.501501
system.mem_ctrls.dram.rank1.pwrStateTime::REF 701799016.8800002
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 4783127936.053999
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 21016702730.435497
system.membus.transDist::ReadResp 36961.124712
system.membus.transDist::ReadExReq 1686.1426619999997
system.membus.transDist::ReadExResp 1686.1426619999997
system.membus.transDist::ReadSharedReq 36961.124712
system.membus.transDist::InvalidateReq 130.993718
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 90702.224135
system.membus.pktCount::total 90702.224135
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 2618730.106048
system.membus.pktSize::total 2618730.106048
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 38787.529471000016
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 38787.529471000016
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 38787.529471000016
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 21016702730.435497
system.membus.reqLayer0.occupancy 71034486.92749998
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 206893961.0855
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 52054.956760999994
system.membus.snoop_filter.hitSingleRequests 13288.889144999997
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 42033406.086595
system.switch_cpus.cpi 0.420250967832
system.switch_cpus.ipc 2.472369157996
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 130973475.29132201
system.switch_cpus.nonSpecInstsAdded 11902.669728999997
system.switch_cpus.instsIssued 123676164.03391302
system.switch_cpus.squashedInstsIssued 261663.667486
system.switch_cpus.squashedInstsExamined 20399258.221358
system.switch_cpus.squashedOperandsExamined 15838792.522469997
system.switch_cpus.squashedNonSpecRemoved 11428.153280999997
system.switch_cpus.numIssuedDist::samples 41778566.56424199
system.switch_cpus.numIssuedDist::mean 3.0316610399409996
system.switch_cpus.numIssuedDist::stdev 2.4649134914240003
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 8013969.009060999
system.switch_cpus.numIssuedDist::1 6865164.524836002
system.switch_cpus.numIssuedDist::2 6165566.504039002
system.switch_cpus.numIssuedDist::3 5305242.109969
system.switch_cpus.numIssuedDist::4 4027902.256499
system.switch_cpus.numIssuedDist::5 3830721.217785
system.switch_cpus.numIssuedDist::6 3347002.2702430002
system.switch_cpus.numIssuedDist::7 2244806.3785899994
system.switch_cpus.numIssuedDist::8 834976.3147940001
system.switch_cpus.numIssuedDist::9 611620.3234100001
system.switch_cpus.numIssuedDist::10 528805.942155
system.switch_cpus.numIssuedDist::11 2662.620341
system.switch_cpus.numIssuedDist::12 127.09252000000001
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 12.000000000000002
system.switch_cpus.numIssuedDist::total 41778566.56424199
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 1247636.2739090002
system.switch_cpus.statFuBusy::IntMult 16.463373
system.switch_cpus.statFuBusy::IntDiv 4.152629999999999
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.008123
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 5.564004000000001
system.switch_cpus.statFuBusy::FloatMultAcc 2.7576330000000002
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 4.229703
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 53.152179999999994
system.switch_cpus.statFuBusy::SimdCmp 1.5533620000000001
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 1501510.2564090001
system.switch_cpus.statFuBusy::MemWrite 2222624.9440180003
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 9994.081489000002
system.switch_cpus.statIssuedInstType_0::IntAlu 77299986.72658104
system.switch_cpus.statIssuedInstType_0::IntMult 64344.182715999996
system.switch_cpus.statIssuedInstType_0::IntDiv 9917.851922
system.switch_cpus.statIssuedInstType_0::FloatAdd 35.997526
system.switch_cpus.statIssuedInstType_0::FloatCmp 209.87449600000002
system.switch_cpus.statIssuedInstType_0::FloatCvt 161.83686500000002
system.switch_cpus.statIssuedInstType_0::FloatMult 24.687436
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 36.774601000000004
system.switch_cpus.statIssuedInstType_0::FloatDiv 6.892349
system.switch_cpus.statIssuedInstType_0::FloatMisc 889.827487
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 1005.068729
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 8.605107999999998
system.switch_cpus.statIssuedInstType_0::SimdAlu 10344.951238
system.switch_cpus.statIssuedInstType_0::SimdCmp 15487.054759
system.switch_cpus.statIssuedInstType_0::SimdCvt 5.625044999999999
system.switch_cpus.statIssuedInstType_0::SimdMisc 16527.954873
system.switch_cpus.statIssuedInstType_0::SimdMult 7.726622
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 218.950611
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 203.51836399999996
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 2.923355
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.956277
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.722227
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 8.813424999999999
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 56.898588999999994
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 2.96352
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 7.426856
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 3.7206460000000003
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.447009
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.191801
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 26098172.265774
system.switch_cpus.statIssuedInstType_0::MemWrite 20148488.515617
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 123676164.03391302
system.switch_cpus.issueRate 3.017934553231
system.switch_cpus.fuBusy 4971859.355344
system.switch_cpus.fuBusyRate 0.040343675787
system.switch_cpus.intInstQueueReads 293815320.320253
system.switch_cpus.intInstQueueWrites 150992017.796256
system.switch_cpus.intInstQueueWakeupAccesses 121033911.74839
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 549096.629794
system.switch_cpus.vecInstQueueWrites 450266.116877
system.switch_cpus.vecInstQueueWakeupAccesses 226859.331015
system.switch_cpus.intAluAccesses 128352608.15475401
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 285421.1530139999
system.switch_cpus.numSquashedInsts 1049692.201028
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 15816.131850000002
system.switch_cpus.idleCycles 254839.52235299998
system.switch_cpus.MemDepUnit__0.insertedLoads 27456113.922212
system.switch_cpus.MemDepUnit__0.insertedStores 21622769.247064
system.switch_cpus.MemDepUnit__0.conflictingLoads 1306050.3398759998
system.switch_cpus.MemDepUnit__0.conflictingStores 2214822.063421999
system.switch_cpus.MemDepUnit__0.MDPLookups 44574682.48756199
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 4496147.867938
system.switch_cpus.MemDepUnit__0.LFSTReads 13611484.966677
system.switch_cpus.MemDepUnit__0.LFSTWrites 8092078.648986
system.switch_cpus.MemDepUnit__0.hits 3518704.221734
system.switch_cpus.MemDepUnit__0.predictions 44574682.48756199
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.hits 0.0
system.switch_cpus.MemDepUnit__1.predictions 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.hits 0.0
system.switch_cpus.MemDepUnit__2.predictions 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.hits 0.0
system.switch_cpus.MemDepUnit__3.predictions 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 777466.9767139999
system.switch_cpus.branchPred.lookups_0::CallDirect 774472.9594440002
system.switch_cpus.branchPred.lookups_0::CallIndirect 194661.72182800004
system.switch_cpus.branchPred.lookups_0::DirectCond 16071827.856563
system.switch_cpus.branchPred.lookups_0::DirectUncond 3764404.684198
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 845104.726005
system.switch_cpus.branchPred.lookups_0::total 22427938.924751997
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 191040.20743999997
system.switch_cpus.branchPred.squashes_0::CallDirect 286884.36048200005
system.switch_cpus.branchPred.squashes_0::CallIndirect 95823.57957199999
system.switch_cpus.branchPred.squashes_0::DirectCond 3754062.1170270005
system.switch_cpus.branchPred.squashes_0::DirectUncond 332792.5655379999
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 51484.844950000006
system.switch_cpus.branchPred.squashes_0::total 4712087.675008999
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 4399.757861
system.switch_cpus.branchPred.corrected_0::CallDirect 22419.364122
system.switch_cpus.branchPred.corrected_0::CallIndirect 27515.263832999997
system.switch_cpus.branchPred.corrected_0::DirectCond 327139.820321
system.switch_cpus.branchPred.corrected_0::DirectUncond 25485.427224
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 20122.830621999994
system.switch_cpus.branchPred.corrected_0::total 427082.463983
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 586427.803948
system.switch_cpus.branchPred.committed_0::CallDirect 487589.99407200003
system.switch_cpus.branchPred.committed_0::CallIndirect 98838.43860799998
system.switch_cpus.branchPred.committed_0::DirectCond 12317766.832351001
system.switch_cpus.branchPred.committed_0::DirectUncond 3431612.42419
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 793619.855707
system.switch_cpus.branchPred.committed_0::total 17715855.348876003
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 96.74009099999998
system.switch_cpus.branchPred.mispredicted_0::CallDirect 7437.333039000001
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 25465.571390000005
system.switch_cpus.branchPred.mispredicted_0::DirectCond 268164.074119
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 11714.236958999996
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 18231.489951999996
system.switch_cpus.branchPred.mispredicted_0::total 331109.44555000006
system.switch_cpus.branchPred.targetProvider_0::NoTarget 9575701.862689003
system.switch_cpus.branchPred.targetProvider_0::BTB 11098278.965377
system.switch_cpus.branchPred.targetProvider_0::RAS 777466.9767139999
system.switch_cpus.branchPred.targetProvider_0::Indirect 976491.119972
system.switch_cpus.branchPred.targetProvider_0::total 22427938.924751997
system.switch_cpus.branchPred.targetWrong_0::NoBranch 256857.30724099997
system.switch_cpus.branchPred.targetWrong_0::Return 129209.704604
system.switch_cpus.branchPred.targetWrong_0::CallDirect 4399.757861
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 36615.694276999995
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 427082.463983
system.switch_cpus.branchPred.condPredicted 16071827.856563
system.switch_cpus.branchPred.condPredictedTaken 6971346.195377
system.switch_cpus.branchPred.condIncorrect 427082.463983
system.switch_cpus.branchPred.predTakenBTBMiss 104642.83003800001
system.switch_cpus.branchPred.NotTakenMispredicted 297872.759379
system.switch_cpus.branchPred.TakenMispredicted 129209.704604
system.switch_cpus.branchPred.BTBLookups 22427938.924751997
system.switch_cpus.branchPred.BTBUpdates 245834.907063
system.switch_cpus.branchPred.BTBHits 15558146.221616998
system.switch_cpus.branchPred.BTBHitRatio 0.697520342483
system.switch_cpus.branchPred.BTBMispredicted 116356.11505300002
system.switch_cpus.branchPred.indirectLookups 1039766.4478330001
system.switch_cpus.branchPred.indirectHits 976491.119972
system.switch_cpus.branchPred.indirectMisses 63275.327861000005
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 777466.9767139999
system.switch_cpus.branchPred.btb.lookups::CallDirect 774472.9594440002
system.switch_cpus.branchPred.btb.lookups::CallIndirect 194661.72182800004
system.switch_cpus.branchPred.btb.lookups::DirectCond 16071827.856563
system.switch_cpus.branchPred.btb.lookups::DirectUncond 3764404.684198
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 845104.726005
system.switch_cpus.branchPred.btb.lookups::total 22427938.924751997
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 777466.9767139999
system.switch_cpus.branchPred.btb.misses::CallDirect 43877.138136
system.switch_cpus.branchPred.btb.misses::CallIndirect 194661.72182800004
system.switch_cpus.branchPred.btb.misses::DirectCond 4964970.232329
system.switch_cpus.branchPred.btb.misses::DirectUncond 43711.90812300001
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 845104.726005
system.switch_cpus.branchPred.btb.misses::total 6869792.703135
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 22419.364122
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 197930.11571700004
system.switch_cpus.branchPred.btb.updates::DirectUncond 25485.427224
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 245834.907063
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 22419.364122
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 197930.11571700004
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 25485.427224
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 245834.907063
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 21016702730.435497
system.switch_cpus.branchPred.indirectBranchPred.lookups 1039766.4478330001
system.switch_cpus.branchPred.indirectBranchPred.hits 976491.119972
system.switch_cpus.branchPred.indirectBranchPred.misses 63275.327861000005
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 47638.094455
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 1087404.542288
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 1160174.888712
system.switch_cpus.branchPred.ras.pops 1160174.916768
system.switch_cpus.branchPred.ras.squashes 573748.1474940001
system.switch_cpus.branchPred.ras.used 586427.803948
system.switch_cpus.branchPred.ras.correct 586331.063857
system.switch_cpus.branchPred.ras.incorrect 96.74009099999998
system.switch_cpus.commit.commitSquashedInsts 20411335.331016995
system.switch_cpus.commit.branchMispredicts 386920.957477
system.switch_cpus.commit.numCommittedDist::samples 39597979.30855899
system.switch_cpus.commit.numCommittedDist::mean 2.8662231290170004
system.switch_cpus.commit.numCommittedDist::stdev 3.7086617363120005
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 12716449.065685
system.switch_cpus.commit.numCommittedDist::1 10382696.036272
system.switch_cpus.commit.numCommittedDist::2 3856129.418683
system.switch_cpus.commit.numCommittedDist::3 2218570.179512
system.switch_cpus.commit.numCommittedDist::4 1885775.8049069997
system.switch_cpus.commit.numCommittedDist::5 1009435.2688929997
system.switch_cpus.commit.numCommittedDist::6 970505.014936
system.switch_cpus.commit.numCommittedDist::7 1019968.1784780001
system.switch_cpus.commit.numCommittedDist::8 563398.7904579999
system.switch_cpus.commit.numCommittedDist::9 638829.5940910002
system.switch_cpus.commit.numCommittedDist::10 791475.003228
system.switch_cpus.commit.numCommittedDist::11 410277.69538399996
system.switch_cpus.commit.numCommittedDist::12 3134469.258032
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 12.000000000000002
system.switch_cpus.commit.numCommittedDist::total 39597979.30855899
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 236.32679
system.switch_cpus.commit.functionCalls 586428.3634060001
system.switch_cpus.commit.committedInstType_0::No_OpClass 352.949795
system.switch_cpus.commit.committedInstType_0::IntAlu 69114923.113427
system.switch_cpus.commit.committedInstType_0::IntMult 48047.57739500001
system.switch_cpus.commit.committedInstType_0::IntDiv 8675.532687000003
system.switch_cpus.commit.committedInstType_0::FloatAdd 34.583839000000005
system.switch_cpus.commit.committedInstType_0::FloatCmp 173.59263700000002
system.switch_cpus.commit.committedInstType_0::FloatCvt 150.117229
system.switch_cpus.commit.committedInstType_0::FloatMult 22.147606999999997
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 36.219054
system.switch_cpus.commit.committedInstType_0::FloatDiv 5.236915000000001
system.switch_cpus.commit.committedInstType_0::FloatMisc 687.5955329999999
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 476.65418
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 6160.432731000001
system.switch_cpus.commit.committedInstType_0::SimdCmp 11806.857934999998
system.switch_cpus.commit.committedInstType_0::SimdCvt 5.171266
system.switch_cpus.commit.committedInstType_0::SimdMisc 14061.487812
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 136.946501
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 23167234.272014
system.switch_cpus.commit.committedInstType_0::MemWrite 18228854.275043
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 110601844.76359999
system.switch_cpus.commit.commitEligibleSamples 3134469.258032
system.switch_cpus.commitStats0.numInsts 100015688.640395
system.switch_cpus.commitStats0.numOps 110601844.76359999
system.switch_cpus.commitStats0.numInstsNotNOP 99999998.634146
system.switch_cpus.commitStats0.numOpsNotNOP 110586154.757351
system.switch_cpus.commitStats0.cpi 0.420250967832
system.switch_cpus.commitStats0.ipc 2.472369157996
system.switch_cpus.commitStats0.numMemRefs 41396088.547057
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 99445227.422342
system.switch_cpus.commitStats0.numLoadInsts 23167234.272014
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 18228617.948253
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 166843.086151
system.switch_cpus.commitStats0.committedInstType::No_OpClass 352.949795
system.switch_cpus.commitStats0.committedInstType::IntAlu 69114923.113427
system.switch_cpus.commitStats0.committedInstType::IntMult 48047.57739500001
system.switch_cpus.commitStats0.committedInstType::IntDiv 8675.532687000003
system.switch_cpus.commitStats0.committedInstType::FloatAdd 34.583839000000005
system.switch_cpus.commitStats0.committedInstType::FloatCmp 173.59263700000002
system.switch_cpus.commitStats0.committedInstType::FloatCvt 150.117229
system.switch_cpus.commitStats0.committedInstType::FloatMult 22.147606999999997
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 36.219054
system.switch_cpus.commitStats0.committedInstType::FloatDiv 5.236915000000001
system.switch_cpus.commitStats0.committedInstType::FloatMisc 687.5955329999999
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 476.65418
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 6160.432731000001
system.switch_cpus.commitStats0.committedInstType::SimdCmp 11806.857934999998
system.switch_cpus.commitStats0.committedInstType::SimdCvt 5.171266
system.switch_cpus.commitStats0.committedInstType::SimdMisc 14061.487812
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 136.946501
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 23167234.272014
system.switch_cpus.commitStats0.committedInstType::MemWrite 18228854.275043
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 110601844.76359999
system.switch_cpus.commitStats0.committedControl::IsControl 17715854.956547003
system.switch_cpus.commitStats0.committedControl::IsDirectControl 16236968.687242001
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 1478886.269305
system.switch_cpus.commitStats0.committedControl::IsCondControl 12317766.590154001
system.switch_cpus.commitStats0.committedControl::IsUncondControl 5398088.366393
system.switch_cpus.commitStats0.committedControl::IsCall 586428.3634060001
system.switch_cpus.commitStats0.committedControl::IsReturn 586427.812673
system.switch_cpus.decode.idleCycles 16186576.159528002
system.switch_cpus.decode.blockedCycles 3100759.3201739993
system.switch_cpus.decode.runCycles 21785186.649412
system.switch_cpus.decode.unblockCycles 274123.330044
system.switch_cpus.decode.squashCycles 431921.105084
system.switch_cpus.decode.branchResolved 10944651.202475
system.switch_cpus.decode.branchMispred 49942.00207899999
system.switch_cpus.decode.decodedInsts 135603867.80735502
system.switch_cpus.decode.squashedInsts 137054.54382999998
system.switch_cpus.executeStats0.numInsts 122626471.12803404
system.switch_cpus.executeStats0.numNop 26601.169407999998
system.switch_cpus.executeStats0.numBranches 19240966.562114
system.switch_cpus.executeStats0.numLoadInsts 25830486.858434994
system.switch_cpus.executeStats0.numStoreInsts 19856941.150339
system.switch_cpus.executeStats0.instRate 2.994488575807
system.switch_cpus.executeStats0.numCCRegReads 35080956.74319
system.switch_cpus.executeStats0.numCCRegWrites 34511489.27229
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 126263675.94279401
system.switch_cpus.executeStats0.numIntRegWrites 75087551.095588
system.switch_cpus.executeStats0.numMemRefs 45687428.008774
system.switch_cpus.executeStats0.numMiscRegReads 11869286.641733
system.switch_cpus.executeStats0.numMiscRegWrites 874.5008839999999
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 37169.16164500001
system.switch_cpus.executeStats0.numVecPredRegWrites 13896.738317
system.switch_cpus.executeStats0.numVecRegReads 154819.04184600007
system.switch_cpus.executeStats0.numVecRegWrites 92908.23676199999
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 12852237.062063
system.switch_cpus.fetch.cycles 24126049.923625004
system.switch_cpus.fetch.squashCycles 959651.79286
system.switch_cpus.fetch.miscStallCycles 8339.500499999998
system.switch_cpus.fetch.pendingTrapStallCycles 49660.465856
system.switch_cpus.fetch.icacheWaitRetryStallCycles 169.68875799999998
system.switch_cpus.fetch.cacheLines 16293510.925215
system.switch_cpus.fetch.icacheSquashes 185982.31251400005
system.switch_cpus.fetch.nisnDist::samples 41778566.56424199
system.switch_cpus.fetch.nisnDist::mean 3.3682370591560002
system.switch_cpus.fetch.nisnDist::stdev 4.032586008187001
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 18682804.674674
system.switch_cpus.fetch.nisnDist::1 2937498.026322
system.switch_cpus.fetch.nisnDist::2 1808791.0599570004
system.switch_cpus.fetch.nisnDist::3 2096942.1543029998
system.switch_cpus.fetch.nisnDist::4 1965836.0144980003
system.switch_cpus.fetch.nisnDist::5 2969288.2470100005
system.switch_cpus.fetch.nisnDist::6 2428798.1674699998
system.switch_cpus.fetch.nisnDist::7 1165337.0492679998
system.switch_cpus.fetch.nisnDist::8 1499597.025211
system.switch_cpus.fetch.nisnDist::9 784030.4593999999
system.switch_cpus.fetch.nisnDist::10 1575011.205133
system.switch_cpus.fetch.nisnDist::11 384473.202207
system.switch_cpus.fetch.nisnDist::12 3480159.2787889997
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 12.000000000000002
system.switch_cpus.fetch.nisnDist::total 41778566.56424199
system.switch_cpus.fetchStats0.numInsts 124724865.17833999
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 3.018326856377
system.switch_cpus.fetchStats0.numBranches 22427938.924751997
system.switch_cpus.fetchStats0.branchRate 0.539046014194
system.switch_cpus.fetchStats0.icacheStallCycles 17114521.356535
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 431921.105084
system.switch_cpus.iew.blockCycles 2008294.65586
system.switch_cpus.iew.unblockCycles 14431.570715
system.switch_cpus.iew.dispatchedInsts 131011979.13045901
system.switch_cpus.iew.dispSquashedInsts 173235.97073500004
system.switch_cpus.iew.dispLoadInsts 27456113.922212
system.switch_cpus.iew.dispStoreInsts 21622769.247064
system.switch_cpus.iew.dispNonSpecInsts 11902.669728999997
system.switch_cpus.iew.iqFullEvents 4169.887765
system.switch_cpus.iew.lsqFullEvents 9110.11565
system.switch_cpus.iew.memOrderViolationEvents 59438.160612
system.switch_cpus.iew.predictedTakenIncorrect 201958.89685500003
system.switch_cpus.iew.predictedNotTakenIncorrect 257811.12304600002
system.switch_cpus.iew.PNDLoadViolations 17968.414816
system.switch_cpus.iew.branchMispredicts 459770.01990099996
system.switch_cpus.iew.instsToCommit 121934567.270382
system.switch_cpus.iew.writebackCount 121260771.079405
system.switch_cpus.iew.producerInst 62735440.861626
system.switch_cpus.iew.consumerInst 109733982.275077
system.switch_cpus.iew.wbRate 2.9653853946920004
system.switch_cpus.iew.wbFanout 0.5720328073750001
system.switch_cpus.lsq0.forwLoads 915825.4500010002
system.switch_cpus.lsq0.squashedLoads 4288885.530075001
system.switch_cpus.lsq0.ignoredResponses 6446.440776
system.switch_cpus.lsq0.memOrderViolation 59438.160612
system.switch_cpus.lsq0.squashedStores 3393925.0451260004
system.switch_cpus.lsq0.rescheduledLoads 260537.822481
system.switch_cpus.lsq0.blockedByCache 3046.332015
system.switch_cpus.lsq0.loadToUse::samples 23167234.280513
system.switch_cpus.lsq0.loadToUse::mean 3.9270451080099997
system.switch_cpus.lsq0.loadToUse::stdev 9.540813823010998
system.switch_cpus.lsq0.loadToUse::0-9 23017155.958644
system.switch_cpus.lsq0.loadToUse::10-19 36142.470518999995
system.switch_cpus.lsq0.loadToUse::20-29 32962.288661
system.switch_cpus.lsq0.loadToUse::30-39 4293.303888999999
system.switch_cpus.lsq0.loadToUse::40-49 1700.9727979999998
system.switch_cpus.lsq0.loadToUse::50-59 1384.5476999999996
system.switch_cpus.lsq0.loadToUse::60-69 1195.267938
system.switch_cpus.lsq0.loadToUse::70-79 1174.813553
system.switch_cpus.lsq0.loadToUse::80-89 1305.938153
system.switch_cpus.lsq0.loadToUse::90-99 1730.0807890000006
system.switch_cpus.lsq0.loadToUse::100-109 2160.667094
system.switch_cpus.lsq0.loadToUse::110-119 2247.8686239999997
system.switch_cpus.lsq0.loadToUse::120-129 2837.8988970000005
system.switch_cpus.lsq0.loadToUse::130-139 3615.5800600000002
system.switch_cpus.lsq0.loadToUse::140-149 20074.770256999996
system.switch_cpus.lsq0.loadToUse::150-159 3763.2340939999995
system.switch_cpus.lsq0.loadToUse::160-169 2564.5129459999994
system.switch_cpus.lsq0.loadToUse::170-179 10689.895356
system.switch_cpus.lsq0.loadToUse::180-189 2299.2974099999997
system.switch_cpus.lsq0.loadToUse::190-199 1726.634826
system.switch_cpus.lsq0.loadToUse::200-209 9281.136569999999
system.switch_cpus.lsq0.loadToUse::210-219 1219.189561
system.switch_cpus.lsq0.loadToUse::220-229 375.40798599999994
system.switch_cpus.lsq0.loadToUse::230-239 196.801891
system.switch_cpus.lsq0.loadToUse::240-249 188.34316199999998
system.switch_cpus.lsq0.loadToUse::250-259 182.561924
system.switch_cpus.lsq0.loadToUse::260-269 184.12368099999998
system.switch_cpus.lsq0.loadToUse::270-279 200.103139
system.switch_cpus.lsq0.loadToUse::280-289 226.55702200000002
system.switch_cpus.lsq0.loadToUse::290-299 313.32477800000004
system.switch_cpus.lsq0.loadToUse::overflows 3840.7285909999996
system.switch_cpus.lsq0.loadToUse::min_value 1.5276420000000002
system.switch_cpus.lsq0.loadToUse::max_value 1326.3278770000002
system.switch_cpus.lsq0.loadToUse::total 23167234.280513
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 21016702730.435497
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 21016702730.435497
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 21016702730.435497
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 21016702730.435497
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 21016702730.435497
system.switch_cpus.rename.squashCycles 431921.105084
system.switch_cpus.rename.idleCycles 16435040.938355
system.switch_cpus.rename.blockCycles 2287205.0895400005
system.switch_cpus.rename.serializeStallCycles 717009.2875759999
system.switch_cpus.rename.runCycles 21772824.29203
system.switch_cpus.rename.unblockCycles 134565.851657
system.switch_cpus.rename.renamedInsts 134000448.37221001
system.switch_cpus.rename.ROBFullEvents 9057.061392
system.switch_cpus.rename.IQFullEvents 60410.37059299999
system.switch_cpus.rename.LQFullEvents 13904.525829000002
system.switch_cpus.rename.SQFullEvents 12192.012596999999
system.switch_cpus.rename.renamedOperands 133716564.16242202
system.switch_cpus.rename.lookups 201481578.62688997
system.switch_cpus.rename.intLookups 139507858.174212
system.switch_cpus.rename.vecLookups 234204.13107300003
system.switch_cpus.rename.vecPredLookups 35431.63296300001
system.switch_cpus.rename.matLookups 21.168179999999996
system.switch_cpus.rename.committedMaps 109817592.84616
system.switch_cpus.rename.undoneMaps 23898989.337767996
system.switch_cpus.rename.serializing 23230.460143
system.switch_cpus.rename.tempSerializing 2187.6718180000003
system.switch_cpus.rename.skidInsts 513578.4434660001
system.switch_cpus.rob.reads 167476631.989865
system.switch_cpus.rob.writes 264222230.78055194
system.switch_cpus.rob.squashedLoads 5006573.307944
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 4018843.8277339996
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999998.634146
system.switch_cpus.thread_0.numOps 110586154.757351
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 100858.89094999999
system.tol2bus.transDist::WritebackDirty 18482.289115000003
system.tol2bus.transDist::WritebackClean 35869.14789600001
system.tol2bus.transDist::CleanEvict 56325.99866
system.tol2bus.transDist::UpgradeReq 5344.8746089999995
system.tol2bus.transDist::UpgradeResp 5344.8746089999995
system.tol2bus.transDist::ReadExReq 4006.044241
system.tol2bus.transDist::ReadExResp 4006.044241
system.tol2bus.transDist::ReadCleanReq 42360.20591799999
system.tol2bus.transDist::ReadSharedReq 58498.685031999994
system.tol2bus.transDist::InvalidateReq 279.606779
system.tol2bus.transDist::InvalidateResp 279.606779
system.tol2bus.pktCount::total 312354.785378
system.tol2bus.pktSize::total 9696167.41888
system.tol2bus.snoops 19301.483450999996
system.tol2bus.snoopTraffic 493680.40204799996
system.tol2bus.snoopFanout::samples 124347.53428099999
system.tol2bus.snoopFanout::mean 0.16834812901500004
system.tol2bus.snoopFanout::stdev 0.36425935364000006
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 110683.51620499999
system.tol2bus.snoopFanout::1 13660.877643
system.tol2bus.snoopFanout::2 3.140433
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.403084
system.tol2bus.snoopFanout::total 124347.53428099999
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 21016702730.435497
system.tol2bus.reqLayer0.occupancy 155741290.203544
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 63555401.45784699
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 96617524.73558898
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 207308.73454799995
system.tol2bus.snoop_filter.hitSingleRequests 96947.04045799999
system.tol2bus.snoop_filter.hitMultiRequests 12909.868206
system.tol2bus.snoop_filter.totSnoops 683.159895
system.tol2bus.snoop_filter.hitSingleSnoops 680.019462
system.tol2bus.snoop_filter.hitMultiSnoops 3.140433
system.voltage_domain.voltage 1.0
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 2270.3905330000002
system.l2.writebacks::total 2270.3905330000002
system.l2.demandMshrHits::switch_cpus.inst 5.131628
system.l2.overallMshrHits::switch_cpus.inst 5.131628
system.l2.CleanEvict.mshrMisses::writebacks 3.227683
system.l2.CleanEvict.mshrMisses::total 3.227683
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.l2.InvalidateReq.hits::switch_cpus.data 148.61306100000002
system.l2.InvalidateReq.hits::total 148.61306100000002
system.l2.ReadCleanReq.mshrHits::switch_cpus.inst 5.131628
system.l2.ReadCleanReq.mshrHits::total 5.131628
system.l2.UpgradeReq.misses::switch_cpus.data 8.204369999999999
system.l2.UpgradeReq.misses::total 8.204369999999999
system.l2.UpgradeReq.missLatency::switch_cpus.data 168129.938
system.l2.UpgradeReq.missLatency::total 168129.938
system.l2.UpgradeReq.missRate::switch_cpus.data 0.0005254575830000001
system.l2.UpgradeReq.missRate::total 0.0005254575830000001
system.l2.UpgradeReq.avgMissLatency::switch_cpus.data 3562.76121423329
system.l2.UpgradeReq.avgMissLatency::total 3562.76121423329
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 8.204369999999999
system.l2.UpgradeReq.mshrMisses::total 8.204369999999999
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 159983.185
system.l2.UpgradeReq.mshrMissLatency::total 159983.185
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 0.0005254575830000001
system.l2.UpgradeReq.mshrMissRate::total 0.0005254575830000001
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 5792.246266731701
system.l2.UpgradeReq.avgMshrMissLatency::total 5792.246266731701
system.l2.tags.ageTaskId_1024::1 268.5545949999999
system.l2.tags.ageTaskId_1024::4 17481.025745999996
system.mem_ctrls.avgPriority_writebacks::samples 2270.3905330000002
system.mem_ctrls.rdPerTurnAround::samples 137.657493
system.mem_ctrls.rdPerTurnAround::mean 204.159111230447
system.mem_ctrls.rdPerTurnAround::gmean 71.61393185729
system.mem_ctrls.rdPerTurnAround::stdev 916.251315579334
system.mem_ctrls.rdPerTurnAround::0-1023 12.264202000000001
system.mem_ctrls.rdPerTurnAround::1024-2047 0.361942
system.mem_ctrls.rdPerTurnAround::31744-32767 0.014141
system.mem_ctrls.rdPerTurnAround::total 137.657493
system.mem_ctrls.wrPerTurnAround::samples 137.657493
system.mem_ctrls.wrPerTurnAround::mean 5.998057330724
system.mem_ctrls.wrPerTurnAround::gmean 5.990687090227
system.mem_ctrls.wrPerTurnAround::stdev 0.30243721285600006
system.mem_ctrls.wrPerTurnAround::16 109.292005
system.mem_ctrls.wrPerTurnAround::17 3.773676
system.mem_ctrls.wrPerTurnAround::18 22.692078
system.mem_ctrls.wrPerTurnAround::19 1.6989080000000003
system.mem_ctrls.wrPerTurnAround::total 137.657493
system.mem_ctrls.requestorWriteBytes::writebacks 144487.53676800002
system.mem_ctrls.requestorWriteRate::writebacks 5247933.055479234
system.mem_ctrls.requestorWriteAccesses::writebacks 2270.3905330000002
system.mem_ctrls.requestorWriteTotalLat::writebacks 192445857107.56552
system.mem_ctrls.requestorWriteAvgLat::writebacks 94504572.51896931
system.mem_ctrls.dram.bytesWritten::writebacks 145304.99411200001
system.mem_ctrls.dram.bytesWritten::total 145304.99411200001
system.mem_ctrls.dram.numWrites::writebacks 2270.3905330000002
system.mem_ctrls.dram.numWrites::total 2270.3905330000002
system.mem_ctrls.dram.bwWrite::writebacks 5281460.642488999
system.mem_ctrls.dram.bwWrite::total 5281460.642488999
system.mem_ctrls.dram.bwTotal::writebacks 5281460.642488999
system.membus.transDist::WritebackDirty 2270.3905330000002
system.membus.transDist::CleanEvict 10997.036757
system.membus.transDist::UpgradeReq 9.268379
system.switch_cpus.commit.commitNonSpecStalls 474.516448
system.l2.tags.ageTaskId_1024::0 20.335052
system.mem_ctrls.rdPerTurnAround::0-2047 124.441429
system.mem_ctrls.rdPerTurnAround::2048-4095 0.156299
system.mem_ctrls.rdPerTurnAround::32768-34815 0.270703
system.mem_ctrls.wrPerTurnAround::20 0.17765999999999998
system.mem_ctrls.rdPerTurnAround::43008-45055 0.002106
system.mem_ctrls.wrPerTurnAround::21 0.012635999999999998
system.mem_ctrls.wrPerTurnAround::22 0.004212
system.mem_ctrls.wrPerTurnAround::23 0.006317999999999999
system.mem_ctrls.rdPerTurnAround::2048-3071 0.069274
system.mem_ctrls.rdPerTurnAround::27648-28671 0.069274
system.mem_ctrls.rdPerTurnAround::34816-36863 0.008123
CPI 0.42033406660709965
