Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/STUDIA/V semestr/UCISW/Lab_5/Funkcja_G_Tablica/funkcja_g_test_tablica_isim_beh.exe -prj D:/STUDIA/V semestr/UCISW/Lab_5/Funkcja_G_Tablica/funkcja_g_test_tablica_beh.prj work.funkcja_g_test_tablica 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/STUDIA/V semestr/UCISW/Lab_5/Funkcja_G_Tablica/funkjca_G_vhdl.vhd" into library work
Parsing VHDL file "D:/STUDIA/V semestr/UCISW/Lab_5/Funkcja_G_Tablica/funkcja_g_test_tablica.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity funkjca_G_vhdl [funkjca_g_vhdl_default]
Compiling architecture behavior of entity funkcja_g_test_tablica
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/STUDIA/V semestr/UCISW/Lab_5/Funkcja_G_Tablica/funkcja_g_test_tablica_isim_beh.exe
Fuse Memory Usage: 30208 KB
Fuse CPU Usage: 374 ms
