
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Keshav/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source design_1_wrapper.tcl -notrace
Command: open_checkpoint C:/git/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.runs/impl_1/design_1_wrapper.dcp

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1247.945 ; gain = 3.129
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1251.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1356.633 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1356.633 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1356.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1356.633 ; gain = 120.891
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.789 . Memory (MB): peak = 1378.355 ; gain = 21.723

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bb0678f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1455.254 ; gain = 76.898

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]_i_1 into driver instance design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: bf6e6d90

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1741.949 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 33 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: bf6e6d90

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1741.949 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18dbd6a09

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.225 . Memory (MB): peak = 1741.949 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18dbd6a09

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1741.949 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18dbd6a09

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.260 . Memory (MB): peak = 1741.949 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18dbd6a09

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1741.949 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |              33  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1741.949 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b13f1656

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.336 . Memory (MB): peak = 1741.949 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b13f1656

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1741.949 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b13f1656

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1741.949 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1741.949 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b13f1656

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1741.949 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1741.949 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/git/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/git/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1784.148 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cf571f6a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1784.148 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b69cee56

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.332 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17777bfb0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.624 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17777bfb0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.628 . Memory (MB): peak = 1784.148 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 17777bfb0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.636 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e40871c6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.770 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: b8dd24af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.850 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1390fbfe8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.855 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 19 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1784.148 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 170de942e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1784.148 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 22d11976a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1784.148 ; gain = 0.000
Phase 2 Global Placement | Checksum: 22d11976a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a871b6cd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fe5774d5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a6e7165e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20a9d96c2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 237d43102

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 16f52cbeb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12d728fec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18b2c0f80

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2246e6ec0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1784.148 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2246e6ec0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 243ebbe69

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.173 | TNS=-148.100 |
Phase 1 Physical Synthesis Initialization | Checksum: 2b7e67c2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1784.148 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 22c4e45d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1784.148 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 243ebbe69

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.119. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 176a2c999

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1784.148 ; gain = 0.000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1784.148 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 176a2c999

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 176a2c999

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 176a2c999

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1784.148 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 176a2c999

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1784.148 ; gain = 0.000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1784.148 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 124fda70c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1784.148 ; gain = 0.000
Ending Placer Task | Checksum: 1244f483a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1784.148 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1784.148 ; gain = 1.977
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1784.148 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/git/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1784.148 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1784.148 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.21s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1784.148 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.119 | TNS=-145.441 |
Phase 1 Physical Synthesis Initialization | Checksum: 291ba4db6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1784.148 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.119 | TNS=-145.441 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 291ba4db6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 1784.148 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.119 | TNS=-145.441 |
INFO: [Physopt 32-663] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg_n_0_[4].  Re-placed instance design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-145.644 |
INFO: [Physopt 32-663] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[0].  Re-placed instance design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-145.629 |
INFO: [Physopt 32-663] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[2].  Re-placed instance design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-146.020 |
INFO: [Physopt 32-663] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[3].  Re-placed instance design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-146.419 |
INFO: [Physopt 32-663] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[4].  Re-placed instance design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.009 | TNS=-146.830 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/phase_w_pwm/U0/next_state__0. Critical path length was reduced through logic transformation on cell design_1_i/phase_w_pwm/U0/FSM_onehot_next_state[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state[5]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.873 | TNS=-145.554 |
INFO: [Physopt 32-663] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg_n_0_[0].  Re-placed instance design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.867 | TNS=-145.523 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/phase_u_pwm/U0/next_state__0. Critical path length was reduced through logic transformation on cell design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.853 | TNS=-145.423 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/data0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state0__15_carry__0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.843 | TNS=-144.913 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/phase_v_pwm/U0/next_state__0. Critical path length was reduced through logic transformation on cell design_1_i/phase_v_pwm/U0/FSM_onehot_next_state[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state[5]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.808 | TNS=-144.687 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry__0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.799 | TNS=-144.267 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/data0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state0__15_carry__0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.792 | TNS=-144.225 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state0__15_carry__0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.768 | TNS=-144.081 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state0__15_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.768 | TNS=-143.997 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state0__15_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.761 | TNS=-143.955 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state0__15_carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.754 | TNS=-143.871 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state0__15_carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.750 | TNS=-143.847 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__31_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state0__31_carry__0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.747 | TNS=-143.373 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state0__15_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state11_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.738 | TNS=-142.905 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.732 | TNS=-142.869 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/data0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__15_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state11_out[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/next_state1_carry_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.731 | TNS=-142.863 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.694 | TNS=-142.641 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/next_state1_carry__0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.671 | TNS=-142.479 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.669 | TNS=-142.467 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry__0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.669 | TNS=-142.257 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__15_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state11_out[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state1_carry_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.667 | TNS=-142.107 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/next_state1_carry__0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.656 | TNS=-142.041 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__31_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/next_state0__31_carry__0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.651 | TNS=-142.011 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state13_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[22]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.644 | TNS=-141.951 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry__0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.641 | TNS=-141.873 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry__0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[25]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.634 | TNS=-141.675 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.631 | TNS=-141.255 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.608 | TNS=-141.009 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[19]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.590 | TNS=-140.715 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__31_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/next_state10_out[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/next_state0__31_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/next_state0__31_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/next_state0__31_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/next_state0__31_carry_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.564 | TNS=-140.469 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry__0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.559 | TNS=-140.091 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[21]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.549 | TNS=-139.989 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state13_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.542 | TNS=-139.899 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[20]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.536 | TNS=-139.863 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/pwm_ctl_gpio/U0/gpio_core_1/gpio_io_o[6].  Re-placed instance design_1_i/pwm_ctl_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]
INFO: [Physopt 32-735] Processed net design_1_i/pwm_ctl_gpio/U0/gpio_core_1/gpio_io_o[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.534 | TNS=-139.797 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[17]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.518 | TNS=-139.569 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/next_state1_carry_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.513 | TNS=-139.539 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__31_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/next_state0__31_carry_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.504 | TNS=-139.485 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry__0_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[29]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.503 | TNS=-139.473 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state1_carry__0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.502 | TNS=-139.437 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/next_state1_carry__0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.501 | TNS=-139.401 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry__0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.497 | TNS=-139.137 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.496 | TNS=-138.777 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__31_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/next_state10_out[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__31_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__31_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/next_state0__31_carry_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.474 | TNS=-138.645 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/next_state1_carry__0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.471 | TNS=-138.627 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state1_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[18]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.465 | TNS=-138.585 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state1_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[21]_repN. Net driver design_1_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_replica was replaced.
INFO: [Physopt 32-735] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[21]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.456 | TNS=-138.501 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.455 | TNS=-138.495 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry__1_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.454 | TNS=-138.489 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.451 | TNS=-138.177 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state1_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[26]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.451 | TNS=-138.171 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[18]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state13_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[18]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.451 | TNS=-138.171 |
Phase 3 Critical Path Optimization | Checksum: 291ba4db6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.762 ; gain = 5.613

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.451 | TNS=-138.171 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state13_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[18]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state13_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[18]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.451 | TNS=-138.171 |
Phase 4 Critical Path Optimization | Checksum: 291ba4db6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.762 ; gain = 5.613
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1789.762 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.451 | TNS=-138.171 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.668  |          7.270  |           14  |              0  |                    56  |           0  |           2  |  00:00:03  |
|  Total          |          0.668  |          7.270  |           14  |              0  |                    56  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1789.762 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 21d6cdd5e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.762 ; gain = 5.613
INFO: [Common 17-83] Releasing license: Implementation
352 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1807.512 ; gain = 17.750
INFO: [Common 17-1381] The checkpoint 'C:/git/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cc3fbf19 ConstDB: 0 ShapeSum: c5a5ad78 RouteDB: 0
Post Restoration Checksum: NetGraph: 23936f9 NumContArr: e9772f86 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: ebb0667f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1903.359 ; gain = 95.699

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ebb0667f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1903.359 ; gain = 95.699

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ebb0667f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1909.953 ; gain = 102.293

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ebb0667f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1909.953 ; gain = 102.293
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19a037f60

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1934.219 ; gain = 126.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.365 | TNS=-134.004| WHS=-0.190 | THS=-20.673|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2000
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2000
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20da5614d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1934.219 ; gain = 126.559

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20da5614d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1934.219 ; gain = 126.559
Phase 3 Initial Routing | Checksum: 24f7257ee

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1934.219 ; gain = 126.559
INFO: [Route 35-580] Design has 8 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+==============+===============================+==========================================================+
| Launch Clock | Capture Clock                 | Pin                                                      |
+==============+===============================+==========================================================+
| clk_fpga_0   | clk_out1_design_1_clk_wiz_0_0 | design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg[2]/D |
| clk_fpga_0   | clk_out1_design_1_clk_wiz_0_0 | design_1_i/phase_v_pwm/U0/ctr_rst_reg/D                  |
| clk_fpga_0   | clk_out1_design_1_clk_wiz_0_0 | design_1_i/phase_w_pwm/U0/ctr_rst_reg/D                  |
| clk_fpga_0   | clk_out1_design_1_clk_wiz_0_0 | design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg[4]/D |
| clk_fpga_0   | clk_out1_design_1_clk_wiz_0_0 | design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg[3]/D |
+--------------+-------------------------------+----------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 353
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.044 | TNS=-158.551| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14284bae5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1934.219 ; gain = 126.559

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.270 | TNS=-152.758| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2b22a9069

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1934.219 ; gain = 126.559
Phase 4 Rip-up And Reroute | Checksum: 2b22a9069

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1934.219 ; gain = 126.559

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2357f32d5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1934.219 ; gain = 126.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.044 | TNS=-156.294| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 160dd7700

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1934.219 ; gain = 126.559

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 160dd7700

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1934.219 ; gain = 126.559
Phase 5 Delay and Skew Optimization | Checksum: 160dd7700

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1934.219 ; gain = 126.559

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c6b7aa98

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1934.219 ; gain = 126.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.044 | TNS=-151.717| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f51bfc0f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1934.219 ; gain = 126.559
Phase 6 Post Hold Fix | Checksum: 1f51bfc0f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1934.219 ; gain = 126.559

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.373667 %
  Global Horizontal Routing Utilization  = 0.40644 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1de4ebd50

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1934.219 ; gain = 126.559

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1de4ebd50

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1934.219 ; gain = 126.559

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11962b344

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1934.219 ; gain = 126.559

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.044 | TNS=-151.717| WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 11962b344

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1934.219 ; gain = 126.559
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1934.219 ; gain = 126.559

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
371 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1934.219 ; gain = 126.707
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1948.332 ; gain = 14.113
INFO: [Common 17-1381] The checkpoint 'C:/git/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/git/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/git/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
383 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2416.613 ; gain = 451.227
INFO: [Common 17-206] Exiting Vivado at Wed Aug  3 21:58:24 2022...
