[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of RTL8189ETV-CG production of REALTEK SEMICONDUCTOR CORP. from the text: \n \n  \n   \nRTL8189ETV \n   \nSINGLE-CHIP IEEE 802.11b/g/n 1T1R WLAN  \nWith SDIO INTERFACE \n  \nDATASHEET \n(CONFIDENTIAL: Development Partners Only) \n \nRev. 0.6 \n4 May. 2012 \nTrack ID:  \n  \nRealtek Semiconductor Corp. \nNo. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan\nTel.: +886-3-578-0211. Fax: +886-3-577-6047 www.realtek.com\n \n\n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface ii Track ID: JATR-2265-11   Rev. 0. 6\n6 \n \nCOPYRIGHT \n©2012 Realtek Semiconductor Corp. All rights reserve d. No part of this document may be reproduced, \ntransmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any \nmeans without the written permission of Realtek Semiconductor Corp. \n \nDISCLAIMER \nRealtek provides this document “as is”, without wa rranty of any kind. Realtek may make improvements \nand/or changes in this document or in the product de scribed in this document at any time. This document \ncould include technical inaccuracies or typographical errors. \n \nTRADEMARKS \nRealtek is a trademark of Realtek Semiconductor Cor poration. Other names mentioned in this document are \ntrademarks/registered trademarks of their respective owners. \n \nUSING THIS DOCUMENT \nThis document is intended for the software engi neer’s reference and provides detailed programming \ninformation. \nThough every effort has been made to ensure that this  document is current and accurate, more information \nmay have become available subsequent to the production of this guide.  \nREVISION HISTORY \nRevision Release Date Summary \n0.1 2013/12/17 Preliminary release \n \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface iii Track ID: JATR-2265-11   Rev. 0. 6\n6 \n \nTable of Contents \n1. GENERAL DES CRIPTION ........................................................................................................... .................................... 1  \n2. FEATURES ...................................................................................................................... .................................................... 3  \n3. APPLICATION DIAGRAM ........................................................................................................... .................................... 5  \n3.1. SINGLE -BAND 11N (1X1) SOLUTION  ............................................................................................................................... 5  \n4. PIN ASSIGNMENTS ............................................................................................................... ............................................ 6  \n4.1. PACKAGE IDENTIFICATION  .............................................................................................................................................. 6  \n5. PIN DESCRIPTIONS .......................................................................................................................................................... 8  \n5.1. SDIO  INTERFACE  ............................................................................................................................................................ 8  \n5.2. GSPI  INTERFACE  ............................................................................................................................................................. 9  \n5.3. POWER PINS .................................................................................................................................................................. 10  \n5.4. RF INTERFACE  .............................................................................................................................................................. 10  \n5.5. LED  INTERFACE  ............................................................................................................................................................ 10  \n5.6. CLOCK AND OTHER PINS ............................................................................................................................................... 11  \n6. ELECTRICAL AND THERMA L CHARACTERISTICS......................................................................................... .... 12 \n6.1. TEMPERATURE LIMIT RATINGS  ..................................................................................................................................... 12  \n6.2. TEMPERATURE LIMIT RATINGS  ..................................................................................................................................... 12  \n6.3. DC CHARACTERISTICS  .................................................................................................................................................. 12  \n6.3.1.  Power  Supply Char acteristics ................................................................................................. ............................ 12  \n6.3.2.  Digital IO Pin DC Characteri stics ............................................................................................. .......................... 12  \n6.4. IO CHARACTERISTICS  ................................................................................................................................................... 13  \n6.5. AC CHARACTERISTICS  .................................................................................................................................................. 13  \n6.5.1.  SDIO/GSPI Interface Characteri stics ........................................................................................... ....................... 13  \n7. MECHANICAL DIMENSIONS ......................................................................................................... .............................. 17  \n7.1. MECHANICAL DIMENSIONS NOTES  ............................................................................................................................... 18  \n8. ORDERING INFORMATION .......................................................................................................... ............................... 19  \n \n \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface iv Track ID: JATR-2265-11   Rev. 0. 6\n6 \n \nList of Tables \nTABLE 1. SDIO  INTERFACE  ........................................................................................................................................................ 8  \nTABLE 2. GSPI  INTERFACE  ......................................................................................................................................................... 9  \nTABLE 3. POWER PINS .............................................................................................................................................................. 10  \nTABLE 4. RF INTERFACE  .......................................................................................................................................................... 10  \nTABLE 5. LED  INTERFACE  ........................................................................................................................................................ 10  \nTABLE 6. CLOCK AND OTHER PINS ........................................................................................................................................... 11  \nTABLE 7. TEMPERATURE LIMIT RATINGS  ................................................................................................................................. 12  \nTABLE 8. TEMPERATURE LIMIT RATINGS  ................................................................................................................................. 12  \nTABLE 9. DC CHARACTERISTICS  .............................................................................................................................................. 12  \nTABLE 10. 3.3V  GPIO  DC CHARACTERISTICS  ....................................................................................................................... 12  \nTABLE 11. 2.8V  GPIO  DC CHARACTERISTICS  ....................................................................................................................... 13  \nTABLE 12. 1.8V  GPIO  DC CHARACTERISTICS  ....................................................................................................................... 13  \nTABLE 13.  SDIO  INTERFACE TIMING PARAMETERS  ............................................................................................................... 14  \nTABLE 14. SDIO  INTERFACE POWER ON TIMING PARAMETERS  ............................................................................................. 15  \nTABLE 15. SPI INTERFACE POWER ON TIMING PARAMETERS  ................................................................................................ 16  \nTABLE 16. ORDERING INFORMATION  ...................................................................................................................................... 19  \n \n \nList of Figures \nFIGURE 1. SINGLE -BAND 11N (1X1) SOLUTION  ............................................................................................................................... 5  \nFIGURE 2. PIN ASSIGNMENTS  .......................................................................................................................................................... 6  \nFIGURE 3. SDIO  INTERFACE TIMING  ............................................................................................................................................. 14  \n \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface 1 Track ID: JATR-2265-11 Rev. 0. 7\n \n \n1. General Description \nThe Realtek RTL8189ETV is a highly integrated single-chip 802.11n Wireless LAN (WLAN) network \nSDIO interface (SDIO 1.1/ 2.0/ 3.0 compliant) contro ller. It is a WLAN MAC, a 1T1R capable WLAN \nbaseband, and WLAN RF in a singl e chip. The RTL8189ETV provides a complete solution for a high \nthroughput performance integrated wireless LAN device. \n The RTL8189ETV WLAN baseband implements Ort hogonal Frequency Division Multiplexing (OFDM) \nwith 1 transmit and 1 receive path and is compatib le with the IEEE 802.11n specifi cation. Features include \none spatial stream transmission, short guard interval  (GI) of 400ns, spatial spreading, and transmission over \n20MHz and 40MHz bandwidth.  For legacy compatibility, Direct Sequence Spread Spectrum (DSSS), Complementary Code Keying (CCK) \nand OFDM baseband processing are included to support all IEEE 802.11b and 802.11g data rates. \nDifferential phase shift keying modulation schemes,  DBPSK and DQPSK with data scrambling capability, \nare available, and CCK provides support for legacy data rates, with long or short preamble.  The high-speed \nFFT/IFFT paths, combined with BPSK, QPSK, 16QAM, and 64QAM modulation of the individual \nsubcarriers and rate compatible punctured convolutional coding with coding rate of 1/2, 2/3, 3/4, and 5/6, \nprovide higher data rates of 54Mbps and 150Mbps for IEEE 802.11g and 802.11n OFDM respectively.  The RTL8189ETV WLAN Controller builds in an enhan ced signal detector, an adaptive frequency domain \nequalizer, and a soft-decision Viterbi decoder to alleviat e severe multi-path effects and mutual interference \nin the reception of multiple streams.  Robust interference detection and suppression are provided to protect \nagainst Bluetooth, cordless phone, and microwave oven interference.  Efficient IQ-imbalance, DC offset, phase noise, fre quency offset, and timing offset compensations are \nprovided for the radio frequency front-end. Selectable digital transmit and receive FIR filters are provided \nto meet transmit spectrum mask requirements and to reject adjacent channel interference, respectively.  The RTL8189ETV WLAN Controller supports fast r eceiver Automatic Gain Control (AGC) with \nsynchronous and asynchronous control loops among ante nnas, antenna diversity functions, and adaptive \ntransmit power control function to obtain the better perf ormance in the analog portions of the transceiver. \n \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface 2 Track ID: JATR-2265-11 Rev. 0. 7\n \n \nThe RTL8189ETV WLAN MAC supports 802.11e for multim edia applications, 802.11i for security, and \n802.11n for enhanced MAC protocol e fficiency. Using packet aggrega tion techniques such as A-MPDU \nwith BA and A-MSDU, protocol efficiency is signi ficantly improved. Power saving mechanisms such as \nLegacy Power Save, and U-APSD, reduce the power wast ed during idle time, and compensates for the extra \npower required to transmit OFDM. The RTL8189ETV  provides simple legacy and 20MHz/40MHz \nco-existence mechanisms to ensure backward and network compatibility. \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface 3 Track ID: JATR-2265-11 Rev. 0. 7\n \n \n2. Features \nGeneral \n\uf06e 32-pin QFN \n\uf06e CMOS MAC, Baseband PHY, and RF in a \nsingle chip for IEEE 802.11b/g/n compatible WLAN \n\uf06e Complete 802.11n solution for 2.4GHz band \n\uf06e 72.2Mbps receive PHY rate and 72.2Mbps transmit PHY rate using 20MHz bandwidth \n\uf06e 150Mbps receive PHY rate and 150Mbps transmit PHY rate using 40MHz bandwidth \n\uf06e Compatible with 802.11n specification \n\uf06e Backward compatible with 802.11b/g devices while operating in 802.11n mode \nHost Interface \n\uf06e Complies with SDIO 1.1/ 2.0/ 3.0 for WLAN with clock rate up to 100MHz \n\uf06e GSPI interface for configurable endian for WLAN \nStandards Supported \n\uf06e IEEE 802.11b/g/n compatible WLAN \n\uf06e IEEE 802.11e QoS Enhancement (WMM) \n\uf06e 802.11i (WPA, WPA2). Open, shared key, and pair-wise key authentication services WLAN MAC Features \n\uf06e Frame aggregation for increased MAC efficiency (A-MSDU, A-MPDU) \n\uf06e Low latency immediate High-Throughput Block Acknowledgement (HT-BA) \n\uf06e PHY-level spoofing to enhance legacy compatibility \n\uf06e Power saving mechanism \n\uf06e Channel management and co-existence \n\uf06e Transmit Opportunity (TXOP) Short Inter-Frame Space (SIFS) bursting for higher multimedia bandwidth \nWLAN PHY Features \n\uf06e IEEE 802.11n OFDM \n\uf06e One Transmit and one Receive path (1T1R) \n\uf06e 20MHz and 40MHz bandwidth transmission \n\uf06e Short Guard Interval (400ns) \n\uf06e DSSS with DBPSK and DQPSK, CCK modulation with long and short preamble \n\uf06e OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation.  Convolutional Coding Rate: 1/2, 2/3, 3/4, and 5/6 \n\uf06e Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n \n\uf06e Switch diversity for DSSS/CCK \n\uf06e Hardware antenna diversity in per packet base \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface 4 Track ID: JATR-2265-11 Rev. 0. 7\n \n \n\uf06e Selectable receiver FIR filters \n\uf06e Programmable scaling in transmitter and \nreceiver to trade quantization noise against increased probability of clipping \n\uf06e Fast receiver Automatic Gain Control (AGC) \uf06e On-chip ADC and DAC \nPeripheral Interfaces \n\uf06e General Purpose Input/Output (8 pins) \n\uf06e One configurable LED pins \n \n \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface 5 Track ID: JATR-2265-11 Rev. 0. 7\n \n \n3. Application Diagram \n3.1. Single-Band 11n (1x1) Solution \nAntenna  .PA\nReceiver\nRX I/Q\nDAC ADC\nSWR/LDO\nRegulators\n40 MHz\nCrystalMAC\nConfiguration\nControl and\nMemoryExt \nInterface\nBaseband\n(P H Y )SDIO/GSPI\nHost Interface\n3.3VTX I/Q\n2.4 GHzTransmitterNV MemoryRTL8189ES-VB\nBalun/ \nFilter\nCircuitmatching\n \nFigure 1. Single-Band 11n (1x1) Solution  \n \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface 6 Track ID: JATR-2265-11 Rev. 0. 7\n \n \n \n4. Pin Assignments \n \n \n \n \n \n91 0 1 1 12 13 14 15 1632 31 30 29 28 27 26 25\nXI\nVD33A\nVD12D\nGPIO7\nGPIO5/LED2\nVDSPS33GPIO6/(TEST_MODE_SEL)\nVD33PAD\nVD12AVDIO_SDIOXOVD12S\nPDnVD12D\nTXPA_ON\nLLLLLLL      \nTXXXVRTL8189ETVRXIP\nRXIN1\n2\n3\n4\n5\n7\n823\n21\n20\n19\n18\n17SD_D3LX_SPSTXPA_OP\nSD_D0/ SPI_MISOSD_D1/ SPI_SCSnSD_D2/SPI_SIRQGND_SPS33 GND (Exposed Pad)22GPIO4\n6\nVD33ASD_CLK/SPI_CLKSD_CMD/ SPI_MOSIGPIO1(/SPS_LDO_SEL)VD33IO\nVD12R\nVD33S24\n \n \n \nFigure 2. Pin Assignments \n \n4.1. Package Identification \n‘Green’ package is indicated by a ‘G’ in the location marked ‘T’ in in  \n \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface 7 Track ID: JATR-2265-11 Rev. 0. 7\n \n \nXI\nVD33A\nVD12D\nGPIO7\nGPIO5/LED2\nVDSPS33GPIO6/(TEST_MODE_SEL)\nVD12A\nXO\nPDnVD12D\nLX_SPS\nGND_SPS\nGPIO4\nGPIO1(/SPS_LDO_SEL)VD33IO\n \n \n \nFigure 22. The version is shown in the location marked ‘V’, e.g., B =Version B  \n \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface 8 Track ID: JATR-2265-11 Rev. 0. 7\n \n \nXI\nVD33A\nVD12D\nGPIO7\nGPIO5/LED2\nVDSPS33GPIO6/(TEST_MODE_SEL)\nVD12A\nXO\nPDnVD12D\nLX_SPS\nGND_SPS\nGPIO4\nGPIO1(/SPS_LDO_SEL)VD33IO\n \n \n Figure 2.  \n5. Pin Descriptions \nThe following signal type codes are used in the tables:  \nI: Input O: Output \nT/S: Tri-State bi-directional input/output pin S/T/S: Sustained Tri-State \nO/D: Open Drain P: Power pin \n \n5.1. SDIO Interface \nTable 1. SDIO Interface \nSymbol Type Pin No Description \nSD_CLK I 21 SDIO Clock Input \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface 9 Track ID: JATR-2265-11 Rev. 0. 7\n \n \nSymbol Type Pin No Description \nSD_CMD I/O 22 SDIO Command Input \nSD_D0 I/O 19 SDIO Data Line 0 \nSD_D1 I/O 20 SDIO Data Line 1 \nSD_D2 I/O 23 SDIO Data Line 2 \nSD_D3 I/O 24 SDIO Data Line 3 \nThe SDIO interface selection can be referred to  subsection 6.5.1, “SDIO Power on Sequence”.The signal \nlevel section of SDIO interface selection can be referred to subsection 6.5.1, “SDIO/GSPI Signal Level”. \n5.2. GSPI Interface \nTable 2. GSPI Interface \nSymbol Type Pin No Description \nSPI_CLK I 21 GSPI Clock Input \nSPI_MOSI I 22 GSPI Data Input \nSPI_MISO O 19 GSPI Data Out \nSPI_SIRQ O 23 GSPI Interrupt  \nSPI_SCSn I 20 GSPI Chip Select Bar \nThe GSPI interface pins are shared with SDIO interf ace. The GSPI interface selection can be referred to \nsubsection 6.5.1, “GSPI Power on Sequence”. The signal le vel section of SDIO interface selection can be \nreferred to subsection 6.5.1, “SDIO/GSPI Signal Level”. \n \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface 10 Track ID: JATR-2265-11 Rev. 0. 7\n \n \n5.3. Power Pins \nTable 3. Power Pins \nSymbol Type Pin No Description \nLX_SPS P 15 Switching Regulator Output \nVDSPS33 P 16 Switching Regulator Input \nOr Linear Regulator output from 3.3V to 1.5V \nVD33A P 11,17 VDD 3.3V for Analog \nVD33IO P 30 VDD3.3V for Digital \nVD33PAD P 3 VDD 3.3V for PAD \nVD33S P 8 VDD 3.3V for Analog \nVDIO_SDIO P 18 VDD for SDIO Pin, the power supply is same as the signal level of \nSDIO bus (3.3V ~ 1.8V) \nVD12A P 12 VDD 1.2V for Analog \nVD12D P 13, 31 VDD 1.2V for Digital \nVD12R P 6 VDD 1.2V for Analog \nVD12S P 7 VDD 1.2V for Analog \nGND_SPS P 14 Switching Regulator Ground \n5.4. RF Interface \nTable 4. RF Interface \nSymbol Type Pin No Description \nRXIN I 5 RF RX Negative Signal \nRXIP I 4 RF RX Positive Signal \nTXPA_ON O 2 RF TX Negative Signal \nTXPA_OP O 1 RF TX Positive Signal \n \n5.5. LED Interface \nTable 5. LED Interface \nSymbol Type Pin No Description \nLED2 \nGPIO5 O \nIO 26 LED Pins (Active Low)  \nShared with GPIO5, can be se lected by control register \n \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface 11 Track ID: JATR-2265-11 Rev. 0. 7\n \n \n5.6. Clock and Other Pins \nTable 6. Clock and Other Pins \nSymbol Type Pin No Description \nXI I 10 OSC Input \nInput of Crystal Clock Reference \nThe Crystal Clock can be 40MHz, 13MHz, 19.2MHz, 20MHz, 25MHz, \n26MHz, 38.4MHz, 17.664MHz, 16MHz, 14.318MHz, 12MHz, \nXO O 9 Output of Crystal Clock Reference \nPDn I 25 This Pin can Externally Shutdown RTL8189ETV without Extra Power \nSwitch \nGPIO1/(SPS_LDO_SEL) IO 29 .General Purpose Input/Output Pin \nTrap function: weak pull low to enable integrated switching regulator; weak pull high to enable in tegrated linear regulator \nGPIO4 IO 28 General Purpose Input/Output Pin \nGPIO5 IO 26 General Purpose Input/Output Pin \nCLK_REQ pin: This also can be configured as CLK_REQ pin, which is used by 8189ETV to request Crystal Clock from the host. \nGPIO6/(TEST_MODE_SEL) IO 32 General Purpose Input/Output Pin,  \nTrap function: weak pull low to enable RTL8189ETV to enter normal operation mode. \nGPIO7 IO 27 General Purpose Input/Output Pin  \n \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface 12 Track ID: JATR-2265-11 Rev. 0. 7\n \n \n6. Electrical and Thermal Characteristics \n6.1. Temperature Limit Ratings \nTable 7. Temperature Limit Ratings \nParameter Minimum Maximum Units \nStorage Temperature -55 +125 \uf0b0C \nAmbient Operating Temperature 0 70 \uf0b0C \nJunction Temperature 0 125 \uf0b0C \n \n6.2. Temperature Limit Ratings \nTable 8. Temperature Limit Ratings \nParameter Minimum Maximum Units \nStorage Temperature -55 +125 \uf0b0C \nAmbient Operating Temperature 0 70 \uf0b0C \nJunction Temperature 0 125 \uf0b0C \n \n6.3. DC Characteristics \n6.3.1.  Power  Supply Characteristics \n \nTable 9. DC Characteristics \nSymbol Parameter Minimum Typical Maximum Units \nVD33A, VD33D 3.3V I/O Supply V oltage 3.0 3.3 3.6 V \nVD12A, VD12D 1.2V Core Supply V oltage 1.10 1.2 1.32 V \nIDD33 3.3V Rating Current - - 600 mA  \n6.3.2.  Digital IO Pin DC Characteristics \nTable 10. 3.3V GPIO DC Characteristics \nSymbol Parameter Minimum Normal Maximum Units \nVIH Input high voltage 2.0 3.3 3.6 V \nVIL Input low voltage -- 0 0.9 V \nVOH Output high voltage 2.97 -- 3.3 V \nVOL Output low voltage 0 -- 0.33 V \n \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface 13 Track ID: JATR-2265-11 Rev. 0. 7\n \n \nTable 11. 2.8V GPIO DC Characteristics \nSymbol Parameter Minimum Normal Maximum Units \nVIH Input high voltage 1.8 2.8 3.1 V \nVIL Input low voltage -- 0 0.8 V \nVOH Output high voltage 2.5 -- 3.1 V \nVOL Output low voltage 0 -- 0.28 V \n \n \nTable 12. 1.8V GPIO DC Characteristics \nSymbol Parameter Minimum Normal Maximum Units \nVIH Input high voltage 1.7 1.8 2.0 V \nVIL Input low voltage -- 0 0.8 V \nVOH Output high voltage 1.62 -- 1.8 V \nVOL Output low voltage 0 -- 0.18 V \n  \n6.4. IO Characteristics \n6.5. CLK_REQ Timing  \nCLK_REQ\nCrystal Clock from HostTXTAL_RDY <1ms\n \n6.6. AC Characteristics \n6.6.1.  SDIO/GSPI Interface Characteristics \n\uf06e SDIO/GSPI Interface Timing \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface 14 Track ID: JATR-2265-11 Rev. 0. 7\n \n \nTWL TWHfPP\nTISU TIH\nTODLYClock\nInput\nOutput\n \n \nFigure 3. SDIO Interface Timing \n \nTable 13.  SDIO Interf ace Timing Parameters \nNO Parameter Mode MIN MAX Unit\nfPP Clock frequency Default 0 25 MHz\nHS 0 50 MHz\nTWL Clock low time DEF 10  ns \nHS 7  ns \nTWH Clock high time DEF 10  ns \nHS 7   \nTISU Input setup time DEF 5  ns \nHS 6   \nTIH Input hold time DEF 5  ns \nHS 2   \nTODLY Output delay time DEF  14 ns \nHS  14  \n \n\uf06e SDIO/ GSPI Interface Signal Level \nThe SDIO and GSPI signal level ranges from 1.8V to  3.3V. The host shall provide the power source with \ntargeting power level to RTL8189ETV SDIO a nd GSPI interface via VIO_UART pin (pin # 50). \nThe DC characteristics of typical signal level, 3.3V/ 2.8V/ 1.8V are shown in section 6.3.2. \n \n\uf06e SDIO Interface Power On Sequence \nAfter power on, the SDIO interface is selected by RTL8189ETV automatically when a valid SDIO \ncommand is received. To attain better SDIO host compatibility, the following power on sequence is \nrecommended: \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface 15 Track ID: JATR-2265-11 Rev. 0. 7\n \n \nT18Ramp formal power up\n1.8V(IO Power) 1.4V\nT33Ramp formal power up\n3.3V 2.7V\nSD_CLK\nSD_CMD\nCMD5 not ready CMD5/5/3/7 ready CMD52/ 53\nSDIO_RDY\nTnon_rdy\n \nVariable definition: \nT33ramp: The 3.3V main power ramp up duration T\nnon_rdy : SDIO not ready duration, in this state, R TL8189ES may respond command without ready bit set. \nAfter ready bit set, host will initiate complete card detection procedure. T18ramp: The 1.8V main power ramp up duration.  The power on flow description: The ramp up time is specified by T\n33ramp  duration. \nAfter main 3.3V ramp up, the power management unit w ill be enabled by power ready detection circuit, and \nenables SDIO block. Efuse is then au toloaded to SDIO circuits during T non_rdy  duration. After autoload done, \nthe SDIO responds command with ready bit set. After CM D5/ 5/ 3/ 7 procedures, the card detection is then \nexecuted. After driver loaded, normal command 52 and 53 are then used.  The typical timing spec is shown as follows: \nTable 14. SDIO Interface Power On Timing Parameters \n Min Typical Max Unit \nT33ram p 0.1 0.5 2.5 ms \nT18ram p 0.1 0.5 2.5 ms \nTnon-rd y 1 2 10 ms \n \n\uf06e GSPI Interface Power On Sequence \nThe GSPI interface is enabled automatically wh en a valid GSPI command is first received. The \nrecommended power on sequence is as follows: \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface 16 Track ID: JATR-2265-11 Rev. 0. 7\n \n \nT33Ramp formal power up\n3.3V 2.7V\nSPI_CLK\nwrite register SPI_CFG\nSPI_MISO\nwrite cmd+data read cmd write cmd+data\nSPI_MOSI\nstatus status+data status\nSPI_SCSn\nTnon_rdy\n \nVariable definition: \nT33ramp : The 3.3V main power ramp up duration \nTnon_rdy : The duration SPI device internal initialization. After T non_rdy , SPI host can then send command to \nwrite SPI_CFG register.  SPI_CFG register is to control SPI endian and word length. \n The power on flow description: The ramp up time is specified by T\n33ramp  duration. \nAfter main 3.3V ramp up, the power management unit w ill be enabled by power ready detection circuit, and \nenables SPI block. Efuse is then autoloaded to SPI circ uits, and the internal power circuits are configured \nduring T non_rdy  duration.  \nThe typical timing spec is shown as follows: \nTable 15. SPI Interface Po wer On Timing Parameters \n Min Typical Max Unit \nT33ram p 0.1 0.5 2.5 ms \nTnon-rd y 3 4 18 ms \n \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface 17 Track ID: JATR-2265-11 Rev. 0. 7\n \n \nMechanical Dimensions \n \n \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface 18 Track ID: JATR-2265-11 Rev. 0. 7\n \n \n7.1. Mechanical Dimensions Notes \n \nSymbol Dimension in mm Dimension in inch \nMin Nom Max Min Nom Max \nA 0.80 0.85 0.90 0.031 0.033 0.035  \nA1 0.00 0.02 0.05 0.000  0.001 0.002 \nA3 0.20 REF 0.008 REF \nA4 0.10 REF 0.004 REF \nb 0.18  0.25  0.30  0.007 0.010 0.012  \nD/E 5.00 BSC 0.020 BSC \nD2/E2 3.25 3.50 3.75 0.128 0.138 0.148 \ne 0.50 BSC 0.020 BSC \nL 0.30  0.40  0.50  0.012  0.016  0.020  \nNote1: CONTROLLING DIMENSION: MILLIMETER (mm). \nNote2: REFERENCE DOCUMENT: JEDEC MO-220. \n \n8189ETVRTL8189ETV \nDatasheet \nSingle-Chip IEEE 802.11b/g/n 1T1R WLAN Controller \nwith SDIO Interface 19 Track ID: JATR-2265-11 Rev. 0. 7\n \n \n8. Ordering Information \nTable 16. Ordering Information \nPart Number Package Status \nRTL8189ETV QFN-32, ‘Green’ Package Mass Production \nNote: See page 6 for package identification. \n \n                \n \nRealtek Semiconductor Corp. \nHeadquarters \nNo. 2, Innovation Road II, Hsinchu Science Park, \nHsinchu 300, Taiwan, R.O.C. Tel: 886-3-5780211  Fax: 886-3-5776047 www.realtek.com \n'}]
!==============================================================================!
### Component Summary: RTL8189ETV-CG

**Description:**
The RTL8189ETV is a single-chip IEEE 802.11b/g/n WLAN controller produced by Realtek Semiconductor Corp. It integrates a WLAN MAC, baseband, and RF components into a single device, providing a complete solution for wireless LAN applications. The controller supports SDIO interface and is designed for high throughput performance in wireless communication.

**Key Specifications:**
- **Voltage Ratings:**
  - Analog Supply Voltage (VD33A, VD33D): 3.0V to 3.6V
  - Core Supply Voltage (VD12A, VD12D): 1.1V to 1.32V

- **Current Ratings:**
  - Maximum current for 3.3V supply (IDD33): 600 mA

- **Power Consumption:**
  - Power-saving mechanisms are included, such as Legacy Power Save and U-APSD.

- **Operating Temperature Range:**
  - Ambient Operating Temperature: 0°C to 70°C
  - Storage Temperature: -55°C to +125°C
  - Junction Temperature: 0°C to 125°C

- **Package Type:**
  - 32-pin QFN (Quad Flat No-lead)

- **Special Features:**
  - Supports 802.11n with 1T1R (one transmit, one receive) capability.
  - Compatible with 802.11b/g standards.
  - Features include frame aggregation, low latency, and power-saving mechanisms.
  - Enhanced signal detection and adaptive frequency domain equalization.

- **Moisture Sensitive Level:**
  - Not specified in the provided text, but typically assessed according to JEDEC J-STD-020E.

**Typical Applications:**
The RTL8189ETV is primarily used in:
- Wireless LAN devices such as routers, access points, and client devices.
- Consumer electronics requiring Wi-Fi connectivity, including smart home devices, IoT applications, and mobile devices.
- Multimedia applications that require high throughput and low latency, benefiting from its support for QoS enhancements and multimedia bandwidth management.

This component is ideal for applications that demand reliable wireless communication with backward compatibility to older Wi-Fi standards while leveraging the advantages of the latest 802.11n technology.