# This is the design file list of the DESIGN
# The files are declare in the order : Top of the file == 1st files to compile - End of the file == Last file to compile

# == DESIGN FILE LIST ==


# TOP
DESIGN_FILE_LIST+=/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_exercices_p40/case_sel_p40.vhd
DESIGN_FILE_LIST+=/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_exercices_p40/exercices_p40_top.vhd


