#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun May 11 10:52:47 2025
# Process ID: 333661
# Current directory: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1
# Command line: vivado -log bd_only_one_bram_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bd_only_one_bram_wrapper.tcl -notrace
# Log file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/bd_only_one_bram_wrapper.vdi
# Journal file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/vivado.jou
# Running On: ulisses-thinkpad, OS: Linux, CPU Frequency: 3480.539 MHz, CPU Physical cores: 12, Host memory: 15491 MB
#-----------------------------------------------------------
source bd_only_one_bram_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/ip/v1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top bd_only_one_bram_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_only_one_bram/ip/bd_only_one_bram_axi_bram_ctrl_0_0/bd_only_one_bram_axi_bram_ctrl_0_0.dcp' for cell 'bd_only_one_bram_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_only_one_bram/ip/bd_only_one_bram_blk_mem_gen_0_0/bd_only_one_bram_blk_mem_gen_0_0.dcp' for cell 'bd_only_one_bram_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_only_one_bram/ip/bd_only_one_bram_processing_system7_0_0/bd_only_one_bram_processing_system7_0_0.dcp' for cell 'bd_only_one_bram_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_only_one_bram/ip/bd_only_one_bram_rst_ps7_0_50M_0/bd_only_one_bram_rst_ps7_0_50M_0.dcp' for cell 'bd_only_one_bram_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_only_one_bram/ip/bd_only_one_bram_shell_top_0_0/bd_only_one_bram_shell_top_0_0.dcp' for cell 'bd_only_one_bram_i/shell_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_only_one_bram/ip/bd_only_one_bram_xbar_1/bd_only_one_bram_xbar_1.dcp' for cell 'bd_only_one_bram_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_only_one_bram/ip/bd_only_one_bram_xbar_0/bd_only_one_bram_xbar_0.dcp' for cell 'bd_only_one_bram_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_only_one_bram/ip/bd_only_one_bram_auto_pc_0/bd_only_one_bram_auto_pc_0.dcp' for cell 'bd_only_one_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_only_one_bram/ip/bd_only_one_bram_auto_pc_1/bd_only_one_bram_auto_pc_1.dcp' for cell 'bd_only_one_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_only_one_bram/ip/bd_only_one_bram_auto_pc_2/bd_only_one_bram_auto_pc_2.dcp' for cell 'bd_only_one_bram_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1685.117 ; gain = 1.000 ; free physical = 6391 ; free virtual = 10872
INFO: [Netlist 29-17] Analyzing 716 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_only_one_bram/ip/bd_only_one_bram_processing_system7_0_0/bd_only_one_bram_processing_system7_0_0.xdc] for cell 'bd_only_one_bram_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_only_one_bram/ip/bd_only_one_bram_processing_system7_0_0/bd_only_one_bram_processing_system7_0_0.xdc] for cell 'bd_only_one_bram_i/processing_system7_0/inst'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_only_one_bram/ip/bd_only_one_bram_rst_ps7_0_50M_0/bd_only_one_bram_rst_ps7_0_50M_0_board.xdc] for cell 'bd_only_one_bram_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_only_one_bram/ip/bd_only_one_bram_rst_ps7_0_50M_0/bd_only_one_bram_rst_ps7_0_50M_0_board.xdc] for cell 'bd_only_one_bram_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_only_one_bram/ip/bd_only_one_bram_rst_ps7_0_50M_0/bd_only_one_bram_rst_ps7_0_50M_0.xdc] for cell 'bd_only_one_bram_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_only_one_bram/ip/bd_only_one_bram_rst_ps7_0_50M_0/bd_only_one_bram_rst_ps7_0_50M_0.xdc] for cell 'bd_only_one_bram_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.srcs/constrs_1/new/constrs.xdc]
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.srcs/constrs_1/new/constrs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'bd_only_one_bram_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2117.508 ; gain = 0.000 ; free physical = 6357 ; free virtual = 10853
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2117.508 ; gain = 800.641 ; free physical = 6357 ; free virtual = 10853
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2117.508 ; gain = 0.000 ; free physical = 6282 ; free virtual = 10781

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: bd13d23f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2549.035 ; gain = 431.527 ; free physical = 5914 ; free virtual = 10430

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: bd13d23f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.809 ; gain = 0.000 ; free physical = 5672 ; free virtual = 10187

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: bd13d23f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2858.809 ; gain = 0.000 ; free physical = 5672 ; free virtual = 10187
Phase 1 Initialization | Checksum: bd13d23f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2858.809 ; gain = 0.000 ; free physical = 5672 ; free virtual = 10187

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: bd13d23f

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2858.809 ; gain = 0.000 ; free physical = 5672 ; free virtual = 10187

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: bd13d23f

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2858.809 ; gain = 0.000 ; free physical = 5672 ; free virtual = 10187
Phase 2 Timer Update And Timing Data Collection | Checksum: bd13d23f

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2858.809 ; gain = 0.000 ; free physical = 5672 ; free virtual = 10187

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 32 inverters resulting in an inversion of 239 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: fcd7712c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2858.809 ; gain = 0.000 ; free physical = 5645 ; free virtual = 10160
Retarget | Checksum: fcd7712c
INFO: [Opt 31-389] Phase Retarget created 431 cells and removed 516 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 15 inverter(s) to 27 load pin(s).
Phase 4 Constant propagation | Checksum: 148271b89

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2858.809 ; gain = 0.000 ; free physical = 5643 ; free virtual = 10159
Constant propagation | Checksum: 148271b89
INFO: [Opt 31-389] Phase Constant propagation created 301 cells and removed 1627 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1015c1289

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2858.809 ; gain = 0.000 ; free physical = 5649 ; free virtual = 10165
Sweep | Checksum: 1015c1289
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 920 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1015c1289

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2890.824 ; gain = 32.016 ; free physical = 5649 ; free virtual = 10165
BUFG optimization | Checksum: 1015c1289
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][0]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][1]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][2]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][3]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][0]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][1]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][2]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][3]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][0]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][10]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][11]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][12]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][13]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][14]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][15]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][16]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][17]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][18]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][19]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][20]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][21]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][22]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][23]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][24]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][25]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][26]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][27]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][28]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][29]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][35]_srl3 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1015c1289

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2890.824 ; gain = 32.016 ; free physical = 5649 ; free virtual = 10165
Shift Register Optimization | Checksum: 1015c1289
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 64 pins
Phase 8 Post Processing Netlist | Checksum: 16f4ae976

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2890.824 ; gain = 32.016 ; free physical = 5648 ; free virtual = 10163
Post Processing Netlist | Checksum: 16f4ae976
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 4 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 17fad2515

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2890.824 ; gain = 32.016 ; free physical = 5651 ; free virtual = 10157

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2890.824 ; gain = 0.000 ; free physical = 5651 ; free virtual = 10157
Phase 9.2 Verifying Netlist Connectivity | Checksum: 17fad2515

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2890.824 ; gain = 32.016 ; free physical = 5651 ; free virtual = 10157
Phase 9 Finalization | Checksum: 17fad2515

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2890.824 ; gain = 32.016 ; free physical = 5651 ; free virtual = 10157
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             431  |             516  |                                              0  |
|  Constant propagation         |             301  |            1627  |                                              0  |
|  Sweep                        |               0  |             920  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               4  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 17fad2515

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2890.824 ; gain = 32.016 ; free physical = 5651 ; free virtual = 10157
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2890.824 ; gain = 0.000 ; free physical = 5651 ; free virtual = 10157

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 2 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 1d57254e0

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5511 ; free virtual = 10023
Ending Power Optimization Task | Checksum: 1d57254e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3148.629 ; gain = 257.805 ; free physical = 5511 ; free virtual = 10023

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d57254e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5511 ; free virtual = 10023

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5511 ; free virtual = 10023
Ending Netlist Obfuscation Task | Checksum: 16ac5238b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5511 ; free virtual = 10023
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3148.629 ; gain = 1031.121 ; free physical = 5511 ; free virtual = 10023
INFO: [runtcl-4] Executing : report_drc -file bd_only_one_bram_wrapper_drc_opted.rpt -pb bd_only_one_bram_wrapper_drc_opted.pb -rpx bd_only_one_bram_wrapper_drc_opted.rpx
Command: report_drc -file bd_only_one_bram_wrapper_drc_opted.rpt -pb bd_only_one_bram_wrapper_drc_opted.pb -rpx bd_only_one_bram_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/bd_only_one_bram_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5459 ; free virtual = 9974
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5459 ; free virtual = 9974
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5442 ; free virtual = 9959
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5442 ; free virtual = 9958
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5442 ; free virtual = 9958
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5442 ; free virtual = 9959
Write Physdb Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5442 ; free virtual = 9959
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/bd_only_one_bram_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5372 ; free virtual = 9896
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1192b6de8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5372 ; free virtual = 9896
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5372 ; free virtual = 9896

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 80157ccc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5364 ; free virtual = 9889

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 88db96b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5370 ; free virtual = 9897

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 88db96b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5371 ; free virtual = 9898
Phase 1 Placer Initialization | Checksum: 88db96b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5371 ; free virtual = 9898

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ae36f81d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5412 ; free virtual = 9940

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 8706064c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5422 ; free virtual = 9950

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 8706064c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5422 ; free virtual = 9950

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: f15ee8c0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5096 ; free virtual = 9648

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 1443 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 632 nets or LUTs. Breaked 1 LUT, combined 631 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5124 ; free virtual = 9677

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            631  |                   632  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |            631  |                   632  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 207047aa0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5112 ; free virtual = 9667
Phase 2.4 Global Placement Core | Checksum: 187545e7b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5124 ; free virtual = 9679
Phase 2 Global Placement | Checksum: 187545e7b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5124 ; free virtual = 9679

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15bf592d0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5131 ; free virtual = 9687

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ed7f9818

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5135 ; free virtual = 9690

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 210e3601c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5135 ; free virtual = 9690

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22d80ddbe

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5135 ; free virtual = 9690

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2361c3459

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5158 ; free virtual = 9713

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b0389e9b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5201 ; free virtual = 9757

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16e06901f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5200 ; free virtual = 9756

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1574c7f67

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5200 ; free virtual = 9756
Phase 3 Detail Placement | Checksum: 1574c7f67

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5200 ; free virtual = 9756

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 163d55bad

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.140 | TNS=-2.933 |
Phase 1 Physical Synthesis Initialization | Checksum: 133271220

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5244 ; free virtual = 9800
INFO: [Place 46-33] Processed net bd_only_one_bram_i/shell_top_0/inst/ca_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state136, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 133271220

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5255 ; free virtual = 9811
Phase 4.1.1.1 BUFG Insertion | Checksum: 163d55bad

Time (s): cpu = 00:00:47 ; elapsed = 00:00:19 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5255 ; free virtual = 9811

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.520. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 176090b9e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5260 ; free virtual = 9817

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5260 ; free virtual = 9817
Phase 4.1 Post Commit Optimization | Checksum: 176090b9e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5260 ; free virtual = 9817

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 176090b9e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5259 ; free virtual = 9816

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 176090b9e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5265 ; free virtual = 9821
Phase 4.3 Placer Reporting | Checksum: 176090b9e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5265 ; free virtual = 9821

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5264 ; free virtual = 9821

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5264 ; free virtual = 9821
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 142a9def6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5265 ; free virtual = 9821
Ending Placer Task | Checksum: 1292dafe7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5267 ; free virtual = 9824
91 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5267 ; free virtual = 9823
INFO: [runtcl-4] Executing : report_io -file bd_only_one_bram_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5277 ; free virtual = 9834
INFO: [runtcl-4] Executing : report_utilization -file bd_only_one_bram_wrapper_utilization_placed.rpt -pb bd_only_one_bram_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_only_one_bram_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5217 ; free virtual = 9810
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5224 ; free virtual = 9840
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5102 ; free virtual = 9839
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5102 ; free virtual = 9839
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5097 ; free virtual = 9841
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5094 ; free virtual = 9842
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5092 ; free virtual = 9841
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 5091 ; free virtual = 9843
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/bd_only_one_bram_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 4927 ; free virtual = 9830
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 4909 ; free virtual = 9808
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 4892 ; free virtual = 9808
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 4892 ; free virtual = 9808
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 4891 ; free virtual = 9808
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 4891 ; free virtual = 9810
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 4891 ; free virtual = 9811
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 4891 ; free virtual = 9811
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/bd_only_one_bram_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d7f87455 ConstDB: 0 ShapeSum: 51353b92 RouteDB: 0
Post Restoration Checksum: NetGraph: bd591928 | NumContArr: c0670cd7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 303121b39

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 4799 ; free virtual = 9716

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 303121b39

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 4799 ; free virtual = 9716

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 303121b39

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 4799 ; free virtual = 9716
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 20d598654

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3148.629 ; gain = 0.000 ; free physical = 4785 ; free virtual = 9704
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.649  | TNS=0.000  | WHS=-0.314 | THS=-169.988|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 17065
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 17065
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2aa9f516b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3160.438 ; gain = 11.809 ; free physical = 4770 ; free virtual = 9689

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2aa9f516b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3160.438 ; gain = 11.809 ; free physical = 4770 ; free virtual = 9689

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 26d92ff44

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3160.438 ; gain = 11.809 ; free physical = 4780 ; free virtual = 9699
Phase 3 Initial Routing | Checksum: 26d92ff44

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3160.438 ; gain = 11.809 ; free physical = 4780 ; free virtual = 9699

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2400
 Number of Nodes with overlaps = 623
 Number of Nodes with overlaps = 260
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.278  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c15265d1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 3174.438 ; gain = 25.809 ; free physical = 4684 ; free virtual = 9615

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.328  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 29d87c3a9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:36 . Memory (MB): peak = 3174.438 ; gain = 25.809 ; free physical = 4790 ; free virtual = 9721

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.328  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 27e68388b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 3174.438 ; gain = 25.809 ; free physical = 4823 ; free virtual = 9754
Phase 4 Rip-up And Reroute | Checksum: 27e68388b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 3174.438 ; gain = 25.809 ; free physical = 4823 ; free virtual = 9754

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 27e68388b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3174.438 ; gain = 25.809 ; free physical = 4823 ; free virtual = 9754

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27e68388b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3174.438 ; gain = 25.809 ; free physical = 4823 ; free virtual = 9754
Phase 5 Delay and Skew Optimization | Checksum: 27e68388b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3174.438 ; gain = 25.809 ; free physical = 4823 ; free virtual = 9754

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 30d643d2f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 3174.438 ; gain = 25.809 ; free physical = 4833 ; free virtual = 9772
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.328  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2a1c562e6

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 3174.438 ; gain = 25.809 ; free physical = 4833 ; free virtual = 9772
Phase 6 Post Hold Fix | Checksum: 2a1c562e6

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 3174.438 ; gain = 25.809 ; free physical = 4833 ; free virtual = 9772

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.20146 %
  Global Horizontal Routing Utilization  = 5.13633 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2a1c562e6

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 3174.438 ; gain = 25.809 ; free physical = 4833 ; free virtual = 9772

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2a1c562e6

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 3174.438 ; gain = 25.809 ; free physical = 4833 ; free virtual = 9772

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2a34fe2d1

Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 3174.438 ; gain = 25.809 ; free physical = 4837 ; free virtual = 9776

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.328  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2a34fe2d1

Time (s): cpu = 00:01:04 ; elapsed = 00:00:40 . Memory (MB): peak = 3174.438 ; gain = 25.809 ; free physical = 4842 ; free virtual = 9781
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 113107157

Time (s): cpu = 00:01:04 ; elapsed = 00:00:40 . Memory (MB): peak = 3174.438 ; gain = 25.809 ; free physical = 4842 ; free virtual = 9781
Ending Routing Task | Checksum: 113107157

Time (s): cpu = 00:01:04 ; elapsed = 00:00:40 . Memory (MB): peak = 3174.438 ; gain = 25.809 ; free physical = 4837 ; free virtual = 9776

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 3174.438 ; gain = 25.809 ; free physical = 4844 ; free virtual = 9784
INFO: [runtcl-4] Executing : report_drc -file bd_only_one_bram_wrapper_drc_routed.rpt -pb bd_only_one_bram_wrapper_drc_routed.pb -rpx bd_only_one_bram_wrapper_drc_routed.rpx
Command: report_drc -file bd_only_one_bram_wrapper_drc_routed.rpt -pb bd_only_one_bram_wrapper_drc_routed.pb -rpx bd_only_one_bram_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/bd_only_one_bram_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_only_one_bram_wrapper_methodology_drc_routed.rpt -pb bd_only_one_bram_wrapper_methodology_drc_routed.pb -rpx bd_only_one_bram_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_only_one_bram_wrapper_methodology_drc_routed.rpt -pb bd_only_one_bram_wrapper_methodology_drc_routed.pb -rpx bd_only_one_bram_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/bd_only_one_bram_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_only_one_bram_wrapper_power_routed.rpt -pb bd_only_one_bram_wrapper_power_summary_routed.pb -rpx bd_only_one_bram_wrapper_power_routed.rpx
Command: report_power -file bd_only_one_bram_wrapper_power_routed.rpt -pb bd_only_one_bram_wrapper_power_summary_routed.pb -rpx bd_only_one_bram_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
126 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_only_one_bram_wrapper_route_status.rpt -pb bd_only_one_bram_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_only_one_bram_wrapper_timing_summary_routed.rpt -pb bd_only_one_bram_wrapper_timing_summary_routed.pb -rpx bd_only_one_bram_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_only_one_bram_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_only_one_bram_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_only_one_bram_wrapper_bus_skew_routed.rpt -pb bd_only_one_bram_wrapper_bus_skew_routed.pb -rpx bd_only_one_bram_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3262.496 ; gain = 0.000 ; free physical = 4750 ; free virtual = 9712
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3262.496 ; gain = 0.000 ; free physical = 4749 ; free virtual = 9729
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3262.496 ; gain = 0.000 ; free physical = 4749 ; free virtual = 9729
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3262.496 ; gain = 0.000 ; free physical = 4752 ; free virtual = 9736
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3262.496 ; gain = 0.000 ; free physical = 4752 ; free virtual = 9737
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3262.496 ; gain = 0.000 ; free physical = 4752 ; free virtual = 9738
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3262.496 ; gain = 0.000 ; free physical = 4752 ; free virtual = 9738
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/bd_only_one_bram_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun May 11 10:54:34 2025...
#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun May 11 10:54:42 2025
# Process ID: 375208
# Current directory: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1
# Command line: vivado -log bd_only_one_bram_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bd_only_one_bram_wrapper.tcl -notrace
# Log file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/bd_only_one_bram_wrapper.vdi
# Journal file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_1/vivado.jou
# Running On: ulisses-thinkpad, OS: Linux, CPU Frequency: 4267.009 MHz, CPU Physical cores: 12, Host memory: 15491 MB
#-----------------------------------------------------------
source bd_only_one_bram_wrapper.tcl -notrace
Command: open_checkpoint bd_only_one_bram_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1317.418 ; gain = 0.000 ; free physical = 6294 ; free virtual = 11309
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1639.801 ; gain = 0.000 ; free physical = 5919 ; free virtual = 10938
INFO: [Netlist 29-17] Analyzing 701 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1739.363 ; gain = 5.000 ; free physical = 5885 ; free virtual = 10894
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2365.910 ; gain = 0.000 ; free physical = 5388 ; free virtual = 10398
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2365.910 ; gain = 0.000 ; free physical = 5388 ; free virtual = 10398
Read PlaceDB: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2366.910 ; gain = 1.000 ; free physical = 5380 ; free virtual = 10390
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.910 ; gain = 0.000 ; free physical = 5380 ; free virtual = 10390
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2371.910 ; gain = 5.000 ; free physical = 5374 ; free virtual = 10384
Read Physdb Files: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2371.910 ; gain = 6.000 ; free physical = 5374 ; free virtual = 10384
Restored from archive | CPU: 0.750000 secs | Memory: 22.513626 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2371.910 ; gain = 9.969 ; free physical = 5374 ; free virtual = 10384
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2371.910 ; gain = 0.000 ; free physical = 5374 ; free virtual = 10384
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  SRLC32E => SRL16E: 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2379.910 ; gain = 1062.492 ; free physical = 5374 ; free virtual = 10385
Command: write_bitstream -force bd_only_one_bram_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg input bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg input bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/buff0_reg input bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/buff0_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product input bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product input bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product output bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg multiplier stage bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/bound_reg_1441_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/buff0_reg multiplier stage bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product multiplier stage bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_540/mul_17s_32s_32_2_1_U4/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/mul_ln144_1_reg_1465_reg multiplier stage bd_only_one_bram_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/mul_ln144_1_reg_1465_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bd_only_one_bram_wrapper.bit...
Creating bitstream...
Writing bitstream ./bd_only_one_bram_wrapper.ebc...
Creating essential bits data...
This design has 2019045 essential bits out of 25697632 total (7.86%).
Creating bitstream...
Writing bitstream ./bd_only_one_bram_wrapper.ebd...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 3117.617 ; gain = 737.707 ; free physical = 4618 ; free virtual = 9690
INFO: [Common 17-206] Exiting Vivado at Sun May 11 10:55:28 2025...
