//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_10,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_11
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<17>;
	.reg .b32 	%r<50>;
	.reg .f32 	%f<20>;
	.reg .b64 	%rd<34>;
	.loc	1 19 0                          // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd12, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_0];
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_1];
$L__tmp0:
	.loc	1 21 28                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:21:33
	shl.b32 	%r20, %r1, 7;
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_2];
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_3];
	.loc	1 22 36                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:22:36
	mov.u32 	%r21, %tid.x;
	and.b32  	%r22, %r21, 127;
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_4];
	.loc	1 22 23                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:22:23
	or.b32  	%r23, %r20, %r22;
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_5];
	ld.param.u64 	%rd18, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_6];
	.loc	1 25 19                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:25:19
	shr.s32 	%r25, %r23, 31;
	shr.u32 	%r26, %r25, 25;
	add.s32 	%r27, %r23, %r26;
	shr.s32 	%r28, %r27, 7;
	ld.param.u64 	%rd19, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_7];
	.loc	1 24 19                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:24:19
	and.b32  	%r29, %r27, -128;
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_8];
	sub.s32 	%r30, %r23, %r29;
	ld.param.u64 	%rd5, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_9];
	.loc	1 26 19                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:26:19
	bfe.s32 	%r31, %r1, 24, 1;
	shr.u32 	%r32, %r31, 19;
	add.s32 	%r33, %r23, %r32;
	shr.s32 	%r34, %r33, 13;
	ld.param.u64 	%rd21, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_25_param_10];
	.loc	1 27 28                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:27:28
	shr.u32 	%r35, %r28, 26;
	add.s32 	%r36, %r28, %r35;
	and.b32  	%r37, %r36, -64;
	sub.s32 	%r38, %r28, %r37;
	.loc	1 28 21                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:28:21
	shr.u32 	%r39, %r31, 22;
	add.s32 	%r40, %r23, %r39;
	shr.s32 	%r41, %r40, 10;
	.loc	1 28 29                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:28:29
	shr.u32 	%r42, %r41, 29;
	add.s32 	%r43, %r41, %r42;
	and.b32  	%r44, %r43, -8;
	sub.s32 	%r45, %r41, %r44;
	.loc	1 30 31                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:30:31
	mul.wide.s32 	%rd22, %r30, 4;
	add.s64 	%rd1, %rd17, %rd22;
	mov.pred 	%p1, -1;
	.loc	1 30 36                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:30:36
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 31 31                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:31:31
	add.s64 	%rd2, %rd18, %rd22;
	.loc	1 31 36                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:31:36
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r3;
	.loc	1 32 31                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:32:31
	add.s64 	%rd3, %rd19, %rd22;
	.loc	1 32 36                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:32:36
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 33 31                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:33:31
	add.s64 	%rd4, %rd20, %rd22;
	.loc	1 33 36                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:33:36
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 34 20                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:34:20
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.b32 { %r6 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 40 18                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:40:18
	setp.lt.s32 	%p6, %r30, 64;
	.loc	1 41 33                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:41:33
	shl.b32 	%r46, %r28, 6;
	.loc	1 41 39                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:41:39
	add.s32 	%r47, %r46, %r30;
	.loc	1 41 30                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:41:30
	mul.wide.s32 	%rd23, %r47, 4;
	add.s64 	%rd6, %rd13, %rd23;
	mov.b32 	%r8, 0;
	.loc	1 41 45                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:41:45
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r7 }, [ %rd6 + 0 ];
	@!%p6 mov.u32 %r7, %r8;
	// end inline asm
	.loc	1 42 19                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:42:19
	setp.gt.s32 	%p8, %r30, 63;
	.loc	1 45 39                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:45:39
	shl.b32 	%r48, %r30, 6;
	.loc	1 45 58                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:45:58
	shl.b32 	%r49, %r34, 12;
	.loc	1 45 30                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:45:30
	cvt.s64.s32 	%rd24, %r49;
	cvt.s64.s32 	%rd25, %r38;
	cvt.s64.s32 	%rd26, %r48;
	add.s64 	%rd27, %rd26, %rd25;
	add.s64 	%rd28, %rd27, %rd24;
	shl.b64 	%rd29, %rd28, 2;
	add.s64 	%rd30, %rd14, %rd29;
	add.s64 	%rd7, %rd30, -16384;
	.loc	1 45 63                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:45:63
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p8 ld.global.L1::evict_last.b32 { %r9 }, [ %rd7 + 0 ];
	@!%p8 mov.u32 %r9, %r8;
	// end inline asm
	.loc	1 46 31                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:46:31
	add.s64 	%rd31, %rd15, %rd29;
	add.s64 	%rd8, %rd31, -16384;
	.loc	1 46 64                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:46:64
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p8 ld.global.L1::evict_last.b32 { %r11 }, [ %rd8 + 0 ];
	@!%p8 mov.u32 %r11, %r8;
	// end inline asm
	.loc	1 47 31                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:47:31
	mul.wide.s32 	%rd32, %r45, 4;
	add.s64 	%rd9, %rd16, %rd32;
	.loc	1 47 36                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:47:36
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p8 ld.global.L1::evict_last.b32 { %r13 }, [ %rd9 + 0 ];
	@!%p8 mov.u32 %r13, %r8;
	// end inline asm
	.loc	1 55 20                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:55:20
	add.f32 	%f2, %f1, 0f3727C5AC;
	.loc	1 56 27                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:56:27
	sqrt.approx.ftz.f32 	%f3, %f2;
	.loc	1 41 45                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:41:45
	mov.b32 	%f4, %r7;
	.loc	1 46 64                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:46:64
	mov.b32 	%f5, %r11;
	.loc	1 47 36                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:47:36
	mov.b32 	%f6, %r13;
	.loc	1 45 63                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:45:63
	mov.b32 	%f7, %r9;
	.loc	1 49 19                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:49:19
	fma.rn.f32 	%f8, %f5, %f6, %f7;
	.loc	1 52 33                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:52:33
	selp.f32 	%f9, %f4, %f8, %p6;
	.loc	1 30 36                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:30:36
	mov.b32 	%f10, %r2;
	.loc	1 53 20                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:53:20
	sub.f32 	%f11, %f9, %f10;
	.loc	1 34 20                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:34:20
	mov.b32 	%f12, %r6;
	.loc	1 33 36                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:33:36
	mov.b32 	%f13, %r5;
	.loc	1 32 36                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:32:36
	mov.b32 	%f14, %r4;
	.loc	1 58 20                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:58:20
	mov.b32 	%r17, %f3;
	mov.b32 	%r16, 1065353216;
	// begin inline asm
	div.full.f32 %r15, %r16, %r17;
	// end inline asm
	mov.b32 	%f15, %r15;
	.loc	1 61 20                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:61:20
	mul.f32 	%f16, %f11, %f15;
	.loc	1 63 20                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:63:20
	fma.rn.f32 	%f17, %f16, %f14, %f13;
	.loc	1 65 20                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:65:20
	setp.gt.f32 	%p16, %f17, 0f00000000;
	.loc	1 66 20                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:66:20
	mul.f32 	%f18, %f17, %f12;
	.loc	1 67 35                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:67:35
	selp.f32 	%f19, %f17, %f18, %p16;
	.loc	1 68 25                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:68:25
	mul.wide.s32 	%rd33, %r23, 4;
	add.s64 	%rd10, %rd21, %rd33;
	.loc	1 68 37                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:68:37
	mov.b32 	%r18, %f9;
	// begin inline asm
	@%p1 st.global.b32 [ %rd10 + 0 ], { %r18 };
	// end inline asm
	.loc	1 69 28                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:69:28
	add.s64 	%rd11, %rd12, %rd33;
	.loc	1 69 40                         // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:69:40
	mov.b32 	%r19, %f19;
	// begin inline asm
	@%p1 st.global.b32 [ %rd11 + 0 ], { %r19 };
	// end inline asm
	.loc	1 69 4                          // cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py:69:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/vi/cvixqli3an445gnsw72mnhmn3x56ucwtsw2jigmatiwehzqddkw2.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 118
.b8 105
.b8 120
.b8 113
.b8 108
.b8 105
.b8 51
.b8 97
.b8 110
.b8 52
.b8 52
.b8 53
.b8 103
.b8 110
.b8 115
.b8 119
.b8 55
.b8 50
.b8 109
.b8 110
.b8 104
.b8 109
.b8 110
.b8 51
.b8 120
.b8 53
.b8 54
.b8 117
.b8 99
.b8 119
.b8 116
.b8 115
.b8 119
.b8 50
.b8 106
.b8 105
.b8 103
.b8 109
.b8 97
.b8 116
.b8 105
.b8 119
.b8 101
.b8 104
.b8 122
.b8 113
.b8 100
.b8 100
.b8 107
.b8 119
.b8 50
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 118
.b8 105
.b8 0
	}
	.section	.debug_macinfo	{	}
