{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 21:51:05 2016 " "Info: Processing started: Fri Dec 23 21:51:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProcessadorDidático -c ProcessadorDidático --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProcessadorDidático -c ProcessadorDidático --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Entrada1\[5\] Saida\[7\] 11.684 ns Longest " "Info: Longest tpd from source pin \"Entrada1\[5\]\" to destination pin \"Saida\[7\]\" is 11.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns Entrada1\[5\] 1 PIN PIN_AA16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AA16; Fanout = 3; PIN Node = 'Entrada1\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Entrada1[5] } "NODE_NAME" } } { "ULA.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/ULA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.858 ns) + CELL(0.309 ns) 6.014 ns Add0~27 2 COMB LCCOMB_X10_Y24_N28 2 " "Info: 2: + IC(4.858 ns) + CELL(0.309 ns) = 6.014 ns; Loc. = LCCOMB_X10_Y24_N28; Fanout = 2; COMB Node = 'Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.167 ns" { Entrada1[5] Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 6.182 ns Add0~31 3 COMB LCCOMB_X10_Y24_N30 2 " "Info: 3: + IC(0.000 ns) + CELL(0.168 ns) = 6.182 ns; Loc. = LCCOMB_X10_Y24_N30; Fanout = 2; COMB Node = 'Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { Add0~27 Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.307 ns Add0~34 4 COMB LCCOMB_X10_Y23_N0 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 6.307 ns; Loc. = LCCOMB_X10_Y23_N0; Fanout = 1; COMB Node = 'Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~31 Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.357 ns) 7.236 ns Mux8~0 5 COMB LCCOMB_X9_Y23_N12 1 " "Info: 5: + IC(0.572 ns) + CELL(0.357 ns) = 7.236 ns; Loc. = LCCOMB_X9_Y23_N12; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Add0~34 Mux8~0 } "NODE_NAME" } } { "ULA.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/ULA.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.304 ns) + CELL(2.144 ns) 11.684 ns Saida\[7\] 6 PIN PIN_H1 0 " "Info: 6: + IC(2.304 ns) + CELL(2.144 ns) = 11.684 ns; Loc. = PIN_H1; Fanout = 0; PIN Node = 'Saida\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.448 ns" { Mux8~0 Saida[7] } "NODE_NAME" } } { "ULA.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/ULA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.950 ns ( 33.81 % ) " "Info: Total cell delay = 3.950 ns ( 33.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.734 ns ( 66.19 % ) " "Info: Total interconnect delay = 7.734 ns ( 66.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.684 ns" { Entrada1[5] Add0~27 Add0~31 Add0~34 Mux8~0 Saida[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.684 ns" { Entrada1[5] {} Entrada1[5]~combout {} Add0~27 {} Add0~31 {} Add0~34 {} Mux8~0 {} Saida[7] {} } { 0.000ns 0.000ns 4.858ns 0.000ns 0.000ns 0.572ns 2.304ns } { 0.000ns 0.847ns 0.309ns 0.168ns 0.125ns 0.357ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 21:51:07 2016 " "Info: Processing ended: Fri Dec 23 21:51:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
