// Implement the following D flip-flop with synchronous reset

module top_module (
    input clk,
    input d, 
    input r,   // synchronous reset
    output q);