#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri Nov  3 21:15:14 2017
# Process ID: 5828
# Current directory: D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.runs/synth_1
# Command line: vivado.exe -log TOP_MODULE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_MODULE.tcl
# Log file: D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.runs/synth_1/TOP_MODULE.vds
# Journal file: D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP_MODULE.tcl -notrace
Command: synth_design -top TOP_MODULE -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 596 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 367.820 ; gain = 94.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_MODULE' [D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.srcs/sources_1/imports/new/TOP_MODULE.sv:4]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.runs/synth_1/.Xil/Vivado-5828-Dell-Rodrigo/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.runs/synth_1/.Xil/Vivado-5828-Dell-Rodrigo/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'TMDS_encoder' [D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.srcs/sources_1/imports/new/TOP_MODULE.sv:71]
INFO: [Synth 8-256] done synthesizing module 'TMDS_encoder' (2#1) [D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.srcs/sources_1/imports/new/TOP_MODULE.sv:71]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (3#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-256] done synthesizing module 'TOP_MODULE' (4#1) [D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.srcs/sources_1/imports/new/TOP_MODULE.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 409.902 ; gain = 137.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 409.902 ; gain = 137.051
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.runs/synth_1/.Xil/Vivado-5828-Dell-Rodrigo/dcp3/clk_wiz_0_in_context.xdc] for cell 'CLK_INSTANCE'
Finished Parsing XDC File [D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.runs/synth_1/.Xil/Vivado-5828-Dell-Rodrigo/dcp3/clk_wiz_0_in_context.xdc] for cell 'CLK_INSTANCE'
Parsing XDC File [D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.srcs/constrs_1/imports/Master xdc/ZYBO_Master.xdc]
Finished Parsing XDC File [D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.srcs/constrs_1/imports/Master xdc/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.srcs/constrs_1/imports/Master xdc/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_MODULE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_MODULE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 723.137 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 723.137 ; gain = 450.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 723.137 ; gain = 450.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_sys. (constraint file  {D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.runs/synth_1/.Xil/Vivado-5828-Dell-Rodrigo/dcp3/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_sys. (constraint file  {D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.runs/synth_1/.Xil/Vivado-5828-Dell-Rodrigo/dcp3/clk_wiz_0_in_context.xdc}, line 5).
Applied set_property DONT_TOUCH = true for CLK_INSTANCE. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 723.137 ; gain = 450.285
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.srcs/sources_1/imports/new/TOP_MODULE.sv:88]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.srcs/sources_1/imports/new/TOP_MODULE.sv:79]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.srcs/sources_1/imports/new/TOP_MODULE.sv:79]
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 723.137 ; gain = 450.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 6     
	   7 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 3     
	   6 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   3 Input      7 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP_MODULE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TMDS_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 2     
	   7 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   6 Input      4 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'blue_reg[6]' (FD) to 'blue_reg[7]'
INFO: [Synth 8-3886] merging instance 'blue_reg[5]' (FD) to 'blue_reg[7]'
INFO: [Synth 8-3886] merging instance 'blue_reg[4]' (FD) to 'blue_reg[7]'
INFO: [Synth 8-3886] merging instance 'blue_reg[0]' (FD) to 'blue_reg[7]'
INFO: [Synth 8-3886] merging instance 'blue_reg[3]' (FD) to 'blue_reg[7]'
INFO: [Synth 8-3886] merging instance 'blue_reg[2]' (FD) to 'blue_reg[7]'
INFO: [Synth 8-3886] merging instance 'blue_reg[1]' (FD) to 'blue_reg[7]'
INFO: [Synth 8-3886] merging instance 'green_reg[6]' (FD) to 'green_reg[7]'
INFO: [Synth 8-3886] merging instance 'green_reg[5]' (FD) to 'green_reg[7]'
INFO: [Synth 8-3886] merging instance 'green_reg[4]' (FD) to 'green_reg[7]'
INFO: [Synth 8-3886] merging instance 'green_reg[0]' (FD) to 'green_reg[7]'
INFO: [Synth 8-3886] merging instance 'green_reg[3]' (FD) to 'green_reg[7]'
INFO: [Synth 8-3886] merging instance 'green_reg[2]' (FD) to 'green_reg[7]'
INFO: [Synth 8-3886] merging instance 'green_reg[1]' (FD) to 'green_reg[7]'
INFO: [Synth 8-3886] merging instance 'red_reg[6]' (FD) to 'red_reg[7]'
INFO: [Synth 8-3886] merging instance 'red_reg[5]' (FD) to 'red_reg[7]'
INFO: [Synth 8-3886] merging instance 'red_reg[4]' (FD) to 'red_reg[7]'
INFO: [Synth 8-3886] merging instance 'red_reg[0]' (FD) to 'red_reg[7]'
INFO: [Synth 8-3886] merging instance 'red_reg[3]' (FD) to 'red_reg[7]'
INFO: [Synth 8-3886] merging instance 'red_reg[2]' (FD) to 'red_reg[7]'
INFO: [Synth 8-3886] merging instance 'red_reg[1]' (FD) to 'red_reg[7]'
INFO: [Synth 8-3886] merging instance 'encode_B/TMDS_reg[7]' (FD) to 'encode_B/TMDS_reg[5]'
INFO: [Synth 8-3886] merging instance 'encode_G/TMDS_reg[7]' (FD) to 'encode_G/TMDS_reg[5]'
INFO: [Synth 8-3886] merging instance 'encode_R/TMDS_reg[7]' (FD) to 'encode_R/TMDS_reg[5]'
INFO: [Synth 8-3886] merging instance 'encode_B/TMDS_reg[6]' (FD) to 'encode_B/TMDS_reg[4]'
INFO: [Synth 8-3886] merging instance 'encode_G/TMDS_reg[6]' (FD) to 'encode_G/TMDS_reg[4]'
INFO: [Synth 8-3886] merging instance 'encode_R/TMDS_reg[6]' (FD) to 'encode_R/TMDS_reg[4]'
INFO: [Synth 8-3886] merging instance 'encode_B/TMDS_reg[5]' (FD) to 'encode_B/TMDS_reg[3]'
INFO: [Synth 8-3886] merging instance 'encode_G/TMDS_reg[5]' (FD) to 'encode_G/TMDS_reg[3]'
INFO: [Synth 8-3886] merging instance 'encode_R/TMDS_reg[5]' (FD) to 'encode_R/TMDS_reg[3]'
INFO: [Synth 8-3886] merging instance 'encode_B/TMDS_reg[4]' (FD) to 'encode_B/TMDS_reg[2]'
INFO: [Synth 8-3886] merging instance 'encode_G/TMDS_reg[4]' (FD) to 'encode_G/TMDS_reg[2]'
INFO: [Synth 8-3886] merging instance 'encode_R/TMDS_reg[4]' (FD) to 'encode_R/TMDS_reg[2]'
INFO: [Synth 8-3886] merging instance 'encode_B/TMDS_reg[3]' (FD) to 'encode_B/TMDS_reg[1]'
INFO: [Synth 8-3886] merging instance 'encode_G/TMDS_reg[3]' (FD) to 'encode_G/TMDS_reg[1]'
INFO: [Synth 8-3886] merging instance 'encode_R/TMDS_reg[3]' (FD) to 'encode_R/TMDS_reg[1]'
INFO: [Synth 8-3886] merging instance 'encode_B/TMDS_reg[1]' (FD) to 'encode_B/TMDS_reg[0]'
INFO: [Synth 8-3886] merging instance 'encode_G/TMDS_reg[1]' (FD) to 'encode_G/TMDS_reg[0]'
INFO: [Synth 8-3886] merging instance 'encode_R/TMDS_reg[1]' (FD) to 'encode_R/TMDS_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 723.137 ; gain = 450.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'CLK_INSTANCE/clk_out1' to pin 'CLK_INSTANCE/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'CLK_INSTANCE/clk_out2' to pin 'CLK_INSTANCE/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 723.137 ; gain = 450.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 723.137 ; gain = 450.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 723.137 ; gain = 450.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 723.137 ; gain = 450.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 723.137 ; gain = 450.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 723.137 ; gain = 450.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 723.137 ; gain = 450.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 723.137 ; gain = 450.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 723.137 ; gain = 450.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |LUT1      |     4|
|3     |LUT2      |    14|
|4     |LUT3      |    36|
|5     |LUT4      |    13|
|6     |LUT5      |    15|
|7     |LUT6      |     9|
|8     |FDRE      |    82|
|9     |FDSE      |     3|
|10    |IBUF      |     4|
|11    |OBUFDS    |     4|
+------+----------+------+

Report Instance Areas: 
+------+-----------+---------------+------+
|      |Instance   |Module         |Cells |
+------+-----------+---------------+------+
|1     |top        |               |   186|
|2     |  encode_B |TMDS_encoder   |    26|
|3     |  encode_G |TMDS_encoder_0 |    26|
|4     |  encode_R |TMDS_encoder_1 |    26|
+------+-----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 723.137 ; gain = 450.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 723.137 ; gain = 137.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 723.137 ; gain = 450.285
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 723.137 ; gain = 457.809
INFO: [Common 17-1381] The checkpoint 'D:/Academico/IPD432 Super Digitales/Proyectos Vivado 2017.3/project_2_HDMI4fun_Zybo/project_2_HDMI4fun_Zybo.runs/synth_1/TOP_MODULE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_MODULE_utilization_synth.rpt -pb TOP_MODULE_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 723.137 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 21:16:02 2017...
