Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:11:48 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.159        0.000                      0                 1161        0.162        0.000                      0                 1161        3.000        0.000                       0                   479  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.159        0.000                      0                 1161        0.162        0.000                      0                 1161        3.000        0.000                       0                   479  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 fsm3/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 1.105ns (18.104%)  route 4.999ns (81.896%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y67         FDRE                                         r  fsm3/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[23]/Q
                         net (fo=3, routed)           0.811     2.240    fsm3/fsm3_out[23]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     2.364 f  fsm3/s_addr0[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.811     3.175    fsm3/s_addr0[3]_INST_0_i_18_n_0
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.299 r  fsm3/s_addr0[3]_INST_0_i_9/O
                         net (fo=6, routed)           0.832     4.131    fsm3/s_addr0[3]_INST_0_i_9_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     4.255 r  fsm3/s_addr0[3]_INST_0_i_3/O
                         net (fo=75, routed)          0.684     4.940    fsm2/out_reg[31]_3
    SLICE_X33Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.064 r  fsm2/out[31]_i_1__0/O
                         net (fo=160, routed)         0.945     6.009    A_i_j0/qWrite10_write_en
    SLICE_X37Y64         LUT2 (Prop_lut2_I1_O)        0.153     6.162 r  A_i_j0/out_tmp_reg_i_32/O
                         net (fo=2, routed)           0.915     7.077    mult1/I1[1]
    DSP48_X2Y23          DSP48E1                                      r  mult1/out_tmp0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y23          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.653     7.236    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.236    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 fsm3/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 1.069ns (17.626%)  route 4.996ns (82.374%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y67         FDRE                                         r  fsm3/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[23]/Q
                         net (fo=3, routed)           0.811     2.240    fsm3/fsm3_out[23]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     2.364 f  fsm3/s_addr0[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.811     3.175    fsm3/s_addr0[3]_INST_0_i_18_n_0
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.299 r  fsm3/s_addr0[3]_INST_0_i_9/O
                         net (fo=6, routed)           0.832     4.131    fsm3/s_addr0[3]_INST_0_i_9_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     4.255 r  fsm3/s_addr0[3]_INST_0_i_3/O
                         net (fo=75, routed)          0.684     4.940    fsm2/out_reg[31]_3
    SLICE_X33Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.064 r  fsm2/out[31]_i_1__0/O
                         net (fo=160, routed)         0.918     5.982    A_i_j0/qWrite10_write_en
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.117     6.099 r  A_i_j0/out_tmp_reg_i_20/O
                         net (fo=2, routed)           0.939     7.038    mult1/I1[13]
    DSP48_X2Y23          DSP48E1                                      r  mult1/out_tmp0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y23          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.658     7.231    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 fsm3/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 1.071ns (17.771%)  route 4.956ns (82.229%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y67         FDRE                                         r  fsm3/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[23]/Q
                         net (fo=3, routed)           0.811     2.240    fsm3/fsm3_out[23]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     2.364 f  fsm3/s_addr0[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.811     3.175    fsm3/s_addr0[3]_INST_0_i_18_n_0
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.299 r  fsm3/s_addr0[3]_INST_0_i_9/O
                         net (fo=6, routed)           0.832     4.131    fsm3/s_addr0[3]_INST_0_i_9_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     4.255 r  fsm3/s_addr0[3]_INST_0_i_3/O
                         net (fo=75, routed)          0.684     4.940    fsm2/out_reg[31]_3
    SLICE_X33Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.064 r  fsm2/out[31]_i_1__0/O
                         net (fo=160, routed)         0.848     5.912    A_i_j0/qWrite10_write_en
    SLICE_X34Y68         LUT2 (Prop_lut2_I1_O)        0.119     6.031 r  A_i_j0/out_tmp_reg_i_29/O
                         net (fo=2, routed)           0.969     7.000    mult1/I1[4]
    DSP48_X2Y23          DSP48E1                                      r  mult1/out_tmp0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y23          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.681     7.208    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -7.000    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 fsm3/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 1.069ns (17.460%)  route 5.054ns (82.540%))
  Logic Levels:           5  (LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y67         FDRE                                         r  fsm3/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[23]/Q
                         net (fo=3, routed)           0.811     2.240    fsm3/fsm3_out[23]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     2.364 r  fsm3/s_addr0[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.811     3.175    fsm3/s_addr0[3]_INST_0_i_18_n_0
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.299 f  fsm3/s_addr0[3]_INST_0_i_9/O
                         net (fo=6, routed)           0.832     4.131    fsm3/s_addr0[3]_INST_0_i_9_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     4.255 f  fsm3/s_addr0[3]_INST_0_i_3/O
                         net (fo=75, routed)          0.684     4.940    fsm2/out_reg[31]_3
    SLICE_X33Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.064 f  fsm2/out[31]_i_1__0/O
                         net (fo=160, routed)         0.801     5.865    fsm2/qWrite10_write_en
    SLICE_X33Y61         LUT1 (Prop_lut1_I0_O)        0.117     5.982 r  fsm2/out_tmp_reg_i_1/O
                         net (fo=51, routed)          1.114     7.096    mult1/SR[0]
    DSP48_X2Y28          DSP48E1                                      r  mult1/out_tmp_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y28          DSP48E1                                      r  mult1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_RSTP)
                                                     -0.555     7.334    mult1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 fsm3/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 1.072ns (17.798%)  route 4.951ns (82.202%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y67         FDRE                                         r  fsm3/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[23]/Q
                         net (fo=3, routed)           0.811     2.240    fsm3/fsm3_out[23]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     2.364 f  fsm3/s_addr0[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.811     3.175    fsm3/s_addr0[3]_INST_0_i_18_n_0
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.299 r  fsm3/s_addr0[3]_INST_0_i_9/O
                         net (fo=6, routed)           0.832     4.131    fsm3/s_addr0[3]_INST_0_i_9_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     4.255 r  fsm3/s_addr0[3]_INST_0_i_3/O
                         net (fo=75, routed)          0.684     4.940    fsm2/out_reg[31]_3
    SLICE_X33Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.064 r  fsm2/out[31]_i_1__0/O
                         net (fo=160, routed)         1.008     6.071    A_i_j0/qWrite10_write_en
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.120     6.191 r  A_i_j0/out_tmp_reg_i_18/O
                         net (fo=2, routed)           0.805     6.996    mult1/I1[15]
    DSP48_X2Y23          DSP48E1                                      r  mult1/out_tmp0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y23          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.653     7.236    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.236    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 fsm3/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.214ns  (logic 1.076ns (17.316%)  route 5.138ns (82.684%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y67         FDRE                                         r  fsm3/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[23]/Q
                         net (fo=3, routed)           0.811     2.240    fsm3/fsm3_out[23]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     2.364 f  fsm3/s_addr0[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.811     3.175    fsm3/s_addr0[3]_INST_0_i_18_n_0
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.299 r  fsm3/s_addr0[3]_INST_0_i_9/O
                         net (fo=6, routed)           0.832     4.131    fsm3/s_addr0[3]_INST_0_i_9_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     4.255 r  fsm3/s_addr0[3]_INST_0_i_3/O
                         net (fo=75, routed)          0.684     4.940    fsm2/out_reg[31]_3
    SLICE_X33Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.064 r  fsm2/out[31]_i_1__0/O
                         net (fo=160, routed)         1.050     6.114    A_i_j0/qWrite10_write_en
    SLICE_X34Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.238 r  A_i_j0/out_tmp_reg_i_19/O
                         net (fo=2, routed)           0.949     7.187    mult1/I1[14]
    DSP48_X2Y23          DSP48E1                                      r  mult1/out_tmp0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y23          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450     7.439    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 fsm3/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.076ns (17.343%)  route 5.128ns (82.657%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y67         FDRE                                         r  fsm3/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[23]/Q
                         net (fo=3, routed)           0.811     2.240    fsm3/fsm3_out[23]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     2.364 f  fsm3/s_addr0[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.811     3.175    fsm3/s_addr0[3]_INST_0_i_18_n_0
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.299 r  fsm3/s_addr0[3]_INST_0_i_9/O
                         net (fo=6, routed)           0.832     4.131    fsm3/s_addr0[3]_INST_0_i_9_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     4.255 r  fsm3/s_addr0[3]_INST_0_i_3/O
                         net (fo=75, routed)          0.684     4.940    fsm2/out_reg[31]_3
    SLICE_X33Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.064 r  fsm2/out[31]_i_1__0/O
                         net (fo=160, routed)         1.030     6.094    A_i_j0/qWrite10_write_en
    SLICE_X35Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.218 r  A_i_j0/out_tmp_reg_i_26/O
                         net (fo=2, routed)           0.959     7.177    mult1/I1[7]
    DSP48_X2Y23          DSP48E1                                      r  mult1/out_tmp0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y23          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450     7.439    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 fsm3/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            qWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 2.634ns (39.166%)  route 4.091ns (60.834%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y67         FDRE                                         r  fsm3/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[23]/Q
                         net (fo=3, routed)           0.811     2.240    fsm3/fsm3_out[23]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     2.364 f  fsm3/s_addr0[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.811     3.175    fsm3/s_addr0[3]_INST_0_i_18_n_0
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.299 r  fsm3/s_addr0[3]_INST_0_i_9/O
                         net (fo=6, routed)           0.832     4.131    fsm3/s_addr0[3]_INST_0_i_9_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     4.255 r  fsm3/s_addr0[3]_INST_0_i_3/O
                         net (fo=75, routed)          0.684     4.940    fsm2/out_reg[31]_3
    SLICE_X33Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.064 r  fsm2/out[31]_i_1__0/O
                         net (fo=160, routed)         0.952     6.016    q00/qWrite10_write_en
    SLICE_X32Y61         LUT3 (Prop_lut3_I1_O)        0.124     6.140 r  q00/out_carry_i_7/O
                         net (fo=1, routed)           0.000     6.140    add2/S[1]
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.673 r  add2/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.673    add2/out_carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.790 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.790    add2/out_carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.907 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.907    add2/out_carry__1_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.024 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.024    add2/out_carry__2_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.141 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.141    add2/out_carry__3_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.258 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.258    add2/out_carry__4_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.375 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.375    add2/out_carry__5_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.698 r  add2/out_carry__6/O[1]
                         net (fo=1, routed)           0.000     7.698    qWrite10/add2_out[29]
    SLICE_X32Y68         FDRE                                         r  qWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    qWrite10/clk
    SLICE_X32Y68         FDRE                                         r  qWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y68         FDRE (Setup_fdre_C_D)        0.109     7.998    qWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 fsm3/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 1.076ns (17.454%)  route 5.089ns (82.546%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y67         FDRE                                         r  fsm3/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[23]/Q
                         net (fo=3, routed)           0.811     2.240    fsm3/fsm3_out[23]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     2.364 f  fsm3/s_addr0[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.811     3.175    fsm3/s_addr0[3]_INST_0_i_18_n_0
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.299 r  fsm3/s_addr0[3]_INST_0_i_9/O
                         net (fo=6, routed)           0.832     4.131    fsm3/s_addr0[3]_INST_0_i_9_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     4.255 r  fsm3/s_addr0[3]_INST_0_i_3/O
                         net (fo=75, routed)          0.684     4.940    fsm2/out_reg[31]_3
    SLICE_X33Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.064 r  fsm2/out[31]_i_1__0/O
                         net (fo=160, routed)         0.974     6.038    A_i_j0/qWrite10_write_en
    SLICE_X35Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.162 r  A_i_j0/out_tmp_reg_i_25/O
                         net (fo=2, routed)           0.976     7.138    mult1/I1[8]
    DSP48_X2Y23          DSP48E1                                      r  mult1/out_tmp0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y23          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450     7.439    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 fsm3/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 1.072ns (18.001%)  route 4.883ns (81.999%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y67         FDRE                                         r  fsm3/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[23]/Q
                         net (fo=3, routed)           0.811     2.240    fsm3/fsm3_out[23]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     2.364 f  fsm3/s_addr0[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.811     3.175    fsm3/s_addr0[3]_INST_0_i_18_n_0
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.299 r  fsm3/s_addr0[3]_INST_0_i_9/O
                         net (fo=6, routed)           0.832     4.131    fsm3/s_addr0[3]_INST_0_i_9_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     4.255 r  fsm3/s_addr0[3]_INST_0_i_3/O
                         net (fo=75, routed)          0.684     4.940    fsm2/out_reg[31]_3
    SLICE_X33Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.064 r  fsm2/out[31]_i_1__0/O
                         net (fo=160, routed)         1.031     6.095    pRead00/qWrite10_write_en
    SLICE_X35Y70         LUT2 (Prop_lut2_I1_O)        0.120     6.215 r  pRead00/out_tmp_reg_i_7/O
                         net (fo=1, routed)           0.713     6.928    mult1/I2[26]
    DSP48_X2Y28          DSP48E1                                      r  mult1/out_tmp_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=480, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y28          DSP48E1                                      r  mult1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.653     7.236    mult1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.236    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  0.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    mult0/clk
    SLICE_X33Y65         FDRE                                         r  mult0/out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.113     0.664    mult0/p_1_in[14]
    SLICE_X33Y65         FDRE                                         r  mult0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    mult0/clk
    SLICE_X33Y65         FDRE                                         r  mult0/out_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.070     0.502    mult0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.030%)  route 0.052ns (28.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    mult1/clk
    SLICE_X33Y60         FDRE                                         r  mult1/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult1/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.052     0.590    mult1/p_1_in[6]
    SLICE_X33Y60         FDRE                                         r  mult1/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    mult1/clk
    SLICE_X33Y60         FDRE                                         r  mult1/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y60         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult1/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y62         FDRE                                         r  mult0/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.053     0.592    mult0/p_1_in[2]
    SLICE_X39Y62         FDRE                                         r  mult0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    mult0/clk
    SLICE_X39Y62         FDRE                                         r  mult0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)        -0.007     0.425    mult0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    mult0/clk
    SLICE_X37Y62         FDRE                                         r  mult0/out_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[5]/Q
                         net (fo=1, routed)           0.053     0.592    mult0/p_1_in[5]
    SLICE_X37Y62         FDRE                                         r  mult0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    mult0/clk
    SLICE_X37Y62         FDRE                                         r  mult0/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)        -0.007     0.425    mult0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    mult1/clk
    SLICE_X33Y59         FDRE                                         r  mult1/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult1/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.055     0.593    mult1/p_1_in[8]
    SLICE_X33Y59         FDRE                                         r  mult1/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    mult1/clk
    SLICE_X33Y59         FDRE                                         r  mult1/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult1/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    mult1/clk
    SLICE_X33Y59         FDRE                                         r  mult1/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult1/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.054     0.593    mult1/p_1_in[3]
    SLICE_X33Y59         FDRE                                         r  mult1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    mult1/clk
    SLICE_X33Y59         FDRE                                         r  mult1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)        -0.008     0.424    mult1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    mult0/clk
    SLICE_X33Y65         FDRE                                         r  mult0/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.116     0.667    mult0/p_1_in[8]
    SLICE_X33Y65         FDRE                                         r  mult0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    mult0/clk
    SLICE_X33Y65         FDRE                                         r  mult0/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.066     0.498    mult0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.868%)  route 0.111ns (44.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y62         FDRE                                         r  mult0/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.111     0.663    mult0/p_1_in[1]
    SLICE_X39Y62         FDRE                                         r  mult0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    mult0/clk
    SLICE_X39Y62         FDRE                                         r  mult0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.046     0.478    mult0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 qWrite00/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            qWrite00/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    qWrite00/clk
    SLICE_X41Y66         FDRE                                         r  qWrite00/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  qWrite00/done_reg/Q
                         net (fo=2, routed)           0.122     0.673    fsm4/qWrite00_done
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.718 r  fsm4/done_i_1/O
                         net (fo=1, routed)           0.000     0.718    qWrite00/qWrite00_write_en
    SLICE_X41Y66         FDRE                                         r  qWrite00/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    qWrite00/clk
    SLICE_X41Y66         FDRE                                         r  qWrite00/done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.092     0.524    qWrite00/done_reg
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 done_reg0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.729%)  route 0.125ns (40.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.410     0.410    done_reg0/clk
    SLICE_X43Y67         FDRE                                         r  done_reg0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  done_reg0/out_reg[0]/Q
                         net (fo=3, routed)           0.125     0.677    fsm5/done_reg0_out
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.722 r  fsm5/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.722    fsm5/out[2]_i_1_n_0
    SLICE_X43Y67         FDRE                                         r  fsm5/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=480, unset)          0.432     0.432    fsm5/clk
    SLICE_X43Y67         FDRE                                         r  fsm5/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm5/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y25   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y28   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y27   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y24   mult1/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X33Y61  A_i_j0/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X32Y69  A_i_j0/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X32Y69  A_i_j0/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X33Y69  A_i_j0/out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X33Y69  A_i_j0/out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X32Y69  A_i_j0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y61  A_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y69  A_i_j0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y69  A_i_j0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y69  A_i_j0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y69  A_i_j0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y69  A_i_j0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y69  A_i_j0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y69  A_i_j0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y59  A_i_j0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y59  A_i_j0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y61  A_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y69  A_i_j0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y69  A_i_j0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y69  A_i_j0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y69  A_i_j0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y69  A_i_j0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y69  A_i_j0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y69  A_i_j0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y59  A_i_j0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y59  A_i_j0/out_reg[18]/C



