$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module data_bus_latch_testbench $end
  $var wire 1 2 clk $end
  $var wire 1 # rst_n $end
  $var wire 1 $ latch_enable $end
  $var wire 1 % cpu_to_bus_dir $end
  $var wire 1 & bus_output_enable $end
  $var wire 8 3 cpu_data [7:0] $end
  $var wire 8 4 ext_bus_data [7:0] $end
  $var wire 1 $ latch_active $end
  $var wire 1 ' bus_isolated $end
  $var wire 8 ( cpu_data_driver [7:0] $end
  $var wire 8 ) ext_bus_data_driver [7:0] $end
  $var wire 1 * cpu_drive_enable $end
  $var wire 1 + ext_bus_drive_enable $end
  $scope module DATA_BUS_LATCH_INST $end
   $var wire 1 2 clk $end
   $var wire 1 # rst_n $end
   $var wire 1 $ latch_enable $end
   $var wire 1 % cpu_to_bus_dir $end
   $var wire 1 & bus_output_enable $end
   $var wire 8 3 cpu_data [7:0] $end
   $var wire 8 4 ext_bus_data [7:0] $end
   $var wire 1 $ latch_active $end
   $var wire 1 ' bus_isolated $end
   $var wire 8 . cpu_to_bus_latch [7:0] $end
   $var wire 8 / bus_to_cpu_latch [7:0] $end
   $var wire 1 0 prev_latch_enable $end
   $var wire 1 1 prev_cpu_to_bus_dir $end
   $var wire 1 5 drive_cpu_bus $end
   $var wire 1 6 drive_ext_bus $end
  $upscope $end
  $scope module unnamedblk1 $end
   $var wire 32 , i [31:0] $end
   $scope module unnamedblk2 $end
    $var wire 8 - test_data [7:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
1'
b00000000 (
b00000000 )
0*
0+
b00000000000000000000000000000000 ,
b00000000 -
b00000000 .
b00000000 /
00
01
02
b00000000 3
b00000000 4
05
06
#5
12
#10
02
#15
12
#20
1#
02
#25
12
#30
1%
b10101010 (
1*
02
b10101010 3
#35
11
12
#40
1$
02
#45
b10101010 .
10
12
#50
b11111111 (
02
b11111111 3
#55
12
#60
1&
0'
02
b10101010 4
16
#65
12
#70
0*
02
b00000000 3
#75
12
#80
0$
0&
1'
02
b00000000 4
06
#85
00
12
#90
02
#95
12
#100
0%
b01010101 )
1+
02
b01010101 4
#105
01
12
#110
1$
02
#115
b01010101 /
10
12
#120
b00110011 )
02
b00110011 4
#125
12
#130
1&
0'
02
b01010101 3
15
#135
12
#140
0+
02
b00000000 4
#145
12
#150
0$
0&
1'
02
b00000000 3
05
#155
00
12
#160
02
#165
12
#170
b11001100 (
b10011001 )
1*
1+
02
b11001100 3
b10011001 4
#175
12
#180
1$
1%
02
#185
b11001100 .
10
11
12
#190
0*
0+
02
b00000000 3
b00000000 4
#195
12
#200
1&
0'
02
b11001100 4
16
#205
12
#210
0$
0&
1'
02
b00000000 4
06
#215
00
12
#220
02
#225
12
#230
b00010000 (
1*
b00010000 -
02
b00010000 3
#235
12
#240
1$
02
#245
b00010000 .
10
12
#250
1&
0'
02
b00010000 4
16
#255
12
#260
0$
0&
1'
0*
02
b00000000 3
b00000000 4
06
#265
00
12
#270
0%
b00100001 )
1+
b00000000000000000000000000000001 ,
b00100001 -
02
b00100001 4
#275
01
12
#280
1$
02
#285
b00100001 /
10
12
#290
1&
0'
02
b00100001 3
15
#295
12
#300
0$
0&
1'
0+
02
b00000000 3
b00000000 4
05
#305
00
12
#310
1%
b00110010 (
1*
b00000000000000000000000000000010 ,
b00110010 -
02
b00110010 3
#315
11
12
#320
1$
02
#325
b00110010 .
10
12
#330
1&
0'
02
b00110010 4
16
#335
12
#340
0$
0&
1'
0*
02
b00000000 3
b00000000 4
06
#345
00
12
#350
0%
b01000011 )
1+
b00000000000000000000000000000011 ,
b01000011 -
02
b01000011 4
#355
01
12
#360
1$
02
#365
b01000011 /
10
12
#370
1&
0'
02
b01000011 3
15
#375
12
#380
0$
0&
1'
0+
02
b00000000 3
b00000000 4
05
#385
00
12
#390
1%
b11011110 (
1*
b00000000000000000000000000000100 ,
02
b11011110 3
#395
11
12
#400
1$
02
#405
b11011110 .
10
12
#410
0*
02
b00000000 3
#415
12
#420
1&
0'
02
b11011110 4
16
#425
12
#430
0$
0&
1'
02
b00000000 4
06
#435
00
12
#440
02
#445
12
#450
02
#455
12
#460
02
#465
12
#470
02
#475
12
#480
02
#485
12
#490
02
