# Mips microprocessor

This project implements a microprocessor with [MIPS architecture](https://en.wikipedia.org/wiki/MIPS_architecture), which supports pipelining in 5 stages.

## Built with

- VHDL: Hardware description language to model and behaviour of digital systems.
- Assembly: For testing purposes.

## Structure
![photo structure](https://jerryhotaiwan.github.io/images/DSD.png)
