#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x18c7b20 .scope module, "jumptest" "jumptest" 2 21;
 .timescale 0 0;
v0x1913e80_0 .net "PC", 31 0, v0x1913490_0;  1 drivers
v0x1913fb0_0 .var "PCCon", 31 0;
v0x19140c0_0 .var "PCPlus4", 31 0;
v0x1914160_0 .var "instr", 31 0;
v0x1914200_0 .var "jump", 0 0;
S_0x18c51e0 .scope module, "j" "jump" 2 27, 2 1 0, S_0x18c7b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCPlus4"
    .port_info 2 /INPUT 32 "PCCon"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /OUTPUT 32 "PC"
v0x19136f0_0 .net "PC", 31 0, v0x1913490_0;  alias, 1 drivers
v0x19137d0_0 .net "PCCon", 31 0, v0x1913fb0_0;  1 drivers
v0x19138a0_0 .var "PCHigh", 3 0;
v0x1913970_0 .var "PCLow", 27 0;
v0x1913a50_0 .var "PCNew", 31 0;
v0x1913b60_0 .net "PCPlus4", 31 0, v0x19140c0_0;  1 drivers
v0x1913c20_0 .net "instr", 31 0, v0x1914160_0;  1 drivers
v0x1913d00_0 .net "jump", 0 0, v0x1914200_0;  1 drivers
E_0x1899ef0 .event edge, v0x1913b60_0, v0x1913c20_0, v0x1913970_0, v0x19138a0_0;
S_0x18c4960 .scope module, "mux" "mux" 2 11, 3 1 0, S_0x18c51e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x18d51c0_0 .net "in1", 31 0, v0x1913fb0_0;  alias, 1 drivers
v0x19133b0_0 .net "in2", 31 0, v0x1913a50_0;  1 drivers
v0x1913490_0 .var "out", 31 0;
v0x1913580_0 .net "select", 0 0, v0x1914200_0;  alias, 1 drivers
E_0x1804640 .event edge, v0x1913580_0, v0x18d51c0_0, v0x19133b0_0;
S_0x18d5a50 .scope module, "mux_5" "mux_5" 3 37;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 5 "out"
o0x7fd7f7bb8348 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x19143a0_0 .net "in1", 4 0, o0x7fd7f7bb8348;  0 drivers
o0x7fd7f7bb8378 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x19144a0_0 .net "in2", 4 0, o0x7fd7f7bb8378;  0 drivers
v0x1914580_0 .var "out", 4 0;
o0x7fd7f7bb83d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1914640_0 .net "select", 0 0, o0x7fd7f7bb83d8;  0 drivers
E_0x1914340 .event edge, v0x1914640_0, v0x19143a0_0, v0x19144a0_0;
S_0x18c8c80 .scope module, "test_cpu" "test_cpu" 4 3;
 .timescale 0 0;
v0x1931300_0 .var "clk", 0 0;
S_0x1914780 .scope module, "cpu" "cpu" 4 6, 5 15 0, S_0x18c8c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
L_0x19317d0 .functor AND 1, v0x1915c80_0, L_0x1931690, C4<1>, C4<1>;
L_0x19318d0 .functor OR 1, v0x191c0d0_0, v0x1916ac0_0, C4<0>, C4<0>;
L_0x1931aa0 .functor OR 1, v0x191c030_0, v0x1916ac0_0, C4<0>, C4<0>;
L_0x1931c90 .functor AND 1, v0x1915c80_0, L_0x1931bf0, C4<1>, C4<1>;
L_0x1930c80 .functor OR 1, v0x191b4a0_0, v0x1916ac0_0, C4<0>, C4<0>;
v0x192c290_0 .net "ALUControlD", 2 0, v0x1915ba0_0;  1 drivers
v0x192c3c0_0 .net "ALUControlE", 2 0, v0x1918ba0_0;  1 drivers
v0x192c4d0_0 .net "ALUOutE", 31 0, v0x1915260_0;  1 drivers
v0x192c5c0_0 .net "ALUOutM", 31 0, v0x19227a0_0;  1 drivers
v0x192c680_0 .net "ALUOutW", 31 0, v0x192b380_0;  1 drivers
v0x192c7e0_0 .net "ALUSrcD", 0 0, v0x1915ac0_0;  1 drivers
v0x192c8d0_0 .net "ALUSrcE", 0 0, v0x1918d50_0;  1 drivers
v0x192c9c0_0 .net "BranchD", 0 0, v0x1915c80_0;  1 drivers
v0x192ca60_0 .net "EqualD1", 31 0, v0x1926430_0;  1 drivers
v0x192cbb0_0 .net "EqualD2", 31 0, v0x1926aa0_0;  1 drivers
v0x192cc50_0 .net "FlushE", 0 0, v0x191b4a0_0;  1 drivers
v0x192ccf0_0 .net "ForwardAD", 0 0, v0x191b560_0;  1 drivers
v0x192cd90_0 .net "ForwardAE", 1 0, v0x191b600_0;  1 drivers
v0x192ce80_0 .net "ForwardBD", 0 0, v0x191b6e0_0;  1 drivers
v0x192cf70_0 .net "ForwardBE", 1 0, v0x191b7f0_0;  1 drivers
v0x192d060_0 .net "ImmeUseE", 31 0, v0x1928670_0;  1 drivers
v0x192d170_0 .net "Jump", 0 0, v0x1915d50_0;  1 drivers
v0x192d320_0 .net "JumpLinkD", 0 0, v0x1915e10_0;  1 drivers
v0x192d3c0_0 .net "JumpLinkE", 0 0, v0x1919150_0;  1 drivers
v0x192d4b0_0 .net "JumpLinkM", 0 0, v0x1922a50_0;  1 drivers
v0x192d5a0_0 .net "JumpLinkW", 0 0, v0x192b5e0_0;  1 drivers
v0x192d690_0 .net "JumpRegister", 0 0, v0x1915f20_0;  1 drivers
v0x192d730_0 .net "MemRead", 0 0, v0x1915fe0_0;  1 drivers
v0x192d820_0 .net "MemWriteD", 0 0, v0x1916160_0;  1 drivers
v0x192d910_0 .net "MemWriteE", 0 0, v0x1919630_0;  1 drivers
v0x192da00_0 .net "MemWriteM", 0 0, v0x1922d50_0;  1 drivers
v0x192daf0_0 .net "MemtoRegD", 0 0, v0x19160a0_0;  1 drivers
v0x192dbe0_0 .net "MemtoRegE", 0 0, v0x19194c0_0;  1 drivers
v0x192dc80_0 .net "MemtoRegM", 0 0, v0x1922b90_0;  1 drivers
v0x192dd20_0 .net "MemtoRegW", 0 0, v0x192b7a0_0;  1 drivers
v0x192de10_0 .net "PC", 31 0, v0x1928d90_0;  1 drivers
v0x192df00_0 .net "PCBranchD", 31 0, v0x1923a40_0;  1 drivers
v0x192dff0_0 .net "PCCon", 31 0, v0x19271a0_0;  1 drivers
v0x192d230_0 .net "PCConnn", 31 0, v0x1921950_0;  1 drivers
v0x192e2a0_0 .net "PCF", 31 0, v0x191d880_0;  1 drivers
v0x192e390_0 .net "PCPlus4D", 31 0, v0x191d010_0;  1 drivers
v0x192e4e0_0 .net "PCPlus4E", 31 0, v0x19197a0_0;  1 drivers
v0x192e5a0_0 .net "PCPlus4F", 31 0, v0x1914d80_0;  1 drivers
v0x192e660_0 .net "PCPlus4M", 31 0, v0x1922f50_0;  1 drivers
v0x192e770_0 .net "PCPlus4W", 31 0, v0x192b960_0;  1 drivers
v0x192e880_0 .net "RD1_D", 31 0, L_0x1931d00;  1 drivers
v0x192e9d0_0 .net "RD1_E", 31 0, v0x1919a90_0;  1 drivers
v0x192ea90_0 .net "RD2_D", 31 0, L_0x1931d70;  1 drivers
v0x192eb50_0 .net "RD2_E", 31 0, v0x1919c30_0;  1 drivers
v0x192ec60_0 .net "RdD", 4 0, L_0x19314b0;  1 drivers
v0x192ed20_0 .net "RdE", 4 0, v0x19199f0_0;  1 drivers
v0x192ee10_0 .net "ReadDataM", 31 0, L_0x1942720;  1 drivers
v0x192ef20_0 .net "ReadDataW", 31 0, v0x192bb60_0;  1 drivers
v0x192f030_0 .net "RegDstD", 1 0, v0x19162b0_0;  1 drivers
v0x192f140_0 .net "RegDstE", 1 0, v0x1919ed0_0;  1 drivers
v0x192f250_0 .net "RegWriteD", 0 0, v0x1916390_0;  1 drivers
v0x192f340_0 .net "RegWriteE", 0 0, v0x191a0a0_0;  1 drivers
v0x192f3e0_0 .net "RegWriteM", 0 0, v0x19230c0_0;  1 drivers
v0x192f480_0 .net "RegWriteW", 0 0, v0x192bd00_0;  1 drivers
v0x192f520_0 .net "ResultW", 31 0, v0x1927f70_0;  1 drivers
v0x192f670_0 .net "ResultWCon", 31 0, v0x1927880_0;  1 drivers
v0x192f730_0 .net "RsD", 4 0, L_0x1931550;  1 drivers
v0x192f840_0 .net "RsE", 4 0, v0x191a210_0;  1 drivers
v0x192f950_0 .net "RtD", 4 0, L_0x19315f0;  1 drivers
v0x192fa60_0 .net "RtE", 4 0, v0x191a3b0_0;  1 drivers
v0x192fb20_0 .net "SignImmD", 31 0, v0x192abd0_0;  1 drivers
v0x192fc30_0 .net "SignImmDUpper", 31 0, v0x192ace0_0;  1 drivers
v0x192fd40_0 .net "SignImmE", 31 0, v0x191a570_0;  1 drivers
v0x192fe50_0 .net "SignImmEUpper", 31 0, v0x1919920_0;  1 drivers
v0x192ff60_0 .net "SrcAE", 31 0, v0x1924d70_0;  1 drivers
v0x192e090_0 .net "SrcBE", 31 0, v0x1925ca0_0;  1 drivers
v0x192e1a0_0 .net "StallD", 0 0, v0x191c030_0;  1 drivers
v0x1930410_0 .net "StallF", 0 0, v0x191c0d0_0;  1 drivers
o0x7fd7f7bb8a38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x19304b0_0 .net "Std_Out", 31 0, o0x7fd7f7bb8a38;  0 drivers
v0x1930550_0 .net "Std_Out_Address", 31 0, L_0x1931ee0;  1 drivers
v0x19305f0_0 .net "Syscall_Info", 31 0, L_0x1931e70;  1 drivers
v0x1930690_0 .net "WriteDataE", 31 0, v0x1925560_0;  1 drivers
v0x1930730_0 .net "WriteDataM", 31 0, v0x1923230_0;  1 drivers
v0x1930820_0 .net "WriteRegE", 4 0, v0x1924500_0;  1 drivers
v0x19308c0_0 .net "WriteRegM", 4 0, v0x1923370_0;  1 drivers
v0x1930960_0 .net "WriteRegW", 4 0, v0x192be90_0;  1 drivers
v0x1930a00_0 .net *"_s16", 0 0, L_0x1931bf0;  1 drivers
v0x1930aa0_0 .net *"_s6", 0 0, L_0x1931690;  1 drivers
v0x1930b40_0 .net "clk", 0 0, v0x1931300_0;  1 drivers
v0x1930be0_0 .net "instrD", 31 0, v0x191cf70_0;  1 drivers
v0x1930d10_0 .net "instrF", 31 0, L_0x1931990;  1 drivers
v0x1930db0_0 .net "luiD", 0 0, v0x1916610_0;  1 drivers
v0x1930ea0_0 .net "luiE", 0 0, v0x1919350_0;  1 drivers
v0x1930f90_0 .net "printsig", 0 0, v0x19167b0_0;  1 drivers
v0x1931080_0 .net "siggot", 0 0, v0x1917ff0_0;  1 drivers
v0x1931170_0 .net "syscallSig", 0 0, v0x1916ac0_0;  1 drivers
v0x1931260_0 .var "thirtyone", 4 0;
L_0x19314b0 .part v0x191cf70_0, 11, 5;
L_0x1931550 .part v0x191cf70_0, 21, 5;
L_0x19315f0 .part v0x191cf70_0, 16, 5;
L_0x1931690 .cmp/eq 32, v0x1926430_0, v0x1926aa0_0;
L_0x1931a00 .part v0x191d880_0, 2, 30;
L_0x1931bf0 .cmp/eq 32, v0x1926430_0, v0x1926aa0_0;
L_0x1931f50 .part v0x191cf70_0, 21, 5;
L_0x1932100 .part v0x191cf70_0, 16, 5;
L_0x19321a0 .part v0x191cf70_0, 0, 16;
S_0x19149b0 .scope module, "add4" "add4" 5 176, 6 1 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inval"
    .port_info 1 /OUTPUT 32 "outval"
v0x1914c80_0 .net "inval", 31 0, v0x191d880_0;  alias, 1 drivers
v0x1914d80_0 .var "outval", 31 0;
E_0x1914c00 .event edge, v0x1914c80_0;
S_0x1914ec0 .scope module, "alu" "ALU" 5 295, 7 1 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data_1"
    .port_info 1 /INPUT 32 "read_data_2_or_immediate"
    .port_info 2 /INPUT 3 "ALU_control"
    .port_info 3 /OUTPUT 32 "ALU_result"
v0x1915160_0 .net "ALU_control", 2 0, v0x1918ba0_0;  alias, 1 drivers
v0x1915260_0 .var "ALU_result", 31 0;
v0x1915340_0 .net "read_data_1", 31 0, v0x1924d70_0;  alias, 1 drivers
v0x1915430_0 .net "read_data_2_or_immediate", 31 0, v0x1925ca0_0;  alias, 1 drivers
E_0x1915100 .event edge, v0x1915160_0, v0x1915340_0, v0x1915430_0;
S_0x19155c0 .scope module, "control" "control" 5 189, 8 3 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "vreg"
    .port_info 2 /INPUT 32 "str"
    .port_info 3 /OUTPUT 2 "RegDst"
    .port_info 4 /OUTPUT 1 "Jump"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemToReg"
    .port_info 8 /OUTPUT 3 "ALUop"
    .port_info 9 /OUTPUT 1 "RegWrite"
    .port_info 10 /OUTPUT 1 "ALUSrc"
    .port_info 11 /OUTPUT 1 "MemWrite"
    .port_info 12 /OUTPUT 1 "JumpLink"
    .port_info 13 /OUTPUT 1 "JumpReg"
    .port_info 14 /OUTPUT 1 "syscall"
    .port_info 15 /OUTPUT 1 "lui"
    .port_info 16 /OUTPUT 1 "printsig"
    .port_info 17 /INPUT 1 "siggot"
v0x1915ac0_0 .var "ALUSrc", 0 0;
v0x1915ba0_0 .var "ALUop", 2 0;
v0x1915c80_0 .var "Branch", 0 0;
v0x1915d50_0 .var "Jump", 0 0;
v0x1915e10_0 .var "JumpLink", 0 0;
v0x1915f20_0 .var "JumpReg", 0 0;
v0x1915fe0_0 .var "MemRead", 0 0;
v0x19160a0_0 .var "MemToReg", 0 0;
v0x1916160_0 .var "MemWrite", 0 0;
v0x19162b0_0 .var "RegDst", 1 0;
v0x1916390_0 .var "RegWrite", 0 0;
v0x1916450_0 .var "funct", 5 0;
v0x1916530_0 .net "instr", 31 0, v0x191cf70_0;  alias, 1 drivers
v0x1916610_0 .var "lui", 0 0;
v0x19166d0_0 .var "opcode", 5 0;
v0x19167b0_0 .var "printsig", 0 0;
v0x1916870_0 .net "siggot", 0 0, v0x1917ff0_0;  alias, 1 drivers
v0x1916a20_0 .net "str", 31 0, o0x7fd7f7bb8a38;  alias, 0 drivers
v0x1916ac0_0 .var "syscall", 0 0;
v0x1916b60_0 .net "vreg", 31 0, L_0x1931e70;  alias, 1 drivers
E_0x19159f0 .event edge, v0x1916530_0, v0x19166d0_0, v0x1916450_0, v0x1916b60_0;
E_0x1915a60 .event posedge, v0x1916870_0;
S_0x1916f20 .scope module, "dm" "data_memory" 5 321, 9 1 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 1 "mem_write"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /INPUT 1 "printSig"
    .port_info 6 /INPUT 32 "a0"
    .port_info 7 /OUTPUT 32 "read"
    .port_info 8 /OUTPUT 1 "siggot"
L_0x1942720 .functor BUFZ 32, L_0x19325d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fd7f7b6f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1917220_0 .net/2u *"_s0", 1 0, L_0x7fd7f7b6f018;  1 drivers
v0x1917320_0 .net *"_s10", 31 0, L_0x1942680;  1 drivers
v0x1917400_0 .net *"_s3", 29 0, L_0x1932330;  1 drivers
v0x19174c0_0 .net *"_s6", 31 0, L_0x19325d0;  1 drivers
L_0x7fd7f7b6f060 .functor BUFT 1, C4<00111111111111111111110000000000>, C4<0>, C4<0>, C4<0>;
v0x19175a0_0 .net/2s *"_s8", 31 0, L_0x7fd7f7b6f060;  1 drivers
v0x19176d0_0 .net "a0", 31 0, L_0x1931ee0;  alias, 1 drivers
v0x19177b0_0 .net "address", 31 0, v0x19227a0_0;  alias, 1 drivers
v0x1917890_0 .var "byteoffseta0", 1 0;
v0x1917970_0 .var "char_reg", 8 0;
v0x1917ae0_0 .net "clk", 0 0, v0x1931300_0;  alias, 1 drivers
v0x1917ba0_0 .net "mem_read", 0 0, v0x1915fe0_0;  alias, 1 drivers
v0x1917c40_0 .net "mem_write", 0 0, v0x1922d50_0;  alias, 1 drivers
v0x1917ce0 .array "physicaldatamem", 1048576 1065920, 31 0;
v0x1917da0 .array "physicalstackmem", 1073741823 1073740800, 31 0;
v0x1917e60_0 .net "printSig", 0 0, v0x19167b0_0;  alias, 1 drivers
v0x1917f30_0 .net "read", 31 0, L_0x1942720;  alias, 1 drivers
v0x1917ff0_0 .var "siggot", 0 0;
v0x19181a0_0 .net "wordaddress", 31 0, L_0x19324e0;  1 drivers
v0x1918240_0 .var "wordaddressa0", 31 0;
v0x19182e0_0 .net "write_data", 31 0, v0x1923230_0;  alias, 1 drivers
E_0x19157e0 .event negedge, v0x1917ae0_0;
E_0x19171c0 .event posedge, v0x19167b0_0;
L_0x1932330 .part v0x19227a0_0, 2, 30;
L_0x19324e0 .concat [ 30 2 0 0], L_0x1932330, L_0x7fd7f7b6f018;
L_0x19325d0 .array/port v0x1917da0, L_0x1942680;
L_0x1942680 .arith/sub 32, L_0x19324e0, L_0x7fd7f7b6f060;
S_0x19184e0 .scope module, "ex_reg" "ex_reg" 5 239, 10 1 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rd1d"
    .port_info 2 /INPUT 32 "rd2d"
    .port_info 3 /INPUT 32 "signimmd"
    .port_info 4 /INPUT 1 "flushe"
    .port_info 5 /INPUT 1 "regwrited"
    .port_info 6 /INPUT 1 "memtoregd"
    .port_info 7 /INPUT 1 "memwrited"
    .port_info 8 /INPUT 1 "alusrcd"
    .port_info 9 /INPUT 1 "branchd"
    .port_info 10 /INPUT 2 "regdstd"
    .port_info 11 /INPUT 3 "alucontrold"
    .port_info 12 /INPUT 5 "rsd"
    .port_info 13 /INPUT 5 "rtd"
    .port_info 14 /INPUT 5 "rdd"
    .port_info 15 /INPUT 32 "pcplus4d"
    .port_info 16 /INPUT 1 "jumplinkd"
    .port_info 17 /INPUT 1 "luid"
    .port_info 18 /INPUT 32 "signimmupperd"
    .port_info 19 /OUTPUT 1 "regwrite"
    .port_info 20 /OUTPUT 1 "memtoreg"
    .port_info 21 /OUTPUT 1 "memwrite"
    .port_info 22 /OUTPUT 1 "alusrc"
    .port_info 23 /OUTPUT 2 "regdst"
    .port_info 24 /OUTPUT 3 "alucontrol"
    .port_info 25 /OUTPUT 32 "rd1"
    .port_info 26 /OUTPUT 32 "rd2"
    .port_info 27 /OUTPUT 32 "signimm"
    .port_info 28 /OUTPUT 5 "rs"
    .port_info 29 /OUTPUT 5 "rt"
    .port_info 30 /OUTPUT 5 "rd"
    .port_info 31 /OUTPUT 32 "pcplus4"
    .port_info 32 /OUTPUT 1 "jumplink"
    .port_info 33 /OUTPUT 1 "lui"
    .port_info 34 /OUTPUT 32 "signimmupper"
v0x1918ba0_0 .var "alucontrol", 2 0;
v0x1918c80_0 .net "alucontrold", 2 0, v0x1915ba0_0;  alias, 1 drivers
v0x1918d50_0 .var "alusrc", 0 0;
v0x1918e20_0 .net "alusrcd", 0 0, v0x1915ac0_0;  alias, 1 drivers
v0x1918ef0_0 .net "branchd", 0 0, v0x1915c80_0;  alias, 1 drivers
v0x1918fe0_0 .net "clk", 0 0, v0x1931300_0;  alias, 1 drivers
v0x19190b0_0 .net "flushe", 0 0, L_0x1930c80;  1 drivers
v0x1919150_0 .var "jumplink", 0 0;
v0x19191f0_0 .net "jumplinkd", 0 0, v0x1915e10_0;  alias, 1 drivers
v0x1919350_0 .var "lui", 0 0;
v0x19193f0_0 .net "luid", 0 0, v0x1916610_0;  alias, 1 drivers
v0x19194c0_0 .var "memtoreg", 0 0;
v0x1919560_0 .net "memtoregd", 0 0, v0x19160a0_0;  alias, 1 drivers
v0x1919630_0 .var "memwrite", 0 0;
v0x19196d0_0 .net "memwrited", 0 0, v0x1916160_0;  alias, 1 drivers
v0x19197a0_0 .var "pcplus4", 31 0;
v0x1919840_0 .net "pcplus4d", 31 0, v0x191d010_0;  alias, 1 drivers
v0x19199f0_0 .var "rd", 4 0;
v0x1919a90_0 .var "rd1", 31 0;
v0x1919b50_0 .net "rd1d", 31 0, L_0x1931d00;  alias, 1 drivers
v0x1919c30_0 .var "rd2", 31 0;
v0x1919d10_0 .net "rd2d", 31 0, L_0x1931d70;  alias, 1 drivers
v0x1919df0_0 .net "rdd", 4 0, L_0x19314b0;  alias, 1 drivers
v0x1919ed0_0 .var "regdst", 1 0;
v0x1919fb0_0 .net "regdstd", 1 0, v0x19162b0_0;  alias, 1 drivers
v0x191a0a0_0 .var "regwrite", 0 0;
v0x191a140_0 .net "regwrited", 0 0, v0x1916390_0;  alias, 1 drivers
v0x191a210_0 .var "rs", 4 0;
v0x191a2d0_0 .net "rsd", 4 0, L_0x1931550;  alias, 1 drivers
v0x191a3b0_0 .var "rt", 4 0;
v0x191a490_0 .net "rtd", 4 0, L_0x19315f0;  alias, 1 drivers
v0x191a570_0 .var "signimm", 31 0;
v0x191a650_0 .net "signimmd", 31 0, v0x192abd0_0;  alias, 1 drivers
v0x1919920_0 .var "signimmupper", 31 0;
v0x191a920_0 .net "signimmupperd", 31 0, v0x192ace0_0;  alias, 1 drivers
E_0x1918b20 .event posedge, v0x1917ae0_0;
S_0x191af80 .scope module, "hazard" "hazard" 5 363, 11 4 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BranchD"
    .port_info 1 /INPUT 1 "MemtoRegE"
    .port_info 2 /INPUT 1 "RegWriteE"
    .port_info 3 /INPUT 1 "MemtoRegM"
    .port_info 4 /INPUT 1 "RegWriteM"
    .port_info 5 /INPUT 1 "RegWriteW"
    .port_info 6 /INPUT 5 "RsD"
    .port_info 7 /INPUT 5 "RtD"
    .port_info 8 /INPUT 5 "RsE"
    .port_info 9 /INPUT 5 "RtE"
    .port_info 10 /INPUT 5 "WriteRegE"
    .port_info 11 /INPUT 5 "WriteRegM"
    .port_info 12 /INPUT 5 "WriteRegW"
    .port_info 13 /INPUT 1 "syscall"
    .port_info 14 /OUTPUT 1 "StallF"
    .port_info 15 /OUTPUT 1 "StallD"
    .port_info 16 /OUTPUT 1 "ForwardAD"
    .port_info 17 /OUTPUT 1 "ForwardBD"
    .port_info 18 /OUTPUT 1 "FlushE"
    .port_info 19 /OUTPUT 2 "ForwardAE"
    .port_info 20 /OUTPUT 2 "ForwardBE"
v0x191b390_0 .net "BranchD", 0 0, v0x1915c80_0;  alias, 1 drivers
v0x191b4a0_0 .var "FlushE", 0 0;
v0x191b560_0 .var "ForwardAD", 0 0;
v0x191b600_0 .var "ForwardAE", 1 0;
v0x191b6e0_0 .var "ForwardBD", 0 0;
v0x191b7f0_0 .var "ForwardBE", 1 0;
v0x191b8d0_0 .net "MemtoRegE", 0 0, v0x19194c0_0;  alias, 1 drivers
v0x191b970_0 .net "MemtoRegM", 0 0, v0x1922b90_0;  alias, 1 drivers
v0x191ba10_0 .net "RegWriteE", 0 0, v0x191a0a0_0;  alias, 1 drivers
v0x191bb70_0 .net "RegWriteM", 0 0, v0x19230c0_0;  alias, 1 drivers
v0x191bc10_0 .net "RegWriteW", 0 0, v0x192bd00_0;  alias, 1 drivers
v0x191bcd0_0 .net "RsD", 4 0, L_0x1931550;  alias, 1 drivers
v0x191bdc0_0 .net "RsE", 4 0, v0x191a210_0;  alias, 1 drivers
v0x191be90_0 .net "RtD", 4 0, L_0x19315f0;  alias, 1 drivers
v0x191bf60_0 .net "RtE", 4 0, v0x191a3b0_0;  alias, 1 drivers
v0x191c030_0 .var "StallD", 0 0;
v0x191c0d0_0 .var "StallF", 0 0;
v0x191c280_0 .net "WriteRegE", 4 0, v0x1924500_0;  alias, 1 drivers
v0x191c320_0 .net "WriteRegM", 4 0, v0x1923370_0;  alias, 1 drivers
v0x191c3e0_0 .net "WriteRegW", 4 0, v0x192be90_0;  alias, 1 drivers
v0x191c4c0_0 .var "branchstall", 0 0;
v0x191c580_0 .var "branchstall_1", 0 0;
v0x191c640_0 .var "branchstall_2", 0 0;
v0x191c700_0 .var "lwstall", 0 0;
v0x191c7c0_0 .net "syscall", 0 0, v0x1916ac0_0;  alias, 1 drivers
E_0x1918760/0 .event edge, v0x191a3b0_0, v0x191a2d0_0, v0x191a490_0, v0x19194c0_0;
E_0x1918760/1 .event edge, v0x1915c80_0, v0x191a0a0_0, v0x191c280_0, v0x191b970_0;
E_0x1918760/2 .event edge, v0x191c320_0, v0x191c580_0, v0x191c640_0, v0x191c700_0;
E_0x1918760/3 .event edge, v0x191c4c0_0, v0x191bb70_0, v0x191a210_0, v0x191c3e0_0;
E_0x1918760/4 .event edge, v0x191bc10_0;
E_0x1918760 .event/or E_0x1918760/0, E_0x1918760/1, E_0x1918760/2, E_0x1918760/3, E_0x1918760/4;
S_0x191cbe0 .scope module, "id_reg" "id_reg" 5 181, 12 1 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcp4f"
    .port_info 2 /INPUT 32 "rd"
    .port_info 3 /INPUT 1 "stalld"
    .port_info 4 /INPUT 1 "clr"
    .port_info 5 /OUTPUT 32 "instr"
    .port_info 6 /OUTPUT 32 "pcp4"
v0x191ce10_0 .net "clk", 0 0, v0x1931300_0;  alias, 1 drivers
v0x191ceb0_0 .net "clr", 0 0, L_0x1931c90;  1 drivers
v0x191cf70_0 .var "instr", 31 0;
v0x191d010_0 .var "pcp4", 31 0;
v0x191d0e0_0 .net "pcp4f", 31 0, v0x1914d80_0;  alias, 1 drivers
v0x191d1d0_0 .net "rd", 31 0, L_0x1931990;  alias, 1 drivers
v0x191d290_0 .net "stalld", 0 0, L_0x1931aa0;  1 drivers
S_0x191d470 .scope module, "if_reg" "if_reg" 5 169, 13 1 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcadd"
    .port_info 2 /INPUT 1 "stallf"
    .port_info 3 /OUTPUT 32 "pcreg"
v0x191d6e0_0 .net "clk", 0 0, v0x1931300_0;  alias, 1 drivers
v0x191d7a0_0 .net "pcadd", 31 0, v0x1928d90_0;  alias, 1 drivers
v0x191d880_0 .var "pcreg", 31 0;
v0x191d980_0 .net "stallf", 0 0, L_0x19318d0;  1 drivers
S_0x191dad0 .scope module, "im" "inst_memory" 5 173, 14 1 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "read_addr"
    .port_info 1 /OUTPUT 32 "memout"
L_0x1931990 .functor BUFZ 32, v0x1921030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x191e5d0_0 .net "memout", 31 0, L_0x1931990;  alias, 1 drivers
v0x191e670 .array "mymem", 1048832 1048576, 31 0;
v0x1920f40_0 .net "read_addr", 29 0, L_0x1931a00;  1 drivers
v0x1921030_0 .var "regout", 31 0;
v0x191e670_0 .array/port v0x191e670, 0;
v0x191e670_1 .array/port v0x191e670, 1;
v0x191e670_2 .array/port v0x191e670, 2;
E_0x191dd50/0 .event edge, v0x1920f40_0, v0x191e670_0, v0x191e670_1, v0x191e670_2;
v0x191e670_3 .array/port v0x191e670, 3;
v0x191e670_4 .array/port v0x191e670, 4;
v0x191e670_5 .array/port v0x191e670, 5;
v0x191e670_6 .array/port v0x191e670, 6;
E_0x191dd50/1 .event edge, v0x191e670_3, v0x191e670_4, v0x191e670_5, v0x191e670_6;
v0x191e670_7 .array/port v0x191e670, 7;
v0x191e670_8 .array/port v0x191e670, 8;
v0x191e670_9 .array/port v0x191e670, 9;
v0x191e670_10 .array/port v0x191e670, 10;
E_0x191dd50/2 .event edge, v0x191e670_7, v0x191e670_8, v0x191e670_9, v0x191e670_10;
v0x191e670_11 .array/port v0x191e670, 11;
v0x191e670_12 .array/port v0x191e670, 12;
v0x191e670_13 .array/port v0x191e670, 13;
v0x191e670_14 .array/port v0x191e670, 14;
E_0x191dd50/3 .event edge, v0x191e670_11, v0x191e670_12, v0x191e670_13, v0x191e670_14;
v0x191e670_15 .array/port v0x191e670, 15;
v0x191e670_16 .array/port v0x191e670, 16;
v0x191e670_17 .array/port v0x191e670, 17;
v0x191e670_18 .array/port v0x191e670, 18;
E_0x191dd50/4 .event edge, v0x191e670_15, v0x191e670_16, v0x191e670_17, v0x191e670_18;
v0x191e670_19 .array/port v0x191e670, 19;
v0x191e670_20 .array/port v0x191e670, 20;
v0x191e670_21 .array/port v0x191e670, 21;
v0x191e670_22 .array/port v0x191e670, 22;
E_0x191dd50/5 .event edge, v0x191e670_19, v0x191e670_20, v0x191e670_21, v0x191e670_22;
v0x191e670_23 .array/port v0x191e670, 23;
v0x191e670_24 .array/port v0x191e670, 24;
v0x191e670_25 .array/port v0x191e670, 25;
v0x191e670_26 .array/port v0x191e670, 26;
E_0x191dd50/6 .event edge, v0x191e670_23, v0x191e670_24, v0x191e670_25, v0x191e670_26;
v0x191e670_27 .array/port v0x191e670, 27;
v0x191e670_28 .array/port v0x191e670, 28;
v0x191e670_29 .array/port v0x191e670, 29;
v0x191e670_30 .array/port v0x191e670, 30;
E_0x191dd50/7 .event edge, v0x191e670_27, v0x191e670_28, v0x191e670_29, v0x191e670_30;
v0x191e670_31 .array/port v0x191e670, 31;
v0x191e670_32 .array/port v0x191e670, 32;
v0x191e670_33 .array/port v0x191e670, 33;
v0x191e670_34 .array/port v0x191e670, 34;
E_0x191dd50/8 .event edge, v0x191e670_31, v0x191e670_32, v0x191e670_33, v0x191e670_34;
v0x191e670_35 .array/port v0x191e670, 35;
v0x191e670_36 .array/port v0x191e670, 36;
v0x191e670_37 .array/port v0x191e670, 37;
v0x191e670_38 .array/port v0x191e670, 38;
E_0x191dd50/9 .event edge, v0x191e670_35, v0x191e670_36, v0x191e670_37, v0x191e670_38;
v0x191e670_39 .array/port v0x191e670, 39;
v0x191e670_40 .array/port v0x191e670, 40;
v0x191e670_41 .array/port v0x191e670, 41;
v0x191e670_42 .array/port v0x191e670, 42;
E_0x191dd50/10 .event edge, v0x191e670_39, v0x191e670_40, v0x191e670_41, v0x191e670_42;
v0x191e670_43 .array/port v0x191e670, 43;
v0x191e670_44 .array/port v0x191e670, 44;
v0x191e670_45 .array/port v0x191e670, 45;
v0x191e670_46 .array/port v0x191e670, 46;
E_0x191dd50/11 .event edge, v0x191e670_43, v0x191e670_44, v0x191e670_45, v0x191e670_46;
v0x191e670_47 .array/port v0x191e670, 47;
v0x191e670_48 .array/port v0x191e670, 48;
v0x191e670_49 .array/port v0x191e670, 49;
v0x191e670_50 .array/port v0x191e670, 50;
E_0x191dd50/12 .event edge, v0x191e670_47, v0x191e670_48, v0x191e670_49, v0x191e670_50;
v0x191e670_51 .array/port v0x191e670, 51;
v0x191e670_52 .array/port v0x191e670, 52;
v0x191e670_53 .array/port v0x191e670, 53;
v0x191e670_54 .array/port v0x191e670, 54;
E_0x191dd50/13 .event edge, v0x191e670_51, v0x191e670_52, v0x191e670_53, v0x191e670_54;
v0x191e670_55 .array/port v0x191e670, 55;
v0x191e670_56 .array/port v0x191e670, 56;
v0x191e670_57 .array/port v0x191e670, 57;
v0x191e670_58 .array/port v0x191e670, 58;
E_0x191dd50/14 .event edge, v0x191e670_55, v0x191e670_56, v0x191e670_57, v0x191e670_58;
v0x191e670_59 .array/port v0x191e670, 59;
v0x191e670_60 .array/port v0x191e670, 60;
v0x191e670_61 .array/port v0x191e670, 61;
v0x191e670_62 .array/port v0x191e670, 62;
E_0x191dd50/15 .event edge, v0x191e670_59, v0x191e670_60, v0x191e670_61, v0x191e670_62;
v0x191e670_63 .array/port v0x191e670, 63;
v0x191e670_64 .array/port v0x191e670, 64;
v0x191e670_65 .array/port v0x191e670, 65;
v0x191e670_66 .array/port v0x191e670, 66;
E_0x191dd50/16 .event edge, v0x191e670_63, v0x191e670_64, v0x191e670_65, v0x191e670_66;
v0x191e670_67 .array/port v0x191e670, 67;
v0x191e670_68 .array/port v0x191e670, 68;
v0x191e670_69 .array/port v0x191e670, 69;
v0x191e670_70 .array/port v0x191e670, 70;
E_0x191dd50/17 .event edge, v0x191e670_67, v0x191e670_68, v0x191e670_69, v0x191e670_70;
v0x191e670_71 .array/port v0x191e670, 71;
v0x191e670_72 .array/port v0x191e670, 72;
v0x191e670_73 .array/port v0x191e670, 73;
v0x191e670_74 .array/port v0x191e670, 74;
E_0x191dd50/18 .event edge, v0x191e670_71, v0x191e670_72, v0x191e670_73, v0x191e670_74;
v0x191e670_75 .array/port v0x191e670, 75;
v0x191e670_76 .array/port v0x191e670, 76;
v0x191e670_77 .array/port v0x191e670, 77;
v0x191e670_78 .array/port v0x191e670, 78;
E_0x191dd50/19 .event edge, v0x191e670_75, v0x191e670_76, v0x191e670_77, v0x191e670_78;
v0x191e670_79 .array/port v0x191e670, 79;
v0x191e670_80 .array/port v0x191e670, 80;
v0x191e670_81 .array/port v0x191e670, 81;
v0x191e670_82 .array/port v0x191e670, 82;
E_0x191dd50/20 .event edge, v0x191e670_79, v0x191e670_80, v0x191e670_81, v0x191e670_82;
v0x191e670_83 .array/port v0x191e670, 83;
v0x191e670_84 .array/port v0x191e670, 84;
v0x191e670_85 .array/port v0x191e670, 85;
v0x191e670_86 .array/port v0x191e670, 86;
E_0x191dd50/21 .event edge, v0x191e670_83, v0x191e670_84, v0x191e670_85, v0x191e670_86;
v0x191e670_87 .array/port v0x191e670, 87;
v0x191e670_88 .array/port v0x191e670, 88;
v0x191e670_89 .array/port v0x191e670, 89;
v0x191e670_90 .array/port v0x191e670, 90;
E_0x191dd50/22 .event edge, v0x191e670_87, v0x191e670_88, v0x191e670_89, v0x191e670_90;
v0x191e670_91 .array/port v0x191e670, 91;
v0x191e670_92 .array/port v0x191e670, 92;
v0x191e670_93 .array/port v0x191e670, 93;
v0x191e670_94 .array/port v0x191e670, 94;
E_0x191dd50/23 .event edge, v0x191e670_91, v0x191e670_92, v0x191e670_93, v0x191e670_94;
v0x191e670_95 .array/port v0x191e670, 95;
v0x191e670_96 .array/port v0x191e670, 96;
v0x191e670_97 .array/port v0x191e670, 97;
v0x191e670_98 .array/port v0x191e670, 98;
E_0x191dd50/24 .event edge, v0x191e670_95, v0x191e670_96, v0x191e670_97, v0x191e670_98;
v0x191e670_99 .array/port v0x191e670, 99;
v0x191e670_100 .array/port v0x191e670, 100;
v0x191e670_101 .array/port v0x191e670, 101;
v0x191e670_102 .array/port v0x191e670, 102;
E_0x191dd50/25 .event edge, v0x191e670_99, v0x191e670_100, v0x191e670_101, v0x191e670_102;
v0x191e670_103 .array/port v0x191e670, 103;
v0x191e670_104 .array/port v0x191e670, 104;
v0x191e670_105 .array/port v0x191e670, 105;
v0x191e670_106 .array/port v0x191e670, 106;
E_0x191dd50/26 .event edge, v0x191e670_103, v0x191e670_104, v0x191e670_105, v0x191e670_106;
v0x191e670_107 .array/port v0x191e670, 107;
v0x191e670_108 .array/port v0x191e670, 108;
v0x191e670_109 .array/port v0x191e670, 109;
v0x191e670_110 .array/port v0x191e670, 110;
E_0x191dd50/27 .event edge, v0x191e670_107, v0x191e670_108, v0x191e670_109, v0x191e670_110;
v0x191e670_111 .array/port v0x191e670, 111;
v0x191e670_112 .array/port v0x191e670, 112;
v0x191e670_113 .array/port v0x191e670, 113;
v0x191e670_114 .array/port v0x191e670, 114;
E_0x191dd50/28 .event edge, v0x191e670_111, v0x191e670_112, v0x191e670_113, v0x191e670_114;
v0x191e670_115 .array/port v0x191e670, 115;
v0x191e670_116 .array/port v0x191e670, 116;
v0x191e670_117 .array/port v0x191e670, 117;
v0x191e670_118 .array/port v0x191e670, 118;
E_0x191dd50/29 .event edge, v0x191e670_115, v0x191e670_116, v0x191e670_117, v0x191e670_118;
v0x191e670_119 .array/port v0x191e670, 119;
v0x191e670_120 .array/port v0x191e670, 120;
v0x191e670_121 .array/port v0x191e670, 121;
v0x191e670_122 .array/port v0x191e670, 122;
E_0x191dd50/30 .event edge, v0x191e670_119, v0x191e670_120, v0x191e670_121, v0x191e670_122;
v0x191e670_123 .array/port v0x191e670, 123;
v0x191e670_124 .array/port v0x191e670, 124;
v0x191e670_125 .array/port v0x191e670, 125;
v0x191e670_126 .array/port v0x191e670, 126;
E_0x191dd50/31 .event edge, v0x191e670_123, v0x191e670_124, v0x191e670_125, v0x191e670_126;
v0x191e670_127 .array/port v0x191e670, 127;
v0x191e670_128 .array/port v0x191e670, 128;
v0x191e670_129 .array/port v0x191e670, 129;
v0x191e670_130 .array/port v0x191e670, 130;
E_0x191dd50/32 .event edge, v0x191e670_127, v0x191e670_128, v0x191e670_129, v0x191e670_130;
v0x191e670_131 .array/port v0x191e670, 131;
v0x191e670_132 .array/port v0x191e670, 132;
v0x191e670_133 .array/port v0x191e670, 133;
v0x191e670_134 .array/port v0x191e670, 134;
E_0x191dd50/33 .event edge, v0x191e670_131, v0x191e670_132, v0x191e670_133, v0x191e670_134;
v0x191e670_135 .array/port v0x191e670, 135;
v0x191e670_136 .array/port v0x191e670, 136;
v0x191e670_137 .array/port v0x191e670, 137;
v0x191e670_138 .array/port v0x191e670, 138;
E_0x191dd50/34 .event edge, v0x191e670_135, v0x191e670_136, v0x191e670_137, v0x191e670_138;
v0x191e670_139 .array/port v0x191e670, 139;
v0x191e670_140 .array/port v0x191e670, 140;
v0x191e670_141 .array/port v0x191e670, 141;
v0x191e670_142 .array/port v0x191e670, 142;
E_0x191dd50/35 .event edge, v0x191e670_139, v0x191e670_140, v0x191e670_141, v0x191e670_142;
v0x191e670_143 .array/port v0x191e670, 143;
v0x191e670_144 .array/port v0x191e670, 144;
v0x191e670_145 .array/port v0x191e670, 145;
v0x191e670_146 .array/port v0x191e670, 146;
E_0x191dd50/36 .event edge, v0x191e670_143, v0x191e670_144, v0x191e670_145, v0x191e670_146;
v0x191e670_147 .array/port v0x191e670, 147;
v0x191e670_148 .array/port v0x191e670, 148;
v0x191e670_149 .array/port v0x191e670, 149;
v0x191e670_150 .array/port v0x191e670, 150;
E_0x191dd50/37 .event edge, v0x191e670_147, v0x191e670_148, v0x191e670_149, v0x191e670_150;
v0x191e670_151 .array/port v0x191e670, 151;
v0x191e670_152 .array/port v0x191e670, 152;
v0x191e670_153 .array/port v0x191e670, 153;
v0x191e670_154 .array/port v0x191e670, 154;
E_0x191dd50/38 .event edge, v0x191e670_151, v0x191e670_152, v0x191e670_153, v0x191e670_154;
v0x191e670_155 .array/port v0x191e670, 155;
v0x191e670_156 .array/port v0x191e670, 156;
v0x191e670_157 .array/port v0x191e670, 157;
v0x191e670_158 .array/port v0x191e670, 158;
E_0x191dd50/39 .event edge, v0x191e670_155, v0x191e670_156, v0x191e670_157, v0x191e670_158;
v0x191e670_159 .array/port v0x191e670, 159;
v0x191e670_160 .array/port v0x191e670, 160;
v0x191e670_161 .array/port v0x191e670, 161;
v0x191e670_162 .array/port v0x191e670, 162;
E_0x191dd50/40 .event edge, v0x191e670_159, v0x191e670_160, v0x191e670_161, v0x191e670_162;
v0x191e670_163 .array/port v0x191e670, 163;
v0x191e670_164 .array/port v0x191e670, 164;
v0x191e670_165 .array/port v0x191e670, 165;
v0x191e670_166 .array/port v0x191e670, 166;
E_0x191dd50/41 .event edge, v0x191e670_163, v0x191e670_164, v0x191e670_165, v0x191e670_166;
v0x191e670_167 .array/port v0x191e670, 167;
v0x191e670_168 .array/port v0x191e670, 168;
v0x191e670_169 .array/port v0x191e670, 169;
v0x191e670_170 .array/port v0x191e670, 170;
E_0x191dd50/42 .event edge, v0x191e670_167, v0x191e670_168, v0x191e670_169, v0x191e670_170;
v0x191e670_171 .array/port v0x191e670, 171;
v0x191e670_172 .array/port v0x191e670, 172;
v0x191e670_173 .array/port v0x191e670, 173;
v0x191e670_174 .array/port v0x191e670, 174;
E_0x191dd50/43 .event edge, v0x191e670_171, v0x191e670_172, v0x191e670_173, v0x191e670_174;
v0x191e670_175 .array/port v0x191e670, 175;
v0x191e670_176 .array/port v0x191e670, 176;
v0x191e670_177 .array/port v0x191e670, 177;
v0x191e670_178 .array/port v0x191e670, 178;
E_0x191dd50/44 .event edge, v0x191e670_175, v0x191e670_176, v0x191e670_177, v0x191e670_178;
v0x191e670_179 .array/port v0x191e670, 179;
v0x191e670_180 .array/port v0x191e670, 180;
v0x191e670_181 .array/port v0x191e670, 181;
v0x191e670_182 .array/port v0x191e670, 182;
E_0x191dd50/45 .event edge, v0x191e670_179, v0x191e670_180, v0x191e670_181, v0x191e670_182;
v0x191e670_183 .array/port v0x191e670, 183;
v0x191e670_184 .array/port v0x191e670, 184;
v0x191e670_185 .array/port v0x191e670, 185;
v0x191e670_186 .array/port v0x191e670, 186;
E_0x191dd50/46 .event edge, v0x191e670_183, v0x191e670_184, v0x191e670_185, v0x191e670_186;
v0x191e670_187 .array/port v0x191e670, 187;
v0x191e670_188 .array/port v0x191e670, 188;
v0x191e670_189 .array/port v0x191e670, 189;
v0x191e670_190 .array/port v0x191e670, 190;
E_0x191dd50/47 .event edge, v0x191e670_187, v0x191e670_188, v0x191e670_189, v0x191e670_190;
v0x191e670_191 .array/port v0x191e670, 191;
v0x191e670_192 .array/port v0x191e670, 192;
v0x191e670_193 .array/port v0x191e670, 193;
v0x191e670_194 .array/port v0x191e670, 194;
E_0x191dd50/48 .event edge, v0x191e670_191, v0x191e670_192, v0x191e670_193, v0x191e670_194;
v0x191e670_195 .array/port v0x191e670, 195;
v0x191e670_196 .array/port v0x191e670, 196;
v0x191e670_197 .array/port v0x191e670, 197;
v0x191e670_198 .array/port v0x191e670, 198;
E_0x191dd50/49 .event edge, v0x191e670_195, v0x191e670_196, v0x191e670_197, v0x191e670_198;
v0x191e670_199 .array/port v0x191e670, 199;
v0x191e670_200 .array/port v0x191e670, 200;
v0x191e670_201 .array/port v0x191e670, 201;
v0x191e670_202 .array/port v0x191e670, 202;
E_0x191dd50/50 .event edge, v0x191e670_199, v0x191e670_200, v0x191e670_201, v0x191e670_202;
v0x191e670_203 .array/port v0x191e670, 203;
v0x191e670_204 .array/port v0x191e670, 204;
v0x191e670_205 .array/port v0x191e670, 205;
v0x191e670_206 .array/port v0x191e670, 206;
E_0x191dd50/51 .event edge, v0x191e670_203, v0x191e670_204, v0x191e670_205, v0x191e670_206;
v0x191e670_207 .array/port v0x191e670, 207;
v0x191e670_208 .array/port v0x191e670, 208;
v0x191e670_209 .array/port v0x191e670, 209;
v0x191e670_210 .array/port v0x191e670, 210;
E_0x191dd50/52 .event edge, v0x191e670_207, v0x191e670_208, v0x191e670_209, v0x191e670_210;
v0x191e670_211 .array/port v0x191e670, 211;
v0x191e670_212 .array/port v0x191e670, 212;
v0x191e670_213 .array/port v0x191e670, 213;
v0x191e670_214 .array/port v0x191e670, 214;
E_0x191dd50/53 .event edge, v0x191e670_211, v0x191e670_212, v0x191e670_213, v0x191e670_214;
v0x191e670_215 .array/port v0x191e670, 215;
v0x191e670_216 .array/port v0x191e670, 216;
v0x191e670_217 .array/port v0x191e670, 217;
v0x191e670_218 .array/port v0x191e670, 218;
E_0x191dd50/54 .event edge, v0x191e670_215, v0x191e670_216, v0x191e670_217, v0x191e670_218;
v0x191e670_219 .array/port v0x191e670, 219;
v0x191e670_220 .array/port v0x191e670, 220;
v0x191e670_221 .array/port v0x191e670, 221;
v0x191e670_222 .array/port v0x191e670, 222;
E_0x191dd50/55 .event edge, v0x191e670_219, v0x191e670_220, v0x191e670_221, v0x191e670_222;
v0x191e670_223 .array/port v0x191e670, 223;
v0x191e670_224 .array/port v0x191e670, 224;
v0x191e670_225 .array/port v0x191e670, 225;
v0x191e670_226 .array/port v0x191e670, 226;
E_0x191dd50/56 .event edge, v0x191e670_223, v0x191e670_224, v0x191e670_225, v0x191e670_226;
v0x191e670_227 .array/port v0x191e670, 227;
v0x191e670_228 .array/port v0x191e670, 228;
v0x191e670_229 .array/port v0x191e670, 229;
v0x191e670_230 .array/port v0x191e670, 230;
E_0x191dd50/57 .event edge, v0x191e670_227, v0x191e670_228, v0x191e670_229, v0x191e670_230;
v0x191e670_231 .array/port v0x191e670, 231;
v0x191e670_232 .array/port v0x191e670, 232;
v0x191e670_233 .array/port v0x191e670, 233;
v0x191e670_234 .array/port v0x191e670, 234;
E_0x191dd50/58 .event edge, v0x191e670_231, v0x191e670_232, v0x191e670_233, v0x191e670_234;
v0x191e670_235 .array/port v0x191e670, 235;
v0x191e670_236 .array/port v0x191e670, 236;
v0x191e670_237 .array/port v0x191e670, 237;
v0x191e670_238 .array/port v0x191e670, 238;
E_0x191dd50/59 .event edge, v0x191e670_235, v0x191e670_236, v0x191e670_237, v0x191e670_238;
v0x191e670_239 .array/port v0x191e670, 239;
v0x191e670_240 .array/port v0x191e670, 240;
v0x191e670_241 .array/port v0x191e670, 241;
v0x191e670_242 .array/port v0x191e670, 242;
E_0x191dd50/60 .event edge, v0x191e670_239, v0x191e670_240, v0x191e670_241, v0x191e670_242;
v0x191e670_243 .array/port v0x191e670, 243;
v0x191e670_244 .array/port v0x191e670, 244;
v0x191e670_245 .array/port v0x191e670, 245;
v0x191e670_246 .array/port v0x191e670, 246;
E_0x191dd50/61 .event edge, v0x191e670_243, v0x191e670_244, v0x191e670_245, v0x191e670_246;
v0x191e670_247 .array/port v0x191e670, 247;
v0x191e670_248 .array/port v0x191e670, 248;
v0x191e670_249 .array/port v0x191e670, 249;
v0x191e670_250 .array/port v0x191e670, 250;
E_0x191dd50/62 .event edge, v0x191e670_247, v0x191e670_248, v0x191e670_249, v0x191e670_250;
v0x191e670_251 .array/port v0x191e670, 251;
v0x191e670_252 .array/port v0x191e670, 252;
v0x191e670_253 .array/port v0x191e670, 253;
v0x191e670_254 .array/port v0x191e670, 254;
E_0x191dd50/63 .event edge, v0x191e670_251, v0x191e670_252, v0x191e670_253, v0x191e670_254;
v0x191e670_255 .array/port v0x191e670, 255;
v0x191e670_256 .array/port v0x191e670, 256;
E_0x191dd50/64 .event edge, v0x191e670_255, v0x191e670_256;
E_0x191dd50 .event/or E_0x191dd50/0, E_0x191dd50/1, E_0x191dd50/2, E_0x191dd50/3, E_0x191dd50/4, E_0x191dd50/5, E_0x191dd50/6, E_0x191dd50/7, E_0x191dd50/8, E_0x191dd50/9, E_0x191dd50/10, E_0x191dd50/11, E_0x191dd50/12, E_0x191dd50/13, E_0x191dd50/14, E_0x191dd50/15, E_0x191dd50/16, E_0x191dd50/17, E_0x191dd50/18, E_0x191dd50/19, E_0x191dd50/20, E_0x191dd50/21, E_0x191dd50/22, E_0x191dd50/23, E_0x191dd50/24, E_0x191dd50/25, E_0x191dd50/26, E_0x191dd50/27, E_0x191dd50/28, E_0x191dd50/29, E_0x191dd50/30, E_0x191dd50/31, E_0x191dd50/32, E_0x191dd50/33, E_0x191dd50/34, E_0x191dd50/35, E_0x191dd50/36, E_0x191dd50/37, E_0x191dd50/38, E_0x191dd50/39, E_0x191dd50/40, E_0x191dd50/41, E_0x191dd50/42, E_0x191dd50/43, E_0x191dd50/44, E_0x191dd50/45, E_0x191dd50/46, E_0x191dd50/47, E_0x191dd50/48, E_0x191dd50/49, E_0x191dd50/50, E_0x191dd50/51, E_0x191dd50/52, E_0x191dd50/53, E_0x191dd50/54, E_0x191dd50/55, E_0x191dd50/56, E_0x191dd50/57, E_0x191dd50/58, E_0x191dd50/59, E_0x191dd50/60, E_0x191dd50/61, E_0x191dd50/62, E_0x191dd50/63, E_0x191dd50/64;
S_0x1921170 .scope module, "j" "jump" 5 156, 2 1 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCPlus4"
    .port_info 2 /INPUT 32 "PCCon"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /OUTPUT 32 "PC"
v0x1921ba0_0 .net "PC", 31 0, v0x1921950_0;  alias, 1 drivers
v0x1921c80_0 .net "PCCon", 31 0, v0x19271a0_0;  alias, 1 drivers
v0x1921d50_0 .var "PCHigh", 3 0;
v0x1921e20_0 .var "PCLow", 27 0;
v0x1921f00_0 .var "PCNew", 31 0;
v0x1922010_0 .net "PCPlus4", 31 0, v0x191d010_0;  alias, 1 drivers
v0x1922100_0 .net "instr", 31 0, v0x191cf70_0;  alias, 1 drivers
v0x1922210_0 .net "jump", 0 0, v0x1915d50_0;  alias, 1 drivers
E_0x19213f0 .event edge, v0x1919840_0, v0x1916530_0, v0x1921e20_0, v0x1921d50_0;
S_0x1921460 .scope module, "mux" "mux" 2 11, 3 1 0, S_0x1921170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1921770_0 .net "in1", 31 0, v0x19271a0_0;  alias, 1 drivers
v0x1921870_0 .net "in2", 31 0, v0x1921f00_0;  1 drivers
v0x1921950_0 .var "out", 31 0;
v0x1921a40_0 .net "select", 0 0, v0x1915d50_0;  alias, 1 drivers
E_0x19216f0 .event edge, v0x1915d50_0, v0x1921770_0, v0x1921870_0;
S_0x19223a0 .scope module, "mem_reg" "mem_reg" 5 302, 15 1 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "aluoute"
    .port_info 2 /INPUT 32 "writedatae"
    .port_info 3 /INPUT 1 "regwritee"
    .port_info 4 /INPUT 1 "memtorege"
    .port_info 5 /INPUT 1 "memwritee"
    .port_info 6 /INPUT 5 "writerege"
    .port_info 7 /INPUT 32 "pcplus4e"
    .port_info 8 /INPUT 1 "jumplinke"
    .port_info 9 /OUTPUT 1 "regwrite"
    .port_info 10 /OUTPUT 1 "memtoreg"
    .port_info 11 /OUTPUT 1 "memwrite"
    .port_info 12 /OUTPUT 32 "aluout"
    .port_info 13 /OUTPUT 32 "writedata"
    .port_info 14 /OUTPUT 5 "writereg"
    .port_info 15 /OUTPUT 32 "pcplus4"
    .port_info 16 /OUTPUT 1 "jumplink"
v0x19227a0_0 .var "aluout", 31 0;
v0x1922880_0 .net "aluoute", 31 0, v0x1915260_0;  alias, 1 drivers
v0x1922920_0 .net "clk", 0 0, v0x1931300_0;  alias, 1 drivers
v0x1922a50_0 .var "jumplink", 0 0;
v0x1922af0_0 .net "jumplinke", 0 0, v0x1919150_0;  alias, 1 drivers
v0x1922b90_0 .var "memtoreg", 0 0;
v0x1922c60_0 .net "memtorege", 0 0, v0x19194c0_0;  alias, 1 drivers
v0x1922d50_0 .var "memwrite", 0 0;
v0x1922df0_0 .net "memwritee", 0 0, v0x1919630_0;  alias, 1 drivers
v0x1922f50_0 .var "pcplus4", 31 0;
v0x1922ff0_0 .net "pcplus4e", 31 0, v0x19197a0_0;  alias, 1 drivers
v0x19230c0_0 .var "regwrite", 0 0;
v0x1923190_0 .net "regwritee", 0 0, v0x191a0a0_0;  alias, 1 drivers
v0x1923230_0 .var "writedata", 31 0;
v0x19232d0_0 .net "writedatae", 31 0, v0x1925560_0;  alias, 1 drivers
v0x1923370_0 .var "writereg", 4 0;
v0x1923440_0 .net "writerege", 4 0, v0x1924500_0;  alias, 1 drivers
S_0x1923800 .scope module, "multi" "idmultipurpose" 5 227, 6 14 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst_low_16"
    .port_info 1 /INPUT 32 "PCPlus4D"
    .port_info 2 /OUTPUT 32 "PCBranchD"
v0x1923a40_0 .var "PCBranchD", 31 0;
v0x1923b40_0 .net "PCPlus4D", 31 0, v0x191d010_0;  alias, 1 drivers
v0x1923c00_0 .net "inst_low_16", 15 0, L_0x19321a0;  1 drivers
v0x1923cf0_0 .var "left_shift", 31 0;
v0x1923dd0_0 .var "temp", 31 0;
E_0x19239d0 .event edge, v0x1923c00_0, v0x1923dd0_0, v0x1923cf0_0, v0x1919840_0;
S_0x1923f80 .scope module, "mux_ex1" "threemux5" 5 276, 3 45 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 5 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 5 "out"
v0x1924240_0 .net "in1", 4 0, v0x191a3b0_0;  alias, 1 drivers
v0x1924370_0 .net "in2", 4 0, v0x19199f0_0;  alias, 1 drivers
v0x1924430_0 .net "in3", 4 0, v0x1931260_0;  1 drivers
v0x1924500_0 .var "out", 4 0;
v0x1924610_0 .net "select", 1 0, v0x1919ed0_0;  alias, 1 drivers
E_0x19241d0 .event edge, v0x1919ed0_0, v0x191a3b0_0, v0x19199f0_0, v0x1924430_0;
S_0x19247a0 .scope module, "mux_ex2" "threemux" 5 281, 3 58 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0x1924a80_0 .net "in1", 31 0, v0x1919a90_0;  alias, 1 drivers
v0x1924b90_0 .net "in2", 31 0, v0x1927f70_0;  alias, 1 drivers
v0x1924c50_0 .net "in3", 31 0, v0x19227a0_0;  alias, 1 drivers
v0x1924d70_0 .var "out", 31 0;
v0x1924e30_0 .net "select", 1 0, v0x191b600_0;  alias, 1 drivers
E_0x19249f0 .event edge, v0x191b600_0, v0x1919a90_0, v0x1924b90_0, v0x19177b0_0;
S_0x1924fd0 .scope module, "mux_ex3" "threemux" 5 286, 3 58 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0x19252b0_0 .net "in1", 31 0, v0x1919c30_0;  alias, 1 drivers
v0x19253c0_0 .net "in2", 31 0, v0x1927f70_0;  alias, 1 drivers
v0x1925490_0 .net "in3", 31 0, v0x19227a0_0;  alias, 1 drivers
v0x1925560_0 .var "out", 31 0;
v0x1925630_0 .net "select", 1 0, v0x191b7f0_0;  alias, 1 drivers
E_0x1925220 .event edge, v0x191b7f0_0, v0x1919c30_0, v0x1924b90_0, v0x19177b0_0;
S_0x19257d0 .scope module, "mux_ex4" "mux" 5 291, 3 1 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1925a90_0 .net "in1", 31 0, v0x1925560_0;  alias, 1 drivers
v0x1925bc0_0 .net "in2", 31 0, v0x1928670_0;  alias, 1 drivers
v0x1925ca0_0 .var "out", 31 0;
v0x1925d70_0 .net "select", 0 0, v0x1918d50_0;  alias, 1 drivers
E_0x1925a10 .event edge, v0x1918d50_0, v0x19232d0_0, v0x1925bc0_0;
S_0x1925eb0 .scope module, "mux_id1" "mux" 5 219, 3 1 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x19261f0_0 .net "in1", 31 0, L_0x1931d00;  alias, 1 drivers
v0x1926300_0 .net "in2", 31 0, v0x19227a0_0;  alias, 1 drivers
v0x1926430_0 .var "out", 31 0;
v0x1926520_0 .net "select", 0 0, v0x191b560_0;  alias, 1 drivers
E_0x1926190 .event edge, v0x191b560_0, v0x1919b50_0, v0x19177b0_0;
S_0x1926680 .scope module, "mux_id2" "mux" 5 223, 3 1 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x19268f0_0 .net "in1", 31 0, L_0x1931d70;  alias, 1 drivers
v0x1926a00_0 .net "in2", 31 0, v0x19227a0_0;  alias, 1 drivers
v0x1926aa0_0 .var "out", 31 0;
v0x1926b90_0 .net "select", 0 0, v0x191b6e0_0;  alias, 1 drivers
E_0x1926870 .event edge, v0x191b6e0_0, v0x1919d10_0, v0x19177b0_0;
S_0x1926cf0 .scope module, "mux_if" "mux_ini" 5 164, 3 25 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1926fb0_0 .net "in1", 31 0, v0x1914d80_0;  alias, 1 drivers
v0x19270e0_0 .net "in2", 31 0, v0x1923a40_0;  alias, 1 drivers
v0x19271a0_0 .var "out", 31 0;
v0x19272c0_0 .net "select", 0 0, L_0x19317d0;  1 drivers
E_0x1926f30 .event edge, v0x19272c0_0, v0x1914d80_0, v0x1923a40_0;
S_0x19273e0 .scope module, "mux_wb" "mux" 5 350, 3 1 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x19276a0_0 .net "in1", 31 0, v0x192b380_0;  alias, 1 drivers
v0x19277a0_0 .net "in2", 31 0, v0x192bb60_0;  alias, 1 drivers
v0x1927880_0 .var "out", 31 0;
v0x1927970_0 .net "select", 0 0, v0x192b7a0_0;  alias, 1 drivers
E_0x1927620 .event edge, v0x1927970_0, v0x19276a0_0, v0x19277a0_0;
S_0x1927ae0 .scope module, "mux_wb2" "mux" 5 354, 3 1 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1927da0_0 .net "in1", 31 0, v0x1927880_0;  alias, 1 drivers
v0x1927eb0_0 .net "in2", 31 0, v0x192b960_0;  alias, 1 drivers
v0x1927f70_0 .var "out", 31 0;
v0x1928090_0 .net "select", 0 0, v0x192b5e0_0;  alias, 1 drivers
E_0x1927d20 .event edge, v0x1928090_0, v0x1927880_0, v0x1927eb0_0;
S_0x19281d0 .scope module, "muximm" "mux" 5 237, 3 1 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1928490_0 .net "in1", 31 0, v0x191a570_0;  alias, 1 drivers
v0x19285a0_0 .net "in2", 31 0, v0x1919920_0;  alias, 1 drivers
v0x1928670_0 .var "out", 31 0;
v0x1928770_0 .net "select", 0 0, v0x1919350_0;  alias, 1 drivers
E_0x1928410 .event edge, v0x1919350_0, v0x191a570_0, v0x1919920_0;
S_0x1928890 .scope module, "muxnew" "mux" 5 158, 3 1 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1928b50_0 .net "in1", 31 0, v0x1921950_0;  alias, 1 drivers
v0x1928c80_0 .net "in2", 31 0, L_0x1931d00;  alias, 1 drivers
v0x1928d90_0 .var "out", 31 0;
v0x1928e30_0 .net "select", 0 0, v0x1915f20_0;  alias, 1 drivers
E_0x1928ad0 .event edge, v0x1915f20_0, v0x1921950_0, v0x1919b50_0;
S_0x1928f70 .scope module, "registers" "registers" 5 208, 16 1 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read_reg_1"
    .port_info 2 /INPUT 5 "read_reg_2"
    .port_info 3 /INPUT 5 "write_reg"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 1 "JumpReg"
    .port_info 6 /INPUT 1 "reg_write"
    .port_info 7 /OUTPUT 32 "read_data_1"
    .port_info 8 /OUTPUT 32 "read_data_2"
    .port_info 9 /OUTPUT 32 "sys_call_reg"
    .port_info 10 /OUTPUT 32 "std_out_address"
L_0x1931d00 .functor BUFZ 32, v0x1929790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1931d70 .functor BUFZ 32, v0x1929850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1931e70 .functor BUFZ 32, v0x192a550_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1931ee0 .functor BUFZ 32, v0x1929610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1929500_0 .net "JumpReg", 0 0, v0x1915f20_0;  alias, 1 drivers
v0x1929610_0 .var "a0", 31 0;
v0x19296f0_0 .net "clk", 0 0, v0x1931300_0;  alias, 1 drivers
v0x1929790_0 .var "data1", 31 0;
v0x1929850_0 .var "data2", 31 0;
v0x1929980_0 .net "read_data_1", 31 0, L_0x1931d00;  alias, 1 drivers
v0x1929a40_0 .net "read_data_2", 31 0, L_0x1931d70;  alias, 1 drivers
v0x1929b50_0 .net "read_reg_1", 4 0, L_0x1931f50;  1 drivers
v0x1929c30_0 .net "read_reg_2", 4 0, L_0x1932100;  1 drivers
v0x1929da0_0 .net "reg_write", 0 0, v0x192bd00_0;  alias, 1 drivers
v0x1929e40 .array "register_file", 0 31, 31 0;
v0x192a3f0_0 .net "std_out_address", 31 0, L_0x1931ee0;  alias, 1 drivers
v0x192a4b0_0 .net "sys_call_reg", 31 0, L_0x1931e70;  alias, 1 drivers
v0x192a550_0 .var "v0", 31 0;
v0x192a610_0 .net "write_data", 31 0, v0x1927f70_0;  alias, 1 drivers
v0x192a6d0_0 .net "write_reg", 4 0, v0x192be90_0;  alias, 1 drivers
E_0x19292b0/0 .event edge, v0x191c3e0_0, v0x1929b50_0, v0x1924b90_0, v0x1929c30_0;
v0x1929e40_0 .array/port v0x1929e40, 0;
v0x1929e40_1 .array/port v0x1929e40, 1;
v0x1929e40_2 .array/port v0x1929e40, 2;
v0x1929e40_3 .array/port v0x1929e40, 3;
E_0x19292b0/1 .event edge, v0x1929e40_0, v0x1929e40_1, v0x1929e40_2, v0x1929e40_3;
v0x1929e40_4 .array/port v0x1929e40, 4;
v0x1929e40_5 .array/port v0x1929e40, 5;
v0x1929e40_6 .array/port v0x1929e40, 6;
v0x1929e40_7 .array/port v0x1929e40, 7;
E_0x19292b0/2 .event edge, v0x1929e40_4, v0x1929e40_5, v0x1929e40_6, v0x1929e40_7;
v0x1929e40_8 .array/port v0x1929e40, 8;
v0x1929e40_9 .array/port v0x1929e40, 9;
v0x1929e40_10 .array/port v0x1929e40, 10;
v0x1929e40_11 .array/port v0x1929e40, 11;
E_0x19292b0/3 .event edge, v0x1929e40_8, v0x1929e40_9, v0x1929e40_10, v0x1929e40_11;
v0x1929e40_12 .array/port v0x1929e40, 12;
v0x1929e40_13 .array/port v0x1929e40, 13;
v0x1929e40_14 .array/port v0x1929e40, 14;
v0x1929e40_15 .array/port v0x1929e40, 15;
E_0x19292b0/4 .event edge, v0x1929e40_12, v0x1929e40_13, v0x1929e40_14, v0x1929e40_15;
v0x1929e40_16 .array/port v0x1929e40, 16;
v0x1929e40_17 .array/port v0x1929e40, 17;
v0x1929e40_18 .array/port v0x1929e40, 18;
v0x1929e40_19 .array/port v0x1929e40, 19;
E_0x19292b0/5 .event edge, v0x1929e40_16, v0x1929e40_17, v0x1929e40_18, v0x1929e40_19;
v0x1929e40_20 .array/port v0x1929e40, 20;
v0x1929e40_21 .array/port v0x1929e40, 21;
v0x1929e40_22 .array/port v0x1929e40, 22;
v0x1929e40_23 .array/port v0x1929e40, 23;
E_0x19292b0/6 .event edge, v0x1929e40_20, v0x1929e40_21, v0x1929e40_22, v0x1929e40_23;
v0x1929e40_24 .array/port v0x1929e40, 24;
v0x1929e40_25 .array/port v0x1929e40, 25;
v0x1929e40_26 .array/port v0x1929e40, 26;
v0x1929e40_27 .array/port v0x1929e40, 27;
E_0x19292b0/7 .event edge, v0x1929e40_24, v0x1929e40_25, v0x1929e40_26, v0x1929e40_27;
v0x1929e40_28 .array/port v0x1929e40, 28;
v0x1929e40_29 .array/port v0x1929e40, 29;
v0x1929e40_30 .array/port v0x1929e40, 30;
v0x1929e40_31 .array/port v0x1929e40, 31;
E_0x19292b0/8 .event edge, v0x1929e40_28, v0x1929e40_29, v0x1929e40_30, v0x1929e40_31;
E_0x19292b0 .event/or E_0x19292b0/0, E_0x19292b0/1, E_0x19292b0/2, E_0x19292b0/3, E_0x19292b0/4, E_0x19292b0/5, E_0x19292b0/6, E_0x19292b0/7, E_0x19292b0/8;
E_0x1929440 .event posedge, v0x1915f20_0;
E_0x19294a0 .event edge, v0x1917ae0_0;
S_0x192a960 .scope module, "smd" "SignImmD" 5 230, 6 6 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "SignImmD"
    .port_info 2 /OUTPUT 32 "SignUpperImmD"
v0x192abd0_0 .var "SignImmD", 31 0;
v0x192ace0_0 .var "SignUpperImmD", 31 0;
v0x192adb0_0 .net "instr", 31 0, v0x191cf70_0;  alias, 1 drivers
v0x192ae80_0 .net "temp", 15 0, L_0x1932240;  1 drivers
E_0x192ab50 .event edge, v0x1916530_0, v0x192ae80_0;
L_0x1932240 .part v0x191cf70_0, 0, 16;
S_0x192afc0 .scope module, "wb" "wb_reg" 5 334, 17 1 0, S_0x1914780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rdm"
    .port_info 2 /INPUT 32 "aluoutm"
    .port_info 3 /INPUT 1 "regwritem"
    .port_info 4 /INPUT 1 "memtoregm"
    .port_info 5 /INPUT 5 "writeregm"
    .port_info 6 /INPUT 32 "pcplus4m"
    .port_info 7 /INPUT 1 "jumplinkm"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "memtoreg"
    .port_info 10 /OUTPUT 32 "rd"
    .port_info 11 /OUTPUT 32 "aluout"
    .port_info 12 /OUTPUT 5 "writereg"
    .port_info 13 /OUTPUT 32 "pcplus4"
    .port_info 14 /OUTPUT 1 "jumplink"
v0x192b380_0 .var "aluout", 31 0;
v0x192b470_0 .net "aluoutm", 31 0, v0x19227a0_0;  alias, 1 drivers
v0x192b510_0 .net "clk", 0 0, v0x1931300_0;  alias, 1 drivers
v0x192b5e0_0 .var "jumplink", 0 0;
v0x192b6b0_0 .net "jumplinkm", 0 0, v0x1922a50_0;  alias, 1 drivers
v0x192b7a0_0 .var "memtoreg", 0 0;
v0x192b870_0 .net "memtoregm", 0 0, v0x1922b90_0;  alias, 1 drivers
v0x192b960_0 .var "pcplus4", 31 0;
v0x192ba00_0 .net "pcplus4m", 31 0, v0x1922f50_0;  alias, 1 drivers
v0x192bb60_0 .var "rd", 31 0;
v0x192bc30_0 .net "rdm", 31 0, L_0x1942720;  alias, 1 drivers
v0x192bd00_0 .var "regwrite", 0 0;
v0x192bda0_0 .net "regwritem", 0 0, v0x19230c0_0;  alias, 1 drivers
v0x192be90_0 .var "writereg", 4 0;
v0x192bf80_0 .net "writeregm", 4 0, v0x1923370_0;  alias, 1 drivers
    .scope S_0x18c4960;
T_0 ;
    %wait E_0x1804640;
    %load/vec4 v0x1913580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x18d51c0_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x19133b0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x1913490_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x18c51e0;
T_1 ;
    %wait E_0x1899ef0;
    %load/vec4 v0x1913b60_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x19138a0_0, 0, 4;
    %load/vec4 v0x1913c20_0;
    %parti/s 26, 0, 2;
    %pad/u 28;
    %store/vec4 v0x1913970_0, 0, 28;
    %load/vec4 v0x1913970_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1913970_0, 0, 28;
    %load/vec4 v0x19138a0_0;
    %load/vec4 v0x1913970_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1913a50_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x18c7b20;
T_2 ;
    %pushi/vec4 202375176, 0, 32;
    %store/vec4 v0x1914160_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x18c7b20;
T_3 ;
    %pushi/vec4 4194412, 0, 32;
    %store/vec4 v0x19140c0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x18c7b20;
T_4 ;
    %pushi/vec4 4194412, 0, 32;
    %store/vec4 v0x1913fb0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x18c7b20;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1914200_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x18c7b20;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x18d5a50;
T_7 ;
    %wait E_0x1914340;
    %load/vec4 v0x1914640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x19143a0_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x19144a0_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x1914580_0, 0, 5;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1921460;
T_8 ;
    %wait E_0x19216f0;
    %load/vec4 v0x1921a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x1921770_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x1921870_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x1921950_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1921170;
T_9 ;
    %wait E_0x19213f0;
    %load/vec4 v0x1922010_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1921d50_0, 0, 4;
    %load/vec4 v0x1922100_0;
    %parti/s 26, 0, 2;
    %pad/u 28;
    %store/vec4 v0x1921e20_0, 0, 28;
    %load/vec4 v0x1921e20_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1921e20_0, 0, 28;
    %load/vec4 v0x1921d50_0;
    %load/vec4 v0x1921e20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1921f00_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1928890;
T_10 ;
    %wait E_0x1928ad0;
    %load/vec4 v0x1928e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0x1928b50_0;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x1928c80_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0x1928d90_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1926cf0;
T_11 ;
    %pushi/vec4 4194352, 0, 32;
    %assign/vec4 v0x19271a0_0, 0;
    %end;
    .thread T_11;
    .scope S_0x1926cf0;
T_12 ;
    %wait E_0x1926f30;
    %load/vec4 v0x19272c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x1926fb0_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x19270e0_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x19271a0_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x191d470;
T_13 ;
    %pushi/vec4 4194352, 0, 32;
    %store/vec4 v0x191d880_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x191d470;
T_14 ;
    %wait E_0x1918b20;
    %load/vec4 v0x191d980_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x191d7a0_0;
    %assign/vec4 v0x191d880_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x191d880_0;
    %assign/vec4 v0x191d880_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x191dad0;
T_15 ;
    %vpi_call 14 12 "$readmemh", "hello.v", v0x191e670 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x191dad0;
T_16 ;
    %wait E_0x191dd50;
    %load/vec4 v0x1920f40_0;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x191e670, 4;
    %store/vec4 v0x1921030_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x19149b0;
T_17 ;
    %wait E_0x1914c00;
    %load/vec4 v0x1914c80_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1914d80_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x191cbe0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x191cf70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x191d010_0, 0;
    %end;
    .thread T_18;
    .scope S_0x191cbe0;
T_19 ;
    %wait E_0x1918b20;
    %load/vec4 v0x191d290_0;
    %nor/r;
    %load/vec4 v0x191ceb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x191d1d0_0;
    %assign/vec4 v0x191cf70_0, 0;
    %load/vec4 v0x191d0e0_0;
    %assign/vec4 v0x191d010_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x191d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x191cf70_0;
    %assign/vec4 v0x191cf70_0, 0;
    %load/vec4 v0x191d010_0;
    %assign/vec4 v0x191d010_0, 0;
T_19.2 ;
T_19.1 ;
    %load/vec4 v0x191ceb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x191cf70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x191d010_0, 0;
T_19.4 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x19155c0;
T_20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x19162b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19160a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1915ba0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1916390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1916160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1916ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1916610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19167b0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x19155c0;
T_21 ;
    %wait E_0x1915a60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19167b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1916ac0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x19155c0;
T_22 ;
    %wait E_0x19159f0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x19162b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19160a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1915ba0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1916390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1916160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1916610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1916ac0_0, 0, 1;
    %load/vec4 v0x1916530_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x19166d0_0, 0, 6;
    %load/vec4 v0x1916530_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x1916450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19167b0_0, 0, 1;
    %load/vec4 v0x19166d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915d50_0, 0, 1;
    %jmp T_22.13;
T_22.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1915ba0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1916390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1915ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915d50_0, 0, 1;
    %jmp T_22.13;
T_22.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1915ba0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1916390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1915ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915e10_0, 0, 1;
    %jmp T_22.13;
T_22.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1915fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19160a0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1915ba0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1916390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1915ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915d50_0, 0, 1;
    %jmp T_22.13;
T_22.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1915ba0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1915ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1916160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915d50_0, 0, 1;
    %jmp T_22.13;
T_22.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1915c80_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1915ba0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915d50_0, 0, 1;
    %jmp T_22.13;
T_22.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1915c80_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1915ba0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915d50_0, 0, 1;
    %jmp T_22.13;
T_22.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1915d50_0, 0, 1;
    %jmp T_22.13;
T_22.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1915d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1915e10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x19162b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1916390_0, 0, 1;
    %jmp T_22.13;
T_22.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1915ba0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1916390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1915ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915d50_0, 0, 1;
    %jmp T_22.13;
T_22.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1915ba0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1916390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1915ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915d50_0, 0, 1;
    %jmp T_22.13;
T_22.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1915ba0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1916390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1915ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1916610_0, 0, 1;
    %jmp T_22.13;
T_22.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915d50_0, 0, 1;
    %load/vec4 v0x1916450_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_22.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_22.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_22.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_22.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_22.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_22.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_22.22, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915d50_0, 0, 1;
    %jmp T_22.24;
T_22.14 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x19162b0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1915ba0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1916390_0, 0, 1;
    %jmp T_22.24;
T_22.15 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x19162b0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1915ba0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1916390_0, 0, 1;
    %jmp T_22.24;
T_22.16 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x19162b0_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1915ba0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1916390_0, 0, 1;
    %jmp T_22.24;
T_22.17 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x19162b0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1915ba0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1916390_0, 0, 1;
    %jmp T_22.24;
T_22.18 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x19162b0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1915ba0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1916390_0, 0, 1;
    %jmp T_22.24;
T_22.19 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x19162b0_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1915ba0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1916390_0, 0, 1;
    %jmp T_22.24;
T_22.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1915f20_0, 0, 1;
    %jmp T_22.24;
T_22.21 ;
    %jmp T_22.24;
T_22.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1916ac0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1916ac0_0, 0, 1;
    %load/vec4 v0x1916b60_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_22.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_22.26, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1915d50_0, 0, 1;
    %jmp T_22.28;
T_22.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19167b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1916ac0_0, 0, 1;
    %jmp T_22.28;
T_22.26 ;
    %vpi_call 8 213 "$display", "\012Finished!" {0 0 0};
    %vpi_call 8 214 "$finish" {0 0 0};
    %jmp T_22.28;
T_22.28 ;
    %pop/vec4 1;
    %jmp T_22.24;
T_22.24 ;
    %pop/vec4 1;
    %jmp T_22.13;
T_22.13 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x1928f70;
T_23 ;
    %wait E_0x19294a0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x1928f70;
T_24 ;
    %wait E_0x1929440;
    %load/vec4 v0x1929b50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1929e40, 4;
    %store/vec4 v0x1929790_0, 0, 32;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1928f70;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1929e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1929790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1929850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x192a550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1929610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1929790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1929850_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0x1928f70;
T_26 ;
    %wait E_0x1918b20;
    %load/vec4 v0x1929da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x192a610_0;
    %load/vec4 v0x192a6d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x1929e40, 4, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1928f70;
T_27 ;
    %wait E_0x19292b0;
    %load/vec4 v0x192a6d0_0;
    %load/vec4 v0x1929b50_0;
    %cmp/e;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x192a610_0;
    %assign/vec4 v0x1929790_0, 0;
    %load/vec4 v0x1929c30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1929e40, 4;
    %assign/vec4 v0x1929850_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x192a6d0_0;
    %load/vec4 v0x1929c30_0;
    %cmp/e;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0x1929b50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1929e40, 4;
    %assign/vec4 v0x1929790_0, 0;
    %load/vec4 v0x192a610_0;
    %assign/vec4 v0x1929850_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x1929b50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1929e40, 4;
    %assign/vec4 v0x1929790_0, 0;
    %load/vec4 v0x1929c30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1929e40, 4;
    %assign/vec4 v0x1929850_0, 0;
T_27.3 ;
T_27.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1929e40, 4;
    %store/vec4 v0x192a550_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1929e40, 4;
    %store/vec4 v0x1929610_0, 0, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x1925eb0;
T_28 ;
    %wait E_0x1926190;
    %load/vec4 v0x1926520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %load/vec4 v0x19261f0_0;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0x1926300_0;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0x1926430_0, 0, 32;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x1926680;
T_29 ;
    %wait E_0x1926870;
    %load/vec4 v0x1926b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x19268f0_0;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x1926a00_0;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x1926aa0_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x1923800;
T_30 ;
    %wait E_0x19239d0;
    %load/vec4 v0x1923c00_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1923c00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1923dd0_0, 0;
    %load/vec4 v0x1923dd0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x1923cf0_0, 0;
    %load/vec4 v0x1923cf0_0;
    %load/vec4 v0x1923b40_0;
    %add;
    %assign/vec4 v0x1923a40_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x192a960;
T_31 ;
    %wait E_0x192ab50;
    %load/vec4 v0x192adb0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x192ae80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x192abd0_0, 0;
    %load/vec4 v0x192ae80_0;
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x192ace0_0, 0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x19281d0;
T_32 ;
    %wait E_0x1928410;
    %load/vec4 v0x1928770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_32.0, 8;
    %load/vec4 v0x1928490_0;
    %jmp/1 T_32.1, 8;
T_32.0 ; End of true expr.
    %load/vec4 v0x19285a0_0;
    %jmp/0 T_32.1, 8;
 ; End of false expr.
    %blend;
T_32.1;
    %store/vec4 v0x1928670_0, 0, 32;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x19184e0;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1919a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1919c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x191a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x191a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19194c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1919630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1918d50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1919ed0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1918ba0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x191a210_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x191a3b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x19199f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x19197a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1919150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1919350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1919920_0, 0;
    %end;
    .thread T_33;
    .scope S_0x19184e0;
T_34 ;
    %wait E_0x1918b20;
    %load/vec4 v0x19190b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x191a140_0;
    %assign/vec4 v0x191a0a0_0, 0;
    %load/vec4 v0x1919560_0;
    %assign/vec4 v0x19194c0_0, 0;
    %load/vec4 v0x19196d0_0;
    %assign/vec4 v0x1919630_0, 0;
    %load/vec4 v0x1918e20_0;
    %assign/vec4 v0x1918d50_0, 0;
    %load/vec4 v0x1919fb0_0;
    %assign/vec4 v0x1919ed0_0, 0;
    %load/vec4 v0x1918c80_0;
    %assign/vec4 v0x1918ba0_0, 0;
    %load/vec4 v0x1919b50_0;
    %assign/vec4 v0x1919a90_0, 0;
    %load/vec4 v0x1919d10_0;
    %assign/vec4 v0x1919c30_0, 0;
    %load/vec4 v0x191a650_0;
    %assign/vec4 v0x191a570_0, 0;
    %load/vec4 v0x191a2d0_0;
    %assign/vec4 v0x191a210_0, 0;
    %load/vec4 v0x191a490_0;
    %assign/vec4 v0x191a3b0_0, 0;
    %load/vec4 v0x1919df0_0;
    %assign/vec4 v0x19199f0_0, 0;
    %load/vec4 v0x1919840_0;
    %assign/vec4 v0x19197a0_0, 0;
    %load/vec4 v0x19191f0_0;
    %assign/vec4 v0x1919150_0, 0;
    %load/vec4 v0x19193f0_0;
    %assign/vec4 v0x1919350_0, 0;
    %load/vec4 v0x191a920_0;
    %assign/vec4 v0x1919920_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x191a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19194c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1919630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1918d50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1919ed0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1918ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1919a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1919c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x191a570_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x191a210_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x191a3b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x19199f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x19197a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1919150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1919350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1919920_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1923f80;
T_35 ;
    %wait E_0x19241d0;
    %load/vec4 v0x1924610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %jmp T_35.3;
T_35.0 ;
    %load/vec4 v0x1924240_0;
    %store/vec4 v0x1924500_0, 0, 5;
    %jmp T_35.3;
T_35.1 ;
    %load/vec4 v0x1924370_0;
    %store/vec4 v0x1924500_0, 0, 5;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x1924430_0;
    %store/vec4 v0x1924500_0, 0, 5;
    %jmp T_35.3;
T_35.3 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x19247a0;
T_36 ;
    %wait E_0x19249f0;
    %load/vec4 v0x1924e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %jmp T_36.3;
T_36.0 ;
    %load/vec4 v0x1924a80_0;
    %store/vec4 v0x1924d70_0, 0, 32;
    %jmp T_36.3;
T_36.1 ;
    %load/vec4 v0x1924b90_0;
    %store/vec4 v0x1924d70_0, 0, 32;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x1924c50_0;
    %store/vec4 v0x1924d70_0, 0, 32;
    %jmp T_36.3;
T_36.3 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1924fd0;
T_37 ;
    %wait E_0x1925220;
    %load/vec4 v0x1925630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %jmp T_37.3;
T_37.0 ;
    %load/vec4 v0x19252b0_0;
    %store/vec4 v0x1925560_0, 0, 32;
    %jmp T_37.3;
T_37.1 ;
    %load/vec4 v0x19253c0_0;
    %store/vec4 v0x1925560_0, 0, 32;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x1925490_0;
    %store/vec4 v0x1925560_0, 0, 32;
    %jmp T_37.3;
T_37.3 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x19257d0;
T_38 ;
    %wait E_0x1925a10;
    %load/vec4 v0x1925d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_38.0, 8;
    %load/vec4 v0x1925a90_0;
    %jmp/1 T_38.1, 8;
T_38.0 ; End of true expr.
    %load/vec4 v0x1925bc0_0;
    %jmp/0 T_38.1, 8;
 ; End of false expr.
    %blend;
T_38.1;
    %store/vec4 v0x1925ca0_0, 0, 32;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x1914ec0;
T_39 ;
    %wait E_0x1915100;
    %load/vec4 v0x1915160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %vpi_call 7 22 "$display", "That's not a supported ALUop!" {0 0 0};
    %jmp T_39.6;
T_39.0 ;
    %load/vec4 v0x1915340_0;
    %load/vec4 v0x1915430_0;
    %and;
    %store/vec4 v0x1915260_0, 0, 32;
    %jmp T_39.6;
T_39.1 ;
    %load/vec4 v0x1915340_0;
    %load/vec4 v0x1915430_0;
    %or;
    %store/vec4 v0x1915260_0, 0, 32;
    %jmp T_39.6;
T_39.2 ;
    %load/vec4 v0x1915340_0;
    %load/vec4 v0x1915430_0;
    %add;
    %store/vec4 v0x1915260_0, 0, 32;
    %jmp T_39.6;
T_39.3 ;
    %load/vec4 v0x1915340_0;
    %load/vec4 v0x1915430_0;
    %sub;
    %store/vec4 v0x1915260_0, 0, 32;
    %jmp T_39.6;
T_39.4 ;
    %load/vec4 v0x1915340_0;
    %load/vec4 v0x1915430_0;
    %cmp/u;
    %jmp/0xz  T_39.7, 5;
    %load/vec4 v0x1915340_0;
    %store/vec4 v0x1915260_0, 0, 32;
    %jmp T_39.8;
T_39.7 ;
    %load/vec4 v0x1915430_0;
    %store/vec4 v0x1915260_0, 0, 32;
T_39.8 ;
    %jmp T_39.6;
T_39.6 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x19223a0;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x19227a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1923370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19230c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1922b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1922d50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1923370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1922f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1922a50_0, 0;
    %end;
    .thread T_40;
    .scope S_0x19223a0;
T_41 ;
    %wait E_0x1918b20;
    %load/vec4 v0x1923190_0;
    %assign/vec4 v0x19230c0_0, 0;
    %load/vec4 v0x1922c60_0;
    %assign/vec4 v0x1922b90_0, 0;
    %load/vec4 v0x1922df0_0;
    %assign/vec4 v0x1922d50_0, 0;
    %load/vec4 v0x1922880_0;
    %assign/vec4 v0x19227a0_0, 0;
    %load/vec4 v0x19232d0_0;
    %assign/vec4 v0x1923230_0, 0;
    %load/vec4 v0x1923440_0;
    %assign/vec4 v0x1923370_0, 0;
    %load/vec4 v0x1922ff0_0;
    %assign/vec4 v0x1922f50_0, 0;
    %load/vec4 v0x1922af0_0;
    %assign/vec4 v0x1922a50_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1916f20;
T_42 ;
    %vpi_call 9 23 "$readmemh", "hello.v", v0x1917ce0 {0 0 0};
    %end;
    .thread T_42;
    .scope S_0x1916f20;
T_43 ;
    %wait E_0x19171c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1917ff0_0, 0, 1;
    %load/vec4 v0x19176d0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x1917890_0, 0, 2;
    %load/vec4 v0x19176d0_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x1918240_0, 0, 32;
    %load/vec4 v0x1917890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %load/vec4 v0x1918240_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1917ce0, 4;
    %parti/s 8, 24, 6;
    %pad/u 9;
    %store/vec4 v0x1917970_0, 0, 9;
    %jmp T_43.4;
T_43.0 ;
    %load/vec4 v0x1918240_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1917ce0, 4;
    %parti/s 8, 0, 2;
    %pad/u 9;
    %store/vec4 v0x1917970_0, 0, 9;
    %jmp T_43.4;
T_43.1 ;
    %load/vec4 v0x1918240_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1917ce0, 4;
    %parti/s 8, 8, 5;
    %pad/u 9;
    %store/vec4 v0x1917970_0, 0, 9;
    %jmp T_43.4;
T_43.2 ;
    %load/vec4 v0x1918240_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1917ce0, 4;
    %parti/s 8, 16, 6;
    %pad/u 9;
    %store/vec4 v0x1917970_0, 0, 9;
    %jmp T_43.4;
T_43.4 ;
    %pop/vec4 1;
    %vpi_call 9 36 "$write", "%c", v0x1917970_0 {0 0 0};
T_43.5 ;
    %load/vec4 v0x1917970_0;
    %parti/s 8, 0, 2;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz T_43.6, 4;
    %load/vec4 v0x1917890_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_43.7, 4;
    %load/vec4 v0x1918240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1918240_0, 0, 32;
T_43.7 ;
    %load/vec4 v0x1917890_0;
    %addi 1, 0, 2;
    %store/vec4 v0x1917890_0, 0, 2;
    %load/vec4 v0x1917890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %load/vec4 v0x1918240_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1917ce0, 4;
    %parti/s 8, 24, 6;
    %pad/u 9;
    %store/vec4 v0x1917970_0, 0, 9;
    %jmp T_43.13;
T_43.9 ;
    %load/vec4 v0x1918240_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1917ce0, 4;
    %parti/s 8, 0, 2;
    %pad/u 9;
    %store/vec4 v0x1917970_0, 0, 9;
    %jmp T_43.13;
T_43.10 ;
    %load/vec4 v0x1918240_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1917ce0, 4;
    %parti/s 8, 8, 5;
    %pad/u 9;
    %store/vec4 v0x1917970_0, 0, 9;
    %jmp T_43.13;
T_43.11 ;
    %load/vec4 v0x1918240_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1917ce0, 4;
    %parti/s 8, 16, 6;
    %pad/u 9;
    %store/vec4 v0x1917970_0, 0, 9;
    %jmp T_43.13;
T_43.13 ;
    %pop/vec4 1;
    %vpi_call 9 48 "$write", "%c", v0x1917970_0 {0 0 0};
    %jmp T_43.5;
T_43.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1917ff0_0, 0, 1;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1916f20;
T_44 ;
    %wait E_0x19157e0;
    %load/vec4 v0x1917c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x19182e0_0;
    %load/vec4 v0x19181a0_0;
    %subi 1073740800, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1917da0, 0, 4;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x192afc0;
T_45 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x192b380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x192bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x192bd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x192b7a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x192be90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x192b960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x192b5e0_0, 0;
    %end;
    .thread T_45;
    .scope S_0x192afc0;
T_46 ;
    %wait E_0x1918b20;
    %load/vec4 v0x192bda0_0;
    %assign/vec4 v0x192bd00_0, 0;
    %load/vec4 v0x192b870_0;
    %assign/vec4 v0x192b7a0_0, 0;
    %load/vec4 v0x192b470_0;
    %assign/vec4 v0x192b380_0, 0;
    %load/vec4 v0x192bc30_0;
    %assign/vec4 v0x192bb60_0, 0;
    %load/vec4 v0x192bf80_0;
    %assign/vec4 v0x192be90_0, 0;
    %load/vec4 v0x192ba00_0;
    %assign/vec4 v0x192b960_0, 0;
    %load/vec4 v0x192b6b0_0;
    %assign/vec4 v0x192b5e0_0, 0;
    %jmp T_46;
    .thread T_46;
    .scope S_0x19273e0;
T_47 ;
    %wait E_0x1927620;
    %load/vec4 v0x1927970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_47.0, 8;
    %load/vec4 v0x19276a0_0;
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %load/vec4 v0x19277a0_0;
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %store/vec4 v0x1927880_0, 0, 32;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1927ae0;
T_48 ;
    %wait E_0x1927d20;
    %load/vec4 v0x1928090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_48.0, 8;
    %load/vec4 v0x1927da0_0;
    %jmp/1 T_48.1, 8;
T_48.0 ; End of true expr.
    %load/vec4 v0x1927eb0_0;
    %jmp/0 T_48.1, 8;
 ; End of false expr.
    %blend;
T_48.1;
    %store/vec4 v0x1927f70_0, 0, 32;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x191af80;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x191c700_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_0x191af80;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x191c4c0_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x191af80;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x191c580_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x191af80;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x191c640_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0x191af80;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x191c0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x191c030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x191b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x191b6e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x191b600_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x191b7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x191b4a0_0, 0;
    %end;
    .thread T_53;
    .scope S_0x191af80;
T_54 ;
    %wait E_0x1918760;
    %load/vec4 v0x191bf60_0;
    %load/vec4 v0x191bcd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x191bf60_0;
    %load/vec4 v0x191be90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x191b8d0_0;
    %and;
    %store/vec4 v0x191c700_0, 0, 1;
    %load/vec4 v0x191b390_0;
    %load/vec4 v0x191ba10_0;
    %and;
    %load/vec4 v0x191c280_0;
    %load/vec4 v0x191bcd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x191c280_0;
    %load/vec4 v0x191be90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0x191c580_0, 0, 1;
    %load/vec4 v0x191b390_0;
    %load/vec4 v0x191b970_0;
    %and;
    %load/vec4 v0x191c320_0;
    %load/vec4 v0x191bcd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x191c320_0;
    %load/vec4 v0x191be90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0x191c640_0, 0, 1;
    %load/vec4 v0x191c580_0;
    %load/vec4 v0x191c640_0;
    %or;
    %store/vec4 v0x191c4c0_0, 0, 1;
    %load/vec4 v0x191c700_0;
    %flag_set/vec4 8;
    %load/vec4 v0x191c4c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_54.0, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x191c0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x191c030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x191b4a0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x191c0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x191c030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x191b4a0_0, 0;
T_54.1 ;
    %load/vec4 v0x191bcd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x191bcd0_0;
    %load/vec4 v0x191c320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x191bb70_0;
    %and;
    %store/vec4 v0x191b560_0, 0, 1;
    %load/vec4 v0x191be90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x191be90_0;
    %load/vec4 v0x191c320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x191bb70_0;
    %and;
    %store/vec4 v0x191b6e0_0, 0, 1;
    %load/vec4 v0x191bdc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x191bdc0_0;
    %load/vec4 v0x191c320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x191bb70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x191b600_0, 0, 2;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0x191bdc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x191bdc0_0;
    %load/vec4 v0x191c3e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x191bc10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x191b600_0, 0, 2;
    %jmp T_54.5;
T_54.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x191b600_0, 0, 2;
T_54.5 ;
T_54.3 ;
    %load/vec4 v0x191bf60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x191bf60_0;
    %load/vec4 v0x191c320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x191bb70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x191b7f0_0, 0, 2;
    %jmp T_54.7;
T_54.6 ;
    %load/vec4 v0x191bf60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x191bf60_0;
    %load/vec4 v0x191c3e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x191bc10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x191b7f0_0, 0, 2;
    %jmp T_54.9;
T_54.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x191b7f0_0, 0, 2;
T_54.9 ;
T_54.7 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x1914780;
T_55 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x1931260_0, 0, 5;
    %end;
    .thread T_55;
    .scope S_0x1914780;
T_56 ;
    %end;
    .thread T_56;
    .scope S_0x18c8c80;
T_57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1931300_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_0x18c8c80;
T_58 ;
    %load/vec4 v0x1931300_0;
    %inv;
    %assign/vec4 v0x1931300_0, 0;
    %delay 5, 0;
    %jmp T_58;
    .thread T_58;
    .scope S_0x18c8c80;
T_59 ;
    %delay 500, 0;
    %vpi_call 4 14 "$finish" {0 0 0};
    %end;
    .thread T_59;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "./jump.v";
    "./mux.v";
    "test_cpu.v";
    "./cpu.v";
    "./add4.v";
    "./ALU.v";
    "./control.v";
    "./data_memory.v";
    "./ex_reg.v";
    "./hazard_unit.v";
    "./id_reg.v";
    "./if_reg.v";
    "./inst_memory.v";
    "./mem_reg.v";
    "./registers.v";
    "./wb_reg.v";
