{"Source Block": ["oh/spi/hdl/spi_master_io.v@102:112@HdlStmAssign", "       baud_counter[7:0] <= 'b0;\n     else\n       baud_counter[7:0] <= baud_counter[7:0] + 1'b1;\n\n   assign baud_match  = (baud_counter[7:0]==clkdiv_reg[7:0]);\n   assign phase_match = (baud_counter[7:0]==(clkdiv_reg[7:0]>>1));\n   \n   //#################################\n   //# CHIP SELECT\n   //#################################\n   assign ss = (spi_state==`SPI_IDLE);\n"], "Clone Blocks": [["oh/spi/hdl/spi_master_io.v@101:111", "     if(baud_match)\n       baud_counter[7:0] <= 'b0;\n     else\n       baud_counter[7:0] <= baud_counter[7:0] + 1'b1;\n\n   assign baud_match  = (baud_counter[7:0]==clkdiv_reg[7:0]);\n   assign phase_match = (baud_counter[7:0]==(clkdiv_reg[7:0]>>1));\n   \n   //#################################\n   //# CHIP SELECT\n   //#################################\n"], ["oh/spi/hdl/spi_master_io.v@95:109", "   \n   //#################################\n   //# BAUD COUNTER\n   //#################################\n\n   always @ (posedge clk)\n     if(baud_match)\n       baud_counter[7:0] <= 'b0;\n     else\n       baud_counter[7:0] <= baud_counter[7:0] + 1'b1;\n\n   assign baud_match  = (baud_counter[7:0]==clkdiv_reg[7:0]);\n   assign phase_match = (baud_counter[7:0]==(clkdiv_reg[7:0]>>1));\n   \n   //#################################\n"]], "Diff Content": {"Delete": [[107, "   assign phase_match = (baud_counter[7:0]==(clkdiv_reg[7:0]>>1));\n"]], "Add": [[107, "   assign baud_match  = (baud_counter[7:0]==((1 << clkdiv_reg[7:0]) - 1'b1));\n"], [107, "   assign phase_match = (baud_counter[7:0]==((1 << (clkdiv_reg[7:0]) >> 1) - 1'b1));\n"]]}}