From 13f52249d0d4a62ba41223841250aae02e206a1d Mon Sep 17 00:00:00 2001
From: Elaine Zhang <zhangqing@rock-chips.com>
Date: Tue, 16 Oct 2018 17:26:47 +0800
Subject: [PATCH] clk: rockchip: rk1808: fix up the clk_pciephy_src parent

Change-Id: If2a071ab19a2b8902206ae9010dfd4e4aeddae48
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
---
 drivers/clk/rockchip/clk-rk1808.c | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/drivers/clk/rockchip/clk-rk1808.c b/drivers/clk/rockchip/clk-rk1808.c
index 8cf5f5a9aa3c..093bd2818cc0 100644
--- a/drivers/clk/rockchip/clk-rk1808.c
+++ b/drivers/clk/rockchip/clk-rk1808.c
@@ -1116,7 +1116,8 @@ static struct rockchip_clk_branch rk1808_clk_branches[] __initdata = {
 			RK1808_PMU_CLKSEL_CON(2), 7, 1, MFLAGS,
 			RK1808_PMU_CLKGATE_CON(1), 10, GFLAGS),
 
-	COMPOSITE_NOMUX(0, "clk_pciephy_src", "ppll", 0,
+	FACTOR(0, "clk_ppll_ph0", "ppll", 0, 1, 2),
+	COMPOSITE_NOMUX(0, "clk_pciephy_src", "clk_ppll_ph0", 0,
 			RK1808_PMU_CLKSEL_CON(7), 0, 2, DFLAGS,
 			RK1808_PMU_CLKGATE_CON(1), 11, GFLAGS),
 	COMPOSITE_NODIV(SCLK_PCIEPHY_REF, "clk_pciephy_ref", mux_pciephy_ref_p, CLK_SET_RATE_PARENT,
-- 
2.35.3

